
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000812                       # Number of seconds simulated
sim_ticks                                   812084000                       # Number of ticks simulated
final_tick                                  812084000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141121                       # Simulator instruction rate (inst/s)
host_op_rate                                   273635                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50914244                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449244                       # Number of bytes of host memory used
host_seconds                                    15.95                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    812084000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          98880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         505152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             604032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       149120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          149120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2330                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2330                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         121760803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         622044025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             743804828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    121760803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        121760803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183626324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183626324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183626324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        121760803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        622044025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            927431152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000142531250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          183                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          183                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20678                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2849                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9439                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3364                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9439                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3364                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 572672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  193792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  604096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               215296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    491                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   312                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     812082000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9439                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3364                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    387.245436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.606378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.015834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          557     28.25%     28.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          462     23.43%     51.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          205     10.40%     62.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          138      7.00%     69.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           83      4.21%     73.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           63      3.19%     76.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           68      3.45%     79.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           52      2.64%     82.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          344     17.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1972                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.836066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.387452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.755181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            113     61.75%     61.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            45     24.59%     86.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10      5.46%     91.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.55%     92.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      2.73%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      1.09%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.55%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      1.64%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.55%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           183                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.546448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.520506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.953176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              134     73.22%     73.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.73%     75.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39     21.31%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.64%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           183                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       476480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       193792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 118450800.656089752913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 586737332.591209769249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 238635412.100226074457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3364                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59875750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    276352500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18817755750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38729.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35012.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5593863.18                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    168453250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               336228250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   44740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18825.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37575.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       705.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       238.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    743.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    265.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     7484                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2504                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      63429.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10017420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5294025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                39048660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               12334860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         61464000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             88539240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1448160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       261309660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         6023040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          6652140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              492131205                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            606.010222                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            614029000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       829000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     25416500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     15673000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     171070500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    573095000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4176900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2189715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24832920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3471300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         59005440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             88425240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3864960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       203862780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        39939840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         19761240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              449619405                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            553.661204                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            607942250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6487000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     56827250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    104021750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     172694750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    447093250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    812084000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  215176                       # Number of BP lookups
system.cpu.branchPred.condPredicted            215176                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10693                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               106423                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31414                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                422                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          106423                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              95120                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11303                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1837                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    812084000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      896977                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      165098                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           666                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           117                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    812084000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    812084000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      264954                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           440                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       812084000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1624169                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             312154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2530068                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      215176                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             126534                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1213734                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21934                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  238                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2215                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          201                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    264626                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3198                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1539626                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.193448                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.647892                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   796285     51.72%     51.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14983      0.97%     52.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61374      3.99%     56.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38147      2.48%     59.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    48095      3.12%     62.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    37309      2.42%     64.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15588      1.01%     65.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30670      1.99%     67.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   497175     32.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1539626                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.132484                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.557762                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   301677                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                516959                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    686531                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 23492                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10967                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4814963                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10967                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   314591                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  221757                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7211                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    695085                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                290015                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4775642                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4158                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  38145                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 174379                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  91630                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                4                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             5453316                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10592260                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4738835                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3484597                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   493929                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                165                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            120                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    124281                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               908810                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              170307                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50652                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19108                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4694077                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 295                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4585540                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             14467                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          329878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       539146                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            231                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1539626                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.978347                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.847874                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              541135     35.15%     35.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               89635      5.82%     40.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              151522      9.84%     50.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              111437      7.24%     58.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              146872      9.54%     67.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              126503      8.22%     75.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              108063      7.02%     82.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              125503      8.15%     90.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              138956      9.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1539626                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14348      7.31%      7.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 15554      7.93%     15.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.01%     15.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     20      0.01%     15.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  3634      1.85%     17.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             77218     39.36%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48501     24.72%     81.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1570      0.80%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   868      0.44%     82.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             34395     17.53%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               54      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7815      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1912513     41.71%     41.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12594      0.27%     42.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1931      0.04%     42.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566094     12.35%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  647      0.01%     54.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26647      0.58%     55.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1632      0.04%     55.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390028      8.51%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                693      0.02%     63.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327402      7.14%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9995      0.22%     71.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.81%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               302124      6.59%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              125029      2.73%     86.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          592919     12.93%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41173      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4585540                       # Type of FU issued
system.cpu.iq.rate                           2.823315                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      196178                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.042782                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5532353                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2358366                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1960199                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5388998                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2665970                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2568239                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1994614                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2779289                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           141190                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        72129                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9889                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2572                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5191                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10967                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  130833                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 26309                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4694372                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               405                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                908810                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               170307                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                172                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1479                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 23805                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             91                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5329                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7291                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                12620                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4557966                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                881256                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27574                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1046343                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   174359                       # Number of branches executed
system.cpu.iew.exec_stores                     165087                       # Number of stores executed
system.cpu.iew.exec_rate                     2.806337                       # Inst execution rate
system.cpu.iew.wb_sent                        4532390                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4528438                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2829738                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4507492                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.788157                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.627785                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          329924                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10897                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1489672                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.929835                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.239201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       617121     41.43%     41.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       152155     10.21%     51.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        79337      5.33%     56.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        76000      5.10%     62.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85408      5.73%     67.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        63794      4.28%     72.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        57341      3.85%     75.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        47112      3.16%     79.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       311404     20.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1489672                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                311404                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5872685                       # The number of ROB reads
system.cpu.rob.rob_writes                     9439270                       # The number of ROB writes
system.cpu.timesIdled                             831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.721568                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.721568                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.385870                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.385870                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4377189                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1675741                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3430716                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2526557                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    730870                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   947927                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1400657                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    812084000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.274545                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              715159                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7637                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.643970                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.274545                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1823543                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1823543                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    812084000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       718757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          718757                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159015                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       877772                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           877772                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       877772                       # number of overall hits
system.cpu.dcache.overall_hits::total          877772                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28647                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1406                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        30053                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30053                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        30053                       # number of overall misses
system.cpu.dcache.overall_misses::total         30053                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1694892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1694892000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     88405497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     88405497                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1783297497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1783297497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1783297497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1783297497                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       747404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       747404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       907825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       907825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       907825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       907825                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038329                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038329                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008764                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033104                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033104                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033104                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033104                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59164.729291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59164.729291                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62877.309388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62877.309388                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59338.418694                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59338.418694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59338.418694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59338.418694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        42931                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          277                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               606                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.843234                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.777778                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2330                       # number of writebacks
system.cpu.dcache.writebacks::total              2330                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22047                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        22160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22160                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22160                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6600                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1293                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1293                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7893                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    439128500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    439128500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     83886498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     83886498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    523014998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    523014998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    523014998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    523014998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008694                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008694                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008694                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008694                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66534.621212                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66534.621212                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64877.415313                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64877.415313                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66263.144305                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66263.144305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66263.144305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66263.144305                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7637                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    812084000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.665122                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               90511                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1034                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.534816                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.665122                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.970049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.970049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            530794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           530794                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    812084000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       262474                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          262474                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       262474                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           262474                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       262474                       # number of overall hits
system.cpu.icache.overall_hits::total          262474                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2150                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2150                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2150                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2150                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2150                       # number of overall misses
system.cpu.icache.overall_misses::total          2150                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    141804499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    141804499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    141804499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    141804499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    141804499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    141804499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       264624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       264624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       264624                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       264624                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       264624                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       264624                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008125                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008125                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65955.580930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65955.580930                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65955.580930                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65955.580930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65955.580930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65955.580930                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1702                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           74                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1034                       # number of writebacks
system.cpu.icache.writebacks::total              1034                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          603                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          603                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          603                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          603                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          603                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          603                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1547                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1547                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1547                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1547                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1547                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109477499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109477499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109477499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109477499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109477499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109477499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005846                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005846                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005846                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005846                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005846                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005846                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70767.614092                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70767.614092                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70767.614092                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70767.614092                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70767.614092                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70767.614092                       # average overall mshr miss latency
system.cpu.icache.replacements                   1034                       # number of replacements
system.membus.snoop_filter.tot_requests         18111                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    812084000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2330                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1034                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5307                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1310                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1310                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1547                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6583                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        23423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  27549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       165056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       165056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       654272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       654272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  819328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9440                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000742                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027222                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9433     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9440                       # Request fanout histogram
system.membus.reqLayer2.occupancy            33279000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8209748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           41451999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
