#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul  1 16:36:38 2022
# Process ID: 8596
# Current directory: C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9124 C:\Users\anjan\OneDrive\Desktop\New folder\Processor\Processor\Processor.xpr
# Log file: C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/vivado.log
# Journal file: C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 700.645 ; gain = 108.727
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:04:49 . Memory (MB): peak = 700.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '289' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_behav -key {Behavioral:sim_1:Functional:clock} -tclbatch {clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 718.145 ; gain = 17.500
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:06:00 . Memory (MB): peak = 718.145 ; gain = 17.500
WARNING: [Wavedata 42-489] Can't add object "/clock/clock/IRAM/IRAM" to the wave window because it has 65568 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/clock/clock/IRAM/IRAM" to the wave window because it has 65568 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/clock/clock/IRAM/IRAM" to the wave window because it has 65568 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:58 . Memory (MB): peak = 756.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '118' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:58 . Memory (MB): peak = 756.480 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:02:05 . Memory (MB): peak = 756.480 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 757.797 ; gain = 1.316
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:52 . Memory (MB): peak = 775.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '112' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:52 . Memory (MB): peak = 775.496 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 775.496 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 775.496 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:52 . Memory (MB): peak = 775.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '113' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:52 . Memory (MB): peak = 775.496 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:59 . Memory (MB): peak = 775.496 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 775.496 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:03:26 . Memory (MB): peak = 775.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '207' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:03:28 . Memory (MB): peak = 775.496 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 775.496 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:03:55 . Memory (MB): peak = 775.496 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 775.496 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:02:30 . Memory (MB): peak = 795.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '150' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:02:32 . Memory (MB): peak = 795.594 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 795.594 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:02:46 . Memory (MB): peak = 795.594 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 828.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:04:58 . Memory (MB): peak = 830.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '299' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:05:00 . Memory (MB): peak = 830.695 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 830.695 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:05:16 . Memory (MB): peak = 830.695 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 830.695 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:04:39 . Memory (MB): peak = 961.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '279' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:04:40 . Memory (MB): peak = 961.195 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 961.195 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:04:59 . Memory (MB): peak = 961.195 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 961.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:02:52 . Memory (MB): peak = 961.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '172' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:02:54 . Memory (MB): peak = 961.195 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 961.195 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:03:30 . Memory (MB): peak = 961.195 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 961.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 961.195 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:02:03 . Memory (MB): peak = 961.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '123' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:02:04 . Memory (MB): peak = 961.195 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:02:14 . Memory (MB): peak = 961.195 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 961.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 961.195 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 961.195 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d0d3335672ff45e8924c2a077ac733f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_behav xil_defaultlib.clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/anjan/OneDrive/Desktop/New folder/Processor/Processor/Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.statemachine
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IDC_controller
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.shift_registers
Compiling module xil_defaultlib.Read_registers
Compiling module xil_defaultlib.Write_registers
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Level_Module
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:03:54 . Memory (MB): peak = 961.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '234' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:03:54 . Memory (MB): peak = 961.195 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:04:05 . Memory (MB): peak = 961.195 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 961.195 ; gain = 0.000
