uvmf:
  interfaces:
    "memaccess_in":
      clock: "clock"
      reset: "reset"
      reset_assertion_level: "True"
      hdl_typedefs:
        - name: "mem_state_t"
          type: "bit [1:0]"
        - name: "M_control_t"
          type: "bit"
        - name: "M_Data_t"
          type: "bit [15:0]"
        - name: "M_addr_t"
          type: "bit [15:0]"
        - name: "DMem_dout_t"
          type: "bit [15:0]"
      ports:
        - name: "mem_state"
          width: "2"
          dir: "output"
        - name: "M_control"
          width: "1"
          dir: "output"
        - name: "M_Data"
          width: "16"
          dir: "output"
        - name: "M_addr"
          width: "16"
          dir: "output"
        - name: "DMem_dout"
          width: "16"
          dir: "output"
      transaction_vars:
        - name: "mem_state"
          type: "mem_state_t"
          isrand: "True"
          iscompare: "True"
        - name: "M_control"
          type: "M_control_t"
          isrand: "True"
          iscompare: "True"
        - name: "M_Data"
          type: "M_Data_t"
          isrand: "True"
          iscompare: "True"
        - name: "M_addr"
          type: "M_addr_t"
          isrand: "True"
          iscompare: "True"
        - name: "DMem_dout"
          type: "DMem_dout_t"
          isrand: "True"
          iscompare: "True"
