INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.000/lab2/lab2.srcs/sources_1/new/dataflowfulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflowfulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.000/lab2/lab2.srcs/sim_1/new/dataflowtestbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflowtestbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP.PCLABS.000/dataflowproject/dataflowproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
