library verilog;
use verilog.vl_types.all;
entity pcod16s4 is
    port(
        di              : in     vl_logic_vector(15 downto 0);
        en              : in     vl_logic;
        dato            : out    vl_logic_vector(3 downto 0);
        ni              : out    vl_logic
    );
end pcod16s4;
