// Seed: 1115644215
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_3;
  logic id_8 = id_4;
endmodule
macromodule module_1 #(
    parameter id_18 = 32'd9
) (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3
    , id_11,
    input wand id_4,
    output tri1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply1 id_9
);
  wire  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  _id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  logic [1 : id_18] id_38;
  ;
  module_0 modCall_1 (
      id_37,
      id_36,
      id_26,
      id_29,
      id_15,
      id_14,
      id_11
  );
endmodule
