<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r33154 - in	haiku/trunk/src/add-ons/kernel/drivers/network: . attansic_l1	attansic_l1/dev attansic_l1/dev/age attansic_l1/dev/mii
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2009-September/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r33154%20-%20in%0A%09haiku/trunk/src/add-ons/kernel/drivers/network%3A%20.%20attansic_l1%0A%09attansic_l1/dev%20attansic_l1/dev/age%20attansic_l1/dev/mii&In-Reply-To=%3C200909161248.n8GCm0Eu012770%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="020648.html">
   <LINK REL="Next"  HREF="020650.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r33154 - in	haiku/trunk/src/add-ons/kernel/drivers/network: . attansic_l1	attansic_l1/dev attansic_l1/dev/age attansic_l1/dev/mii</H1>
    <B>threedeyes at mail.berlios.de</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r33154%20-%20in%0A%09haiku/trunk/src/add-ons/kernel/drivers/network%3A%20.%20attansic_l1%0A%09attansic_l1/dev%20attansic_l1/dev/age%20attansic_l1/dev/mii&In-Reply-To=%3C200909161248.n8GCm0Eu012770%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r33154 - in	haiku/trunk/src/add-ons/kernel/drivers/network: . attansic_l1	attansic_l1/dev attansic_l1/dev/age attansic_l1/dev/mii">threedeyes at mail.berlios.de
       </A><BR>
    <I>Wed Sep 16 14:48:00 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="020648.html">[Haiku-commits] r33153 - haiku/trunk/src/system/kernel
</A></li>
        <LI>Next message: <A HREF="020650.html">[Haiku-commits] r33154 - in	haiku/trunk/src/add-ons/kernel/drivers/network: . attansic_l1	attansic_l1/dev attansic_l1/dev/age attansic_l1/dev/mii
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20649">[ date ]</a>
              <a href="thread.html#20649">[ thread ]</a>
              <a href="subject.html#20649">[ subject ]</a>
              <a href="author.html#20649">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: threedeyes
Date: 2009-09-16 14:47:30 +0200 (Wed, 16 Sep 2009)
New Revision: 33154
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=33154&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=33154&amp;view=rev</A>

Added:
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/Jamfile
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/Jamfile
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/Jamfile
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/glue.c
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/if_age.c
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/if_agereg.h
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/if_agevar.h
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/mii/
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/mii/Jamfile
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/mii/atphy.c
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/mii/atphyreg.h
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/mii/miidevs.h
Modified:
   haiku/trunk/src/add-ons/kernel/drivers/network/Jamfile
Log:
Attanstic/Atheros L1 Gigabit Ethernet [1969:1048] driver for Haiku. Port of FreeBSD driver from: <A HREF="http://people.freebsd.org/~yongari/age.">http://people.freebsd.org/~yongari/age.</A>

Modified: haiku/trunk/src/add-ons/kernel/drivers/network/Jamfile
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/Jamfile	2009-09-16 12:20:27 UTC (rev 33153)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/Jamfile	2009-09-16 12:47:30 UTC (rev 33154)
@@ -23,6 +23,7 @@
 SubInclude HAIKU_TOP src add-ons kernel drivers network nforce ;
 SubInclude HAIKU_TOP src add-ons kernel drivers network pcnet ;
 SubInclude HAIKU_TOP src add-ons kernel drivers network syskonnect ;
+SubInclude HAIKU_TOP src add-ons kernel drivers network attansic_l1 ;
 SubInclude HAIKU_TOP src add-ons kernel drivers network attansic_l2 ;
 SubInclude HAIKU_TOP src add-ons kernel drivers network ar81xx ;
 SubInclude HAIKU_TOP src add-ons kernel drivers network rtl81xx ;

Added: haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/Jamfile
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/Jamfile	2009-09-16 12:20:27 UTC (rev 33153)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/Jamfile	2009-09-16 12:47:30 UTC (rev 33154)
@@ -0,0 +1,3 @@
+SubDir HAIKU_TOP src add-ons kernel drivers network attansic_l1 ;
+
+SubInclude HAIKU_TOP src add-ons kernel drivers network attansic_l1 dev ;

Added: haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/Jamfile
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/Jamfile	2009-09-16 12:20:27 UTC (rev 33153)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/Jamfile	2009-09-16 12:47:30 UTC (rev 33154)
@@ -0,0 +1,4 @@
+SubDir HAIKU_TOP src add-ons kernel drivers network attansic_l1 dev ;
+
+SubInclude HAIKU_TOP src add-ons kernel drivers network attansic_l1 dev mii ;
+SubInclude HAIKU_TOP src add-ons kernel drivers network attansic_l1 dev age ;

Added: haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/Jamfile
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/Jamfile	2009-09-16 12:20:27 UTC (rev 33153)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/Jamfile	2009-09-16 12:47:30 UTC (rev 33154)
@@ -0,0 +1,14 @@
+SubDir HAIKU_TOP src add-ons kernel drivers network attansic_l1 dev age ;
+
+UsePrivateHeaders kernel net ;
+
+UseHeaders [ FDirName $(SUBDIR) .. .. ] : true ;
+UseHeaders [ FDirName $(HAIKU_TOP) src libs compat freebsd_network compat ] : true ;
+
+SubDirCcFlags [ FDefines _KERNEL=1 FBSD_DRIVER=1 ] ;
+
+KernelAddon attansic_l1 :
+	if_age.c
+	glue.c
+	: libfreebsd_network.a atl1_mii.a
+	;

Added: haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/glue.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/glue.c	2009-09-16 12:20:27 UTC (rev 33153)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/glue.c	2009-09-16 12:47:30 UTC (rev 33154)
@@ -0,0 +1,29 @@
+/*
+ * Copyright 2007, Hugo Santos. All Rights Reserved.
+ * Copyright 2007, Axel D&#246;rfler, <A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">axeld at pinc-software.de.</A> All Rights Reserved.
+ * Distributed under the terms of the MIT License.
+ */
+ 
+#include &lt;sys/bus.h&gt;
+
+
+HAIKU_FBSD_DRIVER_GLUE(attansic_l1, age, pci);
+HAIKU_DRIVER_REQUIREMENTS(FBSD_TASKQUEUES | FBSD_SWI_TASKQUEUE);
+
+
+extern driver_t *DRIVER_MODULE_NAME(atphy, miibus);
+
+
+driver_t *
+__haiku_select_miibus_driver(device_t dev)
+{
+	driver_t *drivers[] = {
+		DRIVER_MODULE_NAME(atphy, miibus),
+		NULL
+	};
+
+	return __haiku_probe_miibus(dev, drivers);
+}
+
+NO_HAIKU_CHECK_DISABLE_INTERRUPTS();
+NO_HAIKU_REENABLE_INTERRUPTS();

Added: haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/if_age.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/if_age.c	2009-09-16 12:20:27 UTC (rev 33153)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l1/dev/age/if_age.c	2009-09-16 12:47:30 UTC (rev 33154)
@@ -0,0 +1,3370 @@
+/*-
+ * Copyright (c) 2008, Pyun YongHyeon &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">yongari at FreeBSD.org</A>&gt;
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice unmodified, this list of conditions, and the following
+ *    disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ */
+
+/* Driver for Attansic Technology Corp. L1 Gigabit Ethernet. */
+
+#include &lt;sys/cdefs.h&gt;
+__FBSDID(&quot;$FreeBSD$&quot;);
+
+#include &lt;sys/param.h&gt;
+#include &lt;sys/systm.h&gt;
+#include &lt;sys/bus.h&gt;
+#include &lt;sys/endian.h&gt;
+#include &lt;sys/kernel.h&gt;
+#include &lt;sys/malloc.h&gt;
+#include &lt;sys/mbuf.h&gt;
+#include &lt;sys/rman.h&gt;
+#include &lt;sys/module.h&gt;
+#include &lt;sys/queue.h&gt;
+#include &lt;sys/socket.h&gt;
+#include &lt;sys/sockio.h&gt;
+#include &lt;sys/sysctl.h&gt;
+#include &lt;sys/taskqueue.h&gt;
+
+#include &lt;net/bpf.h&gt;
+#include &lt;net/if.h&gt;
+#include &lt;net/if_arp.h&gt;
+#include &lt;net/ethernet.h&gt;
+#include &lt;net/if_dl.h&gt;
+#include &lt;net/if_media.h&gt;
+#include &lt;net/if_types.h&gt;
+#include &lt;net/if_vlan_var.h&gt;
+
+#include &lt;netinet/in.h&gt;
+#include &lt;netinet/in_systm.h&gt;
+#include &lt;netinet/ip.h&gt;
+#include &lt;netinet/tcp.h&gt;
+
+#include &lt;dev/mii/mii.h&gt;
+#include &lt;dev/mii/miivar.h&gt;
+
+#include &lt;dev/pci/pcireg.h&gt;
+#include &lt;dev/pci/pcivar.h&gt;
+
+#include &lt;machine/bus.h&gt;
+#include &lt;machine/in_cksum.h&gt;
+#include &lt;machine/resource.h&gt;
+
+#include &quot;if_agereg.h&quot;
+#include &quot;if_agevar.h&quot;
+
+/* &quot;device miibus&quot; required.  See GENERIC if you get errors here. */
+#include &quot;miibus_if.h&quot;
+
+/* Compat code for RELENG_7/RELENG_7_0. */
+#ifndef	IFCAP_WOL
+#define	IFCAP_WOL		0
+#define	IFCAP_WOL_MAGIC		0
+#define	IFCAP_WOL_MCAST		0
+#endif
+#ifndef	IFCAP_VLAN_HWTSO
+#define	IFCAP_VLAN_HWTSO	0
+#endif
+#if __FreeBSD_version &lt; 700100
+#define	m_collapse(x, y, z)	m_defrag(x, y)
+#endif
+#define	AGE_CSUM_FEATURES	(CSUM_TCP | CSUM_UDP)
+
+#ifndef roundup
+#define roundup(x, y) ((((x)+((y)-1))/(y))*(y))
+#endif
+
+MODULE_DEPEND(age, pci, 1, 1, 1);
+MODULE_DEPEND(age, ether, 1, 1, 1);
+MODULE_DEPEND(age, miibus, 1, 1, 1);
+
+/* Tunables. */
+static int msi_disable = 0;
+static int msix_disable = 0;
+TUNABLE_INT(&quot;hw.age.msi_disable&quot;, &amp;msi_disable);
+TUNABLE_INT(&quot;hw.age.msix_disable&quot;, &amp;msix_disable);
+
+/*
+ * Devices supported by this driver.
+ */
+static struct age_dev {
+	uint16_t	age_vendorid;
+	uint16_t	age_deviceid;
+	const char	*age_name;
+} age_devs[] = {
+	{ VENDORID_ATTANSIC, DEVICEID_ATTANSIC_L1,
+	    &quot;Attansic Technology Corp, L1 Gigabit Ethernet&quot; },
+};
+
+static int age_miibus_readreg(device_t, int, int);
+static int age_miibus_writereg(device_t, int, int, int);
+static void age_miibus_statchg(device_t);
+static void age_mediastatus(struct ifnet *, struct ifmediareq *);
+static int age_mediachange(struct ifnet *);
+static int age_read_vpd_word(struct age_softc *, uint32_t, uint32_t,
+    uint32_t *);
+static int age_probe(device_t);
+static void age_get_macaddr(struct age_softc *);
+static void age_phy_reset(struct age_softc *);
+static int age_attach(device_t);
+static int age_detach(device_t);
+static void age_sysctl_node(struct age_softc *);
+static void age_dmamap_cb(void *, bus_dma_segment_t *, int, int);
+static int age_check_boundary(struct age_softc *);
+static int age_dma_alloc(struct age_softc *);
+static void age_dma_free(struct age_softc *);
+static int age_shutdown(device_t);
+static void age_setwol(struct age_softc *);
+static int age_suspend(device_t);
+static int age_resume(device_t);
+static int age_encap(struct age_softc *, struct mbuf **);
+static void age_tx_task(void *, int);
+static void age_start(struct ifnet *);
+static void age_watchdog(struct age_softc *);
+static int age_ioctl(struct ifnet *, u_long, caddr_t);
+static void age_mac_config(struct age_softc *);
+static void age_link_task(void *, int);
+static void age_stats_update(struct age_softc *);
+static int age_intr(void *);
+static void age_int_task(void *, int);
+static void age_txintr(struct age_softc *, int);
+static void age_rxeof(struct age_softc *sc, struct rx_rdesc *);
+static int age_rxintr(struct age_softc *, int, int);
+static void age_tick(void *);
+static void age_reset(struct age_softc *);
+static void age_init(void *);
+static void age_init_locked(struct age_softc *);
+static void age_stop(struct age_softc *);
+static void age_stop_txmac(struct age_softc *);
+static void age_stop_rxmac(struct age_softc *);
+static void age_init_tx_ring(struct age_softc *);
+static int age_init_rx_ring(struct age_softc *);
+static void age_init_rr_ring(struct age_softc *);
+static void age_init_cmb_block(struct age_softc *);
+static void age_init_smb_block(struct age_softc *);
+static int age_newbuf(struct age_softc *, struct age_rxdesc *);
+static void age_rxvlan(struct age_softc *);
+static void age_rxfilter(struct age_softc *);
+static int sysctl_age_stats(SYSCTL_HANDLER_ARGS);
+static int sysctl_int_range(SYSCTL_HANDLER_ARGS, int, int);
+static int sysctl_hw_age_proc_limit(SYSCTL_HANDLER_ARGS);
+static int sysctl_hw_age_int_mod(SYSCTL_HANDLER_ARGS);
+
+
+static device_method_t age_methods[] = {
+	/* Device interface. */
+	DEVMETHOD(device_probe,		age_probe),
+	DEVMETHOD(device_attach,	age_attach),
+	DEVMETHOD(device_detach,	age_detach),
+	DEVMETHOD(device_shutdown,	age_shutdown),
+	DEVMETHOD(device_suspend,	age_suspend),
+	DEVMETHOD(device_resume,	age_resume),
+
+	/* MII interface. */
+	DEVMETHOD(miibus_readreg,	age_miibus_readreg),
+	DEVMETHOD(miibus_writereg,	age_miibus_writereg),
+	DEVMETHOD(miibus_statchg,	age_miibus_statchg),
+
+	{ NULL, NULL }
+};
+
+static driver_t age_driver = {
+	&quot;age&quot;,
+	age_methods,
+	sizeof(struct age_softc)
+};
+
+static devclass_t age_devclass;
+
+DRIVER_MODULE(age, pci, age_driver, age_devclass, 0, 0);
+DRIVER_MODULE(miibus, age, miibus_driver, miibus_devclass, 0, 0);
+
+static struct resource_spec age_res_spec_mem[] = {
+	{ SYS_RES_MEMORY,	PCIR_BAR(0),	RF_ACTIVE },
+	{ -1,			0,		0 }
+};
+
+static struct resource_spec age_irq_spec_legacy[] = {
+	{ SYS_RES_IRQ,		0,		RF_ACTIVE | RF_SHAREABLE },
+	{ -1,			0,		0 }
+};
+
+static struct resource_spec age_irq_spec_msi[] = {
+	{ SYS_RES_IRQ,		1,		RF_ACTIVE },
+	{ -1,			0,		0 }
+};
+
+static struct resource_spec age_irq_spec_msix[] = {
+	{ SYS_RES_IRQ,		1,		RF_ACTIVE },
+	{ -1,			0,		0 }
+};
+
+/*
+ *	Read a PHY register on the MII of the L1.
+ */
+static int
+age_miibus_readreg(device_t dev, int phy, int reg)
+{
+	struct age_softc *sc;
+	uint32_t v;
+	int i;
+
+	sc = device_get_softc(dev);
+	if (phy != sc-&gt;age_phyaddr)
+		return (0);
+
+	CSR_WRITE_4(sc, AGE_MDIO, MDIO_OP_EXECUTE | MDIO_OP_READ |
+	    MDIO_SUP_PREAMBLE | MDIO_CLK_25_4 | MDIO_REG_ADDR(reg));
+	for (i = AGE_PHY_TIMEOUT; i &gt; 0; i--) {
+		DELAY(1);
+		v = CSR_READ_4(sc, AGE_MDIO);
+		if ((v &amp; (MDIO_OP_EXECUTE | MDIO_OP_BUSY)) == 0)
+			break;
+	}
+
+	if (i == 0) {
+		device_printf(sc-&gt;age_dev, &quot;phy read timeout : %d\n&quot;, reg);
+		return (0);
+	}
+
+	return ((v &amp; MDIO_DATA_MASK) &gt;&gt; MDIO_DATA_SHIFT);
+}
+
+/*
+ *	Write a PHY register on the MII of the L1.
+ */
+static int
+age_miibus_writereg(device_t dev, int phy, int reg, int val)
+{
+	struct age_softc *sc;
+	uint32_t v;
+	int i;
+
+	sc = device_get_softc(dev);
+	if (phy != sc-&gt;age_phyaddr)
+		return (0);
+
+	CSR_WRITE_4(sc, AGE_MDIO, MDIO_OP_EXECUTE | MDIO_OP_WRITE |
+	    (val &amp; MDIO_DATA_MASK) &lt;&lt; MDIO_DATA_SHIFT |
+	    MDIO_SUP_PREAMBLE | MDIO_CLK_25_4 | MDIO_REG_ADDR(reg));
+	for (i = AGE_PHY_TIMEOUT; i &gt; 0; i--) {
+		DELAY(1);
+		v = CSR_READ_4(sc, AGE_MDIO);
+		if ((v &amp; (MDIO_OP_EXECUTE | MDIO_OP_BUSY)) == 0)
+			break;
+	}
+
+	if (i == 0)
+		device_printf(sc-&gt;age_dev, &quot;phy write timeout : %d\n&quot;, reg);
+
+	return (0);
+}
+
+/*
+ *	Callback from MII layer when media changes.
+ */
+static void
+age_miibus_statchg(device_t dev)
+{
+	struct age_softc *sc;
+
+	sc = device_get_softc(dev);
+	taskqueue_enqueue(taskqueue_swi, &amp;sc-&gt;age_link_task);
+}
+
+/*
+ *	Get the current interface media status.
+ */
+static void
+age_mediastatus(struct ifnet *ifp, struct ifmediareq *ifmr)
+{
+	struct age_softc *sc;
+	struct mii_data *mii;
+
+	sc = ifp-&gt;if_softc;
+	AGE_LOCK(sc);
+	mii = device_get_softc(sc-&gt;age_miibus);
+
+	mii_pollstat(mii);
+	AGE_UNLOCK(sc);
+	ifmr-&gt;ifm_status = mii-&gt;mii_media_status;
+	ifmr-&gt;ifm_active = mii-&gt;mii_media_active;
+}
+
+/*
+ *	Set hardware to newly-selected media.
+ */
+static int
+age_mediachange(struct ifnet *ifp)
+{
+	struct age_softc *sc;
+	struct mii_data *mii;
+	struct mii_softc *miisc;
+	int error;
+
+	sc = ifp-&gt;if_softc;
+	AGE_LOCK(sc);
+	mii = device_get_softc(sc-&gt;age_miibus);
+	if (mii-&gt;mii_instance != 0) {
+		LIST_FOREACH(miisc, &amp;mii-&gt;mii_phys, mii_list)
+			mii_phy_reset(miisc);
+	}
+	error = mii_mediachg(mii);
+	AGE_UNLOCK(sc);
+
+	return (error);
+}
+
+static int
+age_read_vpd_word(struct age_softc *sc, uint32_t vpdc, uint32_t offset,
+    uint32_t *word)
+{
+	int i;
+
+	pci_write_config(sc-&gt;age_dev, vpdc + PCIR_VPD_ADDR, offset, 2);
+	for (i = AGE_TIMEOUT; i &gt; 0; i--) {
+		DELAY(10);
+		if ((pci_read_config(sc-&gt;age_dev, vpdc + PCIR_VPD_ADDR, 2) &amp;
+		    0x8000) == 0x8000)
+			break;
+	}
+	if (i == 0) {
+		device_printf(sc-&gt;age_dev, &quot;VPD read timeout!\n&quot;);
+		*word = 0;
+		return (ETIMEDOUT);
+	}
+
+	*word = pci_read_config(sc-&gt;age_dev, vpdc + PCIR_VPD_DATA, 4);
+	return (0);
+}
+
+static int
+age_probe(device_t dev)
+{
+	struct age_dev *sp;
+	int i;
+	uint16_t vendor, devid;
+
+	vendor = pci_get_vendor(dev);
+	devid = pci_get_device(dev);
+	sp = age_devs;
+	for (i = 0; i &lt; sizeof(age_devs) / sizeof(age_devs[0]);
+	    i++, sp++) {
+		if (vendor == sp-&gt;age_vendorid &amp;&amp;
+		    devid == sp-&gt;age_deviceid) {
+			device_set_desc(dev, sp-&gt;age_name);
+			return (BUS_PROBE_DEFAULT);
+		}
+	}
+
+	return (ENXIO);
+}
+
+static void
+age_get_macaddr(struct age_softc *sc)
+{
+	uint32_t ea[2], off, reg, word;
+	int vpd_error, match, vpdc;
+
+	reg = CSR_READ_4(sc, AGE_SPI_CTRL);
+	if ((reg &amp; SPI_VPD_ENB) != 0) {
+		/* Get VPD stored in TWSI EEPROM. */
+		reg &amp;= ~SPI_VPD_ENB;
+		CSR_WRITE_4(sc, AGE_SPI_CTRL, reg);
+	}
+
+	vpd_error = 0;
+	ea[0] = ea[1] = 0;
+	if ((vpd_error = pci_find_extcap(sc-&gt;age_dev, PCIY_VPD, &amp;vpdc)) == 0) {
+		/*
+		 * PCI VPD capability exists, but it seems that it's
+		 * not in the standard form as stated in PCI VPD
+		 * specification such that driver could not use
+		 * pci_get_vpd_readonly(9) with keyword 'NA'.
+		 * Search VPD data starting at address 0x0100. The data
+		 * chwould be used as initializers to set AGE_PAR0,
+		 * AGE_PAR1 register including other PCI configuration
+		 * registers.
+		 */
+		word = 0;
+		match = 0;
+		reg = 0;
+		for (off = AGE_VPD_REG_CONF_START; off &lt; AGE_VPD_REG_CONF_END;
+		    off += sizeof(uint32_t)) {
+			vpd_error = age_read_vpd_word(sc, vpdc, off, &amp;word);
+			if (vpd_error != 0)
+				break;
+			if (match != 0) {
+				switch (reg) {
+				case AGE_PAR0:
+					ea[0] = word;
+					break;
+				case AGE_PAR1:
+					ea[1] = word;
+					break;
+				default:
+					break;
+				}
+				match = 0;
+			} else if ((word &amp; 0xFF) == AGE_VPD_REG_CONF_SIG) {
+				match = 1;
+				reg = word &gt;&gt; 16;
+			} else
+				break;
+		}
+		if (off &gt;= AGE_VPD_REG_CONF_END)
+			vpd_error = ENOENT;
+		if (vpd_error == 0) {
+			/*
+			 * Don't blindly trust ethernet address obtained
+			 * from VPD. Check whether ethernet address is
+			 * valid one. Otherwise fall-back to reading
+			 * PAR register.
+			 */
+			ea[1] &amp;= 0xFFFF;
+			if ((ea[0] == 0 &amp;&amp; ea[1] == 0) ||
+			    (ea[0] == 0xFFFFFFFF &amp;&amp; ea[1] == 0xFFFF)) {
+				if (1 || bootverbose)
+					device_printf(sc-&gt;age_dev,
+					    &quot;invalid ethernet address &quot;
+					    &quot;returned from VPD.\n&quot;);
+				vpd_error = EINVAL;
+			}
+		}
+		if (vpd_error != 0 &amp;&amp; (1 || bootverbose))
+			device_printf(sc-&gt;age_dev, &quot;VPD access failure!\n&quot;);
+	} else {
+		if (1 || bootverbose)
+			device_printf(sc-&gt;age_dev,
+			    &quot;PCI VPD capability not found!\n&quot;);
+	}
+
+	/*
+	 * It seems that L1 also provides a way to extract ethernet
+	 * address via SPI flash interface. Because SPI flash memory
+	 * device of different vendors vary in their instruction
+	 * codes for read ID instruction, it's very hard to get
+	 * instructions codes without detailed information for the
+	 * flash memory device used on ethernet controller. To simplify
+	 * code, just read AGE_PAR0/AGE_PAR1 register to get ethernet
+	 * address which is supposed to be set by hardware during
+	 * power on reset.
+	 */
+	if (vpd_error != 0) {
+		/*
+		 * VPD is mapped to SPI flash memory or BIOS set it.
+		 */
+		ea[0] = CSR_READ_4(sc, AGE_PAR0);
+		ea[1] = CSR_READ_4(sc, AGE_PAR1);
+	}
+
+	ea[1] &amp;= 0xFFFF;
+	if ((ea[0] == 0 &amp;&amp; ea[1]  == 0) ||
+	    (ea[0] == 0xFFFFFFFF &amp;&amp; ea[1] == 0xFFFF)) {
+		device_printf(sc-&gt;age_dev,
+		    &quot;generating fake ethernet address.\n&quot;);
+
+#ifdef __HAIKU__
+		ea[0] = random();
+#else
+		ea[0] = arc4random();
+#endif
+		/* Set OUI to ASUSTek COMPUTER INC. */
+		sc-&gt;age_eaddr[0] = 0x00;
+		sc-&gt;age_eaddr[1] = 0x1B;
+		sc-&gt;age_eaddr[2] = 0xFC;
+		sc-&gt;age_eaddr[3] = (ea[0] &gt;&gt; 16) &amp; 0xFF;
+		sc-&gt;age_eaddr[4] = (ea[0] &gt;&gt; 8) &amp; 0xFF;
+		sc-&gt;age_eaddr[5] = (ea[0] &gt;&gt; 0) &amp; 0xFF;
+	} else {
+		sc-&gt;age_eaddr[0] = (ea[1] &gt;&gt; 8) &amp; 0xFF;
+		sc-&gt;age_eaddr[1] = (ea[1] &gt;&gt; 0) &amp; 0xFF;
+		sc-&gt;age_eaddr[2] = (ea[0] &gt;&gt; 24) &amp; 0xFF;
+		sc-&gt;age_eaddr[3] = (ea[0] &gt;&gt; 16) &amp; 0xFF;
+		sc-&gt;age_eaddr[4] = (ea[0] &gt;&gt; 8) &amp; 0xFF;
+		sc-&gt;age_eaddr[5] = (ea[0] &gt;&gt; 0) &amp; 0xFF;
+	}
+}
+
+static void
+age_phy_reset(struct age_softc *sc)
+{
+
+	/* Reset PHY. */
+	CSR_WRITE_4(sc, AGE_GPHY_CTRL, GPHY_CTRL_RST);
+//	pause(&quot;agephy&quot;, hz / 1000);
+	DELAY(1000);
+	CSR_WRITE_4(sc, AGE_GPHY_CTRL, GPHY_CTRL_CLR);
+	DELAY(1000);
+	//pause(&quot;agephy&quot;, hz / 1000);
+}
+
+static int
+age_attach(device_t dev)
+{
+	struct age_softc *sc;
+	struct ifnet *ifp;
+	uint16_t burst;
+	int error, i, msic, msixc, pmc;
+
+	error = 0;
+	sc = device_get_softc(dev);
+	sc-&gt;age_dev = dev;
+
+	mtx_init(&amp;sc-&gt;age_mtx, device_get_nameunit(dev), MTX_NETWORK_LOCK,
+	    MTX_DEF);
+	callout_init_mtx(&amp;sc-&gt;age_tick_ch, &amp;sc-&gt;age_mtx, 0);
+	TASK_INIT(&amp;sc-&gt;age_int_task, 0, age_int_task, sc);
+	TASK_INIT(&amp;sc-&gt;age_link_task, 0, age_link_task, sc);
+
+	/* Map the device. */
+	pci_enable_busmaster(dev);
+	sc-&gt;age_res_spec = age_res_spec_mem;
+	sc-&gt;age_irq_spec = age_irq_spec_legacy;
+	error = bus_alloc_resources(dev, sc-&gt;age_res_spec, sc-&gt;age_res);
+	if (error != 0) {
+		device_printf(dev, &quot;cannot allocate memory resources.\n&quot;);
+		goto fail;
+	}
+
+	/* Set PHY address. */
+	sc-&gt;age_phyaddr = AGE_PHY_ADDR;
+
+	/* Reset PHY. */
+	age_phy_reset(sc);
+
+	/* Reset the ethernet controller. */
+	age_reset(sc);
+
+	/* Get PCI and chip id/revision. */
+	sc-&gt;age_rev = pci_get_revid(dev);
+	sc-&gt;age_chip_rev = CSR_READ_4(sc, AGE_MASTER_CFG) &gt;&gt;
+	    MASTER_CHIP_REV_SHIFT;
+	if (1 || bootverbose) {
+		device_printf(dev, &quot;PCI device revision : 0x%04x\n&quot;, sc-&gt;age_rev);
+		device_printf(dev, &quot;Chip id/revision : 0x%04x\n&quot;,
+		    sc-&gt;age_chip_rev);
+	}
+
+	/*
+	 * XXX
+	 * Unintialized hardware returns an invalid chip id/revision
+	 * as well as 0xFFFFFFFF for Tx/Rx fifo length. It seems that
+	 * unplugged cable results in putting hardware into automatic
+	 * power down mode which in turn returns invalld chip revision.
+	 */
+	if (sc-&gt;age_chip_rev == 0xFFFF) {
+		device_printf(dev,&quot;invalid chip revision : 0x%04x -- &quot;
+		    &quot;not initialized?\n&quot;, sc-&gt;age_chip_rev);
+		error = ENXIO;
+		goto fail;
+	}
+
+	device_printf(dev, &quot;%d Tx FIFO, %d Rx FIFO\n&quot;,
+	    CSR_READ_4(sc, AGE_SRAM_TX_FIFO_LEN),
+	    CSR_READ_4(sc, AGE_SRAM_RX_FIFO_LEN));
+
+	/* Allocate IRQ resources. */
+	msixc = pci_msix_count(dev);
+	msic = pci_msi_count(dev);
+	if (1 || bootverbose) {
+		device_printf(dev, &quot;MSIX count : %d\n&quot;, msixc);
+		device_printf(dev, &quot;MSI count : %d\n&quot;, msic);
+	}
+
+	/* Prefer MSIX over MSI. */
+	if (msix_disable == 0 || msi_disable == 0) {
+		if (msix_disable == 0 &amp;&amp; msixc == AGE_MSIX_MESSAGES &amp;&amp;
+		    pci_alloc_msix(dev, &amp;msixc) == 0) {
+			if (msic == AGE_MSIX_MESSAGES) {
+				device_printf(dev, &quot;Using %d MSIX messages.\n&quot;,
+				    msixc);
+				sc-&gt;age_flags |= AGE_FLAG_MSIX;
+				sc-&gt;age_irq_spec = age_irq_spec_msix;
+			} else
+				pci_release_msi(dev);
+		}
+		if (msi_disable == 0 &amp;&amp; (sc-&gt;age_flags &amp; AGE_FLAG_MSIX) == 0 &amp;&amp;
+		    msic == AGE_MSI_MESSAGES &amp;&amp;
+		    pci_alloc_msi(dev, &amp;msic) == 0) {
+			if (msic == AGE_MSI_MESSAGES) {
+				device_printf(dev, &quot;Using %d MSI messages.\n&quot;,
+				    msic);
+				sc-&gt;age_flags |= AGE_FLAG_MSI;
+				sc-&gt;age_irq_spec = age_irq_spec_msi;
+			} else
+				pci_release_msi(dev);
+		}
+	}
+
+	error = bus_alloc_resources(dev, sc-&gt;age_irq_spec, sc-&gt;age_irq);
+	if (error != 0) {
+		device_printf(dev, &quot;cannot allocate IRQ resources.\n&quot;);
+		goto fail;
+	}
+
+
+	/* Get DMA parameters from PCIe device control register. */
+	if (pci_find_extcap(dev, PCIY_EXPRESS, &amp;i) == 0) {
+		sc-&gt;age_flags |= AGE_FLAG_PCIE;
+		burst = pci_read_config(dev, i + 0x08, 2);
+		/* Max read request size. */
+		sc-&gt;age_dma_rd_burst = ((burst &gt;&gt; 12) &amp; 0x07) &lt;&lt;
+		    DMA_CFG_RD_BURST_SHIFT;
+		/* Max payload size. */
+		sc-&gt;age_dma_wr_burst = ((burst &gt;&gt; 5) &amp; 0x07) &lt;&lt;
+		    DMA_CFG_WR_BURST_SHIFT;
+		if (1 || bootverbose) {
+			device_printf(dev, &quot;Read request size : %d bytes.\n&quot;,
+			    128 &lt;&lt; ((burst &gt;&gt; 12) &amp; 0x07));
+			device_printf(dev, &quot;TLP payload size : %d bytes.\n&quot;,
+			    128 &lt;&lt; ((burst &gt;&gt; 5) &amp; 0x07));
+		}
+	} else {
+		sc-&gt;age_dma_rd_burst = DMA_CFG_RD_BURST_128;
+		sc-&gt;age_dma_wr_burst = DMA_CFG_WR_BURST_128;
+	}
+
+	/* Create device sysctl node. */
+	age_sysctl_node(sc);
+
+	if ((error = age_dma_alloc(sc) != 0))
+		goto fail;
+
+	/* Load station address. */
+	age_get_macaddr(sc);
+
+	ifp = sc-&gt;age_ifp = if_alloc(IFT_ETHER);
+	if (ifp == NULL) {
+		device_printf(dev, &quot;cannot allocate ifnet structure.\n&quot;);
+		error = ENXIO;
+		goto fail;
+	}
+
+	ifp-&gt;if_softc = sc;
+	if_initname(ifp, device_get_name(dev), device_get_unit(dev));
+	ifp-&gt;if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST;
+	ifp-&gt;if_ioctl = age_ioctl;
+	ifp-&gt;if_start = age_start;
+	ifp-&gt;if_init = age_init;
+	ifp-&gt;if_snd.ifq_drv_maxlen = AGE_TX_RING_CNT - 1;
+	IFQ_SET_MAXLEN(&amp;ifp-&gt;if_snd, ifp-&gt;if_snd.ifq_drv_maxlen);
+	IFQ_SET_READY(&amp;ifp-&gt;if_snd);
+	ifp-&gt;if_capabilities = IFCAP_HWCSUM | IFCAP_TSO4;
+	ifp-&gt;if_hwassist = AGE_CSUM_FEATURES | CSUM_TSO;
+	if (pci_find_extcap(dev, PCIY_PMG, &amp;pmc) == 0) {
+		sc-&gt;age_flags |= AGE_FLAG_PMCAP;
+		ifp-&gt;if_capabilities |= IFCAP_WOL_MAGIC | IFCAP_WOL_MCAST;
+	}
+	ifp-&gt;if_capenable = ifp-&gt;if_capabilities;
+
+	/* Set up MII bus. */
+	if ((error = mii_phy_probe(dev, &amp;sc-&gt;age_miibus, age_mediachange,
+	    age_mediastatus)) != 0) {
+		device_printf(dev, &quot;no PHY found!\n&quot;);
+		goto fail;
+	}
+
+	ether_ifattach(ifp, sc-&gt;age_eaddr);
+
+	/* VLAN capability setup. */
+	ifp-&gt;if_capabilities |= IFCAP_VLAN_MTU;
+	ifp-&gt;if_capabilities |= IFCAP_VLAN_HWTAGGING | IFCAP_VLAN_HWCSUM;
+	ifp-&gt;if_capenable = ifp-&gt;if_capabilities;
+
+	/* Tell the upper layer(s) we support long frames. */
+	ifp-&gt;if_data.ifi_hdrlen = sizeof(struct ether_vlan_header);
+
+	/* Create local taskq. */
+	TASK_INIT(&amp;sc-&gt;age_tx_task, 1, age_tx_task, ifp);
+	sc-&gt;age_tq = taskqueue_create_fast(&quot;age_taskq&quot;, M_WAITOK,
+	    taskqueue_thread_enqueue, &amp;sc-&gt;age_tq);
+	if (sc-&gt;age_tq == NULL) {
+		device_printf(dev, &quot;could not create taskqueue.\n&quot;);
+		ether_ifdetach(ifp);
+		error = ENXIO;
+		goto fail;
+	}
+	taskqueue_start_threads(&amp;sc-&gt;age_tq, 1, PI_NET, &quot;%s taskq&quot;,
+	    device_get_nameunit(sc-&gt;age_dev));
+
+	if ((sc-&gt;age_flags &amp; AGE_FLAG_MSIX) != 0)
+		msic = AGE_MSIX_MESSAGES;
+	else if ((sc-&gt;age_flags &amp; AGE_FLAG_MSI) != 0)
+		msic = AGE_MSI_MESSAGES;
+	else
+		msic = 1;
+	for (i = 0; i &lt; msic; i++) {
+		error = bus_setup_intr(dev, sc-&gt;age_irq[i],
+		    INTR_TYPE_NET | INTR_MPSAFE, age_intr, NULL, sc,
+		    &amp;sc-&gt;age_intrhand[i]);
+		if (error != 0)
+			break;
+	}
+	if (error != 0) {
+		device_printf(dev, &quot;could not set up interrupt handler.\n&quot;);
+		taskqueue_free(sc-&gt;age_tq);
+		sc-&gt;age_tq = NULL;
+		ether_ifdetach(ifp);
+		goto fail;
+	}
+
+fail:
+	if (error != 0)
+		age_detach(dev);
+
+	return (error);
+}
+
+static int
+age_detach(device_t dev)
+{
+	struct age_softc *sc;
+	struct ifnet *ifp;
+	int i, msic;
+
+	sc = device_get_softc(dev);
+
+	ifp = sc-&gt;age_ifp;
+	if (device_is_attached(dev)) {
+		AGE_LOCK(sc);
+		sc-&gt;age_flags |= AGE_FLAG_DETACH;
+		age_stop(sc);
+		AGE_UNLOCK(sc);
+		callout_drain(&amp;sc-&gt;age_tick_ch);
+		taskqueue_drain(sc-&gt;age_tq, &amp;sc-&gt;age_int_task);
+		taskqueue_drain(sc-&gt;age_tq, &amp;sc-&gt;age_tx_task);
+		taskqueue_drain(taskqueue_swi, &amp;sc-&gt;age_link_task);
+		ether_ifdetach(ifp);
+	}
+
+	if (sc-&gt;age_tq != NULL) {
+		taskqueue_drain(sc-&gt;age_tq, &amp;sc-&gt;age_int_task);
+		taskqueue_free(sc-&gt;age_tq);
+		sc-&gt;age_tq = NULL;
+	}
+
+	if (sc-&gt;age_miibus != NULL) {
+		device_delete_child(dev, sc-&gt;age_miibus);
+		sc-&gt;age_miibus = NULL;
+	}
+	bus_generic_detach(dev);
+	age_dma_free(sc);
+
+	if (ifp != NULL) {
+		if_free(ifp);
+		sc-&gt;age_ifp = NULL;
+	}
+
+	if ((sc-&gt;age_flags &amp; AGE_FLAG_MSIX) != 0)
+		msic = AGE_MSIX_MESSAGES;
+	else if ((sc-&gt;age_flags &amp; AGE_FLAG_MSI) != 0)
+		msic = AGE_MSI_MESSAGES;
+	else
+		msic = 1;
+	for (i = 0; i &lt; msic; i++) {
+		if (sc-&gt;age_intrhand[i] != NULL) {
+			bus_teardown_intr(dev, sc-&gt;age_irq[i],
+			    sc-&gt;age_intrhand[i]);
+			sc-&gt;age_intrhand[i] = NULL;
+		}
+	}
+
+	bus_release_resources(dev, sc-&gt;age_irq_spec, sc-&gt;age_irq);
+	if ((sc-&gt;age_flags &amp; (AGE_FLAG_MSI | AGE_FLAG_MSIX)) != 0)
+		pci_release_msi(dev);
+	bus_release_resources(dev, sc-&gt;age_res_spec, sc-&gt;age_res);
+	mtx_destroy(&amp;sc-&gt;age_mtx);
+
+	return (0);
+}
+
+static void
+age_sysctl_node(struct age_softc *sc)
+{
+	int error;
+
+	SYSCTL_ADD_PROC(device_get_sysctl_ctx(sc-&gt;age_dev),
+	    SYSCTL_CHILDREN(device_get_sysctl_tree(sc-&gt;age_dev)), OID_AUTO,
+	    &quot;stats&quot;, CTLTYPE_INT | CTLFLAG_RW, sc, 0, sysctl_age_stats,
+	    &quot;I&quot;, &quot;Statistics&quot;);
+
+	SYSCTL_ADD_PROC(device_get_sysctl_ctx(sc-&gt;age_dev),
+	    SYSCTL_CHILDREN(device_get_sysctl_tree(sc-&gt;age_dev)), OID_AUTO,
+	    &quot;int_mod&quot;, CTLTYPE_INT | CTLFLAG_RW, &amp;sc-&gt;age_int_mod, 0,
+	    sysctl_hw_age_int_mod, &quot;I&quot;, &quot;age interrupt moderation&quot;);
+
+	/* Pull in device tunables. */
+	sc-&gt;age_int_mod = AGE_IM_TIMER_DEFAULT;
+	error = resource_int_value(device_get_name(sc-&gt;age_dev),
+	    device_get_unit(sc-&gt;age_dev), &quot;int_mod&quot;, &amp;sc-&gt;age_int_mod);
+	if (error == 0) {
+		if (sc-&gt;age_int_mod &lt; AGE_IM_TIMER_MIN ||
+		    sc-&gt;age_int_mod &gt; AGE_IM_TIMER_MAX) {
+			device_printf(sc-&gt;age_dev,
+			    &quot;int_mod value out of range; using default: %d\n&quot;,
+			    AGE_IM_TIMER_DEFAULT);
+			sc-&gt;age_int_mod = AGE_IM_TIMER_DEFAULT;
+		}
+	}
+
+	SYSCTL_ADD_PROC(device_get_sysctl_ctx(sc-&gt;age_dev),
+	    SYSCTL_CHILDREN(device_get_sysctl_tree(sc-&gt;age_dev)), OID_AUTO,
+	    &quot;process_limit&quot;, CTLTYPE_INT | CTLFLAG_RW, &amp;sc-&gt;age_process_limit,
+	    0, sysctl_hw_age_proc_limit, &quot;I&quot;,
+	    &quot;max number of Rx events to process&quot;);
+
+	/* Pull in device tunables. */
+	sc-&gt;age_process_limit = AGE_PROC_DEFAULT;
+	error = resource_int_value(device_get_name(sc-&gt;age_dev),
+	    device_get_unit(sc-&gt;age_dev), &quot;process_limit&quot;,
+	    &amp;sc-&gt;age_process_limit);
+	if (error == 0) {
+		if (sc-&gt;age_process_limit &lt; AGE_PROC_MIN ||
+		    sc-&gt;age_process_limit &gt; AGE_PROC_MAX) {
+			device_printf(sc-&gt;age_dev,
+			    &quot;process_limit value out of range; &quot;
+			    &quot;using default: %d\n&quot;, AGE_PROC_DEFAULT);
+			sc-&gt;age_process_limit = AGE_PROC_DEFAULT;
+		}
+	}
+}
+
+struct age_dmamap_arg {
+	bus_addr_t	age_busaddr;
+};
+
+static void
+age_dmamap_cb(void *arg, bus_dma_segment_t *segs, int nsegs, int error)
+{
+	struct age_dmamap_arg *ctx;
+
+	if (error != 0)
+		return;
+
+	KASSERT(nsegs == 1, (&quot;%s: %d segments returned!&quot;, __func__, nsegs));
+
+	ctx = (struct age_dmamap_arg *)arg;
+	ctx-&gt;age_busaddr = segs[0].ds_addr;
+}
+
+/*
+ * Attansic L1 controller have single register to specify high
+ * address part of DMA blocks. So all descriptor structures and
+ * DMA memory blocks should have the same high address of given
+ * 4GB address space(i.e. crossing 4GB boundary is not allowed).
+ */
+static int
+age_check_boundary(struct age_softc *sc)
+{
+	bus_addr_t rx_ring_end, rr_ring_end, tx_ring_end;
+	bus_addr_t cmb_block_end, smb_block_end;
+
+	/* Tx/Rx descriptor queue should reside within 4GB boundary. */
+	tx_ring_end = sc-&gt;age_rdata.age_tx_ring_paddr + AGE_TX_RING_SZ;
+	rx_ring_end = sc-&gt;age_rdata.age_rx_ring_paddr + AGE_RX_RING_SZ;
+	rr_ring_end = sc-&gt;age_rdata.age_rr_ring_paddr + AGE_RR_RING_SZ;
+	cmb_block_end = sc-&gt;age_rdata.age_cmb_block_paddr + AGE_CMB_BLOCK_SZ;
+	smb_block_end = sc-&gt;age_rdata.age_smb_block_paddr + AGE_SMB_BLOCK_SZ;
+
+	if ((AGE_ADDR_HI(tx_ring_end) !=
+	    AGE_ADDR_HI(sc-&gt;age_rdata.age_tx_ring_paddr)) ||
+	    (AGE_ADDR_HI(rx_ring_end) !=
+	    AGE_ADDR_HI(sc-&gt;age_rdata.age_rx_ring_paddr)) ||
+	    (AGE_ADDR_HI(rr_ring_end) !=
+	    AGE_ADDR_HI(sc-&gt;age_rdata.age_rr_ring_paddr)) ||
+	    (AGE_ADDR_HI(cmb_block_end) !=
+	    AGE_ADDR_HI(sc-&gt;age_rdata.age_cmb_block_paddr)) ||
+	    (AGE_ADDR_HI(smb_block_end) !=
+	    AGE_ADDR_HI(sc-&gt;age_rdata.age_smb_block_paddr)))
+		return (EFBIG);
+
+	if ((AGE_ADDR_HI(tx_ring_end) != AGE_ADDR_HI(rx_ring_end)) ||
+	    (AGE_ADDR_HI(tx_ring_end) != AGE_ADDR_HI(rr_ring_end)) ||
+	    (AGE_ADDR_HI(tx_ring_end) != AGE_ADDR_HI(cmb_block_end)) ||
+	    (AGE_ADDR_HI(tx_ring_end) != AGE_ADDR_HI(smb_block_end)))
+		return (EFBIG);
+
+	return (0);
+}

[... truncated: 3909 lines follow ...]

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="020648.html">[Haiku-commits] r33153 - haiku/trunk/src/system/kernel
</A></li>
	<LI>Next message: <A HREF="020650.html">[Haiku-commits] r33154 - in	haiku/trunk/src/add-ons/kernel/drivers/network: . attansic_l1	attansic_l1/dev attansic_l1/dev/age attansic_l1/dev/mii
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20649">[ date ]</a>
              <a href="thread.html#20649">[ thread ]</a>
              <a href="subject.html#20649">[ subject ]</a>
              <a href="author.html#20649">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
