// Seed: 1472851104
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input tri0 id_2,
    output wand id_3,
    output supply1 id_4
);
  assign id_3 = 1;
  assign id_4 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_0,
      id_0
  );
  wire [1 : 1] id_7;
  wire id_8;
  or primCall (id_0, id_1, id_6, id_4, id_3);
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = -1;
  assign module_3.id_0 = 0;
  wire id_3;
endmodule
module module_3 #(
    parameter id_2 = 32'd21
) (
    input wire  id_0,
    input uwire id_1,
    input tri0  _id_2
);
  wire id_4;
  ;
  wire [~ "" : id_2] id_5;
  module_2 modCall_1 (
      id_4,
      id_4
  );
endmodule
