
/home/zyy/coco_work/cocoTest/MyVex_test/core_test/my_riscv_project/build/my_riscv_executable:     file format elf32-littleriscv
/home/zyy/coco_work/cocoTest/MyVex_test/core_test/my_riscv_project/build/my_riscv_executable
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
0x70000003 off    0x00005490 vaddr 0x00000000 paddr 0x00000000 align 2**0
         filesz 0x00000041 memsz 0x00000000 flags r--
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00003ecc memsz 0x00003ecc flags r-x
    LOAD off    0x00005000 vaddr 0x00080000 paddr 0x00080000 align 2**12
         filesz 0x00000490 memsz 0x00000490 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003ecc  00000000  00000000  00001000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00000300  00080000  00080000  00005000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000008  00080300  00080300  00005300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000150  00080340  00080340  00005340  2**6
                  CONTENTS, ALLOC, LOAD, DATA
  4 .riscv.attributes 00000041  00000000  00000000  00005490  2**0
                  CONTENTS, READONLY
  5 .debug_line   000014f4  00000000  00000000  000054d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_info   000012ab  00000000  00000000  000069c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_abbrev 00000646  00000000  00000000  00007c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_aranges 000000c8  00000000  00000000  000082b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_str    0000068d  00000000  00000000  00008380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_ranges 00000020  00000000  00000000  00008a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_line_str 000003ef  00000000  00000000  00008a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_frame  0000065c  00000000  00000000  00008e20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000017  00000000  00000000  0000947c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00080000 l    d  .rodata	00000000 .rodata
00080300 l    d  .data	00000000 .data
00080340 l    d  .bss	00000000 .bss
00000000 l    d  .riscv.attributes	00000000 .riscv.attributes
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line_str	00000000 .debug_line_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_rnglists	00000000 .debug_rnglists
00000000 l    df *ABS*	00000000 crt.S.o
0000005e l       .text	00000000 .bss_done
00000054 l       .text	00000000 .bss_clear
00003e00 l       .text	00000000 vector_table
00003e90 l       .text	00000000 default_handler
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 arch_test_util.c
00000000 l    df *ABS*	00000000 sc_print.c
00000a26 l     F .text	0000005c sc_puts
00080340 l     O .bss	00000004 buflen.1
00080380 l     O .bss	00000100 buf.0
00000afc l     F .text	00000020 printf_putch
00000b1c l     F .text	0000002e print
00000b4a l     F .text	00000074 getint
00000bbe l     F .text	00000070 getuint
00000c2e l     F .text	0000016e printnum
00000d9c l     F .text	0000023a printdoubleF
00000fd6 l     F .text	000003a2 vprintfmt
00000000 l    df *ABS*	00000000 tiny_system.c
00000000 l    df *ABS*	00000000 virt_uart.c
00000000 l    df *ABS*	00000000 _divdi3.o
00000000 l    df *ABS*	00000000 _moddi3.o
00000000 l    df *ABS*	00000000 _udivdi3.o
00000000 l    df *ABS*	00000000 _umoddi3.o
00000000 l    df *ABS*	00000000 ledf2.o
00000000 l    df *ABS*	00000000 muldf3.o
00000000 l    df *ABS*	00000000 subdf3.o
00000000 l    df *ABS*	00000000 fixdfsi.o
00000000 l    df *ABS*	00000000 floatsidf.o
00000000 l    df *ABS*	00000000 fixdfdi.o
00000000 l    df *ABS*	00000000 floatdidf.o
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 libc_a-strnlen.o
00000000 l    df *ABS*	00000000 libc_a-strlen.o
00000a82 g     F .text	0000007a putchar
000016d0 g     F .text	000003e4 .hidden __divdi3
00003aaa g     F .text	00000240 .hidden __floatdidf
00001528 g     F .text	00000022 sys_ecall
000001fa g     F .text	000000b2 test_imm
00003ec4 g       .text	00000000 _etext
00080340 g       .bss	00000000 _sbss
00080304 g     O .data	00000004 AA
00080300 g     O .data	00000004 hello
00003e80 g       .text	00000000 mext_handler
00003916 g     F .text	0000006e .hidden __floatsidf
000025b2 g     F .text	000000c6 .hidden __ltdf2
000014e2 g     F .text	0000001a disable_timer_interrupt
00080000 g       .rodata	00000000 _srodata
00001378 g     F .text	00000050 sc_printf
000013e4 g     F .text	0000003c mtimectrl_write
0000154a g     F .text	00000010 sys_ebreak
000014b2 g     F .text	00000016 interrupt_init
00003e70 g       .text	00000000 mtimer_handler
00002220 g     F .text	00000392 .hidden __umoddi3
00001482 g     F .text	00000026 mtimecmp_write
00001e78 g     F .text	000003a8 .hidden __udivdi3
000009fc g     F .text	0000002a test_mtime_interrupt
00001464 g     F .text	0000001e mtimecmp_read
00003d58 g     F .text	00000026 strnlen
00080484 g     O .bss	00000004 my_bss_var1
00080488 g       .bss	00000000 _ebss
00001698 g     F .text	00000038 uart_puts
0000069a g     F .text	00000362 test_float_ops
00003834 g     F .text	000000e2 .hidden __fixdfsi
000000ca g     F .text	000000aa test_arith
000025b2 g     F .text	000000c6 .hidden __ledf2
0000155a g     F .text	000000b4 trap_handler_c
00090000 g       *ABS*	00000000 __stack_top
00003cea g     F .text	0000006e .hidden __clzsi2
00001420 g     F .text	0000001e mtime_read
00000000 g       .text	00000000 _start
00090000 g       .text	00000000 __top_dmem
00000644 g     F .text	00000056 test_csr
000014c8 g     F .text	0000001a enable_timer_interrupt
000002ac g     F .text	000000c2 test_memory
00002678 g     F .text	0000068a .hidden __muldf3
00000078 g     F .text	00000052 main
00003e40 g       .text	00000000 trap_entry
00003e60 g       .text	00000000 msoft_handler
00001678 g     F .text	00000020 uart_putc
000014fc g     F .text	00000016 enable_software_interrupt
0000062c g       .text	00000000 label_bltu
00080200 g     O .rodata	00000100 .hidden __clz_tab
00003984 g     F .text	00000126 .hidden __fixdfdi
0000063a g       .text	00000000 label_bgeu
000013c8 g     F .text	0000001c mtimectrl_read
00080308 g       .data	00000000 _edata
0000060e g     F .text	00000036 test_branch
000014a8 g     F .text	0000000a halt
0000160e g     F .text	0000001c msoft_handler_c
0000162a g     F .text	00000032 mtimer_handler_c
00001512 g     F .text	00000016 disable_software_interrupt
00001ab4 g     F .text	000003c4 .hidden __moddi3
00080480 g     O .bss	00000004 my_bss_var0
00003d7e g     F .text	00000064 strlen
0000165c g     F .text	0000001c mext_handler_c
0000036e g     F .text	000002a0 test_muldiv
00000174 g     F .text	00000086 test_shift
00002d02 g     F .text	00000b32 .hidden __subdf3
0000143e g     F .text	00000026 mtime_write



Disassembly of section .text:

00000000 <_start>:
.globl main

.text
_start:
    # GPR复位：清零通用寄存器（x1 到 x31，x0 永远为 0）
    li t0, 0                  # 加载常数 0 到 t0
       0:	4281                	li	t0,0
    mv ra, t0                 # x1: 返回地址寄存器（ra）
       2:	8096                	mv	ra,t0
    mv s0, t0                 # x8: 帧指针（fp）
       4:	8416                	mv	s0,t0
    mv s1, t0
       6:	8496                	mv	s1,t0
    mv s2, t0
       8:	8916                	mv	s2,t0
    mv s3, t0
       a:	8996                	mv	s3,t0
    mv s4, t0
       c:	8a16                	mv	s4,t0
    mv s5, t0
       e:	8a96                	mv	s5,t0
    mv s6, t0
      10:	8b16                	mv	s6,t0
    mv s7, t0
      12:	8b96                	mv	s7,t0
    mv s8, t0
      14:	8c16                	mv	s8,t0
    mv s9, t0
      16:	8c96                	mv	s9,t0
    mv s10, t0
      18:	8d16                	mv	s10,t0
    mv s11, t0
      1a:	8d96                	mv	s11,t0
    mv a0, t0
      1c:	8516                	mv	a0,t0
    mv a1, t0
      1e:	8596                	mv	a1,t0
    mv a2, t0
      20:	8616                	mv	a2,t0
    mv a3, t0
      22:	8696                	mv	a3,t0
    mv a4, t0
      24:	8716                	mv	a4,t0
    mv a5, t0
      26:	8796                	mv	a5,t0
    mv a6, t0
      28:	8816                	mv	a6,t0
    mv a7, t0
      2a:	8896                	mv	a7,t0
    mv t1, t0
      2c:	8316                	mv	t1,t0
    mv t2, t0
      2e:	8396                	mv	t2,t0
    mv t3, t0
      30:	8e16                	mv	t3,t0
    mv t4, t0
      32:	8e96                	mv	t4,t0
    mv t5, t0
      34:	8f16                	mv	t5,t0
    mv t6, t0
      36:	8f96                	mv	t6,t0
    # 初始化堆栈指针 SP
    la sp, __stack_top        # 将堆栈顶部地址加载到 sp 寄存器中
      38:	00090117          	auipc	sp,0x90
      3c:	fc810113          	addi	sp,sp,-56 # 90000 <__top_dmem>
    # 初始化 .bss 段
    la t0, _sbss              # t0 = .bss 段起始地址
      40:	00080297          	auipc	t0,0x80
      44:	30028293          	addi	t0,t0,768 # 80340 <buflen.1>
    la t1, _ebss              # t1 = .bss 段结束地址
      48:	00080317          	auipc	t1,0x80
      4c:	44030313          	addi	t1,t1,1088 # 80488 <_ebss>
    bge t0, t1, .bss_done     # 如果 t0 >= t1，跳过清零
      50:	0062d763          	bge	t0,t1,5e <.bss_done>

00000054 <.bss_clear>:
.bss_clear:
    sw zero, 0(t0)            # 将零存储到 .bss 的当前地址
      54:	0002a023          	sw	zero,0(t0)
    addi t0, t0, 4            # 移动到下一个 4 字节地址
      58:	0291                	addi	t0,t0,4
    blt t0, t1, .bss_clear    # 如果 t0 < t1，继续清零
      5a:	fe62cde3          	blt	t0,t1,54 <.bss_clear>

0000005e <.bss_done>:
.bss_done:

    # ========【新增：设置mtvec为向量模式并指向向量表】========
    la   t0, vector_table             # vector_table为中断向量表基址
      5e:	00004297          	auipc	t0,0x4
      62:	da228293          	addi	t0,t0,-606 # 3e00 <vector_table>
    li   t1, 1                        # 1 = vectored mode
      66:	4305                	li	t1,1
    slli t1, t1, 0                    # MODE=1 (最低位)
      68:	00031313          	slli	t1,t1,0x0
    or   t0, t0, t1                   # base | 1
      6c:	0062e2b3          	or	t0,t0,t1
    csrw mtvec, t0
      70:	30529073          	csrw	mtvec,t0

    # 跳转到 main 函数
    call main
      74:	2011                	jal	78 <main>

.Lhalt:
    j .Lhalt
      76:	a001                	j	76 <.bss_done+0x18>

00000078 <main>:
// bss: 定义未初始化的全局变量
uint32_t my_bss_var0; // 未初始化的全局变量
uint32_t my_bss_var1; // 未初始化的全局变量


int main() {
      78:	1141                	addi	sp,sp,-16
      7a:	c606                	sw	ra,12(sp)
      7c:	c422                	sw	s0,8(sp)
      7e:	0800                	addi	s0,sp,16
    // 检查 bss 初始化
    if (my_bss_var0 != 0 || my_bss_var1 != 0) {
      80:	000807b7          	lui	a5,0x80
      84:	4807a783          	lw	a5,1152(a5) # 80480 <my_bss_var0>
      88:	e791                	bnez	a5,94 <main+0x1c>
      8a:	000807b7          	lui	a5,0x80
      8e:	4847a783          	lw	a5,1156(a5) # 80484 <my_bss_var1>
      92:	c391                	beqz	a5,96 <main+0x1e>
        // 如果变量未清零，说明 .bss 初始化失败
        while (1);
      94:	a001                	j	94 <main+0x1c>
    }
    // 开始实行 AND、SUB、XOR、OR、AND 测试
    // test_arith(AA);
    // 开始实行 SLL SRL SRA SLT SLTU测试
    test_shift();
      96:	28f9                	jal	174 <test_shift>
    // 开始实行 MUL、DIV 测试
    test_muldiv();
      98:	2cd9                	jal	36e <test_muldiv>
    // 立即数运算测试
    // test_imm();
    // 测试内存访问
    test_memory();
      9a:	2c09                	jal	2ac <test_memory>
    // 测试分支指令
    test_branch();
      9c:	2b8d                	jal	60e <test_branch>
    // test_mtime_interrupt();
    // 测试浮点加法
    // test_float_ops();
    // ========== end ==========
    // 插入一条 NOP 指令
    __asm__ volatile ("nop");
      9e:	0001                	nop
    // 测试UART
    uart_puts(hello);
      a0:	000807b7          	lui	a5,0x80
      a4:	3007a783          	lw	a5,768(a5) # 80300 <hello>
      a8:	853e                	mv	a0,a5
      aa:	5ee010ef          	jal	1698 <uart_puts>
    // 测试Terminal 打印，注意testbench仿真时间需要根据输出内容增加，不然会导致看不到输出！
    sc_printf("Hello world\n");
      ae:	000807b7          	lui	a5,0x80
      b2:	01078513          	addi	a0,a5,16 # 80010 <_srodata+0x10>
      b6:	2c2010ef          	jal	1378 <sc_printf>
    // int sqrt_result = sqrt(9);
    // sc_printf("sqrt(%d) = %d\n", 9, sqrt_result);
    // sc_printf("value = %f\n", 3.1415926);
    // 模拟 halt
    halt();
      ba:	3ee010ef          	jal	14a8 <halt>

    return 0;  // 这个返回值不会被使用，因为程序已 halt
      be:	4781                	li	a5,0
}
      c0:	853e                	mv	a0,a5
      c2:	40b2                	lw	ra,12(sp)
      c4:	4422                	lw	s0,8(sp)
      c6:	0141                	addi	sp,sp,16
      c8:	8082                	ret

000000ca <test_arith>:
#include "arch_test_util.h"
#include "tiny_system.h"
#include "riscv_arch.h"
#include "sc_print.h"

void test_arith(uint32_t AA) {
      ca:	7139                	addi	sp,sp,-64
      cc:	de06                	sw	ra,60(sp)
      ce:	dc22                	sw	s0,56(sp)
      d0:	0080                	addi	s0,sp,64
      d2:	fca42623          	sw	a0,-52(s0)
    int32_t a = 10, b = 20, add_result, sub_result, xor_result, or_result, and_result;
      d6:	47a9                	li	a5,10
      d8:	fef42623          	sw	a5,-20(s0)
      dc:	47d1                	li	a5,20
      de:	fef42423          	sw	a5,-24(s0)
    add_result = a + b + AA; // 40 
      e2:	fec42703          	lw	a4,-20(s0)
      e6:	fe842783          	lw	a5,-24(s0)
      ea:	97ba                	add	a5,a5,a4
      ec:	873e                	mv	a4,a5
      ee:	fcc42783          	lw	a5,-52(s0)
      f2:	97ba                	add	a5,a5,a4
      f4:	fef42223          	sw	a5,-28(s0)
    sub_result = add_result - b; // 20
      f8:	fe442703          	lw	a4,-28(s0)
      fc:	fe842783          	lw	a5,-24(s0)
     100:	40f707b3          	sub	a5,a4,a5
     104:	fef42023          	sw	a5,-32(s0)
    xor_result = a ^ sub_result; // 30
     108:	fec42703          	lw	a4,-20(s0)
     10c:	fe042783          	lw	a5,-32(s0)
     110:	8fb9                	xor	a5,a5,a4
     112:	fcf42e23          	sw	a5,-36(s0)
    or_result  = xor_result | sub_result; // 30
     116:	fdc42703          	lw	a4,-36(s0)
     11a:	fe042783          	lw	a5,-32(s0)
     11e:	8fd9                	or	a5,a5,a4
     120:	fcf42c23          	sw	a5,-40(s0)
    and_result = or_result & add_result; // 8
     124:	fd842703          	lw	a4,-40(s0)
     128:	fe442783          	lw	a5,-28(s0)
     12c:	8ff9                	and	a5,a5,a4
     12e:	fcf42a23          	sw	a5,-44(s0)
    if (add_result != 40 || sub_result != 20 || xor_result != 30 || or_result != 30 || and_result != 8) {
     132:	fe442703          	lw	a4,-28(s0)
     136:	02800793          	li	a5,40
     13a:	02f71663          	bne	a4,a5,166 <test_arith+0x9c>
     13e:	fe042703          	lw	a4,-32(s0)
     142:	47d1                	li	a5,20
     144:	02f71163          	bne	a4,a5,166 <test_arith+0x9c>
     148:	fdc42703          	lw	a4,-36(s0)
     14c:	47f9                	li	a5,30
     14e:	00f71c63          	bne	a4,a5,166 <test_arith+0x9c>
     152:	fd842703          	lw	a4,-40(s0)
     156:	47f9                	li	a5,30
     158:	00f71763          	bne	a4,a5,166 <test_arith+0x9c>
     15c:	fd442703          	lw	a4,-44(s0)
     160:	47a1                	li	a5,8
     162:	00f70463          	beq	a4,a5,16a <test_arith+0xa0>
        halt(); // 如果结果不符合预期，则调用 halt 函数
     166:	342010ef          	jal	14a8 <halt>
    }
}
     16a:	0001                	nop
     16c:	50f2                	lw	ra,60(sp)
     16e:	5462                	lw	s0,56(sp)
     170:	6121                	addi	sp,sp,64
     172:	8082                	ret

00000174 <test_shift>:

void test_shift() {
     174:	7139                	addi	sp,sp,-64
     176:	de22                	sw	s0,60(sp)
     178:	0080                	addi	s0,sp,64
    int32_t a = 8, b = 4, sub_result, xor_result, or_result, and_result, mul_result, div_result;
     17a:	47a1                	li	a5,8
     17c:	fef42623          	sw	a5,-20(s0)
     180:	4791                	li	a5,4
     182:	fef42423          	sw	a5,-24(s0)
    uint32_t ua = 8, ub = 4;
     186:	47a1                	li	a5,8
     188:	fef42223          	sw	a5,-28(s0)
     18c:	4791                	li	a5,4
     18e:	fef42023          	sw	a5,-32(s0)
    asm("sll %0, %1, %2" : "=r" (sub_result) : "r" (a), "r" (b));
     192:	fec42783          	lw	a5,-20(s0)
     196:	fe842703          	lw	a4,-24(s0)
     19a:	00e797b3          	sll	a5,a5,a4
     19e:	fcf42e23          	sw	a5,-36(s0)
    asm("srl %0, %1, %2" : "=r" (xor_result) : "r" (a), "r" (b));
     1a2:	fec42783          	lw	a5,-20(s0)
     1a6:	fe842703          	lw	a4,-24(s0)
     1aa:	00e7d7b3          	srl	a5,a5,a4
     1ae:	fcf42c23          	sw	a5,-40(s0)
    asm("sra %0, %1, %2" : "=r" (or_result)  : "r" (a), "r" (b));
     1b2:	fec42783          	lw	a5,-20(s0)
     1b6:	fe842703          	lw	a4,-24(s0)
     1ba:	40e7d7b3          	sra	a5,a5,a4
     1be:	fcf42a23          	sw	a5,-44(s0)
    asm("slt %0, %1, %2" : "=r" (and_result): "r" (a), "r" (b));
     1c2:	fec42783          	lw	a5,-20(s0)
     1c6:	fe842703          	lw	a4,-24(s0)
     1ca:	00e7a7b3          	slt	a5,a5,a4
     1ce:	fcf42823          	sw	a5,-48(s0)
    asm("sltu %0, %1, %2": "=r" (mul_result): "r" (ua), "r" (ub));
     1d2:	fe442783          	lw	a5,-28(s0)
     1d6:	fe042703          	lw	a4,-32(s0)
     1da:	00e7b7b3          	sltu	a5,a5,a4
     1de:	fcf42623          	sw	a5,-52(s0)
    asm("sltu %0, %1, %2": "=r" (div_result): "r" (ub), "r" (ua));
     1e2:	fe042783          	lw	a5,-32(s0)
     1e6:	fe442703          	lw	a4,-28(s0)
     1ea:	00e7b7b3          	sltu	a5,a5,a4
     1ee:	fcf42423          	sw	a5,-56(s0)
    // 可以根据需要添加校验
}
     1f2:	0001                	nop
     1f4:	5472                	lw	s0,60(sp)
     1f6:	6121                	addi	sp,sp,64
     1f8:	8082                	ret

000001fa <test_imm>:

void test_imm() {
     1fa:	7139                	addi	sp,sp,-64
     1fc:	de22                	sw	s0,60(sp)
     1fe:	0080                	addi	s0,sp,64
    int32_t a = 8, c = 15, add_result, xor_result, or_result, mul_result, and_result, div_result;
     200:	47a1                	li	a5,8
     202:	fef42623          	sw	a5,-20(s0)
     206:	47bd                	li	a5,15
     208:	fef42423          	sw	a5,-24(s0)
    uint32_t ua = 8;
     20c:	47a1                	li	a5,8
     20e:	fef42223          	sw	a5,-28(s0)
    asm("xori %0, %1, %2" : "=r" (add_result) : "r" (a), "i" (4));
     212:	fec42783          	lw	a5,-20(s0)
     216:	0047c793          	xori	a5,a5,4
     21a:	fef42023          	sw	a5,-32(s0)
    asm("ori %0, %1, %2"  : "=r" (xor_result): "r" (a), "i" (4));
     21e:	fec42783          	lw	a5,-20(s0)
     222:	0047e793          	ori	a5,a5,4
     226:	fcf42e23          	sw	a5,-36(s0)
    asm("andi %0, %1, %2" : "=r" (or_result) : "r" (a), "i" (4));
     22a:	fec42783          	lw	a5,-20(s0)
     22e:	8b91                	andi	a5,a5,4
     230:	fcf42c23          	sw	a5,-40(s0)
    asm("xori %0, %1, %2" : "=r" (or_result) : "r" (ua), "i" (4));
     234:	fe442783          	lw	a5,-28(s0)
     238:	0047c793          	xori	a5,a5,4
     23c:	fcf42c23          	sw	a5,-40(s0)
    asm("ori %0, %1, %2"  : "=r" (and_result): "r" (ua), "i" (4));
     240:	fe442783          	lw	a5,-28(s0)
     244:	0047e793          	ori	a5,a5,4
     248:	fcf42a23          	sw	a5,-44(s0)
    asm("andi %0, %1, %2" : "=r" (mul_result): "r" (ua), "i" (4));
     24c:	fe442783          	lw	a5,-28(s0)
     250:	8b91                	andi	a5,a5,4
     252:	fcf42823          	sw	a5,-48(s0)
    asm("xori %0, %1, %2" : "=r" (div_result): "r" (c), "i" (255));
     256:	fe842783          	lw	a5,-24(s0)
     25a:	0ff7c793          	xori	a5,a5,255
     25e:	fcf42623          	sw	a5,-52(s0)
    asm("slli %0, %1, %2" : "=r" (add_result): "r" (a), "i" (2));
     262:	fec42783          	lw	a5,-20(s0)
     266:	078a                	slli	a5,a5,0x2
     268:	fef42023          	sw	a5,-32(s0)
    asm("srli %0, %1, %2" : "=r" (and_result): "r" (a), "i" (2));
     26c:	fec42783          	lw	a5,-20(s0)
     270:	8389                	srli	a5,a5,0x2
     272:	fcf42a23          	sw	a5,-44(s0)
    a = -8;
     276:	57e1                	li	a5,-8
     278:	fef42623          	sw	a5,-20(s0)
    asm("srai %0, %1, %2" : "=r" (mul_result): "r" (a), "i" (2));
     27c:	fec42783          	lw	a5,-20(s0)
     280:	8789                	srai	a5,a5,0x2
     282:	fcf42823          	sw	a5,-48(s0)
    a = 8;
     286:	47a1                	li	a5,8
     288:	fef42623          	sw	a5,-20(s0)
    asm("slti %0, %1, %2" : "=r" (add_result): "r" (a), "i" (15));
     28c:	fec42783          	lw	a5,-20(s0)
     290:	00f7a793          	slti	a5,a5,15
     294:	fef42023          	sw	a5,-32(s0)
    asm("sltiu %0, %1, %2": "=r" (add_result): "r" (ua), "i" (15));
     298:	fe442783          	lw	a5,-28(s0)
     29c:	00f7b793          	sltiu	a5,a5,15
     2a0:	fef42023          	sw	a5,-32(s0)
    // 可以根据需要添加校验
}
     2a4:	0001                	nop
     2a6:	5472                	lw	s0,60(sp)
     2a8:	6121                	addi	sp,sp,64
     2aa:	8082                	ret

000002ac <test_memory>:

void test_memory() {
     2ac:	711d                	addi	sp,sp,-96
     2ae:	cea2                	sw	s0,92(sp)
     2b0:	1080                	addi	s0,sp,96
    char memory[32] = {0xFF, 0xF7, 0x01, 0x02, 0x00};
     2b2:	0201f7b7          	lui	a5,0x201f
     2b6:	7ff78793          	addi	a5,a5,2047 # 201f7ff <__top_dmem+0x1f8f7ff>
     2ba:	fcf42223          	sw	a5,-60(s0)
     2be:	fc042423          	sw	zero,-56(s0)
     2c2:	fc042623          	sw	zero,-52(s0)
     2c6:	fc042823          	sw	zero,-48(s0)
     2ca:	fc042a23          	sw	zero,-44(s0)
     2ce:	fc042c23          	sw	zero,-40(s0)
     2d2:	fc042e23          	sw	zero,-36(s0)
     2d6:	fe042023          	sw	zero,-32(s0)
    short memory_half[16] = {0xFFFF, 0x7FFF, 0x0001, 0xFF00};
     2da:	fa042223          	sw	zero,-92(s0)
     2de:	fa042423          	sw	zero,-88(s0)
     2e2:	fa042623          	sw	zero,-84(s0)
     2e6:	fa042823          	sw	zero,-80(s0)
     2ea:	fa042a23          	sw	zero,-76(s0)
     2ee:	fa042c23          	sw	zero,-72(s0)
     2f2:	fa042e23          	sw	zero,-68(s0)
     2f6:	fc042023          	sw	zero,-64(s0)
     2fa:	57fd                	li	a5,-1
     2fc:	faf41223          	sh	a5,-92(s0)
     300:	77e1                	lui	a5,0xffff8
     302:	fff7c793          	not	a5,a5
     306:	faf41323          	sh	a5,-90(s0)
     30a:	4785                	li	a5,1
     30c:	faf41423          	sh	a5,-88(s0)
     310:	f0000793          	li	a5,-256
     314:	faf41523          	sh	a5,-86(s0)
    int lb_result, lh_result, lhu_result;

    asm("lb %0, 0(%1)" : "=r" (lb_result) : "r" (&memory[0]));
     318:	fc440793          	addi	a5,s0,-60
     31c:	00078783          	lb	a5,0(a5) # ffff8000 <__top_dmem+0xfff68000>
     320:	fef42623          	sw	a5,-20(s0)
    asm("lb %0, 1(%1)" : "=r" (lb_result) : "r" (&memory[1]));
     324:	fc440793          	addi	a5,s0,-60
     328:	0785                	addi	a5,a5,1
     32a:	00178783          	lb	a5,1(a5)
     32e:	fef42623          	sw	a5,-20(s0)
    asm("lh %0, 0(%1)" : "=r" (lh_result) : "r" (&memory[0]));
     332:	fc440793          	addi	a5,s0,-60
     336:	00079783          	lh	a5,0(a5)
     33a:	fef42423          	sw	a5,-24(s0)
    asm("lh %0, 2(%1)" : "=r" (lh_result) : "r" (&memory[2]));
     33e:	fc440793          	addi	a5,s0,-60
     342:	0789                	addi	a5,a5,2
     344:	00279783          	lh	a5,2(a5)
     348:	fef42423          	sw	a5,-24(s0)
    asm("lhu %0, 0(%1)": "=r" (lhu_result): "r" (&memory[0]));
     34c:	fc440793          	addi	a5,s0,-60
     350:	0007d783          	lhu	a5,0(a5)
     354:	fef42223          	sw	a5,-28(s0)
    asm("lhu %0, 2(%1)": "=r" (lhu_result): "r" (&memory[2]));
     358:	fc440793          	addi	a5,s0,-60
     35c:	0789                	addi	a5,a5,2
     35e:	0027d783          	lhu	a5,2(a5)
     362:	fef42223          	sw	a5,-28(s0)
    // 可以根据需要添加校验
}
     366:	0001                	nop
     368:	4476                	lw	s0,92(sp)
     36a:	6125                	addi	sp,sp,96
     36c:	8082                	ret

0000036e <test_muldiv>:

void test_muldiv() {
     36e:	7139                	addi	sp,sp,-64
     370:	de06                	sw	ra,60(sp)
     372:	dc22                	sw	s0,56(sp)
     374:	0080                	addi	s0,sp,64
    // 1. 基本 MULH/MULHSU/MULHU 测试（128位结果高32位）
    int32_t a = 0x12345678, b = 0x87654321;
     376:	123457b7          	lui	a5,0x12345
     37a:	67878793          	addi	a5,a5,1656 # 12345678 <__top_dmem+0x122b5678>
     37e:	fef42623          	sw	a5,-20(s0)
     382:	876547b7          	lui	a5,0x87654
     386:	32178793          	addi	a5,a5,801 # 87654321 <__top_dmem+0x875c4321>
     38a:	fef42423          	sw	a5,-24(s0)
    uint32_t ua = 0x12345678, ub = 0x87654321;
     38e:	123457b7          	lui	a5,0x12345
     392:	67878793          	addi	a5,a5,1656 # 12345678 <__top_dmem+0x122b5678>
     396:	fef42223          	sw	a5,-28(s0)
     39a:	876547b7          	lui	a5,0x87654
     39e:	32178793          	addi	a5,a5,801 # 87654321 <__top_dmem+0x875c4321>
     3a2:	fef42023          	sw	a5,-32(s0)

    int32_t mulh_result, mulhsu_result, mulhu_result;
    asm("mulh %0, %1, %2"   : "=r"(mulh_result)   : "r"(a), "r"(b));
     3a6:	fec42783          	lw	a5,-20(s0)
     3aa:	fe842703          	lw	a4,-24(s0)
     3ae:	02e797b3          	mulh	a5,a5,a4
     3b2:	fcf42e23          	sw	a5,-36(s0)
    asm("mulhsu %0, %1, %2" : "=r"(mulhsu_result) : "r"(a), "r"(ub));
     3b6:	fec42783          	lw	a5,-20(s0)
     3ba:	fe042703          	lw	a4,-32(s0)
     3be:	02e7a7b3          	mulhsu	a5,a5,a4
     3c2:	fcf42c23          	sw	a5,-40(s0)
    asm("mulhu %0, %1, %2"  : "=r"(mulhu_result)  : "r"(ua), "r"(ub));
     3c6:	fe442783          	lw	a5,-28(s0)
     3ca:	fe042703          	lw	a4,-32(s0)
     3ce:	02e7b7b3          	mulhu	a5,a5,a4
     3d2:	fcf42a23          	sw	a5,-44(s0)
    // 这里只做调用，数值校验可用 printf 打印后人工或自动比对

    // 2. MUL 指令测试（低32位结果），简单数据校验
    a = -11; b = 7;
     3d6:	57d5                	li	a5,-11
     3d8:	fef42623          	sw	a5,-20(s0)
     3dc:	479d                	li	a5,7
     3de:	fef42423          	sw	a5,-24(s0)
    int32_t mul_result;
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
     3e2:	fec42783          	lw	a5,-20(s0)
     3e6:	fe842703          	lw	a4,-24(s0)
     3ea:	02e787b3          	mul	a5,a5,a4
     3ee:	fcf42823          	sw	a5,-48(s0)
    if (mul_result != a * b) halt();  // 简单断言
     3f2:	fec42703          	lw	a4,-20(s0)
     3f6:	fe842783          	lw	a5,-24(s0)
     3fa:	02f707b3          	mul	a5,a4,a5
     3fe:	fd042703          	lw	a4,-48(s0)
     402:	00f70463          	beq	a4,a5,40a <test_muldiv+0x9c>
     406:	0a2010ef          	jal	14a8 <halt>
    a = 0x7fffffff; b = 2;
     40a:	800007b7          	lui	a5,0x80000
     40e:	17fd                	addi	a5,a5,-1 # 7fffffff <__top_dmem+0x7ff6ffff>
     410:	fef42623          	sw	a5,-20(s0)
     414:	4789                	li	a5,2
     416:	fef42423          	sw	a5,-24(s0)
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
     41a:	fec42783          	lw	a5,-20(s0)
     41e:	fe842703          	lw	a4,-24(s0)
     422:	02e787b3          	mul	a5,a5,a4
     426:	fcf42823          	sw	a5,-48(s0)
    if (mul_result != (a * b)) halt();
     42a:	fec42703          	lw	a4,-20(s0)
     42e:	fe842783          	lw	a5,-24(s0)
     432:	02f707b3          	mul	a5,a4,a5
     436:	fd042703          	lw	a4,-48(s0)
     43a:	00f70463          	beq	a4,a5,442 <test_muldiv+0xd4>
     43e:	06a010ef          	jal	14a8 <halt>

    // 3. DIV/DIVU 测试
    a = -10; b = 3;
     442:	57d9                	li	a5,-10
     444:	fef42623          	sw	a5,-20(s0)
     448:	478d                	li	a5,3
     44a:	fef42423          	sw	a5,-24(s0)
    ua = 10; ub = 3;
     44e:	47a9                	li	a5,10
     450:	fef42223          	sw	a5,-28(s0)
     454:	478d                	li	a5,3
     456:	fef42023          	sw	a5,-32(s0)
    int32_t div_result, divu_result;
    asm("div %0, %1, %2"  : "=r"(div_result)  : "r"(a), "r"(b));
     45a:	fec42783          	lw	a5,-20(s0)
     45e:	fe842703          	lw	a4,-24(s0)
     462:	02e7c7b3          	div	a5,a5,a4
     466:	fcf42623          	sw	a5,-52(s0)
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
     46a:	fe442783          	lw	a5,-28(s0)
     46e:	fe042703          	lw	a4,-32(s0)
     472:	02e7d7b3          	divu	a5,a5,a4
     476:	fcf42423          	sw	a5,-56(s0)
    if (div_result != (a / b)) halt();   // -10 / 3 == -3
     47a:	fec42703          	lw	a4,-20(s0)
     47e:	fe842783          	lw	a5,-24(s0)
     482:	02f747b3          	div	a5,a4,a5
     486:	fcc42703          	lw	a4,-52(s0)
     48a:	00f70463          	beq	a4,a5,492 <test_muldiv+0x124>
     48e:	01a010ef          	jal	14a8 <halt>
    if (divu_result != (ua / ub)) halt(); // 10 / 3 == 3
     492:	fe442703          	lw	a4,-28(s0)
     496:	fe042783          	lw	a5,-32(s0)
     49a:	02f75733          	divu	a4,a4,a5
     49e:	fc842783          	lw	a5,-56(s0)
     4a2:	00f70463          	beq	a4,a5,4aa <test_muldiv+0x13c>
     4a6:	002010ef          	jal	14a8 <halt>

    // 4. REM/REMU 测试
    int32_t rem_result, remu_result;
    asm("rem %0, %1, %2"  : "=r"(rem_result)  : "r"(a), "r"(b));
     4aa:	fec42783          	lw	a5,-20(s0)
     4ae:	fe842703          	lw	a4,-24(s0)
     4b2:	02e7e7b3          	rem	a5,a5,a4
     4b6:	fcf42223          	sw	a5,-60(s0)
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
     4ba:	fe442783          	lw	a5,-28(s0)
     4be:	fe042703          	lw	a4,-32(s0)
     4c2:	02e7f7b3          	remu	a5,a5,a4
     4c6:	fcf42023          	sw	a5,-64(s0)
    if (rem_result != (a % b)) halt();   // -10 % 3 == -1
     4ca:	fec42703          	lw	a4,-20(s0)
     4ce:	fe842783          	lw	a5,-24(s0)
     4d2:	02f767b3          	rem	a5,a4,a5
     4d6:	fc442703          	lw	a4,-60(s0)
     4da:	00f70463          	beq	a4,a5,4e2 <test_muldiv+0x174>
     4de:	7cb000ef          	jal	14a8 <halt>
    if (remu_result != (ua % ub)) halt(); // 10 % 3 == 1
     4e2:	fe442703          	lw	a4,-28(s0)
     4e6:	fe042783          	lw	a5,-32(s0)
     4ea:	02f77733          	remu	a4,a4,a5
     4ee:	fc042783          	lw	a5,-64(s0)
     4f2:	00f70463          	beq	a4,a5,4fa <test_muldiv+0x18c>
     4f6:	7b3000ef          	jal	14a8 <halt>

    // 5. 边界/特殊情况测试
    // 除数为0时，结果未定义（不同实现结果不同），这里不判断，只做调用
    a = 123; b = 0;
     4fa:	07b00793          	li	a5,123
     4fe:	fef42623          	sw	a5,-20(s0)
     502:	fe042423          	sw	zero,-24(s0)
    asm("div %0, %1, %2"  : "=r"(div_result) : "r"(a), "r"(b));
     506:	fec42783          	lw	a5,-20(s0)
     50a:	fe842703          	lw	a4,-24(s0)
     50e:	02e7c7b3          	div	a5,a5,a4
     512:	fcf42623          	sw	a5,-52(s0)
    asm("rem %0, %1, %2"  : "=r"(rem_result) : "r"(a), "r"(b));
     516:	fec42783          	lw	a5,-20(s0)
     51a:	fe842703          	lw	a4,-24(s0)
     51e:	02e7e7b3          	rem	a5,a5,a4
     522:	fcf42223          	sw	a5,-60(s0)

    ua = 123; ub = 0;
     526:	07b00793          	li	a5,123
     52a:	fef42223          	sw	a5,-28(s0)
     52e:	fe042023          	sw	zero,-32(s0)
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
     532:	fe442783          	lw	a5,-28(s0)
     536:	fe042703          	lw	a4,-32(s0)
     53a:	02e7d7b3          	divu	a5,a5,a4
     53e:	fcf42423          	sw	a5,-56(s0)
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
     542:	fe442783          	lw	a5,-28(s0)
     546:	fe042703          	lw	a4,-32(s0)
     54a:	02e7f7b3          	remu	a5,a5,a4
     54e:	fcf42023          	sw	a5,-64(s0)

    // INT32_MIN / -1 溢出情况
    a = (int32_t)0x80000000; b = -1;
     552:	800007b7          	lui	a5,0x80000
     556:	fef42623          	sw	a5,-20(s0)
     55a:	57fd                	li	a5,-1
     55c:	fef42423          	sw	a5,-24(s0)
    asm("div %0, %1, %2"  : "=r"(div_result) : "r"(a), "r"(b));
     560:	fec42783          	lw	a5,-20(s0)
     564:	fe842703          	lw	a4,-24(s0)
     568:	02e7c7b3          	div	a5,a5,a4
     56c:	fcf42623          	sw	a5,-52(s0)
    asm("rem %0, %1, %2"  : "=r"(rem_result) : "r"(a), "r"(b));
     570:	fec42783          	lw	a5,-20(s0)
     574:	fe842703          	lw	a4,-24(s0)
     578:	02e7e7b3          	rem	a5,a5,a4
     57c:	fcf42223          	sw	a5,-60(s0)
    // 结果未定义，不做断言

    // 6. 大数无符号乘除
    ua = 0xFFFFFFFE; ub = 2;
     580:	57f9                	li	a5,-2
     582:	fef42223          	sw	a5,-28(s0)
     586:	4789                	li	a5,2
     588:	fef42023          	sw	a5,-32(s0)
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(ua), "r"(ub));
     58c:	fe442783          	lw	a5,-28(s0)
     590:	fe042703          	lw	a4,-32(s0)
     594:	02e787b3          	mul	a5,a5,a4
     598:	fcf42823          	sw	a5,-48(s0)
    if (mul_result != (int32_t)(ua * ub)) halt();
     59c:	fe442703          	lw	a4,-28(s0)
     5a0:	fe042783          	lw	a5,-32(s0)
     5a4:	02f70733          	mul	a4,a4,a5
     5a8:	fd042783          	lw	a5,-48(s0)
     5ac:	00f70463          	beq	a4,a5,5b4 <test_muldiv+0x246>
     5b0:	6f9000ef          	jal	14a8 <halt>

    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
     5b4:	fe442783          	lw	a5,-28(s0)
     5b8:	fe042703          	lw	a4,-32(s0)
     5bc:	02e7d7b3          	divu	a5,a5,a4
     5c0:	fcf42423          	sw	a5,-56(s0)
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
     5c4:	fe442783          	lw	a5,-28(s0)
     5c8:	fe042703          	lw	a4,-32(s0)
     5cc:	02e7f7b3          	remu	a5,a5,a4
     5d0:	fcf42023          	sw	a5,-64(s0)
    if (divu_result != (ua / ub)) halt();
     5d4:	fe442703          	lw	a4,-28(s0)
     5d8:	fe042783          	lw	a5,-32(s0)
     5dc:	02f75733          	divu	a4,a4,a5
     5e0:	fc842783          	lw	a5,-56(s0)
     5e4:	00f70463          	beq	a4,a5,5ec <test_muldiv+0x27e>
     5e8:	6c1000ef          	jal	14a8 <halt>
    if (remu_result != (ua % ub)) halt();
     5ec:	fe442703          	lw	a4,-28(s0)
     5f0:	fe042783          	lw	a5,-32(s0)
     5f4:	02f77733          	remu	a4,a4,a5
     5f8:	fc042783          	lw	a5,-64(s0)
     5fc:	00f70463          	beq	a4,a5,604 <test_muldiv+0x296>
     600:	6a9000ef          	jal	14a8 <halt>

    // 7. 可选：打印测试结果用于人工核对
    // sc_printf("MUL/DIV/REM 指令测试通过\n");
}
     604:	0001                	nop
     606:	50f2                	lw	ra,60(sp)
     608:	5462                	lw	s0,56(sp)
     60a:	6121                	addi	sp,sp,64
     60c:	8082                	ret

0000060e <test_branch>:


void test_branch() {
     60e:	1101                	addi	sp,sp,-32
     610:	ce22                	sw	s0,28(sp)
     612:	1000                	addi	s0,sp,32
    uint32_t ua = 10, ub = 20;
     614:	47a9                	li	a5,10
     616:	fef42623          	sw	a5,-20(s0)
     61a:	47d1                	li	a5,20
     61c:	fef42423          	sw	a5,-24(s0)
    asm(
     620:	fec42783          	lw	a5,-20(s0)
     624:	fe842703          	lw	a4,-24(s0)
     628:	00e7e263          	bltu	a5,a4,62c <label_bltu>

0000062c <label_bltu>:
        "bltu %0, %1, label_bltu\n"
        : : "r" (ua), "r" (ub)
    );
    asm(
     62c:	0001                	nop
        ".global label_bltu\n"
        "label_bltu:\n"
        "nop\n"
    );
    asm(
     62e:	fec42783          	lw	a5,-20(s0)
     632:	fe842703          	lw	a4,-24(s0)
     636:	00e7f263          	bgeu	a5,a4,63a <label_bgeu>

0000063a <label_bgeu>:
        "bgeu %0, %1, label_bgeu\n"
        : : "r" (ua), "r" (ub)
    );
    asm(
     63a:	0001                	nop
        ".global label_bgeu\n"
        "label_bgeu:\n"
        "nop\n"
    );
}
     63c:	0001                	nop
     63e:	4472                	lw	s0,28(sp)
     640:	6105                	addi	sp,sp,32
     642:	8082                	ret

00000644 <test_csr>:

void test_csr() {
     644:	7179                	addi	sp,sp,-48
     646:	d622                	sw	s0,44(sp)
     648:	1800                	addi	s0,sp,48
    // 1. 读 mstatus,请忽略报错 csrrs
    uint32_t old_mstatus = read_csr(mstatus); 
     64a:	300027f3          	csrr	a5,mstatus
     64e:	fef42623          	sw	a5,-20(s0)
     652:	fec42783          	lw	a5,-20(s0)
     656:	fef42423          	sw	a5,-24(s0)
    // 2. 设置 MIE (Machine Interrupt Enable) 位 csrrsi
    set_csr(mstatus, MSTATUS_MIE);
     65a:	300467f3          	csrrsi	a5,mstatus,8
     65e:	fef42223          	sw	a5,-28(s0)
    // 3. 清除 MIE 位 csrrci
    clear_csr(mstatus, MSTATUS_MIE);
     662:	300477f3          	csrrci	a5,mstatus,8
     666:	fef42023          	sw	a5,-32(s0)
    // 4. 原子交换 mstatus（写新值，返回旧值）csrrw
    uint32_t new_val = 0xA5A5A5A5;
     66a:	a5a5a7b7          	lui	a5,0xa5a5a
     66e:	5a578793          	addi	a5,a5,1445 # a5a5a5a5 <__top_dmem+0xa59ca5a5>
     672:	fcf42e23          	sw	a5,-36(s0)
    uint32_t swapped_val = swap_csr(mstatus, new_val);
     676:	fdc42783          	lw	a5,-36(s0)
     67a:	300797f3          	csrrw	a5,mstatus,a5
     67e:	fcf42c23          	sw	a5,-40(s0)
     682:	fd842783          	lw	a5,-40(s0)
     686:	fcf42a23          	sw	a5,-44(s0)
    // 5. 恢复原始 mstatus
    write_csr(mstatus, old_mstatus);
     68a:	fe842783          	lw	a5,-24(s0)
     68e:	30079073          	csrw	mstatus,a5
    // 可加 sc_printf 打印
}
     692:	0001                	nop
     694:	5432                	lw	s0,44(sp)
     696:	6145                	addi	sp,sp,48
     698:	8082                	ret

0000069a <test_float_ops>:

void test_float_ops() {
     69a:	7171                	addi	sp,sp,-176
     69c:	d722                	sw	s0,172(sp)
     69e:	1900                	addi	s0,sp,176
    uint32_t a = 0x40000000; // 2.0f (IEEE754)
     6a0:	400007b7          	lui	a5,0x40000
     6a4:	fef42623          	sw	a5,-20(s0)
    uint32_t b = 0x3f800000; // 1.0f (IEEE754)
     6a8:	3f8007b7          	lui	a5,0x3f800
     6ac:	fef42423          	sw	a5,-24(s0)
    uint32_t res_add, res_sub, res_mul, res_div, res_sqrt, res_feq, res_flt, res_fle;

    // fadd.s: 2.0 + 1.0 = 3.0 (0x40400000)
    asm volatile (
     6b0:	fec42783          	lw	a5,-20(s0)
     6b4:	fe842703          	lw	a4,-24(s0)
     6b8:	82be                	mv	t0,a5
     6ba:	833a                	mv	t1,a4
     6bc:	f00280d3          	fmv.w.x	ft1,t0
     6c0:	f0030153          	fmv.w.x	ft2,t1
     6c4:	0020f1d3          	fadd.s	ft3,ft1,ft2
     6c8:	e00183d3          	fmv.x.w	t2,ft3
     6cc:	879e                	mv	a5,t2
     6ce:	fef42223          	sw	a5,-28(s0)
        : [a] "r" (a), [b] "r" (b)
        : "t0", "t1", "t2", "f1", "f2", "f3"
    );

    // fsub.s: 2.0 - 1.0 = 1.0 (0x3f800000)
    asm volatile (
     6d2:	fec42783          	lw	a5,-20(s0)
     6d6:	fe842703          	lw	a4,-24(s0)
     6da:	82be                	mv	t0,a5
     6dc:	833a                	mv	t1,a4
     6de:	f00280d3          	fmv.w.x	ft1,t0
     6e2:	f0030153          	fmv.w.x	ft2,t1
     6e6:	0820f1d3          	fsub.s	ft3,ft1,ft2
     6ea:	e00183d3          	fmv.x.w	t2,ft3
     6ee:	879e                	mv	a5,t2
     6f0:	fef42023          	sw	a5,-32(s0)
        : [a] "r" (a), [b] "r" (b)
        : "t0", "t1", "t2", "f1", "f2", "f3"
    );

    // fmul.s: 2.0 * 1.0 = 2.0 (0x40000000)
    asm volatile (
     6f4:	fec42783          	lw	a5,-20(s0)
     6f8:	fe842703          	lw	a4,-24(s0)
     6fc:	82be                	mv	t0,a5
     6fe:	833a                	mv	t1,a4
     700:	f00280d3          	fmv.w.x	ft1,t0
     704:	f0030153          	fmv.w.x	ft2,t1
     708:	1020f1d3          	fmul.s	ft3,ft1,ft2
     70c:	e00183d3          	fmv.x.w	t2,ft3
     710:	879e                	mv	a5,t2
     712:	fcf42e23          	sw	a5,-36(s0)
        : [a] "r" (a), [b] "r" (b)
        : "t0", "t1", "t2", "f1", "f2", "f3"
    );

    // fdiv.s: 2.0 / 1.0 = 2.0 (0x40000000)
    asm volatile (
     716:	fec42783          	lw	a5,-20(s0)
     71a:	fe842703          	lw	a4,-24(s0)
     71e:	82be                	mv	t0,a5
     720:	833a                	mv	t1,a4
     722:	f00280d3          	fmv.w.x	ft1,t0
     726:	f0030153          	fmv.w.x	ft2,t1
     72a:	1820f1d3          	fdiv.s	ft3,ft1,ft2
     72e:	e00183d3          	fmv.x.w	t2,ft3
     732:	879e                	mv	a5,t2
     734:	fcf42c23          	sw	a5,-40(s0)
        : [a] "r" (a), [b] "r" (b)
        : "t0", "t1", "t2", "f1", "f2", "f3"
    );

    // fsqrt.s: sqrt(2.0) = 1.4142135... (0x3fb504f3)
    asm volatile (
     738:	fec42783          	lw	a5,-20(s0)
     73c:	82be                	mv	t0,a5
     73e:	f00280d3          	fmv.w.x	ft1,t0
     742:	5800f1d3          	fsqrt.s	ft3,ft1
     746:	e00183d3          	fmv.x.w	t2,ft3
     74a:	879e                	mv	a5,t2
     74c:	fcf42a23          	sw	a5,-44(s0)
        : [a] "r" (a)
        : "t0", "t2", "f1", "f3"
    );

    // FEQ.S: 2.0 == 1.0 ? 结果应为0
    asm volatile (
     750:	fec42783          	lw	a5,-20(s0)
     754:	fe842703          	lw	a4,-24(s0)
     758:	82be                	mv	t0,a5
     75a:	833a                	mv	t1,a4
     75c:	f00280d3          	fmv.w.x	ft1,t0
     760:	f0030153          	fmv.w.x	ft2,t1
     764:	a020ae53          	feq.s	t3,ft1,ft2
     768:	87f2                	mv	a5,t3
     76a:	fcf42823          	sw	a5,-48(s0)
        : [a] "r" (a), [b] "r" (b)
        : "t0", "t1", "t3", "f1", "f2"
    );

    // FLT.S: 2.0 < 1.0 ? 结果应为0
    asm volatile (
     76e:	fec42783          	lw	a5,-20(s0)
     772:	fe842703          	lw	a4,-24(s0)
     776:	82be                	mv	t0,a5
     778:	833a                	mv	t1,a4
     77a:	f00280d3          	fmv.w.x	ft1,t0
     77e:	f0030153          	fmv.w.x	ft2,t1
     782:	a0209e53          	flt.s	t3,ft1,ft2
     786:	87f2                	mv	a5,t3
     788:	fcf42623          	sw	a5,-52(s0)
        : [a] "r" (a), [b] "r" (b)
        : "t0", "t1", "t3", "f1", "f2"
    );

    // FLE.S: 2.0 <= 1.0 ? 结果应为0
    asm volatile (
     78c:	fec42783          	lw	a5,-20(s0)
     790:	fe842703          	lw	a4,-24(s0)
     794:	82be                	mv	t0,a5
     796:	833a                	mv	t1,a4
     798:	f00280d3          	fmv.w.x	ft1,t0
     79c:	f0030153          	fmv.w.x	ft2,t1
     7a0:	a0208e53          	fle.s	t3,ft1,ft2
     7a4:	87f2                	mv	a5,t3
     7a6:	fcf42423          	sw	a5,-56(s0)
        : [a] "r" (a), [b] "r" (b)
        : "t0", "t1", "t3", "f1", "f2"
    );

    // FCVT.W.S: float → int32_t
    uint32_t float_ival = 0xc2f60000; // -123.0f in IEEE754
     7aa:	c2f607b7          	lui	a5,0xc2f60
     7ae:	fcf42223          	sw	a5,-60(s0)
    int32_t res_fcvt_w_s;
    asm volatile (
     7b2:	fc442783          	lw	a5,-60(s0)
     7b6:	82be                	mv	t0,a5
     7b8:	f00280d3          	fmv.w.x	ft1,t0
     7bc:	c000f353          	fcvt.w.s	t1,ft1
     7c0:	879a                	mv	a5,t1
     7c2:	fcf42023          	sw	a5,-64(s0)
        : "t0", "t1", "f1"
    );

    // FCVT.WU.S: float → uint32_t
    // uint32_t float_uval = 0x42f60000; // 123.0f in IEEE754
    uint32_t float_uval = 0xc2f60000; // -123.0f in IEEE754
     7c6:	c2f607b7          	lui	a5,0xc2f60
     7ca:	faf42e23          	sw	a5,-68(s0)
    uint32_t res_fcvt_wu_s;
    asm volatile (
     7ce:	fbc42783          	lw	a5,-68(s0)
     7d2:	82be                	mv	t0,a5
     7d4:	f00280d3          	fmv.w.x	ft1,t0
     7d8:	c010f353          	fcvt.wu.s	t1,ft1
     7dc:	879a                	mv	a5,t1
     7de:	faf42c23          	sw	a5,-72(s0)
        : [res_fcvt_wu_s] "=r" (res_fcvt_wu_s)
        : [float_uval] "r" (float_uval)
        : "t0", "t1", "f1"
    );

    float af = 1.5e9f;
     7e2:	000807b7          	lui	a5,0x80
     7e6:	0207a787          	flw	fa5,32(a5) # 80020 <_srodata+0x20>
     7ea:	f6f42027          	fsw	fa5,-160(s0)
    float bf = 5.0f;
     7ee:	000807b7          	lui	a5,0x80
     7f2:	0247a787          	flw	fa5,36(a5) # 80024 <_srodata+0x24>
     7f6:	f4f42e27          	fsw	fa5,-164(s0)
    uint32_t res_ovf;

    asm volatile (
     7fa:	f6042087          	flw	ft1,-160(s0)
     7fe:	f5c42107          	flw	ft2,-164(s0)
     802:	1020f1d3          	fmul.s	ft3,ft1,ft2
     806:	c011f353          	fcvt.wu.s	t1,ft3
     80a:	879a                	mv	a5,t1
     80c:	faf42a23          	sw	a5,-76(s0)
        : [a_addr] "m" (af), [b_addr] "m" (bf)
        : "t1", "f1", "f2", "f3"
    );
    
    // FCVT.S.W: int32_t → float
    int32_t val_w = -123;
     810:	f8500793          	li	a5,-123
     814:	faf42823          	sw	a5,-80(s0)
    uint32_t res_fcvt_s_w;
    asm volatile (
     818:	fb042783          	lw	a5,-80(s0)
     81c:	82be                	mv	t0,a5
     81e:	d002f0d3          	fcvt.s.w	ft1,t0
     822:	e0008353          	fmv.x.w	t1,ft1
     826:	879a                	mv	a5,t1
     828:	faf42623          	sw	a5,-84(s0)
        : [val_w] "r" (val_w)
        : "t0", "t1", "f1"
    );

    // FCVT.S.WU: uint32_t → float
    uint32_t val_wu = 123u;
     82c:	07b00793          	li	a5,123
     830:	faf42423          	sw	a5,-88(s0)
    uint32_t res_fcvt_s_wu;
    asm volatile (
     834:	fa842783          	lw	a5,-88(s0)
     838:	82be                	mv	t0,a5
     83a:	d012f0d3          	fcvt.s.wu	ft1,t0
     83e:	e0008353          	fmv.x.w	t1,ft1
     842:	879a                	mv	a5,t1
     844:	faf42223          	sw	a5,-92(s0)
        : [val_wu] "r" (val_wu)
        : "t0", "t1", "f1"
    );
    uint32_t res_sgnj, res_sgnjn, res_sgnjx;
    // FSGNJ.S: 结果应等于a本身（2.0f），因为b为正数
    asm volatile (
     848:	fec42783          	lw	a5,-20(s0)
     84c:	fe842703          	lw	a4,-24(s0)
     850:	82be                	mv	t0,a5
     852:	833a                	mv	t1,a4
     854:	f00280d3          	fmv.w.x	ft1,t0
     858:	f0030153          	fmv.w.x	ft2,t1
     85c:	202081d3          	fsgnj.s	ft3,ft1,ft2
     860:	e00183d3          	fmv.x.w	t2,ft3
     864:	879e                	mv	a5,t2
     866:	faf42023          	sw	a5,-96(s0)
        : [a] "r" (a), [b] "r" (b)
        : "t0", "t1", "t2", "f1", "f2", "f3"
    );

    // FSGNJN.S: 结果应等于a取负（-2.0f, 0xC0000000），因为b为正
    asm volatile (
     86a:	fec42783          	lw	a5,-20(s0)
     86e:	fe842703          	lw	a4,-24(s0)
     872:	82be                	mv	t0,a5
     874:	833a                	mv	t1,a4
     876:	f00280d3          	fmv.w.x	ft1,t0
     87a:	f0030153          	fmv.w.x	ft2,t1
     87e:	202091d3          	fsgnjn.s	ft3,ft1,ft2
     882:	e00183d3          	fmv.x.w	t2,ft3
     886:	879e                	mv	a5,t2
     888:	f8f42e23          	sw	a5,-100(s0)
        : [a] "r" (a), [b] "r" (b)
        : "t0", "t1", "t2", "f1", "f2", "f3"
    );

    // FSGNJX.S: 结果等于a本身（2.0f），因同号符号异或为0
    asm volatile (
     88c:	fec42783          	lw	a5,-20(s0)
     890:	fe842703          	lw	a4,-24(s0)
     894:	82be                	mv	t0,a5
     896:	833a                	mv	t1,a4
     898:	f00280d3          	fmv.w.x	ft1,t0
     89c:	f0030153          	fmv.w.x	ft2,t1
     8a0:	2020a1d3          	fsgnjx.s	ft3,ft1,ft2
     8a4:	e00183d3          	fmv.x.w	t2,ft3
     8a8:	879e                	mv	a5,t2
     8aa:	f8f42c23          	sw	a5,-104(s0)
    );

    uint32_t res_fmin, res_fmax;

    // FMIN.S: min(2.0f, 1.0f) = 1.0f (0x3f800000)
    asm volatile (
     8ae:	fec42783          	lw	a5,-20(s0)
     8b2:	fe842703          	lw	a4,-24(s0)
     8b6:	82be                	mv	t0,a5
     8b8:	833a                	mv	t1,a4
     8ba:	f00280d3          	fmv.w.x	ft1,t0
     8be:	f0030153          	fmv.w.x	ft2,t1
     8c2:	282081d3          	fmin.s	ft3,ft1,ft2
     8c6:	e00183d3          	fmv.x.w	t2,ft3
     8ca:	879e                	mv	a5,t2
     8cc:	f8f42a23          	sw	a5,-108(s0)
        : [a] "r" (a), [b] "r" (b)
        : "t0", "t1", "t2", "f1", "f2", "f3"
    );

    // FMAX.S: max(2.0f, 1.0f) = 2.0f (0x40000000)
    asm volatile (
     8d0:	fec42783          	lw	a5,-20(s0)
     8d4:	fe842703          	lw	a4,-24(s0)
     8d8:	82be                	mv	t0,a5
     8da:	833a                	mv	t1,a4
     8dc:	f00280d3          	fmv.w.x	ft1,t0
     8e0:	f0030153          	fmv.w.x	ft2,t1
     8e4:	282091d3          	fmax.s	ft3,ft1,ft2
     8e8:	e00183d3          	fmv.x.w	t2,ft3
     8ec:	879e                	mv	a5,t2
     8ee:	f8f42823          	sw	a5,-112(s0)
        : [res_fmax] "=r" (res_fmax)
        : [a] "r" (a), [b] "r" (b)
        : "t0", "t1", "t2", "f1", "f2", "f3"
    );

    uint32_t nan_bits = 0x7fc00001; // canonical quiet NaN
     8f2:	7fc007b7          	lui	a5,0x7fc00
     8f6:	0785                	addi	a5,a5,1 # 7fc00001 <__top_dmem+0x7fb70001>
     8f8:	f8f42623          	sw	a5,-116(s0)
    uint32_t res_fclass_nan;
    asm volatile (
     8fc:	f8c42783          	lw	a5,-116(s0)
     900:	82be                	mv	t0,a5
     902:	f00280d3          	fmv.w.x	ft1,t0
     906:	e0009353          	fclass.s	t1,ft1
     90a:	879a                	mv	a5,t1
     90c:	f8f42423          	sw	a5,-120(s0)
        "mv %[res_fclass_nan], t1\n"
        : [res_fclass_nan] "=r" (res_fclass_nan)
        : [nan_bits] "r" (nan_bits)
        : "t0", "t1", "f1"
    );
    uint32_t inf_bits = 0x7f800000;
     910:	7f8007b7          	lui	a5,0x7f800
     914:	f8f42223          	sw	a5,-124(s0)
    uint32_t res_fclass_inf;
    asm volatile (
     918:	f8442783          	lw	a5,-124(s0)
     91c:	82be                	mv	t0,a5
     91e:	f00280d3          	fmv.w.x	ft1,t0
     922:	e0009353          	fclass.s	t1,ft1
     926:	879a                	mv	a5,t1
     928:	f8f42023          	sw	a5,-128(s0)
        : [res_fclass_inf] "=r" (res_fclass_inf)
        : [inf_bits] "r" (inf_bits)
        : "t0", "t1", "f1"
    );

    uint32_t ma = 0x40000000;     // 2.0f
     92c:	400007b7          	lui	a5,0x40000
     930:	f6f42e23          	sw	a5,-132(s0)
    uint32_t mb = 0x3f800000;     // 1.0f
     934:	3f8007b7          	lui	a5,0x3f800
     938:	f6f42c23          	sw	a5,-136(s0)
    uint32_t mc = 0xc0800000;     // -4.0f
     93c:	c08007b7          	lui	a5,0xc0800
     940:	f6f42a23          	sw	a5,-140(s0)
    uint32_t res_fmadd, res_fmsub, res_fnmadd, res_fnmsub;

    // FMADD.S: (2.0 * 1.0) + (-4.0) = -2.0 (0xc0000000)
    asm volatile (
     944:	f7c42783          	lw	a5,-132(s0)
     948:	f7842703          	lw	a4,-136(s0)
     94c:	f7442683          	lw	a3,-140(s0)
     950:	82be                	mv	t0,a5
     952:	833a                	mv	t1,a4
     954:	83b6                	mv	t2,a3
     956:	f00280d3          	fmv.w.x	ft1,t0
     95a:	f0030153          	fmv.w.x	ft2,t1
     95e:	f00381d3          	fmv.w.x	ft3,t2
     962:	1820f243          	fmadd.s	ft4,ft1,ft2,ft3
     966:	e0020e53          	fmv.x.w	t3,ft4
     96a:	87f2                	mv	a5,t3
     96c:	f6f42823          	sw	a5,-144(s0)
        : [ma] "r" (ma), [mb] "r" (mb), [mc] "r" (mc)
        : "t0", "t1", "t2", "t3", "f1", "f2", "f3", "f4"
    );

    // FMSUB.S: (2.0 * 1.0) - (-4.0) = 6.0 (0x40c00000)
    asm volatile (
     970:	f7c42783          	lw	a5,-132(s0)
     974:	f7842703          	lw	a4,-136(s0)
     978:	f7442683          	lw	a3,-140(s0)
     97c:	82be                	mv	t0,a5
     97e:	833a                	mv	t1,a4
     980:	83b6                	mv	t2,a3
     982:	f00280d3          	fmv.w.x	ft1,t0
     986:	f0030153          	fmv.w.x	ft2,t1
     98a:	f00381d3          	fmv.w.x	ft3,t2
     98e:	1820f247          	fmsub.s	ft4,ft1,ft2,ft3
     992:	e0020e53          	fmv.x.w	t3,ft4
     996:	87f2                	mv	a5,t3
     998:	f6f42623          	sw	a5,-148(s0)
        : [ma] "r" (ma), [mb] "r" (mb), [mc] "r" (mc)
        : "t0", "t1", "t2", "t3", "f1", "f2", "f3", "f4"
    );

    // FNMADD.S: -(2.0 * 1.0 + (-4.0)) = 2.0 (0x40000000)
    asm volatile (
     99c:	f7c42783          	lw	a5,-132(s0)
     9a0:	f7842703          	lw	a4,-136(s0)
     9a4:	f7442683          	lw	a3,-140(s0)
     9a8:	82be                	mv	t0,a5
     9aa:	833a                	mv	t1,a4
     9ac:	83b6                	mv	t2,a3
     9ae:	f00280d3          	fmv.w.x	ft1,t0
     9b2:	f0030153          	fmv.w.x	ft2,t1
     9b6:	f00381d3          	fmv.w.x	ft3,t2
     9ba:	1820f24f          	fnmadd.s	ft4,ft1,ft2,ft3
     9be:	e0020e53          	fmv.x.w	t3,ft4
     9c2:	87f2                	mv	a5,t3
     9c4:	f6f42423          	sw	a5,-152(s0)
        : [ma] "r" (ma), [mb] "r" (mb), [mc] "r" (mc)
        : "t0", "t1", "t2", "t3", "f1", "f2", "f3", "f4"
    );

    // FNMSUB.S: -(2.0 * 1.0 - (-4.0)) = -6.0 (0xc0c00000)
    asm volatile (
     9c8:	f7c42783          	lw	a5,-132(s0)
     9cc:	f7842703          	lw	a4,-136(s0)
     9d0:	f7442683          	lw	a3,-140(s0)
     9d4:	82be                	mv	t0,a5
     9d6:	833a                	mv	t1,a4
     9d8:	83b6                	mv	t2,a3
     9da:	f00280d3          	fmv.w.x	ft1,t0
     9de:	f0030153          	fmv.w.x	ft2,t1
     9e2:	f00381d3          	fmv.w.x	ft3,t2
     9e6:	1820f24b          	fnmsub.s	ft4,ft1,ft2,ft3
     9ea:	e0020e53          	fmv.x.w	t3,ft4
     9ee:	87f2                	mv	a5,t3
     9f0:	f6f42223          	sw	a5,-156(s0)
    // sc_printf("fadd.s result(bits) = 0x%08x, result(float) = %f\n", res_add, u_add.f);
    // sc_printf("fsub.s result(bits) = 0x%08x, result(float) = %f\n", res_sub, u_sub.f);
    // sc_printf("fmul.s result(bits) = 0x%08x, result(float) = %f\n", res_mul, u_mul.f);
    // sc_printf("fdiv.s result(bits) = 0x%08x, result(float) = %f\n", res_div, u_div.f);
    // sc_printf("fsqrt.s result(bits) = 0x%08x, result(float) = %f\n", res_sqrt, u_sqrt.f);
}
     9f4:	0001                	nop
     9f6:	543a                	lw	s0,172(sp)
     9f8:	614d                	addi	sp,sp,176
     9fa:	8082                	ret

000009fc <test_mtime_interrupt>:


void test_mtime_interrupt() {
     9fc:	1141                	addi	sp,sp,-16
     9fe:	c606                	sw	ra,12(sp)
     a00:	c422                	sw	s0,8(sp)
     a02:	0800                	addi	s0,sp,16
    // mtime 测试
    interrupt_init(); // 初始化中断
     a04:	2af000ef          	jal	14b2 <interrupt_init>
    enable_timer_interrupt(); // 使能定时器中断
     a08:	2c1000ef          	jal	14c8 <enable_timer_interrupt>
    mtimecmp_write(1000); // 设置 mtimecmp 为 1000
     a0c:	3e800513          	li	a0,1000
     a10:	273000ef          	jal	1482 <mtimecmp_write>
    mtimectrl_write(1,2); // 使能 mtime , 设置分频为4
     a14:	4589                	li	a1,2
     a16:	4505                	li	a0,1
     a18:	1cd000ef          	jal	13e4 <mtimectrl_write>
     a1c:	0001                	nop
     a1e:	40b2                	lw	ra,12(sp)
     a20:	4422                	lw	s0,8(sp)
     a22:	0141                	addi	sp,sp,16
     a24:	8082                	ret

00000a26 <sc_puts>:

#define SC_SIM_OUTPORT (0xf0000000)
#define CHAR_BIT (8)
#define BUF_SIZE 256
static void
sc_puts(long str, long strlen) {
     a26:	7179                	addi	sp,sp,-48
     a28:	d622                	sw	s0,44(sp)
     a2a:	1800                	addi	s0,sp,48
     a2c:	fca42e23          	sw	a0,-36(s0)
     a30:	fcb42c23          	sw	a1,-40(s0)
	volatile char *out_ptr = (volatile char*)SC_SIM_OUTPORT;
     a34:	f00007b7          	lui	a5,0xf0000
     a38:	fef42223          	sw	a5,-28(s0)
	const char *in_ptr = (const char*)str;
     a3c:	fdc42783          	lw	a5,-36(s0)
     a40:	fef42623          	sw	a5,-20(s0)
	for (long len = strlen; len > 0; --len)
     a44:	fd842783          	lw	a5,-40(s0)
     a48:	fef42423          	sw	a5,-24(s0)
     a4c:	a015                	j	a70 <sc_puts+0x4a>
	  *out_ptr = *in_ptr++;
     a4e:	fec42783          	lw	a5,-20(s0)
     a52:	00178713          	addi	a4,a5,1 # f0000001 <__top_dmem+0xeff70001>
     a56:	fee42623          	sw	a4,-20(s0)
     a5a:	0007c703          	lbu	a4,0(a5)
     a5e:	fe442783          	lw	a5,-28(s0)
     a62:	00e78023          	sb	a4,0(a5)
	for (long len = strlen; len > 0; --len)
     a66:	fe842783          	lw	a5,-24(s0)
     a6a:	17fd                	addi	a5,a5,-1
     a6c:	fef42423          	sw	a5,-24(s0)
     a70:	fe842783          	lw	a5,-24(s0)
     a74:	fcf04de3          	bgtz	a5,a4e <sc_puts+0x28>
}
     a78:	0001                	nop
     a7a:	0001                	nop
     a7c:	5432                	lw	s0,44(sp)
     a7e:	6145                	addi	sp,sp,48
     a80:	8082                	ret

00000a82 <putchar>:

#undef putchar
int
putchar(int ch) {
     a82:	1101                	addi	sp,sp,-32
     a84:	ce06                	sw	ra,28(sp)
     a86:	cc22                	sw	s0,24(sp)
     a88:	1000                	addi	s0,sp,32
     a8a:	fea42623          	sw	a0,-20(s0)
	static char buf[BUF_SIZE] __attribute__((aligned(64)));
    static int buflen = 0;

    buf[buflen++] = ch;
     a8e:	000807b7          	lui	a5,0x80
     a92:	3407a783          	lw	a5,832(a5) # 80340 <buflen.1>
     a96:	00178693          	addi	a3,a5,1
     a9a:	00080737          	lui	a4,0x80
     a9e:	34d72023          	sw	a3,832(a4) # 80340 <buflen.1>
     aa2:	fec42703          	lw	a4,-20(s0)
     aa6:	0ff77713          	zext.b	a4,a4
     aaa:	000806b7          	lui	a3,0x80
     aae:	38068693          	addi	a3,a3,896 # 80380 <buf.0>
     ab2:	97b6                	add	a5,a5,a3
     ab4:	00e78023          	sb	a4,0(a5)

	if ( ch == '\n' || buflen == sizeof(buf) ) {
     ab8:	fec42703          	lw	a4,-20(s0)
     abc:	47a9                	li	a5,10
     abe:	00f70a63          	beq	a4,a5,ad2 <putchar+0x50>
     ac2:	000807b7          	lui	a5,0x80
     ac6:	3407a703          	lw	a4,832(a5) # 80340 <buflen.1>
     aca:	10000793          	li	a5,256
     ace:	02f71163          	bne	a4,a5,af0 <putchar+0x6e>
        sc_puts((long)buf, buflen);
     ad2:	000807b7          	lui	a5,0x80
     ad6:	38078713          	addi	a4,a5,896 # 80380 <buf.0>
     ada:	000807b7          	lui	a5,0x80
     ade:	3407a783          	lw	a5,832(a5) # 80340 <buflen.1>
     ae2:	85be                	mv	a1,a5
     ae4:	853a                	mv	a0,a4
     ae6:	3781                	jal	a26 <sc_puts>
        buflen = 0;
     ae8:	000807b7          	lui	a5,0x80
     aec:	3407a023          	sw	zero,832(a5) # 80340 <buflen.1>
    }

    return 0;
     af0:	4781                	li	a5,0
}
     af2:	853e                	mv	a0,a5
     af4:	40f2                	lw	ra,28(sp)
     af6:	4462                	lw	s0,24(sp)
     af8:	6105                	addi	sp,sp,32
     afa:	8082                	ret

00000afc <printf_putch>:

static void
printf_putch(int ch, void** data)
{
     afc:	1101                	addi	sp,sp,-32
     afe:	ce06                	sw	ra,28(sp)
     b00:	cc22                	sw	s0,24(sp)
     b02:	1000                	addi	s0,sp,32
     b04:	fea42623          	sw	a0,-20(s0)
     b08:	feb42423          	sw	a1,-24(s0)
    putchar(ch);
     b0c:	fec42503          	lw	a0,-20(s0)
     b10:	3f8d                	jal	a82 <putchar>
}
     b12:	0001                	nop
     b14:	40f2                	lw	ra,28(sp)
     b16:	4462                	lw	s0,24(sp)
     b18:	6105                	addi	sp,sp,32
     b1a:	8082                	ret

00000b1c <print>:

static void
print(const char *str)
{
     b1c:	1101                	addi	sp,sp,-32
     b1e:	ce06                	sw	ra,28(sp)
     b20:	cc22                	sw	s0,24(sp)
     b22:	ca26                	sw	s1,20(sp)
     b24:	1000                	addi	s0,sp,32
     b26:	fea42623          	sw	a0,-20(s0)
  sc_puts((long)str, strlen(str));
     b2a:	fec42483          	lw	s1,-20(s0)
     b2e:	fec42503          	lw	a0,-20(s0)
     b32:	24c030ef          	jal	3d7e <strlen>
     b36:	87aa                	mv	a5,a0
     b38:	85be                	mv	a1,a5
     b3a:	8526                	mv	a0,s1
     b3c:	35ed                	jal	a26 <sc_puts>
}
     b3e:	0001                	nop
     b40:	40f2                	lw	ra,28(sp)
     b42:	4462                	lw	s0,24(sp)
     b44:	44d2                	lw	s1,20(sp)
     b46:	6105                	addi	sp,sp,32
     b48:	8082                	ret

00000b4a <getint>:


static long long
getint(va_list *ap, int lflag)
{
     b4a:	1101                	addi	sp,sp,-32
     b4c:	ce22                	sw	s0,28(sp)
     b4e:	1000                	addi	s0,sp,32
     b50:	fea42623          	sw	a0,-20(s0)
     b54:	feb42423          	sw	a1,-24(s0)
    if ( lflag >= 2 )
     b58:	fe842603          	lw	a2,-24(s0)
     b5c:	4685                	li	a3,1
     b5e:	00c6df63          	bge	a3,a2,b7c <getint+0x32>
        return va_arg(*ap, long long);
     b62:	fec42783          	lw	a5,-20(s0)
     b66:	439c                	lw	a5,0(a5)
     b68:	079d                	addi	a5,a5,7
     b6a:	9be1                	andi	a5,a5,-8
     b6c:	00878693          	addi	a3,a5,8
     b70:	fec42703          	lw	a4,-20(s0)
     b74:	c314                	sw	a3,0(a4)
     b76:	4398                	lw	a4,0(a5)
     b78:	43dc                	lw	a5,4(a5)
     b7a:	a82d                	j	bb4 <getint+0x6a>
    else if ( lflag )
     b7c:	fe842683          	lw	a3,-24(s0)
     b80:	ce91                	beqz	a3,b9c <getint+0x52>
        return va_arg(*ap, long);
     b82:	fec42683          	lw	a3,-20(s0)
     b86:	4294                	lw	a3,0(a3)
     b88:	00468593          	addi	a1,a3,4
     b8c:	fec42603          	lw	a2,-20(s0)
     b90:	c20c                	sw	a1,0(a2)
     b92:	4294                	lw	a3,0(a3)
     b94:	8736                	mv	a4,a3
     b96:	86fd                	srai	a3,a3,0x1f
     b98:	87b6                	mv	a5,a3
     b9a:	a829                	j	bb4 <getint+0x6a>
    else
        return va_arg(*ap, int);
     b9c:	fec42683          	lw	a3,-20(s0)
     ba0:	4294                	lw	a3,0(a3)
     ba2:	00468593          	addi	a1,a3,4
     ba6:	fec42603          	lw	a2,-20(s0)
     baa:	c20c                	sw	a1,0(a2)
     bac:	4294                	lw	a3,0(a3)
     bae:	8736                	mv	a4,a3
     bb0:	86fd                	srai	a3,a3,0x1f
     bb2:	87b6                	mv	a5,a3
}
     bb4:	853a                	mv	a0,a4
     bb6:	85be                	mv	a1,a5
     bb8:	4472                	lw	s0,28(sp)
     bba:	6105                	addi	sp,sp,32
     bbc:	8082                	ret

00000bbe <getuint>:


static unsigned long long
getuint(va_list *ap, int lflag)
{
     bbe:	1101                	addi	sp,sp,-32
     bc0:	ce22                	sw	s0,28(sp)
     bc2:	1000                	addi	s0,sp,32
     bc4:	fea42623          	sw	a0,-20(s0)
     bc8:	feb42423          	sw	a1,-24(s0)
    if ( lflag >= 2 )
     bcc:	fe842603          	lw	a2,-24(s0)
     bd0:	4685                	li	a3,1
     bd2:	00c6df63          	bge	a3,a2,bf0 <getuint+0x32>
        return va_arg(*ap, unsigned long long);
     bd6:	fec42783          	lw	a5,-20(s0)
     bda:	439c                	lw	a5,0(a5)
     bdc:	079d                	addi	a5,a5,7
     bde:	9be1                	andi	a5,a5,-8
     be0:	00878693          	addi	a3,a5,8
     be4:	fec42703          	lw	a4,-20(s0)
     be8:	c314                	sw	a3,0(a4)
     bea:	4398                	lw	a4,0(a5)
     bec:	43dc                	lw	a5,4(a5)
     bee:	a81d                	j	c24 <getuint+0x66>
    else if ( lflag )
     bf0:	fe842683          	lw	a3,-24(s0)
     bf4:	ce89                	beqz	a3,c0e <getuint+0x50>
        return va_arg(*ap, unsigned long);
     bf6:	fec42683          	lw	a3,-20(s0)
     bfa:	4294                	lw	a3,0(a3)
     bfc:	00468593          	addi	a1,a3,4
     c00:	fec42603          	lw	a2,-20(s0)
     c04:	c20c                	sw	a1,0(a2)
     c06:	4294                	lw	a3,0(a3)
     c08:	8736                	mv	a4,a3
     c0a:	4781                	li	a5,0
     c0c:	a821                	j	c24 <getuint+0x66>
    else
        return va_arg(*ap, unsigned int);
     c0e:	fec42683          	lw	a3,-20(s0)
     c12:	4294                	lw	a3,0(a3)
     c14:	00468593          	addi	a1,a3,4
     c18:	fec42603          	lw	a2,-20(s0)
     c1c:	c20c                	sw	a1,0(a2)
     c1e:	4294                	lw	a3,0(a3)
     c20:	8736                	mv	a4,a3
     c22:	4781                	li	a5,0
}
     c24:	853a                	mv	a0,a4
     c26:	85be                	mv	a1,a5
     c28:	4472                	lw	s0,28(sp)
     c2a:	6105                	addi	sp,sp,32
     c2c:	8082                	ret

00000c2e <printnum>:
unsigned long long num,
unsigned base,
int width,
int padc,
int hex_A)
{
     c2e:	714d                	addi	sp,sp,-336
     c30:	14112623          	sw	ra,332(sp)
     c34:	14812423          	sw	s0,328(sp)
     c38:	15212223          	sw	s2,324(sp)
     c3c:	15312023          	sw	s3,320(sp)
     c40:	13412e23          	sw	s4,316(sp)
     c44:	13512c23          	sw	s5,312(sp)
     c48:	13612a23          	sw	s6,308(sp)
     c4c:	13712823          	sw	s7,304(sp)
     c50:	0a80                	addi	s0,sp,336
     c52:	eca42623          	sw	a0,-308(s0)
     c56:	ecb42423          	sw	a1,-312(s0)
     c5a:	ecc42023          	sw	a2,-320(s0)
     c5e:	ecd42223          	sw	a3,-316(s0)
     c62:	eae42e23          	sw	a4,-324(s0)
     c66:	eaf42c23          	sw	a5,-328(s0)
     c6a:	eb042a23          	sw	a6,-332(s0)
     c6e:	eb142823          	sw	a7,-336(s0)
    unsigned digs[sizeof(num) * CHAR_BIT];
    int pos = 0;
     c72:	fc042e23          	sw	zero,-36(s0)

    for ( ;; ) {
        digs[pos++] = num % base;
     c76:	ebc42783          	lw	a5,-324(s0)
     c7a:	8b3e                	mv	s6,a5
     c7c:	4b81                	li	s7,0
     c7e:	ec042703          	lw	a4,-320(s0)
     c82:	ec442783          	lw	a5,-316(s0)
     c86:	865a                	mv	a2,s6
     c88:	86de                	mv	a3,s7
     c8a:	853a                	mv	a0,a4
     c8c:	85be                	mv	a1,a5
     c8e:	592010ef          	jal	2220 <__umoddi3>
     c92:	872a                	mv	a4,a0
     c94:	87ae                	mv	a5,a1
     c96:	863a                	mv	a2,a4
     c98:	86be                	mv	a3,a5
     c9a:	fdc42783          	lw	a5,-36(s0)
     c9e:	00178713          	addi	a4,a5,1
     ca2:	fce42e23          	sw	a4,-36(s0)
     ca6:	8732                	mv	a4,a2
     ca8:	078a                	slli	a5,a5,0x2
     caa:	1781                	addi	a5,a5,-32
     cac:	97a2                	add	a5,a5,s0
     cae:	eee7ae23          	sw	a4,-260(a5)
        if ( num < base )
     cb2:	ebc42783          	lw	a5,-324(s0)
     cb6:	893e                	mv	s2,a5
     cb8:	4981                	li	s3,0
     cba:	ec442783          	lw	a5,-316(s0)
     cbe:	874e                	mv	a4,s3
     cc0:	02e7ef63          	bltu	a5,a4,cfe <printnum+0xd0>
     cc4:	ec442783          	lw	a5,-316(s0)
     cc8:	874e                	mv	a4,s3
     cca:	00e79763          	bne	a5,a4,cd8 <printnum+0xaa>
     cce:	ec042783          	lw	a5,-320(s0)
     cd2:	874a                	mv	a4,s2
     cd4:	02e7e563          	bltu	a5,a4,cfe <printnum+0xd0>
            break;
        num /= base;
     cd8:	ebc42783          	lw	a5,-324(s0)
     cdc:	8a3e                	mv	s4,a5
     cde:	4a81                	li	s5,0
     ce0:	8652                	mv	a2,s4
     ce2:	86d6                	mv	a3,s5
     ce4:	ec042503          	lw	a0,-320(s0)
     ce8:	ec442583          	lw	a1,-316(s0)
     cec:	18c010ef          	jal	1e78 <__udivdi3>
     cf0:	872a                	mv	a4,a0
     cf2:	87ae                	mv	a5,a1
     cf4:	ece42023          	sw	a4,-320(s0)
     cf8:	ecf42223          	sw	a5,-316(s0)
        digs[pos++] = num % base;
     cfc:	bfad                	j	c76 <printnum+0x48>
            break;
     cfe:	0001                	nop
    }

    while ( width-- > pos )
     d00:	a801                	j	d10 <printnum+0xe2>
        putch(padc, putdat);
     d02:	ecc42783          	lw	a5,-308(s0)
     d06:	ec842583          	lw	a1,-312(s0)
     d0a:	eb442503          	lw	a0,-332(s0)
     d0e:	9782                	jalr	a5
    while ( width-- > pos )
     d10:	eb842783          	lw	a5,-328(s0)
     d14:	fff78713          	addi	a4,a5,-1
     d18:	eae42c23          	sw	a4,-328(s0)
     d1c:	fdc42703          	lw	a4,-36(s0)
     d20:	fef741e3          	blt	a4,a5,d02 <printnum+0xd4>

    while ( pos-- > 0 )
     d24:	a081                	j	d64 <printnum+0x136>
        putch(digs[pos] + (digs[pos] >= 10 ? hex_A - 10 : '0'), putdat);
     d26:	fdc42783          	lw	a5,-36(s0)
     d2a:	078a                	slli	a5,a5,0x2
     d2c:	1781                	addi	a5,a5,-32
     d2e:	97a2                	add	a5,a5,s0
     d30:	efc7a703          	lw	a4,-260(a5)
     d34:	fdc42783          	lw	a5,-36(s0)
     d38:	078a                	slli	a5,a5,0x2
     d3a:	1781                	addi	a5,a5,-32
     d3c:	97a2                	add	a5,a5,s0
     d3e:	efc7a683          	lw	a3,-260(a5)
     d42:	47a5                	li	a5,9
     d44:	00d7f663          	bgeu	a5,a3,d50 <printnum+0x122>
     d48:	eb042783          	lw	a5,-336(s0)
     d4c:	17d9                	addi	a5,a5,-10
     d4e:	a019                	j	d54 <printnum+0x126>
     d50:	03000793          	li	a5,48
     d54:	97ba                	add	a5,a5,a4
     d56:	873e                	mv	a4,a5
     d58:	ecc42783          	lw	a5,-308(s0)
     d5c:	ec842583          	lw	a1,-312(s0)
     d60:	853a                	mv	a0,a4
     d62:	9782                	jalr	a5
    while ( pos-- > 0 )
     d64:	fdc42783          	lw	a5,-36(s0)
     d68:	fff78713          	addi	a4,a5,-1
     d6c:	fce42e23          	sw	a4,-36(s0)
     d70:	faf04be3          	bgtz	a5,d26 <printnum+0xf8>
}
     d74:	0001                	nop
     d76:	0001                	nop
     d78:	14c12083          	lw	ra,332(sp)
     d7c:	14812403          	lw	s0,328(sp)
     d80:	14412903          	lw	s2,324(sp)
     d84:	14012983          	lw	s3,320(sp)
     d88:	13c12a03          	lw	s4,316(sp)
     d8c:	13812a83          	lw	s5,312(sp)
     d90:	13412b03          	lw	s6,308(sp)
     d94:	13012b83          	lw	s7,304(sp)
     d98:	6171                	addi	sp,sp,336
     d9a:	8082                	ret

00000d9c <printdoubleF>:

// 简单浮点打印，最多支持6位小数
static void printdoubleF(void(*putch)(int, void**), void **putdat, double value, int width, int precision, int padc) {
     d9c:	7159                	addi	sp,sp,-112
     d9e:	d686                	sw	ra,108(sp)
     da0:	d4a2                	sw	s0,104(sp)
     da2:	d2ca                	sw	s2,100(sp)
     da4:	d0ce                	sw	s3,96(sp)
     da6:	1880                	addi	s0,sp,112
     da8:	faa42623          	sw	a0,-84(s0)
     dac:	fab42423          	sw	a1,-88(s0)
     db0:	fac42023          	sw	a2,-96(s0)
     db4:	fad42223          	sw	a3,-92(s0)
     db8:	f8e42e23          	sw	a4,-100(s0)
     dbc:	f8f42c23          	sw	a5,-104(s0)
     dc0:	f9042a23          	sw	a6,-108(s0)
    if (precision < 0 || precision > 9) precision = 6; // 默认保留6位
     dc4:	f9842783          	lw	a5,-104(s0)
     dc8:	0007c763          	bltz	a5,dd6 <printdoubleF+0x3a>
     dcc:	f9842703          	lw	a4,-104(s0)
     dd0:	47a5                	li	a5,9
     dd2:	00e7d563          	bge	a5,a4,ddc <printdoubleF+0x40>
     dd6:	4799                	li	a5,6
     dd8:	f8f42c23          	sw	a5,-104(s0)
    if (value < 0) {
     ddc:	4601                	li	a2,0
     dde:	4681                	li	a3,0
     de0:	fa042503          	lw	a0,-96(s0)
     de4:	fa442583          	lw	a1,-92(s0)
     de8:	7ca010ef          	jal	25b2 <__ledf2>
     dec:	87aa                	mv	a5,a0
     dee:	0207d563          	bgez	a5,e18 <printdoubleF+0x7c>
        putch('-', putdat);
     df2:	fac42783          	lw	a5,-84(s0)
     df6:	fa842583          	lw	a1,-88(s0)
     dfa:	02d00513          	li	a0,45
     dfe:	9782                	jalr	a5
        value = -value;
     e00:	fa042903          	lw	s2,-96(s0)
     e04:	fa442703          	lw	a4,-92(s0)
     e08:	800007b7          	lui	a5,0x80000
     e0c:	00f749b3          	xor	s3,a4,a5
     e10:	fb242023          	sw	s2,-96(s0)
     e14:	fb342223          	sw	s3,-92(s0)
    }
    long long int_part = (long long)value;
     e18:	fa042503          	lw	a0,-96(s0)
     e1c:	fa442583          	lw	a1,-92(s0)
     e20:	365020ef          	jal	3984 <__fixdfdi>
     e24:	872a                	mv	a4,a0
     e26:	87ae                	mv	a5,a1
     e28:	fee42423          	sw	a4,-24(s0)
     e2c:	fef42623          	sw	a5,-20(s0)
    double frac_part = value - (double)int_part;
     e30:	fe842503          	lw	a0,-24(s0)
     e34:	fec42583          	lw	a1,-20(s0)
     e38:	473020ef          	jal	3aaa <__floatdidf>
     e3c:	872a                	mv	a4,a0
     e3e:	87ae                	mv	a5,a1
     e40:	863a                	mv	a2,a4
     e42:	86be                	mv	a3,a5
     e44:	fa042503          	lw	a0,-96(s0)
     e48:	fa442583          	lw	a1,-92(s0)
     e4c:	6b7010ef          	jal	2d02 <__subdf3>
     e50:	872a                	mv	a4,a0
     e52:	87ae                	mv	a5,a1
     e54:	fee42023          	sw	a4,-32(s0)
     e58:	fef42223          	sw	a5,-28(s0)

    // 打印整数部分
    char buf[32];
    int pos = 0;
     e5c:	fc042e23          	sw	zero,-36(s0)
    if (int_part == 0)
     e60:	fe842783          	lw	a5,-24(s0)
     e64:	fec42703          	lw	a4,-20(s0)
     e68:	8fd9                	or	a5,a5,a4
     e6a:	ebb5                	bnez	a5,ede <printdoubleF+0x142>
        buf[pos++] = '0';
     e6c:	fdc42783          	lw	a5,-36(s0)
     e70:	00178713          	addi	a4,a5,1 # 80000001 <__top_dmem+0x7ff70001>
     e74:	fce42e23          	sw	a4,-36(s0)
     e78:	17c1                	addi	a5,a5,-16
     e7a:	97a2                	add	a5,a5,s0
     e7c:	03000713          	li	a4,48
     e80:	fce78023          	sb	a4,-64(a5)
     e84:	a0bd                	j	ef2 <printdoubleF+0x156>
    else {
        while (int_part > 0) {
            buf[pos++] = '0' + (int_part % 10);
     e86:	fe842703          	lw	a4,-24(s0)
     e8a:	fec42783          	lw	a5,-20(s0)
     e8e:	4629                	li	a2,10
     e90:	4681                	li	a3,0
     e92:	853a                	mv	a0,a4
     e94:	85be                	mv	a1,a5
     e96:	41f000ef          	jal	1ab4 <__moddi3>
     e9a:	872a                	mv	a4,a0
     e9c:	87ae                	mv	a5,a1
     e9e:	0ff77713          	zext.b	a4,a4
     ea2:	fdc42783          	lw	a5,-36(s0)
     ea6:	00178693          	addi	a3,a5,1
     eaa:	fcd42e23          	sw	a3,-36(s0)
     eae:	03070713          	addi	a4,a4,48
     eb2:	0ff77713          	zext.b	a4,a4
     eb6:	17c1                	addi	a5,a5,-16
     eb8:	97a2                	add	a5,a5,s0
     eba:	fce78023          	sb	a4,-64(a5)
            int_part /= 10;
     ebe:	fe842703          	lw	a4,-24(s0)
     ec2:	fec42783          	lw	a5,-20(s0)
     ec6:	4629                	li	a2,10
     ec8:	4681                	li	a3,0
     eca:	853a                	mv	a0,a4
     ecc:	85be                	mv	a1,a5
     ece:	003000ef          	jal	16d0 <__divdi3>
     ed2:	872a                	mv	a4,a0
     ed4:	87ae                	mv	a5,a1
     ed6:	fee42423          	sw	a4,-24(s0)
     eda:	fef42623          	sw	a5,-20(s0)
        while (int_part > 0) {
     ede:	fec42783          	lw	a5,-20(s0)
     ee2:	faf042e3          	bgtz	a5,e86 <printdoubleF+0xea>
     ee6:	fec42783          	lw	a5,-20(s0)
     eea:	e781                	bnez	a5,ef2 <printdoubleF+0x156>
     eec:	fe842783          	lw	a5,-24(s0)
     ef0:	fbd9                	bnez	a5,e86 <printdoubleF+0xea>
        }
    }
    for (int i = pos - 1; i >= 0; --i)
     ef2:	fdc42783          	lw	a5,-36(s0)
     ef6:	17fd                	addi	a5,a5,-1
     ef8:	fcf42c23          	sw	a5,-40(s0)
     efc:	a01d                	j	f22 <printdoubleF+0x186>
        putch(buf[i], putdat);
     efe:	fd842783          	lw	a5,-40(s0)
     f02:	17c1                	addi	a5,a5,-16
     f04:	97a2                	add	a5,a5,s0
     f06:	fc07c783          	lbu	a5,-64(a5)
     f0a:	873e                	mv	a4,a5
     f0c:	fac42783          	lw	a5,-84(s0)
     f10:	fa842583          	lw	a1,-88(s0)
     f14:	853a                	mv	a0,a4
     f16:	9782                	jalr	a5
    for (int i = pos - 1; i >= 0; --i)
     f18:	fd842783          	lw	a5,-40(s0)
     f1c:	17fd                	addi	a5,a5,-1
     f1e:	fcf42c23          	sw	a5,-40(s0)
     f22:	fd842783          	lw	a5,-40(s0)
     f26:	fc07dce3          	bgez	a5,efe <printdoubleF+0x162>

    putch('.', putdat);
     f2a:	fac42783          	lw	a5,-84(s0)
     f2e:	fa842583          	lw	a1,-88(s0)
     f32:	02e00513          	li	a0,46
     f36:	9782                	jalr	a5

    // 打印小数部分
    for (int i = 0; i < precision; ++i) {
     f38:	fc042a23          	sw	zero,-44(s0)
     f3c:	a8bd                	j	fba <printdoubleF+0x21e>
        frac_part *= 10;
     f3e:	000807b7          	lui	a5,0x80
     f42:	1887a603          	lw	a2,392(a5) # 80188 <_srodata+0x188>
     f46:	18c7a683          	lw	a3,396(a5)
     f4a:	fe042503          	lw	a0,-32(s0)
     f4e:	fe442583          	lw	a1,-28(s0)
     f52:	726010ef          	jal	2678 <__muldf3>
     f56:	872a                	mv	a4,a0
     f58:	87ae                	mv	a5,a1
     f5a:	fee42023          	sw	a4,-32(s0)
     f5e:	fef42223          	sw	a5,-28(s0)
        int digit = (int)frac_part;
     f62:	fe042503          	lw	a0,-32(s0)
     f66:	fe442583          	lw	a1,-28(s0)
     f6a:	0cb020ef          	jal	3834 <__fixdfsi>
     f6e:	87aa                	mv	a5,a0
     f70:	fcf42823          	sw	a5,-48(s0)
        putch('0' + digit, putdat);
     f74:	fd042783          	lw	a5,-48(s0)
     f78:	03078713          	addi	a4,a5,48
     f7c:	fac42783          	lw	a5,-84(s0)
     f80:	fa842583          	lw	a1,-88(s0)
     f84:	853a                	mv	a0,a4
     f86:	9782                	jalr	a5
        frac_part -= digit;
     f88:	fd042503          	lw	a0,-48(s0)
     f8c:	18b020ef          	jal	3916 <__floatsidf>
     f90:	872a                	mv	a4,a0
     f92:	87ae                	mv	a5,a1
     f94:	863a                	mv	a2,a4
     f96:	86be                	mv	a3,a5
     f98:	fe042503          	lw	a0,-32(s0)
     f9c:	fe442583          	lw	a1,-28(s0)
     fa0:	563010ef          	jal	2d02 <__subdf3>
     fa4:	872a                	mv	a4,a0
     fa6:	87ae                	mv	a5,a1
     fa8:	fee42023          	sw	a4,-32(s0)
     fac:	fef42223          	sw	a5,-28(s0)
    for (int i = 0; i < precision; ++i) {
     fb0:	fd442783          	lw	a5,-44(s0)
     fb4:	0785                	addi	a5,a5,1
     fb6:	fcf42a23          	sw	a5,-44(s0)
     fba:	fd442703          	lw	a4,-44(s0)
     fbe:	f9842783          	lw	a5,-104(s0)
     fc2:	f6f74ee3          	blt	a4,a5,f3e <printdoubleF+0x1a2>
    }
}
     fc6:	0001                	nop
     fc8:	0001                	nop
     fca:	50b6                	lw	ra,108(sp)
     fcc:	5426                	lw	s0,104(sp)
     fce:	5916                	lw	s2,100(sp)
     fd0:	5986                	lw	s3,96(sp)
     fd2:	6165                	addi	sp,sp,112
     fd4:	8082                	ret

00000fd6 <vprintfmt>:

static void
vprintfmt(void(*putch)(int, void**), void **putdat, const char *fmt, va_list ap)
{
     fd6:	715d                	addi	sp,sp,-80
     fd8:	c686                	sw	ra,76(sp)
     fda:	c4a2                	sw	s0,72(sp)
     fdc:	c2a6                	sw	s1,68(sp)
     fde:	c0ca                	sw	s2,64(sp)
     fe0:	0880                	addi	s0,sp,80
     fe2:	faa42e23          	sw	a0,-68(s0)
     fe6:	fab42c23          	sw	a1,-72(s0)
     fea:	fac42a23          	sw	a2,-76(s0)
     fee:	fad42823          	sw	a3,-80(s0)
    int lflag;
    int width;
    int precision;
    int altflag;
    char padc;
    int hex_A = 'a';
     ff2:	06100793          	li	a5,97
     ff6:	fcf42823          	sw	a5,-48(s0)
    for ( ;; ) {
        while ( (ch = *(unsigned char *)fmt) != '%' ) {
     ffa:	a831                	j	1016 <vprintfmt+0x40>
            if ( ch == '\0' )
     ffc:	36048763          	beqz	s1,136a <vprintfmt+0x394>
                return;
            ++fmt;
    1000:	fb442783          	lw	a5,-76(s0)
    1004:	0785                	addi	a5,a5,1
    1006:	faf42a23          	sw	a5,-76(s0)
            putch(ch, putdat);
    100a:	fbc42783          	lw	a5,-68(s0)
    100e:	fb842583          	lw	a1,-72(s0)
    1012:	8526                	mv	a0,s1
    1014:	9782                	jalr	a5
        while ( (ch = *(unsigned char *)fmt) != '%' ) {
    1016:	fb442783          	lw	a5,-76(s0)
    101a:	0007c783          	lbu	a5,0(a5)
    101e:	84be                	mv	s1,a5
    1020:	02500793          	li	a5,37
    1024:	fcf49ce3          	bne	s1,a5,ffc <vprintfmt+0x26>
        }
        ++fmt;
    1028:	fb442783          	lw	a5,-76(s0)
    102c:	0785                	addi	a5,a5,1
    102e:	faf42a23          	sw	a5,-76(s0)

        // Process a %-escape sequence
        last_fmt = fmt;
    1032:	fb442783          	lw	a5,-76(s0)
    1036:	fcf42623          	sw	a5,-52(s0)
        padc = ' ';
    103a:	02000793          	li	a5,32
    103e:	fcf40ba3          	sb	a5,-41(s0)
        width = -1;
    1042:	57fd                	li	a5,-1
    1044:	fcf42e23          	sw	a5,-36(s0)
        precision = -1;
    1048:	57fd                	li	a5,-1
    104a:	fcf42c23          	sw	a5,-40(s0)
        lflag = 0;
    104e:	fe042023          	sw	zero,-32(s0)
        altflag = 0;
    1052:	fc042423          	sw	zero,-56(s0)

reswitch:
        switch ( ch = *(unsigned char *)fmt++ ) {
    1056:	fb442783          	lw	a5,-76(s0)
    105a:	00178713          	addi	a4,a5,1
    105e:	fae42a23          	sw	a4,-76(s0)
    1062:	0007c783          	lbu	a5,0(a5)
    1066:	84be                	mv	s1,a5
    1068:	fdd48793          	addi	a5,s1,-35
    106c:	05500713          	li	a4,85
    1070:	2ef76063          	bltu	a4,a5,1350 <vprintfmt+0x37a>
    1074:	00279713          	slli	a4,a5,0x2
    1078:	000807b7          	lui	a5,0x80
    107c:	03078793          	addi	a5,a5,48 # 80030 <_srodata+0x30>
    1080:	97ba                	add	a5,a5,a4
    1082:	439c                	lw	a5,0(a5)
    1084:	8782                	jr	a5
            // flag to pad on the right
            case '-':
                padc = '-';
    1086:	02d00793          	li	a5,45
    108a:	fcf40ba3          	sb	a5,-41(s0)
                goto reswitch;
    108e:	b7e1                	j	1056 <vprintfmt+0x80>

                // flag to pad with 0's instead of spaces
            case '0':
                padc = '0';
    1090:	03000793          	li	a5,48
    1094:	fcf40ba3          	sb	a5,-41(s0)
                goto reswitch;
    1098:	bf7d                	j	1056 <vprintfmt+0x80>
            case '5':
            case '6':
            case '7':
            case '8':
            case '9':
                for ( precision = 0;; ++fmt ) {
    109a:	fc042c23          	sw	zero,-40(s0)
                    precision = precision * 10 + ch - '0';
    109e:	fd842703          	lw	a4,-40(s0)
    10a2:	87ba                	mv	a5,a4
    10a4:	078a                	slli	a5,a5,0x2
    10a6:	97ba                	add	a5,a5,a4
    10a8:	0786                	slli	a5,a5,0x1
    10aa:	97a6                	add	a5,a5,s1
    10ac:	fd078793          	addi	a5,a5,-48
    10b0:	fcf42c23          	sw	a5,-40(s0)
                    ch = *fmt;
    10b4:	fb442783          	lw	a5,-76(s0)
    10b8:	0007c783          	lbu	a5,0(a5)
    10bc:	84be                	mv	s1,a5
                    if ( ch < '0' || ch > '9' )
    10be:	02f00793          	li	a5,47
    10c2:	0497d163          	bge	a5,s1,1104 <vprintfmt+0x12e>
    10c6:	03900793          	li	a5,57
    10ca:	0297cd63          	blt	a5,s1,1104 <vprintfmt+0x12e>
                for ( precision = 0;; ++fmt ) {
    10ce:	fb442783          	lw	a5,-76(s0)
    10d2:	0785                	addi	a5,a5,1
    10d4:	faf42a23          	sw	a5,-76(s0)
                    precision = precision * 10 + ch - '0';
    10d8:	b7d9                	j	109e <vprintfmt+0xc8>
                        break;
                }
                goto process_precision;

            case '*':
                precision = va_arg(ap, int);
    10da:	fb042783          	lw	a5,-80(s0)
    10de:	00478713          	addi	a4,a5,4
    10e2:	fae42823          	sw	a4,-80(s0)
    10e6:	439c                	lw	a5,0(a5)
    10e8:	fcf42c23          	sw	a5,-40(s0)
                goto process_precision;
    10ec:	a829                	j	1106 <vprintfmt+0x130>

            case '.':
                if ( width < 0 )
    10ee:	fdc42783          	lw	a5,-36(s0)
    10f2:	f607d2e3          	bgez	a5,1056 <vprintfmt+0x80>
                    width = 0;
    10f6:	fc042e23          	sw	zero,-36(s0)
                goto reswitch;
    10fa:	bfb1                	j	1056 <vprintfmt+0x80>

            case '#':
                altflag = 1;
    10fc:	4785                	li	a5,1
    10fe:	fcf42423          	sw	a5,-56(s0)
                goto reswitch;
    1102:	bf91                	j	1056 <vprintfmt+0x80>
                goto process_precision;
    1104:	0001                	nop

process_precision:
                if ( width < 0 ) {
    1106:	fdc42783          	lw	a5,-36(s0)
    110a:	f407d6e3          	bgez	a5,1056 <vprintfmt+0x80>
                    width = precision;
    110e:	fd842783          	lw	a5,-40(s0)
    1112:	fcf42e23          	sw	a5,-36(s0)
                    precision = -1;
    1116:	57fd                	li	a5,-1
    1118:	fcf42c23          	sw	a5,-40(s0)
                }
                goto reswitch;
    111c:	bf2d                	j	1056 <vprintfmt+0x80>

                // long flag (doubled for long long)
            case 'l':
                lflag++;
    111e:	fe042783          	lw	a5,-32(s0)
    1122:	0785                	addi	a5,a5,1
    1124:	fef42023          	sw	a5,-32(s0)
                goto reswitch;
    1128:	b73d                	j	1056 <vprintfmt+0x80>

                // character
            case 'c':
                putch(va_arg(ap, int), putdat);
    112a:	fb042783          	lw	a5,-80(s0)
    112e:	00478713          	addi	a4,a5,4
    1132:	fae42823          	sw	a4,-80(s0)
    1136:	4398                	lw	a4,0(a5)
    1138:	fbc42783          	lw	a5,-68(s0)
    113c:	fb842583          	lw	a1,-72(s0)
    1140:	853a                	mv	a0,a4
    1142:	9782                	jalr	a5
                break;
    1144:	a415                	j	1368 <vprintfmt+0x392>

                // string
            case 's':
                if ( (p = va_arg(ap, char *)) == NULL )
    1146:	fb042783          	lw	a5,-80(s0)
    114a:	00478713          	addi	a4,a5,4
    114e:	fae42823          	sw	a4,-80(s0)
    1152:	0007a903          	lw	s2,0(a5)
    1156:	00091663          	bnez	s2,1162 <vprintfmt+0x18c>
                    p = "(null)";
    115a:	000807b7          	lui	a5,0x80
    115e:	02878913          	addi	s2,a5,40 # 80028 <_srodata+0x28>
                if ( width > 0 && padc != '-' )
    1162:	fdc42783          	lw	a5,-36(s0)
    1166:	06f05463          	blez	a5,11ce <vprintfmt+0x1f8>
    116a:	fd744703          	lbu	a4,-41(s0)
    116e:	02d00793          	li	a5,45
    1172:	04f70e63          	beq	a4,a5,11ce <vprintfmt+0x1f8>
                    for ( width -= strnlen(p, precision); width > 0; width-- )
    1176:	fdc42483          	lw	s1,-36(s0)
    117a:	fd842783          	lw	a5,-40(s0)
    117e:	85be                	mv	a1,a5
    1180:	854a                	mv	a0,s2
    1182:	3d7020ef          	jal	3d58 <strnlen>
    1186:	87aa                	mv	a5,a0
    1188:	40f487b3          	sub	a5,s1,a5
    118c:	fcf42e23          	sw	a5,-36(s0)
    1190:	a831                	j	11ac <vprintfmt+0x1d6>
                        putch(padc, putdat);
    1192:	fd744703          	lbu	a4,-41(s0)
    1196:	fbc42783          	lw	a5,-68(s0)
    119a:	fb842583          	lw	a1,-72(s0)
    119e:	853a                	mv	a0,a4
    11a0:	9782                	jalr	a5
                    for ( width -= strnlen(p, precision); width > 0; width-- )
    11a2:	fdc42783          	lw	a5,-36(s0)
    11a6:	17fd                	addi	a5,a5,-1
    11a8:	fcf42e23          	sw	a5,-36(s0)
    11ac:	fdc42783          	lw	a5,-36(s0)
    11b0:	fef041e3          	bgtz	a5,1192 <vprintfmt+0x1bc>
                for ( ; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width-- ) {
    11b4:	a829                	j	11ce <vprintfmt+0x1f8>
                    putch(ch, putdat);
    11b6:	fbc42783          	lw	a5,-68(s0)
    11ba:	fb842583          	lw	a1,-72(s0)
    11be:	8526                	mv	a0,s1
    11c0:	9782                	jalr	a5
                    p++;
    11c2:	0905                	addi	s2,s2,1
                for ( ; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width-- ) {
    11c4:	fdc42783          	lw	a5,-36(s0)
    11c8:	17fd                	addi	a5,a5,-1
    11ca:	fcf42e23          	sw	a5,-36(s0)
    11ce:	00094783          	lbu	a5,0(s2)
    11d2:	84be                	mv	s1,a5
    11d4:	c89d                	beqz	s1,120a <vprintfmt+0x234>
    11d6:	fd842783          	lw	a5,-40(s0)
    11da:	fc07cee3          	bltz	a5,11b6 <vprintfmt+0x1e0>
    11de:	fd842783          	lw	a5,-40(s0)
    11e2:	17fd                	addi	a5,a5,-1
    11e4:	fcf42c23          	sw	a5,-40(s0)
    11e8:	fd842783          	lw	a5,-40(s0)
    11ec:	fc07d5e3          	bgez	a5,11b6 <vprintfmt+0x1e0>
                }
                for ( ; width > 0; width-- )
    11f0:	a829                	j	120a <vprintfmt+0x234>
                    putch(' ', putdat);
    11f2:	fbc42783          	lw	a5,-68(s0)
    11f6:	fb842583          	lw	a1,-72(s0)
    11fa:	02000513          	li	a0,32
    11fe:	9782                	jalr	a5
                for ( ; width > 0; width-- )
    1200:	fdc42783          	lw	a5,-36(s0)
    1204:	17fd                	addi	a5,a5,-1
    1206:	fcf42e23          	sw	a5,-36(s0)
    120a:	fdc42783          	lw	a5,-36(s0)
    120e:	fef042e3          	bgtz	a5,11f2 <vprintfmt+0x21c>
                break;
    1212:	aa99                	j	1368 <vprintfmt+0x392>

                // (signed) decimal
            case 'd':
                num = getint(&ap, lflag);
    1214:	fb040793          	addi	a5,s0,-80
    1218:	fe042583          	lw	a1,-32(s0)
    121c:	853e                	mv	a0,a5
    121e:	3235                	jal	b4a <getint>
    1220:	872a                	mv	a4,a0
    1222:	87ae                	mv	a5,a1
    1224:	fee42423          	sw	a4,-24(s0)
    1228:	fef42623          	sw	a5,-20(s0)
                if ( (long long)num < 0 ) {
    122c:	fe842703          	lw	a4,-24(s0)
    1230:	fec42783          	lw	a5,-20(s0)
    1234:	0207df63          	bgez	a5,1272 <vprintfmt+0x29c>
                    putch('-', putdat);
    1238:	fbc42783          	lw	a5,-68(s0)
    123c:	fb842583          	lw	a1,-72(s0)
    1240:	02d00513          	li	a0,45
    1244:	9782                	jalr	a5
                    num = -(long long)num;
    1246:	fe842503          	lw	a0,-24(s0)
    124a:	fec42583          	lw	a1,-20(s0)
    124e:	4701                	li	a4,0
    1250:	4781                	li	a5,0
    1252:	40a70633          	sub	a2,a4,a0
    1256:	8832                	mv	a6,a2
    1258:	01073833          	sltu	a6,a4,a6
    125c:	40b786b3          	sub	a3,a5,a1
    1260:	410687b3          	sub	a5,a3,a6
    1264:	86be                	mv	a3,a5
    1266:	8732                	mv	a4,a2
    1268:	87b6                	mv	a5,a3
    126a:	fee42423          	sw	a4,-24(s0)
    126e:	fef42623          	sw	a5,-20(s0)
                }
                base = 10;
    1272:	47a9                	li	a5,10
    1274:	fef42223          	sw	a5,-28(s0)
                goto signed_number;
    1278:	a055                	j	131c <vprintfmt+0x346>

            case 'f':
                {
                    double num = va_arg(ap, double);
    127a:	fb042783          	lw	a5,-80(s0)
    127e:	079d                	addi	a5,a5,7
    1280:	9be1                	andi	a5,a5,-8
    1282:	00878713          	addi	a4,a5,8
    1286:	fae42823          	sw	a4,-80(s0)
    128a:	4398                	lw	a4,0(a5)
    128c:	43dc                	lw	a5,4(a5)
    128e:	fce42023          	sw	a4,-64(s0)
    1292:	fcf42223          	sw	a5,-60(s0)
                    printdoubleF(putch, putdat, num, width, precision, padc);
    1296:	fd744783          	lbu	a5,-41(s0)
    129a:	883e                	mv	a6,a5
    129c:	fd842783          	lw	a5,-40(s0)
    12a0:	fdc42703          	lw	a4,-36(s0)
    12a4:	fc042603          	lw	a2,-64(s0)
    12a8:	fc442683          	lw	a3,-60(s0)
    12ac:	fb842583          	lw	a1,-72(s0)
    12b0:	fbc42503          	lw	a0,-68(s0)
    12b4:	34e5                	jal	d9c <printdoubleF>
                }
                break;
    12b6:	a84d                	j	1368 <vprintfmt+0x392>

                // unsigned decimal
            case 'u':
                base = 10;
    12b8:	47a9                	li	a5,10
    12ba:	fef42223          	sw	a5,-28(s0)
                goto unsigned_number;
    12be:	a0a9                	j	1308 <vprintfmt+0x332>

                // (unsigned) octal
            case 'o':
                // should do something with padding so it's always 3 octits
                base = 8;
    12c0:	47a1                	li	a5,8
    12c2:	fef42223          	sw	a5,-28(s0)
                goto unsigned_number;
    12c6:	a089                	j	1308 <vprintfmt+0x332>

                // pointer
            case 'p':
                // static_assert(sizeof(long) == sizeof(void*));
                lflag = 1;
    12c8:	4785                	li	a5,1
    12ca:	fef42023          	sw	a5,-32(s0)
                putch('0', putdat);
    12ce:	fbc42783          	lw	a5,-68(s0)
    12d2:	fb842583          	lw	a1,-72(s0)
    12d6:	03000513          	li	a0,48
    12da:	9782                	jalr	a5
                putch('x', putdat);
    12dc:	fbc42783          	lw	a5,-68(s0)
    12e0:	fb842583          	lw	a1,-72(s0)
    12e4:	07800513          	li	a0,120
    12e8:	9782                	jalr	a5
                /* fall through to 'x' */

                // (unsigned) hexadecimal
            case 'x':
                hex_A = 'a';
    12ea:	06100793          	li	a5,97
    12ee:	fcf42823          	sw	a5,-48(s0)
                base = 16;
    12f2:	47c1                	li	a5,16
    12f4:	fef42223          	sw	a5,-28(s0)
                goto unsigned_number;
    12f8:	a801                	j	1308 <vprintfmt+0x332>

            case 'X':
                hex_A = 'A';
    12fa:	04100793          	li	a5,65
    12fe:	fcf42823          	sw	a5,-48(s0)
                base = 16;
    1302:	47c1                	li	a5,16
    1304:	fef42223          	sw	a5,-28(s0)
unsigned_number:
                num = getuint(&ap, lflag);
    1308:	fb040793          	addi	a5,s0,-80
    130c:	fe042583          	lw	a1,-32(s0)
    1310:	853e                	mv	a0,a5
    1312:	3075                	jal	bbe <getuint>
    1314:	fea42423          	sw	a0,-24(s0)
    1318:	feb42623          	sw	a1,-20(s0)
signed_number:
                printnum(putch, putdat, num, base, width, padc, hex_A);
    131c:	fe442703          	lw	a4,-28(s0)
    1320:	fd744783          	lbu	a5,-41(s0)
    1324:	fd042883          	lw	a7,-48(s0)
    1328:	883e                	mv	a6,a5
    132a:	fdc42783          	lw	a5,-36(s0)
    132e:	fe842603          	lw	a2,-24(s0)
    1332:	fec42683          	lw	a3,-20(s0)
    1336:	fb842583          	lw	a1,-72(s0)
    133a:	fbc42503          	lw	a0,-68(s0)
    133e:	38c5                	jal	c2e <printnum>
                break;
    1340:	a025                	j	1368 <vprintfmt+0x392>

                // escaped '%' character
            case '%':
                putch(ch, putdat);
    1342:	fbc42783          	lw	a5,-68(s0)
    1346:	fb842583          	lw	a1,-72(s0)
    134a:	8526                	mv	a0,s1
    134c:	9782                	jalr	a5
                break;
    134e:	a829                	j	1368 <vprintfmt+0x392>

                // unrecognized escape sequence - just print it literally
            default:
                putch('%', putdat);
    1350:	fbc42783          	lw	a5,-68(s0)
    1354:	fb842583          	lw	a1,-72(s0)
    1358:	02500513          	li	a0,37
    135c:	9782                	jalr	a5
                fmt = last_fmt;
    135e:	fcc42783          	lw	a5,-52(s0)
    1362:	faf42a23          	sw	a5,-76(s0)
                break;
    1366:	0001                	nop
        while ( (ch = *(unsigned char *)fmt) != '%' ) {
    1368:	b17d                	j	1016 <vprintfmt+0x40>
                return;
    136a:	0001                	nop
        }
    }
}
    136c:	40b6                	lw	ra,76(sp)
    136e:	4426                	lw	s0,72(sp)
    1370:	4496                	lw	s1,68(sp)
    1372:	4906                	lw	s2,64(sp)
    1374:	6161                	addi	sp,sp,80
    1376:	8082                	ret

00001378 <sc_printf>:

int
sc_printf(const char* fmt, ...)
{
    1378:	715d                	addi	sp,sp,-80
    137a:	d606                	sw	ra,44(sp)
    137c:	d422                	sw	s0,40(sp)
    137e:	1800                	addi	s0,sp,48
    1380:	fca42e23          	sw	a0,-36(s0)
    1384:	c04c                	sw	a1,4(s0)
    1386:	c410                	sw	a2,8(s0)
    1388:	c454                	sw	a3,12(s0)
    138a:	c818                	sw	a4,16(s0)
    138c:	c85c                	sw	a5,20(s0)
    138e:	01042c23          	sw	a6,24(s0)
    1392:	01142e23          	sw	a7,28(s0)
    va_list ap;
    va_start(ap, fmt);
    1396:	02040793          	addi	a5,s0,32
    139a:	fcf42c23          	sw	a5,-40(s0)
    139e:	fd842783          	lw	a5,-40(s0)
    13a2:	1791                	addi	a5,a5,-28
    13a4:	fef42623          	sw	a5,-20(s0)

    vprintfmt(printf_putch, NULL, fmt, ap);
    13a8:	fec42783          	lw	a5,-20(s0)
    13ac:	86be                	mv	a3,a5
    13ae:	fdc42603          	lw	a2,-36(s0)
    13b2:	4581                	li	a1,0
    13b4:	6785                	lui	a5,0x1
    13b6:	afc78513          	addi	a0,a5,-1284 # afc <printf_putch>
    13ba:	3931                	jal	fd6 <vprintfmt>

    va_end(ap);
    return 0; // incorrect return value, but who cares, anyway?
    13bc:	4781                	li	a5,0
}
    13be:	853e                	mv	a0,a5
    13c0:	50b2                	lw	ra,44(sp)
    13c2:	5422                	lw	s0,40(sp)
    13c4:	6161                	addi	sp,sp,80
    13c6:	8082                	ret

000013c8 <mtimectrl_read>:
#include "riscv_arch.h"
#include "sc_print.h"
#include <stdint.h>

// 读mtimectrl
uint32_t mtimectrl_read(void) {
    13c8:	1101                	addi	sp,sp,-32
    13ca:	ce22                	sw	s0,28(sp)
    13cc:	1000                	addi	s0,sp,32
    volatile uint32_t* mtime = (volatile uint32_t*)MTIMECTRL_BASE;
    13ce:	020007b7          	lui	a5,0x2000
    13d2:	fef42623          	sw	a5,-20(s0)
    return *mtime;
    13d6:	fec42783          	lw	a5,-20(s0)
    13da:	439c                	lw	a5,0(a5)
}
    13dc:	853e                	mv	a0,a5
    13de:	4472                	lw	s0,28(sp)
    13e0:	6105                	addi	sp,sp,32
    13e2:	8082                	ret

000013e4 <mtimectrl_write>:

// 写mtimectrl
void mtimectrl_write(uint32_t enable, uint32_t div) {
    13e4:	7179                	addi	sp,sp,-48
    13e6:	d622                	sw	s0,44(sp)
    13e8:	1800                	addi	s0,sp,48
    13ea:	fca42e23          	sw	a0,-36(s0)
    13ee:	fcb42c23          	sw	a1,-40(s0)
    uint32_t val = (enable & MTIMECTRL_ENABLE_MASK) | ((div & MTIMECTRL_DIV_MASK) << MTIMECTRL_DIV_SHIFT);
    13f2:	fdc42783          	lw	a5,-36(s0)
    13f6:	0017f713          	andi	a4,a5,1
    13fa:	fd842783          	lw	a5,-40(s0)
    13fe:	0786                	slli	a5,a5,0x1
    1400:	8fd9                	or	a5,a5,a4
    1402:	fef42623          	sw	a5,-20(s0)
    volatile uint32_t* mtime = (volatile uint32_t*)MTIMECTRL_BASE;
    1406:	020007b7          	lui	a5,0x2000
    140a:	fef42423          	sw	a5,-24(s0)
    *mtime = val;
    140e:	fe842783          	lw	a5,-24(s0)
    1412:	fec42703          	lw	a4,-20(s0)
    1416:	c398                	sw	a4,0(a5)
}
    1418:	0001                	nop
    141a:	5432                	lw	s0,44(sp)
    141c:	6145                	addi	sp,sp,48
    141e:	8082                	ret

00001420 <mtime_read>:

// 读mtime
uint32_t mtime_read(void) {
    1420:	1101                	addi	sp,sp,-32
    1422:	ce22                	sw	s0,28(sp)
    1424:	1000                	addi	s0,sp,32
    volatile uint32_t* mtime = (volatile uint32_t*)MTIME_BASE;
    1426:	020007b7          	lui	a5,0x2000
    142a:	0791                	addi	a5,a5,4 # 2000004 <__top_dmem+0x1f70004>
    142c:	fef42623          	sw	a5,-20(s0)
    return *mtime;
    1430:	fec42783          	lw	a5,-20(s0)
    1434:	439c                	lw	a5,0(a5)
}
    1436:	853e                	mv	a0,a5
    1438:	4472                	lw	s0,28(sp)
    143a:	6105                	addi	sp,sp,32
    143c:	8082                	ret

0000143e <mtime_write>:

// 写mtime
void mtime_write(uint32_t val) {
    143e:	7179                	addi	sp,sp,-48
    1440:	d622                	sw	s0,44(sp)
    1442:	1800                	addi	s0,sp,48
    1444:	fca42e23          	sw	a0,-36(s0)
    volatile uint32_t* mtime = (volatile uint32_t*)MTIME_BASE;
    1448:	020007b7          	lui	a5,0x2000
    144c:	0791                	addi	a5,a5,4 # 2000004 <__top_dmem+0x1f70004>
    144e:	fef42623          	sw	a5,-20(s0)
    *mtime = val;
    1452:	fec42783          	lw	a5,-20(s0)
    1456:	fdc42703          	lw	a4,-36(s0)
    145a:	c398                	sw	a4,0(a5)
}
    145c:	0001                	nop
    145e:	5432                	lw	s0,44(sp)
    1460:	6145                	addi	sp,sp,48
    1462:	8082                	ret

00001464 <mtimecmp_read>:

// 读mtimecmp
uint32_t mtimecmp_read(void) {
    1464:	1101                	addi	sp,sp,-32
    1466:	ce22                	sw	s0,28(sp)
    1468:	1000                	addi	s0,sp,32
    volatile uint32_t* mtimecmp = (volatile uint32_t*)MTIMECMP_BASE;
    146a:	020007b7          	lui	a5,0x2000
    146e:	07a1                	addi	a5,a5,8 # 2000008 <__top_dmem+0x1f70008>
    1470:	fef42623          	sw	a5,-20(s0)
    return *mtimecmp;
    1474:	fec42783          	lw	a5,-20(s0)
    1478:	439c                	lw	a5,0(a5)
}
    147a:	853e                	mv	a0,a5
    147c:	4472                	lw	s0,28(sp)
    147e:	6105                	addi	sp,sp,32
    1480:	8082                	ret

00001482 <mtimecmp_write>:

// 写mtimecmp
void mtimecmp_write(uint32_t val) {
    1482:	7179                	addi	sp,sp,-48
    1484:	d622                	sw	s0,44(sp)
    1486:	1800                	addi	s0,sp,48
    1488:	fca42e23          	sw	a0,-36(s0)
    volatile uint32_t* mtimecmp = (volatile uint32_t*)MTIMECMP_BASE;
    148c:	020007b7          	lui	a5,0x2000
    1490:	07a1                	addi	a5,a5,8 # 2000008 <__top_dmem+0x1f70008>
    1492:	fef42623          	sw	a5,-20(s0)
    *mtimecmp = val;
    1496:	fec42783          	lw	a5,-20(s0)
    149a:	fdc42703          	lw	a4,-36(s0)
    149e:	c398                	sw	a4,0(a5)
}
    14a0:	0001                	nop
    14a2:	5432                	lw	s0,44(sp)
    14a4:	6145                	addi	sp,sp,48
    14a6:	8082                	ret

000014a8 <halt>:

void halt() {
    14a8:	1141                	addi	sp,sp,-16
    14aa:	c622                	sw	s0,12(sp)
    14ac:	0800                	addi	s0,sp,16
    // 通过无限循环来模拟 halt
    while (1) {
        __asm__ volatile ("nop");  // 等待处理器循环
    14ae:	0001                	nop
    14b0:	bffd                	j	14ae <halt+0x6>

000014b2 <interrupt_init>:
    }
}

// ====== 中断初始化及使能 ======

void interrupt_init(void) {
    14b2:	1101                	addi	sp,sp,-32
    14b4:	ce22                	sw	s0,28(sp)
    14b6:	1000                	addi	s0,sp,32
    // 全局使能 machine 中断
    set_csr(mstatus, MSTATUS_MIE); // MSTATUS_MIE
    14b8:	300467f3          	csrrsi	a5,mstatus,8
    14bc:	fef42623          	sw	a5,-20(s0)
}
    14c0:	0001                	nop
    14c2:	4472                	lw	s0,28(sp)
    14c4:	6105                	addi	sp,sp,32
    14c6:	8082                	ret

000014c8 <enable_timer_interrupt>:

void enable_timer_interrupt(void) {
    14c8:	1101                	addi	sp,sp,-32
    14ca:	ce22                	sw	s0,28(sp)
    14cc:	1000                	addi	s0,sp,32
    set_csr(mie, MIE_MTIE);     // MIE_MTIE
    14ce:	08000793          	li	a5,128
    14d2:	3047a7f3          	csrrs	a5,mie,a5
    14d6:	fef42623          	sw	a5,-20(s0)
}
    14da:	0001                	nop
    14dc:	4472                	lw	s0,28(sp)
    14de:	6105                	addi	sp,sp,32
    14e0:	8082                	ret

000014e2 <disable_timer_interrupt>:
void disable_timer_interrupt(void) {
    14e2:	1101                	addi	sp,sp,-32
    14e4:	ce22                	sw	s0,28(sp)
    14e6:	1000                	addi	s0,sp,32
    clear_csr(mie, MIE_MTIE);
    14e8:	08000793          	li	a5,128
    14ec:	3047b7f3          	csrrc	a5,mie,a5
    14f0:	fef42623          	sw	a5,-20(s0)
}
    14f4:	0001                	nop
    14f6:	4472                	lw	s0,28(sp)
    14f8:	6105                	addi	sp,sp,32
    14fa:	8082                	ret

000014fc <enable_software_interrupt>:
void enable_software_interrupt(void) {
    14fc:	1101                	addi	sp,sp,-32
    14fe:	ce22                	sw	s0,28(sp)
    1500:	1000                	addi	s0,sp,32
    set_csr(mie, MIE_MSIE);
    1502:	304467f3          	csrrsi	a5,mie,8
    1506:	fef42623          	sw	a5,-20(s0)
}
    150a:	0001                	nop
    150c:	4472                	lw	s0,28(sp)
    150e:	6105                	addi	sp,sp,32
    1510:	8082                	ret

00001512 <disable_software_interrupt>:
void disable_software_interrupt(void) {
    1512:	1101                	addi	sp,sp,-32
    1514:	ce22                	sw	s0,28(sp)
    1516:	1000                	addi	s0,sp,32
    clear_csr(mie, MIE_MSIE);
    1518:	304477f3          	csrrci	a5,mie,8
    151c:	fef42623          	sw	a5,-20(s0)
}
    1520:	0001                	nop
    1522:	4472                	lw	s0,28(sp)
    1524:	6105                	addi	sp,sp,32
    1526:	8082                	ret

00001528 <sys_ecall>:


// ---- 系统调用 ----

void sys_ecall(int sys_id, int arg) {
    1528:	1101                	addi	sp,sp,-32
    152a:	ce22                	sw	s0,28(sp)
    152c:	1000                	addi	s0,sp,32
    152e:	fea42623          	sw	a0,-20(s0)
    1532:	feb42423          	sw	a1,-24(s0)
    register int a7 __asm__("a7") = sys_id;
    1536:	fec42883          	lw	a7,-20(s0)
    register int a0 __asm__("a0") = arg;
    153a:	fe842503          	lw	a0,-24(s0)
    __asm__ volatile (
    153e:	00000073          	ecall
        "ecall"
        : "+r"(a0)
        : "r"(a7)
    );
}
    1542:	0001                	nop
    1544:	4472                	lw	s0,28(sp)
    1546:	6105                	addi	sp,sp,32
    1548:	8082                	ret

0000154a <sys_ebreak>:

void sys_ebreak(void) {
    154a:	1141                	addi	sp,sp,-16
    154c:	c622                	sw	s0,12(sp)
    154e:	0800                	addi	s0,sp,16
    __asm__ volatile ("ebreak");
    1550:	9002                	ebreak
}
    1552:	0001                	nop
    1554:	4432                	lw	s0,12(sp)
    1556:	0141                	addi	sp,sp,16
    1558:	8082                	ret

0000155a <trap_handler_c>:

void trap_handler_c(unsigned long mcause, unsigned long mepc, unsigned long mtval) {
    155a:	7179                	addi	sp,sp,-48
    155c:	d606                	sw	ra,44(sp)
    155e:	d422                	sw	s0,40(sp)
    1560:	1800                	addi	s0,sp,48
    1562:	fca42e23          	sw	a0,-36(s0)
    1566:	fcb42c23          	sw	a1,-40(s0)
    156a:	fcc42a23          	sw	a2,-44(s0)
    sc_printf("TRAP: mcause=0x%lx\n", mcause);
    156e:	fdc42583          	lw	a1,-36(s0)
    1572:	000807b7          	lui	a5,0x80
    1576:	19078513          	addi	a0,a5,400 # 80190 <_srodata+0x190>
    157a:	3bfd                	jal	1378 <sc_printf>
    if ((mcause & (1UL << (sizeof(long)*8-1))) == 0) {
    157c:	fdc42783          	lw	a5,-36(s0)
    1580:	0807c263          	bltz	a5,1604 <trap_handler_c+0xaa>
        unsigned long code = mcause & 0xFFF;
    1584:	fdc42703          	lw	a4,-36(s0)
    1588:	6785                	lui	a5,0x1
    158a:	17fd                	addi	a5,a5,-1 # fff <vprintfmt+0x29>
    158c:	8ff9                	and	a5,a5,a4
    158e:	fef42623          	sw	a5,-20(s0)
        if (code == 11) {
    1592:	fec42703          	lw	a4,-20(s0)
    1596:	47ad                	li	a5,11
    1598:	02f71a63          	bne	a4,a5,15cc <trap_handler_c+0x72>
            // ecall
            unsigned int instr_info = (unsigned int)mtval;
    159c:	fd442783          	lw	a5,-44(s0)
    15a0:	fef42223          	sw	a5,-28(s0)
            if ((instr_info & 0x1) == 0x1) // instr_info 的最低位表示指令长度
    15a4:	fe442783          	lw	a5,-28(s0)
    15a8:	8b85                	andi	a5,a5,1
    15aa:	c799                	beqz	a5,15b8 <trap_handler_c+0x5e>
                mepc += 4; // 32-bit
    15ac:	fd842783          	lw	a5,-40(s0)
    15b0:	0791                	addi	a5,a5,4
    15b2:	fcf42c23          	sw	a5,-40(s0)
    15b6:	a031                	j	15c2 <trap_handler_c+0x68>
            else
                mepc += 2; // 16-bit
    15b8:	fd842783          	lw	a5,-40(s0)
    15bc:	0789                	addi	a5,a5,2
    15be:	fcf42c23          	sw	a5,-40(s0)
            __asm__ volatile ("csrw mepc, %0" :: "r"(mepc));
    15c2:	fd842783          	lw	a5,-40(s0)
    15c6:	34179073          	csrw	mepc,a5
            __asm__ volatile ("csrw mepc, %0" :: "r"(mepc));
        }
        // 其它异常处理
    }
    // ...
}
    15ca:	a82d                	j	1604 <trap_handler_c+0xaa>
        } else if (code == 3) {
    15cc:	fec42703          	lw	a4,-20(s0)
    15d0:	478d                	li	a5,3
    15d2:	02f71963          	bne	a4,a5,1604 <trap_handler_c+0xaa>
            unsigned int instr_info = (unsigned int)mtval;
    15d6:	fd442783          	lw	a5,-44(s0)
    15da:	fef42423          	sw	a5,-24(s0)
            if ((instr_info & 0x1) == 0x1) // instr_info 的最低位表示指令长度
    15de:	fe842783          	lw	a5,-24(s0)
    15e2:	8b85                	andi	a5,a5,1
    15e4:	c799                	beqz	a5,15f2 <trap_handler_c+0x98>
                mepc += 4; // 32-bit
    15e6:	fd842783          	lw	a5,-40(s0)
    15ea:	0791                	addi	a5,a5,4
    15ec:	fcf42c23          	sw	a5,-40(s0)
    15f0:	a031                	j	15fc <trap_handler_c+0xa2>
                mepc += 2; // 16-bit
    15f2:	fd842783          	lw	a5,-40(s0)
    15f6:	0789                	addi	a5,a5,2
    15f8:	fcf42c23          	sw	a5,-40(s0)
            __asm__ volatile ("csrw mepc, %0" :: "r"(mepc));
    15fc:	fd842783          	lw	a5,-40(s0)
    1600:	34179073          	csrw	mepc,a5
}
    1604:	0001                	nop
    1606:	50b2                	lw	ra,44(sp)
    1608:	5422                	lw	s0,40(sp)
    160a:	6145                	addi	sp,sp,48
    160c:	8082                	ret

0000160e <msoft_handler_c>:


void msoft_handler_c(void) {
    160e:	1141                	addi	sp,sp,-16
    1610:	c606                	sw	ra,12(sp)
    1612:	c422                	sw	s0,8(sp)
    1614:	0800                	addi	s0,sp,16
    sc_printf("Machine Software Interrupt!\n");
    1616:	000807b7          	lui	a5,0x80
    161a:	1a478513          	addi	a0,a5,420 # 801a4 <_srodata+0x1a4>
    161e:	3ba9                	jal	1378 <sc_printf>
    // 清pending等
}
    1620:	0001                	nop
    1622:	40b2                	lw	ra,12(sp)
    1624:	4422                	lw	s0,8(sp)
    1626:	0141                	addi	sp,sp,16
    1628:	8082                	ret

0000162a <mtimer_handler_c>:
void mtimer_handler_c(void) {
    162a:	1101                	addi	sp,sp,-32
    162c:	ce06                	sw	ra,28(sp)
    162e:	cc22                	sw	s0,24(sp)
    1630:	1000                	addi	s0,sp,32
    sc_printf("Machine Timer Interrupt!\n");
    1632:	000807b7          	lui	a5,0x80
    1636:	1c478513          	addi	a0,a5,452 # 801c4 <_srodata+0x1c4>
    163a:	3b3d                	jal	1378 <sc_printf>
    // 清pending: 软件通常只需要重新设置mtimecmp到下一个时间点
    uint32_t now = mtime_read();
    163c:	33d5                	jal	1420 <mtime_read>
    163e:	fea42623          	sw	a0,-20(s0)
    mtimecmp_write(now + 10000); // 举例：下一个定时周期
    1642:	fec42703          	lw	a4,-20(s0)
    1646:	6789                	lui	a5,0x2
    1648:	71078793          	addi	a5,a5,1808 # 2710 <__muldf3+0x98>
    164c:	97ba                	add	a5,a5,a4
    164e:	853e                	mv	a0,a5
    1650:	3d0d                	jal	1482 <mtimecmp_write>
}
    1652:	0001                	nop
    1654:	40f2                	lw	ra,28(sp)
    1656:	4462                	lw	s0,24(sp)
    1658:	6105                	addi	sp,sp,32
    165a:	8082                	ret

0000165c <mext_handler_c>:
void mext_handler_c(void) {
    165c:	1141                	addi	sp,sp,-16
    165e:	c606                	sw	ra,12(sp)
    1660:	c422                	sw	s0,8(sp)
    1662:	0800                	addi	s0,sp,16
    sc_printf("Machine External Interrupt!\n");
    1664:	000807b7          	lui	a5,0x80
    1668:	1e078513          	addi	a0,a5,480 # 801e0 <_srodata+0x1e0>
    166c:	3331                	jal	1378 <sc_printf>
    // 读取外部中断源、清除等
    166e:	0001                	nop
    1670:	40b2                	lw	ra,12(sp)
    1672:	4422                	lw	s0,8(sp)
    1674:	0141                	addi	sp,sp,16
    1676:	8082                	ret

00001678 <uart_putc>:
#include "virt_uart.h"
#define UART_BASE 0x10000000

void uart_putc(char c) {
    1678:	1101                	addi	sp,sp,-32
    167a:	ce22                	sw	s0,28(sp)
    167c:	1000                	addi	s0,sp,32
    167e:	87aa                	mv	a5,a0
    1680:	fef407a3          	sb	a5,-17(s0)
    *(volatile char *)UART_BASE = c;
    1684:	100007b7          	lui	a5,0x10000
    1688:	fef44703          	lbu	a4,-17(s0)
    168c:	00e78023          	sb	a4,0(a5) # 10000000 <__top_dmem+0xff70000>
}
    1690:	0001                	nop
    1692:	4472                	lw	s0,28(sp)
    1694:	6105                	addi	sp,sp,32
    1696:	8082                	ret

00001698 <uart_puts>:

void uart_puts(const char *str) {
    1698:	1101                	addi	sp,sp,-32
    169a:	ce06                	sw	ra,28(sp)
    169c:	cc22                	sw	s0,24(sp)
    169e:	1000                	addi	s0,sp,32
    16a0:	fea42623          	sw	a0,-20(s0)
    while (*str) {
    16a4:	a819                	j	16ba <uart_puts+0x22>
        uart_putc(*str++);
    16a6:	fec42783          	lw	a5,-20(s0)
    16aa:	00178713          	addi	a4,a5,1
    16ae:	fee42623          	sw	a4,-20(s0)
    16b2:	0007c783          	lbu	a5,0(a5)
    16b6:	853e                	mv	a0,a5
    16b8:	37c1                	jal	1678 <uart_putc>
    while (*str) {
    16ba:	fec42783          	lw	a5,-20(s0)
    16be:	0007c783          	lbu	a5,0(a5)
    16c2:	f3f5                	bnez	a5,16a6 <uart_puts+0xe>
    }
    16c4:	0001                	nop
    16c6:	0001                	nop
    16c8:	40f2                	lw	ra,28(sp)
    16ca:	4462                	lw	s0,24(sp)
    16cc:	6105                	addi	sp,sp,32
    16ce:	8082                	ret

000016d0 <__divdi3>:
    16d0:	4801                	li	a6,0
    16d2:	0e05c863          	bltz	a1,17c2 <__divdi3+0xf2>
    16d6:	0006db63          	bgez	a3,16ec <__divdi3+0x1c>
    16da:	00c037b3          	snez	a5,a2
    16de:	40d006b3          	neg	a3,a3
    16e2:	fff84813          	not	a6,a6
    16e6:	8e9d                	sub	a3,a3,a5
    16e8:	40c00633          	neg	a2,a2
    16ec:	88b2                	mv	a7,a2
    16ee:	872a                	mv	a4,a0
    16f0:	832e                	mv	t1,a1
    16f2:	e2f9                	bnez	a3,17b8 <__divdi3+0xe8>
    16f4:	12c5f163          	bgeu	a1,a2,1816 <__divdi3+0x146>
    16f8:	67c1                	lui	a5,0x10
    16fa:	1af66c63          	bltu	a2,a5,18b2 <__divdi3+0x1e2>
    16fe:	010007b7          	lui	a5,0x1000
    1702:	46e1                	li	a3,24
    1704:	00f67363          	bgeu	a2,a5,170a <__divdi3+0x3a>
    1708:	46c1                	li	a3,16
    170a:	00d65e33          	srl	t3,a2,a3
    170e:	0007f797          	auipc	a5,0x7f
    1712:	af278793          	addi	a5,a5,-1294 # 80200 <__clz_tab>
    1716:	97f2                	add	a5,a5,t3
    1718:	0007c783          	lbu	a5,0(a5)
    171c:	02000e13          	li	t3,32
    1720:	97b6                	add	a5,a5,a3
    1722:	40fe06b3          	sub	a3,t3,a5
    1726:	00fe0c63          	beq	t3,a5,173e <__divdi3+0x6e>
    172a:	00d59333          	sll	t1,a1,a3
    172e:	00f557b3          	srl	a5,a0,a5
    1732:	00d618b3          	sll	a7,a2,a3
    1736:	0067e333          	or	t1,a5,t1
    173a:	00d51733          	sll	a4,a0,a3
    173e:	0108d613          	srli	a2,a7,0x10
    1742:	02c35533          	divu	a0,t1,a2
    1746:	01089693          	slli	a3,a7,0x10
    174a:	82c1                	srli	a3,a3,0x10
    174c:	01075793          	srli	a5,a4,0x10
    1750:	02c37333          	remu	t1,t1,a2
    1754:	02a685b3          	mul	a1,a3,a0
    1758:	0342                	slli	t1,t1,0x10
    175a:	0067e7b3          	or	a5,a5,t1
    175e:	00b7fa63          	bgeu	a5,a1,1772 <__divdi3+0xa2>
    1762:	97c6                	add	a5,a5,a7
    1764:	fff50313          	addi	t1,a0,-1
    1768:	0117e463          	bltu	a5,a7,1770 <__divdi3+0xa0>
    176c:	32b7ed63          	bltu	a5,a1,1aa6 <__divdi3+0x3d6>
    1770:	851a                	mv	a0,t1
    1772:	8f8d                	sub	a5,a5,a1
    1774:	02c7d5b3          	divu	a1,a5,a2
    1778:	0742                	slli	a4,a4,0x10
    177a:	8341                	srli	a4,a4,0x10
    177c:	02c7f7b3          	remu	a5,a5,a2
    1780:	02b686b3          	mul	a3,a3,a1
    1784:	07c2                	slli	a5,a5,0x10
    1786:	8f5d                	or	a4,a4,a5
    1788:	00d77b63          	bgeu	a4,a3,179e <__divdi3+0xce>
    178c:	9746                	add	a4,a4,a7
    178e:	fff58793          	addi	a5,a1,-1
    1792:	01176563          	bltu	a4,a7,179c <__divdi3+0xcc>
    1796:	15f9                	addi	a1,a1,-2
    1798:	00d76363          	bltu	a4,a3,179e <__divdi3+0xce>
    179c:	85be                	mv	a1,a5
    179e:	0542                	slli	a0,a0,0x10
    17a0:	8d4d                	or	a0,a0,a1
    17a2:	4581                	li	a1,0
    17a4:	00080963          	beqz	a6,17b6 <__divdi3+0xe6>
    17a8:	00a037b3          	snez	a5,a0
    17ac:	40b005b3          	neg	a1,a1
    17b0:	8d9d                	sub	a1,a1,a5
    17b2:	40a00533          	neg	a0,a0
    17b6:	8082                	ret
    17b8:	00d5fe63          	bgeu	a1,a3,17d4 <__divdi3+0x104>
    17bc:	4581                	li	a1,0
    17be:	4501                	li	a0,0
    17c0:	b7d5                	j	17a4 <__divdi3+0xd4>
    17c2:	00a037b3          	snez	a5,a0
    17c6:	40b005b3          	neg	a1,a1
    17ca:	8d9d                	sub	a1,a1,a5
    17cc:	40a00533          	neg	a0,a0
    17d0:	587d                	li	a6,-1
    17d2:	b711                	j	16d6 <__divdi3+0x6>
    17d4:	67c1                	lui	a5,0x10
    17d6:	18f6e663          	bltu	a3,a5,1962 <__divdi3+0x292>
    17da:	01000737          	lui	a4,0x1000
    17de:	47e1                	li	a5,24
    17e0:	00e6f363          	bgeu	a3,a4,17e6 <__divdi3+0x116>
    17e4:	47c1                	li	a5,16
    17e6:	00f6d8b3          	srl	a7,a3,a5
    17ea:	0007f717          	auipc	a4,0x7f
    17ee:	a1670713          	addi	a4,a4,-1514 # 80200 <__clz_tab>
    17f2:	9746                	add	a4,a4,a7
    17f4:	00074703          	lbu	a4,0(a4)
    17f8:	02000313          	li	t1,32
    17fc:	973e                	add	a4,a4,a5
    17fe:	40e308b3          	sub	a7,t1,a4
    1802:	18e31563          	bne	t1,a4,198c <__divdi3+0x2bc>
    1806:	28b6e263          	bltu	a3,a1,1a8a <__divdi3+0x3ba>
    180a:	00c53533          	sltu	a0,a0,a2
    180e:	00153513          	seqz	a0,a0
    1812:	4581                	li	a1,0
    1814:	bf41                	j	17a4 <__divdi3+0xd4>
    1816:	c645                	beqz	a2,18be <__divdi3+0x1ee>
    1818:	67c1                	lui	a5,0x10
    181a:	26f67063          	bgeu	a2,a5,1a7a <__divdi3+0x3aa>
    181e:	10063313          	sltiu	t1,a2,256
    1822:	00133313          	seqz	t1,t1
    1826:	030e                	slli	t1,t1,0x3
    1828:	006656b3          	srl	a3,a2,t1
    182c:	0007f797          	auipc	a5,0x7f
    1830:	9d478793          	addi	a5,a5,-1580 # 80200 <__clz_tab>
    1834:	97b6                	add	a5,a5,a3
    1836:	0007c683          	lbu	a3,0(a5)
    183a:	02000793          	li	a5,32
    183e:	969a                	add	a3,a3,t1
    1840:	40d78eb3          	sub	t4,a5,a3
    1844:	08d79d63          	bne	a5,a3,18de <__divdi3+0x20e>
    1848:	40c586b3          	sub	a3,a1,a2
    184c:	01065313          	srli	t1,a2,0x10
    1850:	0642                	slli	a2,a2,0x10
    1852:	8241                	srli	a2,a2,0x10
    1854:	4585                	li	a1,1
    1856:	0266d533          	divu	a0,a3,t1
    185a:	01075793          	srli	a5,a4,0x10
    185e:	0266f6b3          	remu	a3,a3,t1
    1862:	02c50e33          	mul	t3,a0,a2
    1866:	06c2                	slli	a3,a3,0x10
    1868:	8fd5                	or	a5,a5,a3
    186a:	01c7fa63          	bgeu	a5,t3,187e <__divdi3+0x1ae>
    186e:	97c6                	add	a5,a5,a7
    1870:	fff50693          	addi	a3,a0,-1
    1874:	0117e463          	bltu	a5,a7,187c <__divdi3+0x1ac>
    1878:	23c7e463          	bltu	a5,t3,1aa0 <__divdi3+0x3d0>
    187c:	8536                	mv	a0,a3
    187e:	41c787b3          	sub	a5,a5,t3
    1882:	0267d6b3          	divu	a3,a5,t1
    1886:	0742                	slli	a4,a4,0x10
    1888:	8341                	srli	a4,a4,0x10
    188a:	0267f7b3          	remu	a5,a5,t1
    188e:	02c68633          	mul	a2,a3,a2
    1892:	07c2                	slli	a5,a5,0x10
    1894:	8f5d                	or	a4,a4,a5
    1896:	00c77b63          	bgeu	a4,a2,18ac <__divdi3+0x1dc>
    189a:	9746                	add	a4,a4,a7
    189c:	fff68793          	addi	a5,a3,-1
    18a0:	01176563          	bltu	a4,a7,18aa <__divdi3+0x1da>
    18a4:	16f9                	addi	a3,a3,-2
    18a6:	00c76363          	bltu	a4,a2,18ac <__divdi3+0x1dc>
    18aa:	86be                	mv	a3,a5
    18ac:	0542                	slli	a0,a0,0x10
    18ae:	8d55                	or	a0,a0,a3
    18b0:	bdd5                	j	17a4 <__divdi3+0xd4>
    18b2:	10063693          	sltiu	a3,a2,256
    18b6:	0016b693          	seqz	a3,a3
    18ba:	068e                	slli	a3,a3,0x3
    18bc:	b5b9                	j	170a <__divdi3+0x3a>
    18be:	4681                	li	a3,0
    18c0:	0007f797          	auipc	a5,0x7f
    18c4:	94078793          	addi	a5,a5,-1728 # 80200 <__clz_tab>
    18c8:	97b6                	add	a5,a5,a3
    18ca:	0007c683          	lbu	a3,0(a5)
    18ce:	4301                	li	t1,0
    18d0:	02000793          	li	a5,32
    18d4:	969a                	add	a3,a3,t1
    18d6:	40d78eb3          	sub	t4,a5,a3
    18da:	f6d787e3          	beq	a5,a3,1848 <__divdi3+0x178>
    18de:	01d618b3          	sll	a7,a2,t4
    18e2:	00d5de33          	srl	t3,a1,a3
    18e6:	0108d313          	srli	t1,a7,0x10
    18ea:	026e57b3          	divu	a5,t3,t1
    18ee:	01089613          	slli	a2,a7,0x10
    18f2:	8241                	srli	a2,a2,0x10
    18f4:	00d556b3          	srl	a3,a0,a3
    18f8:	01d51733          	sll	a4,a0,t4
    18fc:	01d595b3          	sll	a1,a1,t4
    1900:	8ecd                	or	a3,a3,a1
    1902:	0106d593          	srli	a1,a3,0x10
    1906:	026e7e33          	remu	t3,t3,t1
    190a:	02f60533          	mul	a0,a2,a5
    190e:	0e42                	slli	t3,t3,0x10
    1910:	01c5e5b3          	or	a1,a1,t3
    1914:	00a5fb63          	bgeu	a1,a0,192a <__divdi3+0x25a>
    1918:	95c6                	add	a1,a1,a7
    191a:	fff78e13          	addi	t3,a5,-1
    191e:	1715ed63          	bltu	a1,a7,1a98 <__divdi3+0x3c8>
    1922:	16a5fb63          	bgeu	a1,a0,1a98 <__divdi3+0x3c8>
    1926:	17f9                	addi	a5,a5,-2
    1928:	95c6                	add	a1,a1,a7
    192a:	8d89                	sub	a1,a1,a0
    192c:	0265d533          	divu	a0,a1,t1
    1930:	06c2                	slli	a3,a3,0x10
    1932:	82c1                	srli	a3,a3,0x10
    1934:	0265f5b3          	remu	a1,a1,t1
    1938:	02a60e33          	mul	t3,a2,a0
    193c:	05c2                	slli	a1,a1,0x10
    193e:	8ecd                	or	a3,a3,a1
    1940:	01c6fb63          	bgeu	a3,t3,1956 <__divdi3+0x286>
    1944:	96c6                	add	a3,a3,a7
    1946:	fff50593          	addi	a1,a0,-1
    194a:	1516e363          	bltu	a3,a7,1a90 <__divdi3+0x3c0>
    194e:	15c6f163          	bgeu	a3,t3,1a90 <__divdi3+0x3c0>
    1952:	1579                	addi	a0,a0,-2
    1954:	96c6                	add	a3,a3,a7
    1956:	01079593          	slli	a1,a5,0x10
    195a:	41c686b3          	sub	a3,a3,t3
    195e:	8dc9                	or	a1,a1,a0
    1960:	bddd                	j	1856 <__divdi3+0x186>
    1962:	1006b793          	sltiu	a5,a3,256
    1966:	0017b793          	seqz	a5,a5
    196a:	078e                	slli	a5,a5,0x3
    196c:	00f6d8b3          	srl	a7,a3,a5
    1970:	0007f717          	auipc	a4,0x7f
    1974:	89070713          	addi	a4,a4,-1904 # 80200 <__clz_tab>
    1978:	9746                	add	a4,a4,a7
    197a:	00074703          	lbu	a4,0(a4)
    197e:	02000313          	li	t1,32
    1982:	973e                	add	a4,a4,a5
    1984:	40e308b3          	sub	a7,t1,a4
    1988:	e6e30fe3          	beq	t1,a4,1806 <__divdi3+0x136>
    198c:	00e65eb3          	srl	t4,a2,a4
    1990:	011696b3          	sll	a3,a3,a7
    1994:	00deeeb3          	or	t4,t4,a3
    1998:	00e5d333          	srl	t1,a1,a4
    199c:	010edf13          	srli	t5,t4,0x10
    19a0:	03e357b3          	divu	a5,t1,t5
    19a4:	010e9e13          	slli	t3,t4,0x10
    19a8:	011595b3          	sll	a1,a1,a7
    19ac:	010e5e13          	srli	t3,t3,0x10
    19b0:	00e55733          	srl	a4,a0,a4
    19b4:	8f4d                	or	a4,a4,a1
    19b6:	01075693          	srli	a3,a4,0x10
    19ba:	01161633          	sll	a2,a2,a7
    19be:	03e37333          	remu	t1,t1,t5
    19c2:	02fe05b3          	mul	a1,t3,a5
    19c6:	0342                	slli	t1,t1,0x10
    19c8:	0066e6b3          	or	a3,a3,t1
    19cc:	00b6fb63          	bgeu	a3,a1,19e2 <__divdi3+0x312>
    19d0:	96f6                	add	a3,a3,t4
    19d2:	fff78313          	addi	t1,a5,-1
    19d6:	0dd6e363          	bltu	a3,t4,1a9c <__divdi3+0x3cc>
    19da:	0cb6f163          	bgeu	a3,a1,1a9c <__divdi3+0x3cc>
    19de:	17f9                	addi	a5,a5,-2
    19e0:	96f6                	add	a3,a3,t4
    19e2:	8e8d                	sub	a3,a3,a1
    19e4:	03e6d5b3          	divu	a1,a3,t5
    19e8:	0742                	slli	a4,a4,0x10
    19ea:	8341                	srli	a4,a4,0x10
    19ec:	03e6f6b3          	remu	a3,a3,t5
    19f0:	02be0333          	mul	t1,t3,a1
    19f4:	06c2                	slli	a3,a3,0x10
    19f6:	8f55                	or	a4,a4,a3
    19f8:	00677b63          	bgeu	a4,t1,1a0e <__divdi3+0x33e>
    19fc:	9776                	add	a4,a4,t4
    19fe:	fff58693          	addi	a3,a1,-1
    1a02:	09d76963          	bltu	a4,t4,1a94 <__divdi3+0x3c4>
    1a06:	08677763          	bgeu	a4,t1,1a94 <__divdi3+0x3c4>
    1a0a:	15f9                	addi	a1,a1,-2
    1a0c:	9776                	add	a4,a4,t4
    1a0e:	07c2                	slli	a5,a5,0x10
    1a10:	6f41                	lui	t5,0x10
    1a12:	8fcd                	or	a5,a5,a1
    1a14:	ffff0693          	addi	a3,t5,-1 # ffff <_etext+0xc13b>
    1a18:	00d7f5b3          	and	a1,a5,a3
    1a1c:	0107de13          	srli	t3,a5,0x10
    1a20:	8ef1                	and	a3,a3,a2
    1a22:	8241                	srli	a2,a2,0x10
    1a24:	02d58eb3          	mul	t4,a1,a3
    1a28:	40670733          	sub	a4,a4,t1
    1a2c:	02de06b3          	mul	a3,t3,a3
    1a30:	010ed313          	srli	t1,t4,0x10
    1a34:	02c585b3          	mul	a1,a1,a2
    1a38:	95b6                	add	a1,a1,a3
    1a3a:	959a                	add	a1,a1,t1
    1a3c:	02ce0e33          	mul	t3,t3,a2
    1a40:	00d5f363          	bgeu	a1,a3,1a46 <__divdi3+0x376>
    1a44:	9e7a                	add	t3,t3,t5
    1a46:	0105d693          	srli	a3,a1,0x10
    1a4a:	96f2                	add	a3,a3,t3
    1a4c:	02d76363          	bltu	a4,a3,1a72 <__divdi3+0x3a2>
    1a50:	00d70563          	beq	a4,a3,1a5a <__divdi3+0x38a>
    1a54:	853e                	mv	a0,a5
    1a56:	4581                	li	a1,0
    1a58:	b3b1                	j	17a4 <__divdi3+0xd4>
    1a5a:	66c1                	lui	a3,0x10
    1a5c:	16fd                	addi	a3,a3,-1 # ffff <_etext+0xc13b>
    1a5e:	00d5f733          	and	a4,a1,a3
    1a62:	0742                	slli	a4,a4,0x10
    1a64:	00defeb3          	and	t4,t4,a3
    1a68:	01151533          	sll	a0,a0,a7
    1a6c:	9776                	add	a4,a4,t4
    1a6e:	fee573e3          	bgeu	a0,a4,1a54 <__divdi3+0x384>
    1a72:	fff78513          	addi	a0,a5,-1
    1a76:	4581                	li	a1,0
    1a78:	b335                	j	17a4 <__divdi3+0xd4>
    1a7a:	010007b7          	lui	a5,0x1000
    1a7e:	02f67763          	bgeu	a2,a5,1aac <__divdi3+0x3dc>
    1a82:	01065693          	srli	a3,a2,0x10
    1a86:	4341                	li	t1,16
    1a88:	b355                	j	182c <__divdi3+0x15c>
    1a8a:	4581                	li	a1,0
    1a8c:	4505                	li	a0,1
    1a8e:	bb19                	j	17a4 <__divdi3+0xd4>
    1a90:	852e                	mv	a0,a1
    1a92:	b5d1                	j	1956 <__divdi3+0x286>
    1a94:	85b6                	mv	a1,a3
    1a96:	bfa5                	j	1a0e <__divdi3+0x33e>
    1a98:	87f2                	mv	a5,t3
    1a9a:	bd41                	j	192a <__divdi3+0x25a>
    1a9c:	879a                	mv	a5,t1
    1a9e:	b791                	j	19e2 <__divdi3+0x312>
    1aa0:	1579                	addi	a0,a0,-2
    1aa2:	97c6                	add	a5,a5,a7
    1aa4:	bbe9                	j	187e <__divdi3+0x1ae>
    1aa6:	1579                	addi	a0,a0,-2
    1aa8:	97c6                	add	a5,a5,a7
    1aaa:	b1e1                	j	1772 <__divdi3+0xa2>
    1aac:	01865693          	srli	a3,a2,0x18
    1ab0:	4361                	li	t1,24
    1ab2:	bbad                	j	182c <__divdi3+0x15c>

00001ab4 <__moddi3>:
    1ab4:	4701                	li	a4,0
    1ab6:	1205c663          	bltz	a1,1be2 <__moddi3+0x12e>
    1aba:	0006d963          	bgez	a3,1acc <__moddi3+0x18>
    1abe:	00c037b3          	snez	a5,a2
    1ac2:	40d006b3          	neg	a3,a3
    1ac6:	8e9d                	sub	a3,a3,a5
    1ac8:	40c00633          	neg	a2,a2
    1acc:	8832                	mv	a6,a2
    1ace:	8e2a                	mv	t3,a0
    1ad0:	832e                	mv	t1,a1
    1ad2:	eed5                	bnez	a3,1b8e <__moddi3+0xda>
    1ad4:	12c5f063          	bgeu	a1,a2,1bf4 <__moddi3+0x140>
    1ad8:	67c1                	lui	a5,0x10
    1ada:	18f66f63          	bltu	a2,a5,1c78 <__moddi3+0x1c4>
    1ade:	010007b7          	lui	a5,0x1000
    1ae2:	46e1                	li	a3,24
    1ae4:	00f67363          	bgeu	a2,a5,1aea <__moddi3+0x36>
    1ae8:	46c1                	li	a3,16
    1aea:	00d658b3          	srl	a7,a2,a3
    1aee:	0007e797          	auipc	a5,0x7e
    1af2:	71278793          	addi	a5,a5,1810 # 80200 <__clz_tab>
    1af6:	97c6                	add	a5,a5,a7
    1af8:	0007c783          	lbu	a5,0(a5)
    1afc:	02000e93          	li	t4,32
    1b00:	97b6                	add	a5,a5,a3
    1b02:	40fe88b3          	sub	a7,t4,a5
    1b06:	00fe8c63          	beq	t4,a5,1b1e <__moddi3+0x6a>
    1b0a:	01159333          	sll	t1,a1,a7
    1b0e:	00f557b3          	srl	a5,a0,a5
    1b12:	01161833          	sll	a6,a2,a7
    1b16:	0067e333          	or	t1,a5,t1
    1b1a:	01151e33          	sll	t3,a0,a7
    1b1e:	01085613          	srli	a2,a6,0x10
    1b22:	02c356b3          	divu	a3,t1,a2
    1b26:	01081593          	slli	a1,a6,0x10
    1b2a:	81c1                	srli	a1,a1,0x10
    1b2c:	010e5793          	srli	a5,t3,0x10
    1b30:	02c37333          	remu	t1,t1,a2
    1b34:	02b686b3          	mul	a3,a3,a1
    1b38:	0342                	slli	t1,t1,0x10
    1b3a:	0067e7b3          	or	a5,a5,t1
    1b3e:	00d7f763          	bgeu	a5,a3,1b4c <__moddi3+0x98>
    1b42:	97c2                	add	a5,a5,a6
    1b44:	0107e463          	bltu	a5,a6,1b4c <__moddi3+0x98>
    1b48:	32d7e263          	bltu	a5,a3,1e6c <__moddi3+0x3b8>
    1b4c:	8f95                	sub	a5,a5,a3
    1b4e:	02c7d6b3          	divu	a3,a5,a2
    1b52:	010e1513          	slli	a0,t3,0x10
    1b56:	8141                	srli	a0,a0,0x10
    1b58:	02c7f7b3          	remu	a5,a5,a2
    1b5c:	02b686b3          	mul	a3,a3,a1
    1b60:	07c2                	slli	a5,a5,0x10
    1b62:	8d5d                	or	a0,a0,a5
    1b64:	00d57863          	bgeu	a0,a3,1b74 <__moddi3+0xc0>
    1b68:	9542                	add	a0,a0,a6
    1b6a:	01056563          	bltu	a0,a6,1b74 <__moddi3+0xc0>
    1b6e:	00d57363          	bgeu	a0,a3,1b74 <__moddi3+0xc0>
    1b72:	9542                	add	a0,a0,a6
    1b74:	8d15                	sub	a0,a0,a3
    1b76:	01155533          	srl	a0,a0,a7
    1b7a:	4581                	li	a1,0
    1b7c:	cb01                	beqz	a4,1b8c <__moddi3+0xd8>
    1b7e:	00a037b3          	snez	a5,a0
    1b82:	40b005b3          	neg	a1,a1
    1b86:	8d9d                	sub	a1,a1,a5
    1b88:	40a00533          	neg	a0,a0
    1b8c:	8082                	ret
    1b8e:	832a                	mv	t1,a0
    1b90:	fed5e6e3          	bltu	a1,a3,1b7c <__moddi3+0xc8>
    1b94:	67c1                	lui	a5,0x10
    1b96:	16f6ef63          	bltu	a3,a5,1d14 <__moddi3+0x260>
    1b9a:	01000837          	lui	a6,0x1000
    1b9e:	47e1                	li	a5,24
    1ba0:	0106f363          	bgeu	a3,a6,1ba6 <__moddi3+0xf2>
    1ba4:	47c1                	li	a5,16
    1ba6:	00f6d8b3          	srl	a7,a3,a5
    1baa:	0007e817          	auipc	a6,0x7e
    1bae:	65680813          	addi	a6,a6,1622 # 80200 <__clz_tab>
    1bb2:	9846                	add	a6,a6,a7
    1bb4:	00084803          	lbu	a6,0(a6)
    1bb8:	02000e13          	li	t3,32
    1bbc:	983e                	add	a6,a6,a5
    1bbe:	410e08b3          	sub	a7,t3,a6
    1bc2:	170e1e63          	bne	t3,a6,1d3e <__moddi3+0x28a>
    1bc6:	00b6e463          	bltu	a3,a1,1bce <__moddi3+0x11a>
    1bca:	00c56a63          	bltu	a0,a2,1bde <__moddi3+0x12a>
    1bce:	40c50333          	sub	t1,a0,a2
    1bd2:	40d586b3          	sub	a3,a1,a3
    1bd6:	006535b3          	sltu	a1,a0,t1
    1bda:	40b685b3          	sub	a1,a3,a1
    1bde:	851a                	mv	a0,t1
    1be0:	bf71                	j	1b7c <__moddi3+0xc8>
    1be2:	00a037b3          	snez	a5,a0
    1be6:	40b005b3          	neg	a1,a1
    1bea:	8d9d                	sub	a1,a1,a5
    1bec:	40a00533          	neg	a0,a0
    1bf0:	577d                	li	a4,-1
    1bf2:	b5e1                	j	1aba <__moddi3+0x6>
    1bf4:	ca41                	beqz	a2,1c84 <__moddi3+0x1d0>
    1bf6:	67c1                	lui	a5,0x10
    1bf8:	24f67e63          	bgeu	a2,a5,1e54 <__moddi3+0x3a0>
    1bfc:	10063693          	sltiu	a3,a2,256
    1c00:	0016b693          	seqz	a3,a3
    1c04:	068e                	slli	a3,a3,0x3
    1c06:	00d658b3          	srl	a7,a2,a3
    1c0a:	0007e797          	auipc	a5,0x7e
    1c0e:	5f678793          	addi	a5,a5,1526 # 80200 <__clz_tab>
    1c12:	97c6                	add	a5,a5,a7
    1c14:	0007c783          	lbu	a5,0(a5)
    1c18:	02000313          	li	t1,32
    1c1c:	97b6                	add	a5,a5,a3
    1c1e:	40f308b3          	sub	a7,t1,a5
    1c22:	08f31163          	bne	t1,a5,1ca4 <__moddi3+0x1f0>
    1c26:	40c586b3          	sub	a3,a1,a2
    1c2a:	01065313          	srli	t1,a2,0x10
    1c2e:	0642                	slli	a2,a2,0x10
    1c30:	8241                	srli	a2,a2,0x10
    1c32:	0266d5b3          	divu	a1,a3,t1
    1c36:	010e5793          	srli	a5,t3,0x10
    1c3a:	0266f6b3          	remu	a3,a3,t1
    1c3e:	02c585b3          	mul	a1,a1,a2
    1c42:	06c2                	slli	a3,a3,0x10
    1c44:	8fd5                	or	a5,a5,a3
    1c46:	00b7f863          	bgeu	a5,a1,1c56 <__moddi3+0x1a2>
    1c4a:	97c2                	add	a5,a5,a6
    1c4c:	0107e563          	bltu	a5,a6,1c56 <__moddi3+0x1a2>
    1c50:	00b7f363          	bgeu	a5,a1,1c56 <__moddi3+0x1a2>
    1c54:	97c2                	add	a5,a5,a6
    1c56:	8f8d                	sub	a5,a5,a1
    1c58:	0267d6b3          	divu	a3,a5,t1
    1c5c:	0e42                	slli	t3,t3,0x10
    1c5e:	010e5e13          	srli	t3,t3,0x10
    1c62:	0267f7b3          	remu	a5,a5,t1
    1c66:	02c686b3          	mul	a3,a3,a2
    1c6a:	01079513          	slli	a0,a5,0x10
    1c6e:	00ae6533          	or	a0,t3,a0
    1c72:	f0d571e3          	bgeu	a0,a3,1b74 <__moddi3+0xc0>
    1c76:	bdcd                	j	1b68 <__moddi3+0xb4>
    1c78:	10063693          	sltiu	a3,a2,256
    1c7c:	0016b693          	seqz	a3,a3
    1c80:	068e                	slli	a3,a3,0x3
    1c82:	b5a5                	j	1aea <__moddi3+0x36>
    1c84:	4881                	li	a7,0
    1c86:	0007e797          	auipc	a5,0x7e
    1c8a:	57a78793          	addi	a5,a5,1402 # 80200 <__clz_tab>
    1c8e:	97c6                	add	a5,a5,a7
    1c90:	0007c783          	lbu	a5,0(a5)
    1c94:	4681                	li	a3,0
    1c96:	02000313          	li	t1,32
    1c9a:	97b6                	add	a5,a5,a3
    1c9c:	40f308b3          	sub	a7,t1,a5
    1ca0:	f8f303e3          	beq	t1,a5,1c26 <__moddi3+0x172>
    1ca4:	01161833          	sll	a6,a2,a7
    1ca8:	00f5deb3          	srl	t4,a1,a5
    1cac:	01085313          	srli	t1,a6,0x10
    1cb0:	026edf33          	divu	t5,t4,t1
    1cb4:	01081613          	slli	a2,a6,0x10
    1cb8:	011595b3          	sll	a1,a1,a7
    1cbc:	00f556b3          	srl	a3,a0,a5
    1cc0:	8241                	srli	a2,a2,0x10
    1cc2:	8ecd                	or	a3,a3,a1
    1cc4:	0106d793          	srli	a5,a3,0x10
    1cc8:	01151e33          	sll	t3,a0,a7
    1ccc:	026efeb3          	remu	t4,t4,t1
    1cd0:	02cf05b3          	mul	a1,t5,a2
    1cd4:	0ec2                	slli	t4,t4,0x10
    1cd6:	01d7e7b3          	or	a5,a5,t4
    1cda:	00b7f863          	bgeu	a5,a1,1cea <__moddi3+0x236>
    1cde:	97c2                	add	a5,a5,a6
    1ce0:	0107e563          	bltu	a5,a6,1cea <__moddi3+0x236>
    1ce4:	00b7f363          	bgeu	a5,a1,1cea <__moddi3+0x236>
    1ce8:	97c2                	add	a5,a5,a6
    1cea:	8f8d                	sub	a5,a5,a1
    1cec:	0267d5b3          	divu	a1,a5,t1
    1cf0:	06c2                	slli	a3,a3,0x10
    1cf2:	82c1                	srli	a3,a3,0x10
    1cf4:	0267f7b3          	remu	a5,a5,t1
    1cf8:	02c585b3          	mul	a1,a1,a2
    1cfc:	07c2                	slli	a5,a5,0x10
    1cfe:	8edd                	or	a3,a3,a5
    1d00:	00b6f863          	bgeu	a3,a1,1d10 <__moddi3+0x25c>
    1d04:	96c2                	add	a3,a3,a6
    1d06:	0106e563          	bltu	a3,a6,1d10 <__moddi3+0x25c>
    1d0a:	00b6f363          	bgeu	a3,a1,1d10 <__moddi3+0x25c>
    1d0e:	96c2                	add	a3,a3,a6
    1d10:	8e8d                	sub	a3,a3,a1
    1d12:	b705                	j	1c32 <__moddi3+0x17e>
    1d14:	1006b793          	sltiu	a5,a3,256
    1d18:	0017b793          	seqz	a5,a5
    1d1c:	078e                	slli	a5,a5,0x3
    1d1e:	00f6d8b3          	srl	a7,a3,a5
    1d22:	0007e817          	auipc	a6,0x7e
    1d26:	4de80813          	addi	a6,a6,1246 # 80200 <__clz_tab>
    1d2a:	9846                	add	a6,a6,a7
    1d2c:	00084803          	lbu	a6,0(a6)
    1d30:	02000e13          	li	t3,32
    1d34:	983e                	add	a6,a6,a5
    1d36:	410e08b3          	sub	a7,t3,a6
    1d3a:	e90e06e3          	beq	t3,a6,1bc6 <__moddi3+0x112>
    1d3e:	011696b3          	sll	a3,a3,a7
    1d42:	01065333          	srl	t1,a2,a6
    1d46:	00d36333          	or	t1,t1,a3
    1d4a:	0105deb3          	srl	t4,a1,a6
    1d4e:	01035f93          	srli	t6,t1,0x10
    1d52:	03fed7b3          	divu	a5,t4,t6
    1d56:	01031f13          	slli	t5,t1,0x10
    1d5a:	010f5f13          	srli	t5,t5,0x10
    1d5e:	010556b3          	srl	a3,a0,a6
    1d62:	01151e33          	sll	t3,a0,a7
    1d66:	011595b3          	sll	a1,a1,a7
    1d6a:	8dd5                	or	a1,a1,a3
    1d6c:	0105d693          	srli	a3,a1,0x10
    1d70:	01161633          	sll	a2,a2,a7
    1d74:	03fefeb3          	remu	t4,t4,t6
    1d78:	02ff0533          	mul	a0,t5,a5
    1d7c:	0ec2                	slli	t4,t4,0x10
    1d7e:	01d6e6b3          	or	a3,a3,t4
    1d82:	00a6fb63          	bgeu	a3,a0,1d98 <__moddi3+0x2e4>
    1d86:	969a                	add	a3,a3,t1
    1d88:	fff78e93          	addi	t4,a5,-1
    1d8c:	0c66ee63          	bltu	a3,t1,1e68 <__moddi3+0x3b4>
    1d90:	0ca6fc63          	bgeu	a3,a0,1e68 <__moddi3+0x3b4>
    1d94:	17f9                	addi	a5,a5,-2
    1d96:	969a                	add	a3,a3,t1
    1d98:	8e89                	sub	a3,a3,a0
    1d9a:	03f6d533          	divu	a0,a3,t6
    1d9e:	05c2                	slli	a1,a1,0x10
    1da0:	81c1                	srli	a1,a1,0x10
    1da2:	03f6f6b3          	remu	a3,a3,t6
    1da6:	02af0f33          	mul	t5,t5,a0
    1daa:	06c2                	slli	a3,a3,0x10
    1dac:	8dd5                	or	a1,a1,a3
    1dae:	01e5fb63          	bgeu	a1,t5,1dc4 <__moddi3+0x310>
    1db2:	959a                	add	a1,a1,t1
    1db4:	fff50693          	addi	a3,a0,-1
    1db8:	0a65e663          	bltu	a1,t1,1e64 <__moddi3+0x3b0>
    1dbc:	0be5f463          	bgeu	a1,t5,1e64 <__moddi3+0x3b0>
    1dc0:	1579                	addi	a0,a0,-2
    1dc2:	959a                	add	a1,a1,t1
    1dc4:	01079693          	slli	a3,a5,0x10
    1dc8:	63c1                	lui	t2,0x10
    1dca:	8ec9                	or	a3,a3,a0
    1dcc:	fff38513          	addi	a0,t2,-1 # ffff <_etext+0xc13b>
    1dd0:	00a6feb3          	and	t4,a3,a0
    1dd4:	01065293          	srli	t0,a2,0x10
    1dd8:	82c1                	srli	a3,a3,0x10
    1dda:	8d71                	and	a0,a0,a2
    1ddc:	02ae8fb3          	mul	t6,t4,a0
    1de0:	41e585b3          	sub	a1,a1,t5
    1de4:	02a68533          	mul	a0,a3,a0
    1de8:	010fd793          	srli	a5,t6,0x10
    1dec:	025e8eb3          	mul	t4,t4,t0
    1df0:	9eaa                	add	t4,t4,a0
    1df2:	97f6                	add	a5,a5,t4
    1df4:	025686b3          	mul	a3,a3,t0
    1df8:	00a7f363          	bgeu	a5,a0,1dfe <__moddi3+0x34a>
    1dfc:	969e                	add	a3,a3,t2
    1dfe:	6f41                	lui	t5,0x10
    1e00:	1f7d                	addi	t5,t5,-1 # ffff <_etext+0xc13b>
    1e02:	01e7f533          	and	a0,a5,t5
    1e06:	0107de93          	srli	t4,a5,0x10
    1e0a:	0542                	slli	a0,a0,0x10
    1e0c:	01efffb3          	and	t6,t6,t5
    1e10:	00de87b3          	add	a5,t4,a3
    1e14:	957e                	add	a0,a0,t6
    1e16:	02f5e663          	bltu	a1,a5,1e42 <__moddi3+0x38e>
    1e1a:	02f58263          	beq	a1,a5,1e3e <__moddi3+0x38a>
    1e1e:	40ae0533          	sub	a0,t3,a0
    1e22:	00ae3e33          	sltu	t3,t3,a0
    1e26:	8d9d                	sub	a1,a1,a5
    1e28:	41c585b3          	sub	a1,a1,t3
    1e2c:	01059833          	sll	a6,a1,a6
    1e30:	01155533          	srl	a0,a0,a7
    1e34:	00a86533          	or	a0,a6,a0
    1e38:	0115d5b3          	srl	a1,a1,a7
    1e3c:	b381                	j	1b7c <__moddi3+0xc8>
    1e3e:	feae70e3          	bgeu	t3,a0,1e1e <__moddi3+0x36a>
    1e42:	40c50633          	sub	a2,a0,a2
    1e46:	00c53533          	sltu	a0,a0,a2
    1e4a:	932a                	add	t1,t1,a0
    1e4c:	406787b3          	sub	a5,a5,t1
    1e50:	8532                	mv	a0,a2
    1e52:	b7f1                	j	1e1e <__moddi3+0x36a>
    1e54:	010007b7          	lui	a5,0x1000
    1e58:	00f67c63          	bgeu	a2,a5,1e70 <__moddi3+0x3bc>
    1e5c:	01065893          	srli	a7,a2,0x10
    1e60:	46c1                	li	a3,16
    1e62:	b365                	j	1c0a <__moddi3+0x156>
    1e64:	8536                	mv	a0,a3
    1e66:	bfb9                	j	1dc4 <__moddi3+0x310>
    1e68:	87f6                	mv	a5,t4
    1e6a:	b73d                	j	1d98 <__moddi3+0x2e4>
    1e6c:	97c2                	add	a5,a5,a6
    1e6e:	b9f9                	j	1b4c <__moddi3+0x98>
    1e70:	01865893          	srli	a7,a2,0x18
    1e74:	46e1                	li	a3,24
    1e76:	bb51                	j	1c0a <__moddi3+0x156>

00001e78 <__udivdi3>:
    1e78:	8832                	mv	a6,a2
    1e7a:	88aa                	mv	a7,a0
    1e7c:	872e                	mv	a4,a1
    1e7e:	ead5                	bnez	a3,1f32 <__udivdi3+0xba>
    1e80:	0ec5ff63          	bgeu	a1,a2,1f7e <__udivdi3+0x106>
    1e84:	67c1                	lui	a5,0x10
    1e86:	18f66c63          	bltu	a2,a5,201e <__udivdi3+0x1a6>
    1e8a:	010007b7          	lui	a5,0x1000
    1e8e:	46e1                	li	a3,24
    1e90:	00f67363          	bgeu	a2,a5,1e96 <__udivdi3+0x1e>
    1e94:	46c1                	li	a3,16
    1e96:	00d65333          	srl	t1,a2,a3
    1e9a:	0007e797          	auipc	a5,0x7e
    1e9e:	36678793          	addi	a5,a5,870 # 80200 <__clz_tab>
    1ea2:	979a                	add	a5,a5,t1
    1ea4:	0007c783          	lbu	a5,0(a5)
    1ea8:	02000313          	li	t1,32
    1eac:	97b6                	add	a5,a5,a3
    1eae:	40f306b3          	sub	a3,t1,a5
    1eb2:	00f30b63          	beq	t1,a5,1ec8 <__udivdi3+0x50>
    1eb6:	00d59733          	sll	a4,a1,a3
    1eba:	00f557b3          	srl	a5,a0,a5
    1ebe:	00d61833          	sll	a6,a2,a3
    1ec2:	8f5d                	or	a4,a4,a5
    1ec4:	00d518b3          	sll	a7,a0,a3
    1ec8:	01085613          	srli	a2,a6,0x10
    1ecc:	02c75533          	divu	a0,a4,a2
    1ed0:	01081693          	slli	a3,a6,0x10
    1ed4:	82c1                	srli	a3,a3,0x10
    1ed6:	0108d793          	srli	a5,a7,0x10
    1eda:	02c77733          	remu	a4,a4,a2
    1ede:	02a685b3          	mul	a1,a3,a0
    1ee2:	0742                	slli	a4,a4,0x10
    1ee4:	8fd9                	or	a5,a5,a4
    1ee6:	00b7fa63          	bgeu	a5,a1,1efa <__udivdi3+0x82>
    1eea:	97c2                	add	a5,a5,a6
    1eec:	fff50713          	addi	a4,a0,-1
    1ef0:	0107e463          	bltu	a5,a6,1ef8 <__udivdi3+0x80>
    1ef4:	30b7ef63          	bltu	a5,a1,2212 <__udivdi3+0x39a>
    1ef8:	853a                	mv	a0,a4
    1efa:	8f8d                	sub	a5,a5,a1
    1efc:	02c7d733          	divu	a4,a5,a2
    1f00:	08c2                	slli	a7,a7,0x10
    1f02:	0108d893          	srli	a7,a7,0x10
    1f06:	02c7f7b3          	remu	a5,a5,a2
    1f0a:	02e686b3          	mul	a3,a3,a4
    1f0e:	07c2                	slli	a5,a5,0x10
    1f10:	00f8e8b3          	or	a7,a7,a5
    1f14:	00d8fb63          	bgeu	a7,a3,1f2a <__udivdi3+0xb2>
    1f18:	98c2                	add	a7,a7,a6
    1f1a:	fff70793          	addi	a5,a4,-1
    1f1e:	0108e563          	bltu	a7,a6,1f28 <__udivdi3+0xb0>
    1f22:	1779                	addi	a4,a4,-2
    1f24:	00d8e363          	bltu	a7,a3,1f2a <__udivdi3+0xb2>
    1f28:	873e                	mv	a4,a5
    1f2a:	0542                	slli	a0,a0,0x10
    1f2c:	8d59                	or	a0,a0,a4
    1f2e:	4581                	li	a1,0
    1f30:	8082                	ret
    1f32:	00d5f563          	bgeu	a1,a3,1f3c <__udivdi3+0xc4>
    1f36:	4581                	li	a1,0
    1f38:	4501                	li	a0,0
    1f3a:	8082                	ret
    1f3c:	67c1                	lui	a5,0x10
    1f3e:	18f6e863          	bltu	a3,a5,20ce <__udivdi3+0x256>
    1f42:	01000737          	lui	a4,0x1000
    1f46:	47e1                	li	a5,24
    1f48:	00e6f363          	bgeu	a3,a4,1f4e <__udivdi3+0xd6>
    1f4c:	47c1                	li	a5,16
    1f4e:	00f6d833          	srl	a6,a3,a5
    1f52:	0007e717          	auipc	a4,0x7e
    1f56:	2ae70713          	addi	a4,a4,686 # 80200 <__clz_tab>
    1f5a:	9742                	add	a4,a4,a6
    1f5c:	00074703          	lbu	a4,0(a4)
    1f60:	02000893          	li	a7,32
    1f64:	973e                	add	a4,a4,a5
    1f66:	40e88833          	sub	a6,a7,a4
    1f6a:	18e89763          	bne	a7,a4,20f8 <__udivdi3+0x280>
    1f6e:	28b6e463          	bltu	a3,a1,21f6 <__udivdi3+0x37e>
    1f72:	00c53533          	sltu	a0,a0,a2
    1f76:	00153513          	seqz	a0,a0
    1f7a:	4581                	li	a1,0
    1f7c:	8082                	ret
    1f7e:	c655                	beqz	a2,202a <__udivdi3+0x1b2>
    1f80:	67c1                	lui	a5,0x10
    1f82:	26f67263          	bgeu	a2,a5,21e6 <__udivdi3+0x36e>
    1f86:	10063713          	sltiu	a4,a2,256
    1f8a:	00173713          	seqz	a4,a4
    1f8e:	070e                	slli	a4,a4,0x3
    1f90:	00e656b3          	srl	a3,a2,a4
    1f94:	0007e797          	auipc	a5,0x7e
    1f98:	26c78793          	addi	a5,a5,620 # 80200 <__clz_tab>
    1f9c:	97b6                	add	a5,a5,a3
    1f9e:	0007c783          	lbu	a5,0(a5)
    1fa2:	02000693          	li	a3,32
    1fa6:	97ba                	add	a5,a5,a4
    1fa8:	40f68eb3          	sub	t4,a3,a5
    1fac:	08f69f63          	bne	a3,a5,204a <__udivdi3+0x1d2>
    1fb0:	40c587b3          	sub	a5,a1,a2
    1fb4:	01065693          	srli	a3,a2,0x10
    1fb8:	0642                	slli	a2,a2,0x10
    1fba:	8241                	srli	a2,a2,0x10
    1fbc:	4585                	li	a1,1
    1fbe:	02d7d533          	divu	a0,a5,a3
    1fc2:	0108d713          	srli	a4,a7,0x10
    1fc6:	02d7f7b3          	remu	a5,a5,a3
    1fca:	02c50333          	mul	t1,a0,a2
    1fce:	07c2                	slli	a5,a5,0x10
    1fd0:	8fd9                	or	a5,a5,a4
    1fd2:	0067fa63          	bgeu	a5,t1,1fe6 <__udivdi3+0x16e>
    1fd6:	97c2                	add	a5,a5,a6
    1fd8:	fff50713          	addi	a4,a0,-1
    1fdc:	0107e463          	bltu	a5,a6,1fe4 <__udivdi3+0x16c>
    1fe0:	2267e663          	bltu	a5,t1,220c <__udivdi3+0x394>
    1fe4:	853a                	mv	a0,a4
    1fe6:	406787b3          	sub	a5,a5,t1
    1fea:	02d7d733          	divu	a4,a5,a3
    1fee:	08c2                	slli	a7,a7,0x10
    1ff0:	0108d893          	srli	a7,a7,0x10
    1ff4:	02d7f7b3          	remu	a5,a5,a3
    1ff8:	02c70633          	mul	a2,a4,a2
    1ffc:	07c2                	slli	a5,a5,0x10
    1ffe:	00f8e8b3          	or	a7,a7,a5
    2002:	00c8fb63          	bgeu	a7,a2,2018 <__udivdi3+0x1a0>
    2006:	98c2                	add	a7,a7,a6
    2008:	fff70793          	addi	a5,a4,-1
    200c:	0108e563          	bltu	a7,a6,2016 <__udivdi3+0x19e>
    2010:	1779                	addi	a4,a4,-2
    2012:	00c8e363          	bltu	a7,a2,2018 <__udivdi3+0x1a0>
    2016:	873e                	mv	a4,a5
    2018:	0542                	slli	a0,a0,0x10
    201a:	8d59                	or	a0,a0,a4
    201c:	8082                	ret
    201e:	10063693          	sltiu	a3,a2,256
    2022:	0016b693          	seqz	a3,a3
    2026:	068e                	slli	a3,a3,0x3
    2028:	b5bd                	j	1e96 <__udivdi3+0x1e>
    202a:	4681                	li	a3,0
    202c:	0007e797          	auipc	a5,0x7e
    2030:	1d478793          	addi	a5,a5,468 # 80200 <__clz_tab>
    2034:	97b6                	add	a5,a5,a3
    2036:	0007c783          	lbu	a5,0(a5)
    203a:	4701                	li	a4,0
    203c:	02000693          	li	a3,32
    2040:	97ba                	add	a5,a5,a4
    2042:	40f68eb3          	sub	t4,a3,a5
    2046:	f6f685e3          	beq	a3,a5,1fb0 <__udivdi3+0x138>
    204a:	01d61833          	sll	a6,a2,t4
    204e:	00f5d333          	srl	t1,a1,a5
    2052:	01085693          	srli	a3,a6,0x10
    2056:	02d35e33          	divu	t3,t1,a3
    205a:	01081613          	slli	a2,a6,0x10
    205e:	01d595b3          	sll	a1,a1,t4
    2062:	8241                	srli	a2,a2,0x10
    2064:	00f557b3          	srl	a5,a0,a5
    2068:	8fcd                	or	a5,a5,a1
    206a:	0107d713          	srli	a4,a5,0x10
    206e:	01d518b3          	sll	a7,a0,t4
    2072:	02d37333          	remu	t1,t1,a3
    2076:	03c605b3          	mul	a1,a2,t3
    207a:	0342                	slli	t1,t1,0x10
    207c:	00676733          	or	a4,a4,t1
    2080:	00b77b63          	bgeu	a4,a1,2096 <__udivdi3+0x21e>
    2084:	9742                	add	a4,a4,a6
    2086:	fffe0513          	addi	a0,t3,-1
    208a:	17076d63          	bltu	a4,a6,2204 <__udivdi3+0x38c>
    208e:	16b77b63          	bgeu	a4,a1,2204 <__udivdi3+0x38c>
    2092:	1e79                	addi	t3,t3,-2
    2094:	9742                	add	a4,a4,a6
    2096:	8f0d                	sub	a4,a4,a1
    2098:	02d75533          	divu	a0,a4,a3
    209c:	07c2                	slli	a5,a5,0x10
    209e:	83c1                	srli	a5,a5,0x10
    20a0:	02d77733          	remu	a4,a4,a3
    20a4:	02a60333          	mul	t1,a2,a0
    20a8:	0742                	slli	a4,a4,0x10
    20aa:	8fd9                	or	a5,a5,a4
    20ac:	0067fb63          	bgeu	a5,t1,20c2 <__udivdi3+0x24a>
    20b0:	97c2                	add	a5,a5,a6
    20b2:	fff50713          	addi	a4,a0,-1
    20b6:	1507e363          	bltu	a5,a6,21fc <__udivdi3+0x384>
    20ba:	1467f163          	bgeu	a5,t1,21fc <__udivdi3+0x384>
    20be:	1579                	addi	a0,a0,-2
    20c0:	97c2                	add	a5,a5,a6
    20c2:	010e1593          	slli	a1,t3,0x10
    20c6:	406787b3          	sub	a5,a5,t1
    20ca:	8dc9                	or	a1,a1,a0
    20cc:	bdcd                	j	1fbe <__udivdi3+0x146>
    20ce:	1006b793          	sltiu	a5,a3,256
    20d2:	0017b793          	seqz	a5,a5
    20d6:	078e                	slli	a5,a5,0x3
    20d8:	00f6d833          	srl	a6,a3,a5
    20dc:	0007e717          	auipc	a4,0x7e
    20e0:	12470713          	addi	a4,a4,292 # 80200 <__clz_tab>
    20e4:	9742                	add	a4,a4,a6
    20e6:	00074703          	lbu	a4,0(a4)
    20ea:	02000893          	li	a7,32
    20ee:	973e                	add	a4,a4,a5
    20f0:	40e88833          	sub	a6,a7,a4
    20f4:	e6e88de3          	beq	a7,a4,1f6e <__udivdi3+0xf6>
    20f8:	00e65e33          	srl	t3,a2,a4
    20fc:	010696b3          	sll	a3,a3,a6
    2100:	00de6e33          	or	t3,t3,a3
    2104:	00e5d8b3          	srl	a7,a1,a4
    2108:	010e5e93          	srli	t4,t3,0x10
    210c:	03d8d7b3          	divu	a5,a7,t4
    2110:	010e1313          	slli	t1,t3,0x10
    2114:	010595b3          	sll	a1,a1,a6
    2118:	01035313          	srli	t1,t1,0x10
    211c:	00e55733          	srl	a4,a0,a4
    2120:	8f4d                	or	a4,a4,a1
    2122:	01075693          	srli	a3,a4,0x10
    2126:	01061633          	sll	a2,a2,a6
    212a:	03d8f8b3          	remu	a7,a7,t4
    212e:	02f305b3          	mul	a1,t1,a5
    2132:	08c2                	slli	a7,a7,0x10
    2134:	0116e6b3          	or	a3,a3,a7
    2138:	00b6fb63          	bgeu	a3,a1,214e <__udivdi3+0x2d6>
    213c:	96f2                	add	a3,a3,t3
    213e:	fff78893          	addi	a7,a5,-1
    2142:	0dc6e363          	bltu	a3,t3,2208 <__udivdi3+0x390>
    2146:	0cb6f163          	bgeu	a3,a1,2208 <__udivdi3+0x390>
    214a:	17f9                	addi	a5,a5,-2
    214c:	96f2                	add	a3,a3,t3
    214e:	8e8d                	sub	a3,a3,a1
    2150:	03d6d5b3          	divu	a1,a3,t4
    2154:	0742                	slli	a4,a4,0x10
    2156:	8341                	srli	a4,a4,0x10
    2158:	03d6f6b3          	remu	a3,a3,t4
    215c:	02b308b3          	mul	a7,t1,a1
    2160:	06c2                	slli	a3,a3,0x10
    2162:	8f55                	or	a4,a4,a3
    2164:	01177b63          	bgeu	a4,a7,217a <__udivdi3+0x302>
    2168:	9772                	add	a4,a4,t3
    216a:	fff58693          	addi	a3,a1,-1
    216e:	09c76963          	bltu	a4,t3,2200 <__udivdi3+0x388>
    2172:	09177763          	bgeu	a4,a7,2200 <__udivdi3+0x388>
    2176:	15f9                	addi	a1,a1,-2
    2178:	9772                	add	a4,a4,t3
    217a:	07c2                	slli	a5,a5,0x10
    217c:	6ec1                	lui	t4,0x10
    217e:	8fcd                	or	a5,a5,a1
    2180:	fffe8693          	addi	a3,t4,-1 # ffff <_etext+0xc13b>
    2184:	00d7f5b3          	and	a1,a5,a3
    2188:	0107d313          	srli	t1,a5,0x10
    218c:	8ef1                	and	a3,a3,a2
    218e:	8241                	srli	a2,a2,0x10
    2190:	02d58e33          	mul	t3,a1,a3
    2194:	41170733          	sub	a4,a4,a7
    2198:	02d306b3          	mul	a3,t1,a3
    219c:	010e5893          	srli	a7,t3,0x10
    21a0:	02c585b3          	mul	a1,a1,a2
    21a4:	95b6                	add	a1,a1,a3
    21a6:	95c6                	add	a1,a1,a7
    21a8:	02c30333          	mul	t1,t1,a2
    21ac:	00d5f363          	bgeu	a1,a3,21b2 <__udivdi3+0x33a>
    21b0:	9376                	add	t1,t1,t4
    21b2:	0105d693          	srli	a3,a1,0x10
    21b6:	969a                	add	a3,a3,t1
    21b8:	02d76363          	bltu	a4,a3,21de <__udivdi3+0x366>
    21bc:	00d70563          	beq	a4,a3,21c6 <__udivdi3+0x34e>
    21c0:	853e                	mv	a0,a5
    21c2:	4581                	li	a1,0
    21c4:	8082                	ret
    21c6:	66c1                	lui	a3,0x10
    21c8:	16fd                	addi	a3,a3,-1 # ffff <_etext+0xc13b>
    21ca:	00d5f733          	and	a4,a1,a3
    21ce:	0742                	slli	a4,a4,0x10
    21d0:	00de7e33          	and	t3,t3,a3
    21d4:	01051533          	sll	a0,a0,a6
    21d8:	9772                	add	a4,a4,t3
    21da:	fee573e3          	bgeu	a0,a4,21c0 <__udivdi3+0x348>
    21de:	fff78513          	addi	a0,a5,-1
    21e2:	4581                	li	a1,0
    21e4:	8082                	ret
    21e6:	010007b7          	lui	a5,0x1000
    21ea:	02f67763          	bgeu	a2,a5,2218 <__udivdi3+0x3a0>
    21ee:	01065693          	srli	a3,a2,0x10
    21f2:	4741                	li	a4,16
    21f4:	b345                	j	1f94 <__udivdi3+0x11c>
    21f6:	4581                	li	a1,0
    21f8:	4505                	li	a0,1
    21fa:	8082                	ret
    21fc:	853a                	mv	a0,a4
    21fe:	b5d1                	j	20c2 <__udivdi3+0x24a>
    2200:	85b6                	mv	a1,a3
    2202:	bfa5                	j	217a <__udivdi3+0x302>
    2204:	8e2a                	mv	t3,a0
    2206:	bd41                	j	2096 <__udivdi3+0x21e>
    2208:	87c6                	mv	a5,a7
    220a:	b791                	j	214e <__udivdi3+0x2d6>
    220c:	1579                	addi	a0,a0,-2
    220e:	97c2                	add	a5,a5,a6
    2210:	bbd9                	j	1fe6 <__udivdi3+0x16e>
    2212:	1579                	addi	a0,a0,-2
    2214:	97c2                	add	a5,a5,a6
    2216:	b1d5                	j	1efa <__udivdi3+0x82>
    2218:	01865693          	srli	a3,a2,0x18
    221c:	4761                	li	a4,24
    221e:	bb9d                	j	1f94 <__udivdi3+0x11c>

00002220 <__umoddi3>:
    2220:	8832                	mv	a6,a2
    2222:	88aa                	mv	a7,a0
    2224:	87ae                	mv	a5,a1
    2226:	872e                	mv	a4,a1
    2228:	e6cd                	bnez	a3,22d2 <__umoddi3+0xb2>
    222a:	0ec5ff63          	bgeu	a1,a2,2328 <__umoddi3+0x108>
    222e:	67c1                	lui	a5,0x10
    2230:	18f66263          	bltu	a2,a5,23b4 <__umoddi3+0x194>
    2234:	010007b7          	lui	a5,0x1000
    2238:	46e1                	li	a3,24
    223a:	00f67363          	bgeu	a2,a5,2240 <__umoddi3+0x20>
    223e:	46c1                	li	a3,16
    2240:	00d65333          	srl	t1,a2,a3
    2244:	0007e797          	auipc	a5,0x7e
    2248:	fbc78793          	addi	a5,a5,-68 # 80200 <__clz_tab>
    224c:	979a                	add	a5,a5,t1
    224e:	0007c783          	lbu	a5,0(a5)
    2252:	02000313          	li	t1,32
    2256:	97b6                	add	a5,a5,a3
    2258:	40f306b3          	sub	a3,t1,a5
    225c:	00f30b63          	beq	t1,a5,2272 <__umoddi3+0x52>
    2260:	00d59733          	sll	a4,a1,a3
    2264:	00f557b3          	srl	a5,a0,a5
    2268:	00d61833          	sll	a6,a2,a3
    226c:	8f5d                	or	a4,a4,a5
    226e:	00d518b3          	sll	a7,a0,a3
    2272:	01085593          	srli	a1,a6,0x10
    2276:	02b75633          	divu	a2,a4,a1
    227a:	01081313          	slli	t1,a6,0x10
    227e:	01035313          	srli	t1,t1,0x10
    2282:	0108d793          	srli	a5,a7,0x10
    2286:	02b77733          	remu	a4,a4,a1
    228a:	02660633          	mul	a2,a2,t1
    228e:	0742                	slli	a4,a4,0x10
    2290:	8fd9                	or	a5,a5,a4
    2292:	00c7f763          	bgeu	a5,a2,22a0 <__umoddi3+0x80>
    2296:	97c2                	add	a5,a5,a6
    2298:	0107e463          	bltu	a5,a6,22a0 <__umoddi3+0x80>
    229c:	30c7e563          	bltu	a5,a2,25a6 <__umoddi3+0x386>
    22a0:	8f91                	sub	a5,a5,a2
    22a2:	02b7d733          	divu	a4,a5,a1
    22a6:	01089513          	slli	a0,a7,0x10
    22aa:	8141                	srli	a0,a0,0x10
    22ac:	02b7f7b3          	remu	a5,a5,a1
    22b0:	02670733          	mul	a4,a4,t1
    22b4:	07c2                	slli	a5,a5,0x10
    22b6:	8d5d                	or	a0,a0,a5
    22b8:	00e57863          	bgeu	a0,a4,22c8 <__umoddi3+0xa8>
    22bc:	9542                	add	a0,a0,a6
    22be:	01056563          	bltu	a0,a6,22c8 <__umoddi3+0xa8>
    22c2:	00e57363          	bgeu	a0,a4,22c8 <__umoddi3+0xa8>
    22c6:	9542                	add	a0,a0,a6
    22c8:	8d19                	sub	a0,a0,a4
    22ca:	00d55533          	srl	a0,a0,a3
    22ce:	4581                	li	a1,0
    22d0:	8082                	ret
    22d2:	00d5f363          	bgeu	a1,a3,22d8 <__umoddi3+0xb8>
    22d6:	8082                	ret
    22d8:	6741                	lui	a4,0x10
    22da:	16e6eb63          	bltu	a3,a4,2450 <__umoddi3+0x230>
    22de:	01000737          	lui	a4,0x1000
    22e2:	4861                	li	a6,24
    22e4:	00e6f363          	bgeu	a3,a4,22ea <__umoddi3+0xca>
    22e8:	4841                	li	a6,16
    22ea:	0106d333          	srl	t1,a3,a6
    22ee:	0007e717          	auipc	a4,0x7e
    22f2:	f1270713          	addi	a4,a4,-238 # 80200 <__clz_tab>
    22f6:	971a                	add	a4,a4,t1
    22f8:	00074703          	lbu	a4,0(a4)
    22fc:	02000313          	li	t1,32
    2300:	9742                	add	a4,a4,a6
    2302:	40e30833          	sub	a6,t1,a4
    2306:	16e31a63          	bne	t1,a4,247a <__umoddi3+0x25a>
    230a:	00b6e463          	bltu	a3,a1,2312 <__umoddi3+0xf2>
    230e:	00c56a63          	bltu	a0,a2,2322 <__umoddi3+0x102>
    2312:	40c508b3          	sub	a7,a0,a2
    2316:	40d586b3          	sub	a3,a1,a3
    231a:	011537b3          	sltu	a5,a0,a7
    231e:	40f687b3          	sub	a5,a3,a5
    2322:	8546                	mv	a0,a7
    2324:	85be                	mv	a1,a5
    2326:	8082                	ret
    2328:	ce41                	beqz	a2,23c0 <__umoddi3+0x1a0>
    232a:	67c1                	lui	a5,0x10
    232c:	26f67163          	bgeu	a2,a5,258e <__umoddi3+0x36e>
    2330:	10063713          	sltiu	a4,a2,256
    2334:	00173713          	seqz	a4,a4
    2338:	070e                	slli	a4,a4,0x3
    233a:	00e656b3          	srl	a3,a2,a4
    233e:	0007e797          	auipc	a5,0x7e
    2342:	ec278793          	addi	a5,a5,-318 # 80200 <__clz_tab>
    2346:	97b6                	add	a5,a5,a3
    2348:	0007c783          	lbu	a5,0(a5)
    234c:	02000313          	li	t1,32
    2350:	97ba                	add	a5,a5,a4
    2352:	40f306b3          	sub	a3,t1,a5
    2356:	08f31563          	bne	t1,a5,23e0 <__umoddi3+0x1c0>
    235a:	40c58733          	sub	a4,a1,a2
    235e:	01065313          	srli	t1,a2,0x10
    2362:	0642                	slli	a2,a2,0x10
    2364:	8241                	srli	a2,a2,0x10
    2366:	026755b3          	divu	a1,a4,t1
    236a:	0108d793          	srli	a5,a7,0x10
    236e:	02677733          	remu	a4,a4,t1
    2372:	02c585b3          	mul	a1,a1,a2
    2376:	0742                	slli	a4,a4,0x10
    2378:	8fd9                	or	a5,a5,a4
    237a:	00b7f863          	bgeu	a5,a1,238a <__umoddi3+0x16a>
    237e:	97c2                	add	a5,a5,a6
    2380:	0107e563          	bltu	a5,a6,238a <__umoddi3+0x16a>
    2384:	00b7f363          	bgeu	a5,a1,238a <__umoddi3+0x16a>
    2388:	97c2                	add	a5,a5,a6
    238a:	8f8d                	sub	a5,a5,a1
    238c:	0267d733          	divu	a4,a5,t1
    2390:	08c2                	slli	a7,a7,0x10
    2392:	0108d893          	srli	a7,a7,0x10
    2396:	0267f7b3          	remu	a5,a5,t1
    239a:	02c70733          	mul	a4,a4,a2
    239e:	01079513          	slli	a0,a5,0x10
    23a2:	00a8e533          	or	a0,a7,a0
    23a6:	f0e56be3          	bltu	a0,a4,22bc <__umoddi3+0x9c>
    23aa:	8d19                	sub	a0,a0,a4
    23ac:	00d55533          	srl	a0,a0,a3
    23b0:	4581                	li	a1,0
    23b2:	8082                	ret
    23b4:	10063693          	sltiu	a3,a2,256
    23b8:	0016b693          	seqz	a3,a3
    23bc:	068e                	slli	a3,a3,0x3
    23be:	b549                	j	2240 <__umoddi3+0x20>
    23c0:	4681                	li	a3,0
    23c2:	0007e797          	auipc	a5,0x7e
    23c6:	e3e78793          	addi	a5,a5,-450 # 80200 <__clz_tab>
    23ca:	97b6                	add	a5,a5,a3
    23cc:	0007c783          	lbu	a5,0(a5)
    23d0:	4701                	li	a4,0
    23d2:	02000313          	li	t1,32
    23d6:	97ba                	add	a5,a5,a4
    23d8:	40f306b3          	sub	a3,t1,a5
    23dc:	f6f30fe3          	beq	t1,a5,235a <__umoddi3+0x13a>
    23e0:	00d61833          	sll	a6,a2,a3
    23e4:	00f5de33          	srl	t3,a1,a5
    23e8:	01085313          	srli	t1,a6,0x10
    23ec:	026e5eb3          	divu	t4,t3,t1
    23f0:	01081613          	slli	a2,a6,0x10
    23f4:	00d595b3          	sll	a1,a1,a3
    23f8:	00f55733          	srl	a4,a0,a5
    23fc:	8241                	srli	a2,a2,0x10
    23fe:	8f4d                	or	a4,a4,a1
    2400:	01075793          	srli	a5,a4,0x10
    2404:	00d518b3          	sll	a7,a0,a3
    2408:	026e7e33          	remu	t3,t3,t1
    240c:	02ce85b3          	mul	a1,t4,a2
    2410:	0e42                	slli	t3,t3,0x10
    2412:	01c7e7b3          	or	a5,a5,t3
    2416:	00b7f863          	bgeu	a5,a1,2426 <__umoddi3+0x206>
    241a:	97c2                	add	a5,a5,a6
    241c:	0107e563          	bltu	a5,a6,2426 <__umoddi3+0x206>
    2420:	00b7f363          	bgeu	a5,a1,2426 <__umoddi3+0x206>
    2424:	97c2                	add	a5,a5,a6
    2426:	8f8d                	sub	a5,a5,a1
    2428:	0267d5b3          	divu	a1,a5,t1
    242c:	0742                	slli	a4,a4,0x10
    242e:	8341                	srli	a4,a4,0x10
    2430:	0267f7b3          	remu	a5,a5,t1
    2434:	02c585b3          	mul	a1,a1,a2
    2438:	07c2                	slli	a5,a5,0x10
    243a:	8f5d                	or	a4,a4,a5
    243c:	00b77863          	bgeu	a4,a1,244c <__umoddi3+0x22c>
    2440:	9742                	add	a4,a4,a6
    2442:	01076563          	bltu	a4,a6,244c <__umoddi3+0x22c>
    2446:	00b77363          	bgeu	a4,a1,244c <__umoddi3+0x22c>
    244a:	9742                	add	a4,a4,a6
    244c:	8f0d                	sub	a4,a4,a1
    244e:	bf21                	j	2366 <__umoddi3+0x146>
    2450:	1006b813          	sltiu	a6,a3,256
    2454:	00183813          	seqz	a6,a6
    2458:	080e                	slli	a6,a6,0x3
    245a:	0106d333          	srl	t1,a3,a6
    245e:	0007e717          	auipc	a4,0x7e
    2462:	da270713          	addi	a4,a4,-606 # 80200 <__clz_tab>
    2466:	971a                	add	a4,a4,t1
    2468:	00074703          	lbu	a4,0(a4)
    246c:	02000313          	li	t1,32
    2470:	9742                	add	a4,a4,a6
    2472:	40e30833          	sub	a6,t1,a4
    2476:	e8e30ae3          	beq	t1,a4,230a <__umoddi3+0xea>
    247a:	010696b3          	sll	a3,a3,a6
    247e:	00e658b3          	srl	a7,a2,a4
    2482:	00d8e8b3          	or	a7,a7,a3
    2486:	00e5de33          	srl	t3,a1,a4
    248a:	0108df13          	srli	t5,a7,0x10
    248e:	03ee57b3          	divu	a5,t3,t5
    2492:	01089e93          	slli	t4,a7,0x10
    2496:	010ede93          	srli	t4,t4,0x10
    249a:	00e556b3          	srl	a3,a0,a4
    249e:	01051333          	sll	t1,a0,a6
    24a2:	010595b3          	sll	a1,a1,a6
    24a6:	8dd5                	or	a1,a1,a3
    24a8:	0105d693          	srli	a3,a1,0x10
    24ac:	01061633          	sll	a2,a2,a6
    24b0:	03ee7e33          	remu	t3,t3,t5
    24b4:	02fe8533          	mul	a0,t4,a5
    24b8:	0e42                	slli	t3,t3,0x10
    24ba:	01c6e6b3          	or	a3,a3,t3
    24be:	00a6fb63          	bgeu	a3,a0,24d4 <__umoddi3+0x2b4>
    24c2:	96c6                	add	a3,a3,a7
    24c4:	fff78e13          	addi	t3,a5,-1
    24c8:	0d16ed63          	bltu	a3,a7,25a2 <__umoddi3+0x382>
    24cc:	0ca6fb63          	bgeu	a3,a0,25a2 <__umoddi3+0x382>
    24d0:	17f9                	addi	a5,a5,-2
    24d2:	96c6                	add	a3,a3,a7
    24d4:	8e89                	sub	a3,a3,a0
    24d6:	03e6d533          	divu	a0,a3,t5
    24da:	05c2                	slli	a1,a1,0x10
    24dc:	81c1                	srli	a1,a1,0x10
    24de:	03e6f6b3          	remu	a3,a3,t5
    24e2:	02ae8eb3          	mul	t4,t4,a0
    24e6:	06c2                	slli	a3,a3,0x10
    24e8:	8dd5                	or	a1,a1,a3
    24ea:	01d5fb63          	bgeu	a1,t4,2500 <__umoddi3+0x2e0>
    24ee:	95c6                	add	a1,a1,a7
    24f0:	fff50693          	addi	a3,a0,-1
    24f4:	0b15e563          	bltu	a1,a7,259e <__umoddi3+0x37e>
    24f8:	0bd5f363          	bgeu	a1,t4,259e <__umoddi3+0x37e>
    24fc:	1579                	addi	a0,a0,-2
    24fe:	95c6                	add	a1,a1,a7
    2500:	01079693          	slli	a3,a5,0x10
    2504:	62c1                	lui	t0,0x10
    2506:	8ec9                	or	a3,a3,a0
    2508:	fff28513          	addi	a0,t0,-1 # ffff <_etext+0xc13b>
    250c:	00a6fe33          	and	t3,a3,a0
    2510:	01065f93          	srli	t6,a2,0x10
    2514:	82c1                	srli	a3,a3,0x10
    2516:	8d71                	and	a0,a0,a2
    2518:	02ae0f33          	mul	t5,t3,a0
    251c:	41d585b3          	sub	a1,a1,t4
    2520:	02a68533          	mul	a0,a3,a0
    2524:	010f5793          	srli	a5,t5,0x10
    2528:	03fe0e33          	mul	t3,t3,t6
    252c:	9e2a                	add	t3,t3,a0
    252e:	97f2                	add	a5,a5,t3
    2530:	03f686b3          	mul	a3,a3,t6
    2534:	00a7f363          	bgeu	a5,a0,253a <__umoddi3+0x31a>
    2538:	9696                	add	a3,a3,t0
    253a:	6ec1                	lui	t4,0x10
    253c:	1efd                	addi	t4,t4,-1 # ffff <_etext+0xc13b>
    253e:	01d7f533          	and	a0,a5,t4
    2542:	0107de13          	srli	t3,a5,0x10
    2546:	0542                	slli	a0,a0,0x10
    2548:	01df7f33          	and	t5,t5,t4
    254c:	00de07b3          	add	a5,t3,a3
    2550:	957a                	add	a0,a0,t5
    2552:	02f5e563          	bltu	a1,a5,257c <__umoddi3+0x35c>
    2556:	02f58163          	beq	a1,a5,2578 <__umoddi3+0x358>
    255a:	40a30533          	sub	a0,t1,a0
    255e:	00a33333          	sltu	t1,t1,a0
    2562:	8d9d                	sub	a1,a1,a5
    2564:	406585b3          	sub	a1,a1,t1
    2568:	00e59733          	sll	a4,a1,a4
    256c:	01055533          	srl	a0,a0,a6
    2570:	8d59                	or	a0,a0,a4
    2572:	0105d5b3          	srl	a1,a1,a6
    2576:	8082                	ret
    2578:	fea371e3          	bgeu	t1,a0,255a <__umoddi3+0x33a>
    257c:	40c50633          	sub	a2,a0,a2
    2580:	00c53533          	sltu	a0,a0,a2
    2584:	98aa                	add	a7,a7,a0
    2586:	411787b3          	sub	a5,a5,a7
    258a:	8532                	mv	a0,a2
    258c:	b7f9                	j	255a <__umoddi3+0x33a>
    258e:	010007b7          	lui	a5,0x1000
    2592:	00f67c63          	bgeu	a2,a5,25aa <__umoddi3+0x38a>
    2596:	01065693          	srli	a3,a2,0x10
    259a:	4741                	li	a4,16
    259c:	b34d                	j	233e <__umoddi3+0x11e>
    259e:	8536                	mv	a0,a3
    25a0:	b785                	j	2500 <__umoddi3+0x2e0>
    25a2:	87f2                	mv	a5,t3
    25a4:	bf05                	j	24d4 <__umoddi3+0x2b4>
    25a6:	97c2                	add	a5,a5,a6
    25a8:	b9e5                	j	22a0 <__umoddi3+0x80>
    25aa:	01865693          	srli	a3,a2,0x18
    25ae:	4761                	li	a4,24
    25b0:	b379                	j	233e <__umoddi3+0x11e>

000025b2 <__ledf2>:
    25b2:	882a                	mv	a6,a0
    25b4:	002027f3          	frrm	a5
    25b8:	001007b7          	lui	a5,0x100
    25bc:	0145d893          	srli	a7,a1,0x14
    25c0:	17fd                	addi	a5,a5,-1 # fffff <__top_dmem+0x6ffff>
    25c2:	0146d713          	srli	a4,a3,0x14
    25c6:	7ff8f893          	andi	a7,a7,2047
    25ca:	7ff00313          	li	t1,2047
    25ce:	00b7fe33          	and	t3,a5,a1
    25d2:	8eaa                	mv	t4,a0
    25d4:	8ff5                	and	a5,a5,a3
    25d6:	81fd                	srli	a1,a1,0x1f
    25d8:	8f32                	mv	t5,a2
    25da:	7ff77513          	andi	a0,a4,2047
    25de:	82fd                	srli	a3,a3,0x1f
    25e0:	02688d63          	beq	a7,t1,261a <__ledf2+0x68>
    25e4:	00650e63          	beq	a0,t1,2600 <__ledf2+0x4e>
    25e8:	04089563          	bnez	a7,2632 <__ledf2+0x80>
    25ec:	010e6833          	or	a6,t3,a6
    25f0:	e52d                	bnez	a0,265a <__ledf2+0xa8>
    25f2:	8e5d                	or	a2,a2,a5
    25f4:	ce25                	beqz	a2,266c <__ledf2+0xba>
    25f6:	06081e63          	bnez	a6,2672 <__ledf2+0xc0>
    25fa:	4505                	li	a0,1
    25fc:	cea9                	beqz	a3,2656 <__ledf2+0xa4>
    25fe:	8082                	ret
    2600:	8e5d                	or	a2,a2,a5
    2602:	e22d                	bnez	a2,2664 <__ledf2+0xb2>
    2604:	00089663          	bnez	a7,2610 <__ledf2+0x5e>
    2608:	010e6e33          	or	t3,t3,a6
    260c:	fe0e07e3          	beqz	t3,25fa <__ledf2+0x48>
    2610:	04d58163          	beq	a1,a3,2652 <__ledf2+0xa0>
    2614:	e1a9                	bnez	a1,2656 <__ledf2+0xa4>
    2616:	4505                	li	a0,1
    2618:	8082                	ret
    261a:	010e6e33          	or	t3,t3,a6
    261e:	040e1363          	bnez	t3,2664 <__ledf2+0xb2>
    2622:	ff1519e3          	bne	a0,a7,2614 <__ledf2+0x62>
    2626:	8fd1                	or	a5,a5,a2
    2628:	ef95                	bnez	a5,2664 <__ledf2+0xb2>
    262a:	fed595e3          	bne	a1,a3,2614 <__ledf2+0x62>
    262e:	4501                	li	a0,0
    2630:	8082                	ret
    2632:	d16d                	beqz	a0,2614 <__ledf2+0x62>
    2634:	fed590e3          	bne	a1,a3,2614 <__ledf2+0x62>
    2638:	fd154ee3          	blt	a0,a7,2614 <__ledf2+0x62>
    263c:	00a8cb63          	blt	a7,a0,2652 <__ledf2+0xa0>
    2640:	fdc7eae3          	bltu	a5,t3,2614 <__ledf2+0x62>
    2644:	00fe1763          	bne	t3,a5,2652 <__ledf2+0xa0>
    2648:	fddf66e3          	bltu	t5,t4,2614 <__ledf2+0x62>
    264c:	4501                	li	a0,0
    264e:	fbeef8e3          	bgeu	t4,t5,25fe <__ledf2+0x4c>
    2652:	4505                	li	a0,1
    2654:	f5cd                	bnez	a1,25fe <__ledf2+0x4c>
    2656:	557d                	li	a0,-1
    2658:	8082                	ret
    265a:	fa0800e3          	beqz	a6,25fa <__ledf2+0x48>
    265e:	fad59be3          	bne	a1,a3,2614 <__ledf2+0x62>
    2662:	bfc5                	j	2652 <__ledf2+0xa0>
    2664:	00186073          	csrsi	fflags,16
    2668:	4509                	li	a0,2
    266a:	8082                	ret
    266c:	fa0814e3          	bnez	a6,2614 <__ledf2+0x62>
    2670:	8082                	ret
    2672:	fcd587e3          	beq	a1,a3,2640 <__ledf2+0x8e>
    2676:	bf79                	j	2614 <__ledf2+0x62>

00002678 <__muldf3>:
    2678:	7179                	addi	sp,sp,-48
    267a:	d422                	sw	s0,40(sp)
    267c:	cc52                	sw	s4,24(sp)
    267e:	c85a                	sw	s6,16(sp)
    2680:	d606                	sw	ra,44(sp)
    2682:	d226                	sw	s1,36(sp)
    2684:	d04a                	sw	s2,32(sp)
    2686:	ce4e                	sw	s3,28(sp)
    2688:	ca56                	sw	s5,20(sp)
    268a:	c65e                	sw	s7,12(sp)
    268c:	c462                	sw	s8,8(sp)
    268e:	c266                	sw	s9,4(sp)
    2690:	c06a                	sw	s10,0(sp)
    2692:	842a                	mv	s0,a0
    2694:	8b32                	mv	s6,a2
    2696:	8a36                	mv	s4,a3
    2698:	002029f3          	frrm	s3
    269c:	0145d793          	srli	a5,a1,0x14
    26a0:	00c59913          	slli	s2,a1,0xc
    26a4:	7ff7f793          	andi	a5,a5,2047
    26a8:	00c95913          	srli	s2,s2,0xc
    26ac:	01f5db93          	srli	s7,a1,0x1f
    26b0:	36078663          	beqz	a5,2a1c <__muldf3+0x3a4>
    26b4:	7ff00713          	li	a4,2047
    26b8:	26e78b63          	beq	a5,a4,292e <__muldf3+0x2b6>
    26bc:	00391693          	slli	a3,s2,0x3
    26c0:	01d55713          	srli	a4,a0,0x1d
    26c4:	8f55                	or	a4,a4,a3
    26c6:	008006b7          	lui	a3,0x800
    26ca:	00d76933          	or	s2,a4,a3
    26ce:	00351a93          	slli	s5,a0,0x3
    26d2:	c0178d13          	addi	s10,a5,-1023
    26d6:	4c81                	li	s9,0
    26d8:	4c01                	li	s8,0
    26da:	4481                	li	s1,0
    26dc:	014a5793          	srli	a5,s4,0x14
    26e0:	00ca1713          	slli	a4,s4,0xc
    26e4:	7ff7f793          	andi	a5,a5,2047
    26e8:	835a                	mv	t1,s6
    26ea:	00c75413          	srli	s0,a4,0xc
    26ee:	01fa5a13          	srli	s4,s4,0x1f
    26f2:	26078563          	beqz	a5,295c <__muldf3+0x2e4>
    26f6:	7ff00713          	li	a4,2047
    26fa:	2ee78863          	beq	a5,a4,29ea <__muldf3+0x372>
    26fe:	00341713          	slli	a4,s0,0x3
    2702:	01db5693          	srli	a3,s6,0x1d
    2706:	8ed9                	or	a3,a3,a4
    2708:	c0178793          	addi	a5,a5,-1023
    270c:	00800737          	lui	a4,0x800
    2710:	00e6e433          	or	s0,a3,a4
    2714:	003b1313          	slli	t1,s6,0x3
    2718:	01a78633          	add	a2,a5,s10
    271c:	4681                	li	a3,0
    271e:	47a9                	li	a5,10
    2720:	00160893          	addi	a7,a2,1
    2724:	2797ce63          	blt	a5,s9,29a0 <__muldf3+0x328>
    2728:	014bc5b3          	xor	a1,s7,s4
    272c:	4789                	li	a5,2
    272e:	882e                	mv	a6,a1
    2730:	3397dc63          	bge	a5,s9,2a68 <__muldf3+0x3f0>
    2734:	4705                	li	a4,1
    2736:	01971733          	sll	a4,a4,s9
    273a:	53077793          	andi	a5,a4,1328
    273e:	26079263          	bnez	a5,29a2 <__muldf3+0x32a>
    2742:	24077793          	andi	a5,a4,576
    2746:	5a079263          	bnez	a5,2cea <__muldf3+0x672>
    274a:	08877713          	andi	a4,a4,136
    274e:	36071563          	bnez	a4,2ab8 <__muldf3+0x440>
    2752:	6e41                	lui	t3,0x10
    2754:	fffe0f13          	addi	t5,t3,-1 # ffff <_etext+0xc13b>
    2758:	010adf93          	srli	t6,s5,0x10
    275c:	01035793          	srli	a5,t1,0x10
    2760:	01eafab3          	and	s5,s5,t5
    2764:	01e37f33          	and	t5,t1,t5
    2768:	035f0733          	mul	a4,t5,s5
    276c:	03ef8533          	mul	a0,t6,t5
    2770:	01075393          	srli	t2,a4,0x10
    2774:	035786b3          	mul	a3,a5,s5
    2778:	96aa                	add	a3,a3,a0
    277a:	93b6                	add	t2,t2,a3
    277c:	02ff82b3          	mul	t0,t6,a5
    2780:	00a3f363          	bgeu	t2,a0,2786 <__muldf3+0x10e>
    2784:	92f2                	add	t0,t0,t3
    2786:	6341                	lui	t1,0x10
    2788:	fff30693          	addi	a3,t1,-1 # ffff <_etext+0xc13b>
    278c:	00d3f533          	and	a0,t2,a3
    2790:	01045e93          	srli	t4,s0,0x10
    2794:	8f75                	and	a4,a4,a3
    2796:	8c75                	and	s0,s0,a3
    2798:	0542                	slli	a0,a0,0x10
    279a:	028a86b3          	mul	a3,s5,s0
    279e:	953a                	add	a0,a0,a4
    27a0:	0103d393          	srli	t2,t2,0x10
    27a4:	028f8733          	mul	a4,t6,s0
    27a8:	0106de13          	srli	t3,a3,0x10
    27ac:	035e8ab3          	mul	s5,t4,s5
    27b0:	9aba                	add	s5,s5,a4
    27b2:	9e56                	add	t3,t3,s5
    27b4:	03df8fb3          	mul	t6,t6,t4
    27b8:	00ee7363          	bgeu	t3,a4,27be <__muldf3+0x146>
    27bc:	9f9a                	add	t6,t6,t1
    27be:	6ac1                	lui	s5,0x10
    27c0:	fffa8313          	addi	t1,s5,-1 # ffff <_etext+0xc13b>
    27c4:	01095a13          	srli	s4,s2,0x10
    27c8:	006e7733          	and	a4,t3,t1
    27cc:	00697933          	and	s2,s2,t1
    27d0:	010e5e13          	srli	t3,t3,0x10
    27d4:	0066f333          	and	t1,a3,t1
    27d8:	9e7e                	add	t3,t3,t6
    27da:	032f06b3          	mul	a3,t5,s2
    27de:	0742                	slli	a4,a4,0x10
    27e0:	971a                	add	a4,a4,t1
    27e2:	93ba                	add	t2,t2,a4
    27e4:	03278fb3          	mul	t6,a5,s2
    27e8:	0106d313          	srli	t1,a3,0x10
    27ec:	03ea0f33          	mul	t5,s4,t5
    27f0:	9ffa                	add	t6,t6,t5
    27f2:	937e                	add	t1,t1,t6
    27f4:	034787b3          	mul	a5,a5,s4
    27f8:	01e37363          	bgeu	t1,t5,27fe <__muldf3+0x186>
    27fc:	97d6                	add	a5,a5,s5
    27fe:	6ac1                	lui	s5,0x10
    2800:	fffa8f93          	addi	t6,s5,-1 # ffff <_etext+0xc13b>
    2804:	01f37f33          	and	t5,t1,t6
    2808:	01f6ffb3          	and	t6,a3,t6
    280c:	0f42                	slli	t5,t5,0x10
    280e:	9f7e                	add	t5,t5,t6
    2810:	01035313          	srli	t1,t1,0x10
    2814:	028906b3          	mul	a3,s2,s0
    2818:	933e                	add	t1,t1,a5
    281a:	032e8933          	mul	s2,t4,s2
    281e:	0106df93          	srli	t6,a3,0x10
    2822:	028a0433          	mul	s0,s4,s0
    2826:	9922                	add	s2,s2,s0
    2828:	9fca                	add	t6,t6,s2
    282a:	034e8eb3          	mul	t4,t4,s4
    282e:	008ff363          	bgeu	t6,s0,2834 <__muldf3+0x1bc>
    2832:	9ed6                	add	t4,t4,s5
    2834:	6441                	lui	s0,0x10
    2836:	147d                	addi	s0,s0,-1 # ffff <_etext+0xc13b>
    2838:	008ff7b3          	and	a5,t6,s0
    283c:	07c2                	slli	a5,a5,0x10
    283e:	8c75                	and	s0,s0,a3
    2840:	97a2                	add	a5,a5,s0
    2842:	007286b3          	add	a3,t0,t2
    2846:	9e3e                	add	t3,t3,a5
    2848:	00e6b733          	sltu	a4,a3,a4
    284c:	9772                	add	a4,a4,t3
    284e:	9f36                	add	t5,t5,a3
    2850:	933a                	add	t1,t1,a4
    2852:	00df36b3          	sltu	a3,t5,a3
    2856:	969a                	add	a3,a3,t1
    2858:	00fe37b3          	sltu	a5,t3,a5
    285c:	01c73e33          	sltu	t3,a4,t3
    2860:	01c7e7b3          	or	a5,a5,t3
    2864:	00e33733          	sltu	a4,t1,a4
    2868:	010fdf93          	srli	t6,t6,0x10
    286c:	0066b333          	sltu	t1,a3,t1
    2870:	97fe                	add	a5,a5,t6
    2872:	00676733          	or	a4,a4,t1
    2876:	009f1a93          	slli	s5,t5,0x9
    287a:	973e                	add	a4,a4,a5
    287c:	00aaeab3          	or	s5,s5,a0
    2880:	9776                	add	a4,a4,t4
    2882:	0726                	slli	a4,a4,0x9
    2884:	01503ab3          	snez	s5,s5
    2888:	017f5f13          	srli	t5,t5,0x17
    288c:	0176d913          	srli	s2,a3,0x17
    2890:	01eaeab3          	or	s5,s5,t5
    2894:	06a6                	slli	a3,a3,0x9
    2896:	00771793          	slli	a5,a4,0x7
    289a:	01276933          	or	s2,a4,s2
    289e:	00daeab3          	or	s5,s5,a3
    28a2:	0007df63          	bgez	a5,28c0 <__muldf3+0x248>
    28a6:	001ad793          	srli	a5,s5,0x1
    28aa:	001afa93          	andi	s5,s5,1
    28ae:	01f91713          	slli	a4,s2,0x1f
    28b2:	0157e7b3          	or	a5,a5,s5
    28b6:	00e7eab3          	or	s5,a5,a4
    28ba:	00195913          	srli	s2,s2,0x1
    28be:	8646                	mv	a2,a7
    28c0:	3ff60793          	addi	a5,a2,1023
    28c4:	20f05763          	blez	a5,2ad2 <__muldf3+0x45a>
    28c8:	007af713          	andi	a4,s5,7
    28cc:	c715                	beqz	a4,28f8 <__muldf3+0x280>
    28ce:	4709                	li	a4,2
    28d0:	0014e493          	ori	s1,s1,1
    28d4:	3ae98963          	beq	s3,a4,2c86 <__muldf3+0x60e>
    28d8:	470d                	li	a4,3
    28da:	38e98463          	beq	s3,a4,2c62 <__muldf3+0x5ea>
    28de:	00099d63          	bnez	s3,28f8 <__muldf3+0x280>
    28e2:	00faf713          	andi	a4,s5,15
    28e6:	4691                	li	a3,4
    28e8:	00d70863          	beq	a4,a3,28f8 <__muldf3+0x280>
    28ec:	004a8713          	addi	a4,s5,4
    28f0:	01573ab3          	sltu	s5,a4,s5
    28f4:	9956                	add	s2,s2,s5
    28f6:	8aba                	mv	s5,a4
    28f8:	00791713          	slli	a4,s2,0x7
    28fc:	00075963          	bgez	a4,290e <__muldf3+0x296>
    2900:	ff0007b7          	lui	a5,0xff000
    2904:	17fd                	addi	a5,a5,-1 # feffffff <__top_dmem+0xfef6ffff>
    2906:	00f97933          	and	s2,s2,a5
    290a:	40060793          	addi	a5,a2,1024
    290e:	7fe00713          	li	a4,2046
    2912:	28f74863          	blt	a4,a5,2ba2 <__muldf3+0x52a>
    2916:	003ada93          	srli	s5,s5,0x3
    291a:	01d91713          	slli	a4,s2,0x1d
    291e:	00991693          	slli	a3,s2,0x9
    2922:	01576733          	or	a4,a4,s5
    2926:	82b1                	srli	a3,a3,0xc
    2928:	7ff7f793          	andi	a5,a5,2047
    292c:	a841                	j	29bc <__muldf3+0x344>
    292e:	00a96ab3          	or	s5,s2,a0
    2932:	160a9863          	bnez	s5,2aa2 <__muldf3+0x42a>
    2936:	014a5793          	srli	a5,s4,0x14
    293a:	00ca1713          	slli	a4,s4,0xc
    293e:	7ff7f793          	andi	a5,a5,2047
    2942:	4901                	li	s2,0
    2944:	4ca1                	li	s9,8
    2946:	7ff00d13          	li	s10,2047
    294a:	4c09                	li	s8,2
    294c:	4481                	li	s1,0
    294e:	835a                	mv	t1,s6
    2950:	00c75413          	srli	s0,a4,0xc
    2954:	01fa5a13          	srli	s4,s4,0x1f
    2958:	d8079fe3          	bnez	a5,26f6 <__muldf3+0x7e>
    295c:	016467b3          	or	a5,s0,s6
    2960:	12078463          	beqz	a5,2a88 <__muldf3+0x410>
    2964:	20040263          	beqz	s0,2b68 <__muldf3+0x4f0>
    2968:	8522                	mv	a0,s0
    296a:	380010ef          	jal	3cea <__clzsi2>
    296e:	862a                	mv	a2,a0
    2970:	ff550713          	addi	a4,a0,-11
    2974:	47f5                	li	a5,29
    2976:	ff860313          	addi	t1,a2,-8
    297a:	8f99                	sub	a5,a5,a4
    297c:	00fb57b3          	srl	a5,s6,a5
    2980:	00641733          	sll	a4,s0,t1
    2984:	00e7e433          	or	s0,a5,a4
    2988:	006b1333          	sll	t1,s6,t1
    298c:	40cd0633          	sub	a2,s10,a2
    2990:	c0d60613          	addi	a2,a2,-1011
    2994:	47a9                	li	a5,10
    2996:	4681                	li	a3,0
    2998:	00160893          	addi	a7,a2,1
    299c:	d997d6e3          	bge	a5,s9,2728 <__muldf3+0xb0>
    29a0:	85de                	mv	a1,s7
    29a2:	4789                	li	a5,2
    29a4:	0afc0c63          	beq	s8,a5,2a5c <__muldf3+0x3e4>
    29a8:	478d                	li	a5,3
    29aa:	2cfc0563          	beq	s8,a5,2c74 <__muldf3+0x5fc>
    29ae:	4785                	li	a5,1
    29b0:	882e                	mv	a6,a1
    29b2:	1afc1963          	bne	s8,a5,2b64 <__muldf3+0x4ec>
    29b6:	4781                	li	a5,0
    29b8:	4681                	li	a3,0
    29ba:	4701                	li	a4,0
    29bc:	07d2                	slli	a5,a5,0x14
    29be:	8fd5                	or	a5,a5,a3
    29c0:	087e                	slli	a6,a6,0x1f
    29c2:	0107e7b3          	or	a5,a5,a6
    29c6:	853a                	mv	a0,a4
    29c8:	85be                	mv	a1,a5
    29ca:	18049a63          	bnez	s1,2b5e <__muldf3+0x4e6>
    29ce:	50b2                	lw	ra,44(sp)
    29d0:	5422                	lw	s0,40(sp)
    29d2:	5492                	lw	s1,36(sp)
    29d4:	5902                	lw	s2,32(sp)
    29d6:	49f2                	lw	s3,28(sp)
    29d8:	4a62                	lw	s4,24(sp)
    29da:	4ad2                	lw	s5,20(sp)
    29dc:	4b42                	lw	s6,16(sp)
    29de:	4bb2                	lw	s7,12(sp)
    29e0:	4c22                	lw	s8,8(sp)
    29e2:	4c92                	lw	s9,4(sp)
    29e4:	4d02                	lw	s10,0(sp)
    29e6:	6145                	addi	sp,sp,48
    29e8:	8082                	ret
    29ea:	01646733          	or	a4,s0,s6
    29ee:	7ffd0613          	addi	a2,s10,2047
    29f2:	c355                	beqz	a4,2a96 <__muldf3+0x41e>
    29f4:	00080737          	lui	a4,0x80
    29f8:	003cec93          	ori	s9,s9,3
    29fc:	00e47363          	bgeu	s0,a4,2a02 <__muldf3+0x38a>
    2a00:	44c1                	li	s1,16
    2a02:	6705                	lui	a4,0x1
    2a04:	014bc833          	xor	a6,s7,s4
    2a08:	80070713          	addi	a4,a4,-2048 # 800 <test_float_ops+0x166>
    2a0c:	46a9                	li	a3,10
    2a0e:	85c2                	mv	a1,a6
    2a10:	00ed08b3          	add	a7,s10,a4
    2a14:	0b96c763          	blt	a3,s9,2ac2 <__muldf3+0x44a>
    2a18:	468d                	li	a3,3
    2a1a:	bb29                	j	2734 <__muldf3+0xbc>
    2a1c:	00a96ab3          	or	s5,s2,a0
    2a20:	040a8e63          	beqz	s5,2a7c <__muldf3+0x404>
    2a24:	16090163          	beqz	s2,2b86 <__muldf3+0x50e>
    2a28:	854a                	mv	a0,s2
    2a2a:	2c0010ef          	jal	3cea <__clzsi2>
    2a2e:	872a                	mv	a4,a0
    2a30:	ff550693          	addi	a3,a0,-11
    2a34:	47f5                	li	a5,29
    2a36:	ff870a93          	addi	s5,a4,-8
    2a3a:	8f95                	sub	a5,a5,a3
    2a3c:	00f457b3          	srl	a5,s0,a5
    2a40:	015916b3          	sll	a3,s2,s5
    2a44:	00d7e933          	or	s2,a5,a3
    2a48:	01541ab3          	sll	s5,s0,s5
    2a4c:	c0d00793          	li	a5,-1011
    2a50:	40e78d33          	sub	s10,a5,a4
    2a54:	4c81                	li	s9,0
    2a56:	4c01                	li	s8,0
    2a58:	4481                	li	s1,0
    2a5a:	b149                	j	26dc <__muldf3+0x64>
    2a5c:	882e                	mv	a6,a1
    2a5e:	7ff00793          	li	a5,2047
    2a62:	4681                	li	a3,0
    2a64:	4701                	li	a4,0
    2a66:	bf99                	j	29bc <__muldf3+0x344>
    2a68:	1cfd                	addi	s9,s9,-1
    2a6a:	4705                	li	a4,1
    2a6c:	cf9763e3          	bltu	a4,s9,2752 <__muldf3+0xda>
    2a70:	fef686e3          	beq	a3,a5,2a5c <__muldf3+0x3e4>
    2a74:	8922                	mv	s2,s0
    2a76:	8a9a                	mv	s5,t1
    2a78:	8c36                	mv	s8,a3
    2a7a:	bf15                	j	29ae <__muldf3+0x336>
    2a7c:	4901                	li	s2,0
    2a7e:	4c91                	li	s9,4
    2a80:	4d01                	li	s10,0
    2a82:	4c05                	li	s8,1
    2a84:	4481                	li	s1,0
    2a86:	b999                	j	26dc <__muldf3+0x64>
    2a88:	001cec93          	ori	s9,s9,1
    2a8c:	866a                	mv	a2,s10
    2a8e:	4401                	li	s0,0
    2a90:	4301                	li	t1,0
    2a92:	4685                	li	a3,1
    2a94:	b169                	j	271e <__muldf3+0xa6>
    2a96:	002cec93          	ori	s9,s9,2
    2a9a:	4401                	li	s0,0
    2a9c:	4301                	li	t1,0
    2a9e:	4689                	li	a3,2
    2aa0:	b9bd                	j	271e <__muldf3+0xa6>
    2aa2:	000804b7          	lui	s1,0x80
    2aa6:	009934b3          	sltu	s1,s2,s1
    2aaa:	0492                	slli	s1,s1,0x4
    2aac:	8aaa                	mv	s5,a0
    2aae:	4cb1                	li	s9,12
    2ab0:	7ff00d13          	li	s10,2047
    2ab4:	4c0d                	li	s8,3
    2ab6:	b11d                	j	26dc <__muldf3+0x64>
    2ab8:	8922                	mv	s2,s0
    2aba:	8a9a                	mv	s5,t1
    2abc:	8c36                	mv	s8,a3
    2abe:	85d2                	mv	a1,s4
    2ac0:	b5cd                	j	29a2 <__muldf3+0x32a>
    2ac2:	473d                	li	a4,15
    2ac4:	22ec9a63          	bne	s9,a4,2cf8 <__muldf3+0x680>
    2ac8:	4801                	li	a6,0
    2aca:	000806b7          	lui	a3,0x80
    2ace:	4701                	li	a4,0
    2ad0:	b5f5                	j	29bc <__muldf3+0x344>
    2ad2:	e3ad                	bnez	a5,2b34 <__muldf3+0x4bc>
    2ad4:	007af713          	andi	a4,s5,7
    2ad8:	87ca                	mv	a5,s2
    2ada:	c70d                	beqz	a4,2b04 <__muldf3+0x48c>
    2adc:	4709                	li	a4,2
    2ade:	0014e493          	ori	s1,s1,1
    2ae2:	20e98163          	beq	s3,a4,2ce4 <__muldf3+0x66c>
    2ae6:	470d                	li	a4,3
    2ae8:	1ee98663          	beq	s3,a4,2cd4 <__muldf3+0x65c>
    2aec:	00099c63          	bnez	s3,2b04 <__muldf3+0x48c>
    2af0:	00faf713          	andi	a4,s5,15
    2af4:	4691                	li	a3,4
    2af6:	00d70763          	beq	a4,a3,2b04 <__muldf3+0x48c>
    2afa:	ffcab793          	sltiu	a5,s5,-4
    2afe:	0017b793          	seqz	a5,a5
    2b02:	97ca                	add	a5,a5,s2
    2b04:	0187d513          	srli	a0,a5,0x18
    2b08:	00154513          	xori	a0,a0,1
    2b0c:	8905                	andi	a0,a0,1
    2b0e:	4685                	li	a3,1
    2b10:	41e60613          	addi	a2,a2,1054
    2b14:	00ca97b3          	sll	a5,s5,a2
    2b18:	00f037b3          	snez	a5,a5
    2b1c:	00c91633          	sll	a2,s2,a2
    2b20:	8fd1                	or	a5,a5,a2
    2b22:	00dad733          	srl	a4,s5,a3
    2b26:	8f5d                	or	a4,a4,a5
    2b28:	00777613          	andi	a2,a4,7
    2b2c:	00d957b3          	srl	a5,s2,a3
    2b30:	e661                	bnez	a2,2bf8 <__muldf3+0x580>
    2b32:	a8c5                	j	2c22 <__muldf3+0x5aa>
    2b34:	4505                	li	a0,1
    2b36:	40f506b3          	sub	a3,a0,a5
    2b3a:	03800713          	li	a4,56
    2b3e:	08d75363          	bge	a4,a3,2bc4 <__muldf3+0x54c>
    2b42:	012ae733          	or	a4,s5,s2
    2b46:	eb6d                	bnez	a4,2c38 <__muldf3+0x5c0>
    2b48:	0024e493          	ori	s1,s1,2
    2b4c:	4681                	li	a3,0
    2b4e:	4781                	li	a5,0
    2b50:	07d2                	slli	a5,a5,0x14
    2b52:	8fd5                	or	a5,a5,a3
    2b54:	087e                	slli	a6,a6,0x1f
    2b56:	0107e7b3          	or	a5,a5,a6
    2b5a:	853a                	mv	a0,a4
    2b5c:	85be                	mv	a1,a5
    2b5e:	0014a073          	csrs	fflags,s1
    2b62:	b5b5                	j	29ce <__muldf3+0x356>
    2b64:	8646                	mv	a2,a7
    2b66:	bba9                	j	28c0 <__muldf3+0x248>
    2b68:	855a                	mv	a0,s6
    2b6a:	180010ef          	jal	3cea <__clzsi2>
    2b6e:	01550713          	addi	a4,a0,21
    2b72:	47f1                	li	a5,28
    2b74:	02050613          	addi	a2,a0,32
    2b78:	dee7dee3          	bge	a5,a4,2974 <__muldf3+0x2fc>
    2b7c:	1561                	addi	a0,a0,-8
    2b7e:	4301                	li	t1,0
    2b80:	00ab1433          	sll	s0,s6,a0
    2b84:	b521                	j	298c <__muldf3+0x314>
    2b86:	164010ef          	jal	3cea <__clzsi2>
    2b8a:	01550693          	addi	a3,a0,21
    2b8e:	47f1                	li	a5,28
    2b90:	02050713          	addi	a4,a0,32
    2b94:	ead7d0e3          	bge	a5,a3,2a34 <__muldf3+0x3bc>
    2b98:	1561                	addi	a0,a0,-8
    2b9a:	4a81                	li	s5,0
    2b9c:	00a41933          	sll	s2,s0,a0
    2ba0:	b575                	j	2a4c <__muldf3+0x3d4>
    2ba2:	4789                	li	a5,2
    2ba4:	0cf98f63          	beq	s3,a5,2c82 <__muldf3+0x60a>
    2ba8:	478d                	li	a5,3
    2baa:	0af98463          	beq	s3,a5,2c52 <__muldf3+0x5da>
    2bae:	0a098363          	beqz	s3,2c54 <__muldf3+0x5dc>
    2bb2:	001006b7          	lui	a3,0x100
    2bb6:	7fe00793          	li	a5,2046
    2bba:	16fd                	addi	a3,a3,-1 # fffff <__top_dmem+0x6ffff>
    2bbc:	577d                	li	a4,-1
    2bbe:	0054e493          	ori	s1,s1,5
    2bc2:	b779                	j	2b50 <__muldf3+0x4d8>
    2bc4:	477d                	li	a4,31
    2bc6:	f4d755e3          	bge	a4,a3,2b10 <__muldf3+0x498>
    2bca:	5705                	li	a4,-31
    2bcc:	40f707b3          	sub	a5,a4,a5
    2bd0:	02000713          	li	a4,32
    2bd4:	00f957b3          	srl	a5,s2,a5
    2bd8:	00e68863          	beq	a3,a4,2be8 <__muldf3+0x570>
    2bdc:	43e60613          	addi	a2,a2,1086
    2be0:	00c91633          	sll	a2,s2,a2
    2be4:	00caeab3          	or	s5,s5,a2
    2be8:	01503733          	snez	a4,s5
    2bec:	8f5d                	or	a4,a4,a5
    2bee:	00777793          	andi	a5,a4,7
    2bf2:	c3f9                	beqz	a5,2cb8 <__muldf3+0x640>
    2bf4:	4505                	li	a0,1
    2bf6:	4781                	li	a5,0
    2bf8:	4689                	li	a3,2
    2bfa:	0014e493          	ori	s1,s1,1
    2bfe:	0cd98963          	beq	s3,a3,2cd0 <__muldf3+0x658>
    2c02:	468d                	li	a3,3
    2c04:	0ad98e63          	beq	s3,a3,2cc0 <__muldf3+0x648>
    2c08:	00099d63          	bnez	s3,2c22 <__muldf3+0x5aa>
    2c0c:	00f77693          	andi	a3,a4,15
    2c10:	4611                	li	a2,4
    2c12:	00c68863          	beq	a3,a2,2c22 <__muldf3+0x5aa>
    2c16:	00470693          	addi	a3,a4,4
    2c1a:	00e6b733          	sltu	a4,a3,a4
    2c1e:	97ba                	add	a5,a5,a4
    2c20:	8736                	mv	a4,a3
    2c22:	00879693          	slli	a3,a5,0x8
    2c26:	0606d963          	bgez	a3,2c98 <__muldf3+0x620>
    2c2a:	0014e493          	ori	s1,s1,1
    2c2e:	ed39                	bnez	a0,2c8c <__muldf3+0x614>
    2c30:	4681                	li	a3,0
    2c32:	4785                	li	a5,1
    2c34:	4701                	li	a4,0
    2c36:	bf29                	j	2b50 <__muldf3+0x4d8>
    2c38:	4789                	li	a5,2
    2c3a:	0014e493          	ori	s1,s1,1
    2c3e:	872e                	mv	a4,a1
    2c40:	f0f984e3          	beq	s3,a5,2b48 <__muldf3+0x4d0>
    2c44:	478d                	li	a5,3
    2c46:	4701                	li	a4,0
    2c48:	f0f990e3          	bne	s3,a5,2b48 <__muldf3+0x4d0>
    2c4c:	40b50733          	sub	a4,a0,a1
    2c50:	bde5                	j	2b48 <__muldf3+0x4d0>
    2c52:	f1a5                	bnez	a1,2bb2 <__muldf3+0x53a>
    2c54:	7ff00793          	li	a5,2047
    2c58:	4681                	li	a3,0
    2c5a:	4701                	li	a4,0
    2c5c:	0054e493          	ori	s1,s1,5
    2c60:	bdc5                	j	2b50 <__muldf3+0x4d8>
    2c62:	c8059be3          	bnez	a1,28f8 <__muldf3+0x280>
    2c66:	008a8713          	addi	a4,s5,8
    2c6a:	01573ab3          	sltu	s5,a4,s5
    2c6e:	9956                	add	s2,s2,s5
    2c70:	8aba                	mv	s5,a4
    2c72:	b159                	j	28f8 <__muldf3+0x280>
    2c74:	4801                	li	a6,0
    2c76:	7ff00793          	li	a5,2047
    2c7a:	000806b7          	lui	a3,0x80
    2c7e:	4701                	li	a4,0
    2c80:	bb35                	j	29bc <__muldf3+0x344>
    2c82:	f9e9                	bnez	a1,2c54 <__muldf3+0x5dc>
    2c84:	b73d                	j	2bb2 <__muldf3+0x53a>
    2c86:	c60589e3          	beqz	a1,28f8 <__muldf3+0x280>
    2c8a:	bff1                	j	2c66 <__muldf3+0x5ee>
    2c8c:	4785                	li	a5,1
    2c8e:	4681                	li	a3,0
    2c90:	4701                	li	a4,0
    2c92:	0024e493          	ori	s1,s1,2
    2c96:	bd6d                	j	2b50 <__muldf3+0x4d8>
    2c98:	00979693          	slli	a3,a5,0x9
    2c9c:	830d                	srli	a4,a4,0x3
    2c9e:	07f6                	slli	a5,a5,0x1d
    2ca0:	82b1                	srli	a3,a3,0xc
    2ca2:	8f5d                	or	a4,a4,a5
    2ca4:	e119                	bnez	a0,2caa <__muldf3+0x632>
    2ca6:	4781                	li	a5,0
    2ca8:	bb11                	j	29bc <__muldf3+0x344>
    2caa:	0014f793          	andi	a5,s1,1
    2cae:	dfe5                	beqz	a5,2ca6 <__muldf3+0x62e>
    2cb0:	4781                	li	a5,0
    2cb2:	0024e493          	ori	s1,s1,2
    2cb6:	bd69                	j	2b50 <__muldf3+0x4d8>
    2cb8:	830d                	srli	a4,a4,0x3
    2cba:	4781                	li	a5,0
    2cbc:	4681                	li	a3,0
    2cbe:	b9fd                	j	29bc <__muldf3+0x344>
    2cc0:	f1ad                	bnez	a1,2c22 <__muldf3+0x5aa>
    2cc2:	00870693          	addi	a3,a4,8
    2cc6:	00e6b733          	sltu	a4,a3,a4
    2cca:	97ba                	add	a5,a5,a4
    2ccc:	8736                	mv	a4,a3
    2cce:	bf91                	j	2c22 <__muldf3+0x5aa>
    2cd0:	d9a9                	beqz	a1,2c22 <__muldf3+0x5aa>
    2cd2:	bfc5                	j	2cc2 <__muldf3+0x64a>
    2cd4:	e20598e3          	bnez	a1,2b04 <__muldf3+0x48c>
    2cd8:	ff8ab793          	sltiu	a5,s5,-8
    2cdc:	0017b793          	seqz	a5,a5
    2ce0:	97ca                	add	a5,a5,s2
    2ce2:	b50d                	j	2b04 <__muldf3+0x48c>
    2ce4:	e20580e3          	beqz	a1,2b04 <__muldf3+0x48c>
    2ce8:	bfc5                	j	2cd8 <__muldf3+0x660>
    2cea:	4501                	li	a0,0
    2cec:	7ff805b7          	lui	a1,0x7ff80
    2cf0:	44c1                	li	s1,16
    2cf2:	0014a073          	csrs	fflags,s1
    2cf6:	b9e1                	j	29ce <__muldf3+0x356>
    2cf8:	8922                	mv	s2,s0
    2cfa:	8ada                	mv	s5,s6
    2cfc:	4c0d                	li	s8,3
    2cfe:	85d2                	mv	a1,s4
    2d00:	b14d                	j	29a2 <__muldf3+0x32a>

00002d02 <__subdf3>:
    2d02:	1101                	addi	sp,sp,-32
    2d04:	ce06                	sw	ra,28(sp)
    2d06:	cc22                	sw	s0,24(sp)
    2d08:	ca26                	sw	s1,20(sp)
    2d0a:	c84a                	sw	s2,16(sp)
    2d0c:	c64e                	sw	s3,12(sp)
    2d0e:	c452                	sw	s4,8(sp)
    2d10:	002024f3          	frrm	s1
    2d14:	001007b7          	lui	a5,0x100
    2d18:	17fd                	addi	a5,a5,-1 # fffff <__top_dmem+0x6ffff>
    2d1a:	00b7f8b3          	and	a7,a5,a1
    2d1e:	0146d813          	srli	a6,a3,0x14
    2d22:	8ff5                	and	a5,a5,a3
    2d24:	0145d993          	srli	s3,a1,0x14
    2d28:	088e                	slli	a7,a7,0x3
    2d2a:	01d55e13          	srli	t3,a0,0x1d
    2d2e:	078e                	slli	a5,a5,0x3
    2d30:	01d65713          	srli	a4,a2,0x1d
    2d34:	7ff87813          	andi	a6,a6,2047
    2d38:	7ff00313          	li	t1,2047
    2d3c:	01f5d413          	srli	s0,a1,0x1f
    2d40:	7ff9f993          	andi	s3,s3,2047
    2d44:	011e65b3          	or	a1,t3,a7
    2d48:	00351e93          	slli	t4,a0,0x3
    2d4c:	82fd                	srli	a3,a3,0x1f
    2d4e:	8f5d                	or	a4,a4,a5
    2d50:	00361893          	slli	a7,a2,0x3
    2d54:	20680163          	beq	a6,t1,2f56 <__subdf3+0x254>
    2d58:	0016ce13          	xori	t3,a3,1
    2d5c:	410987b3          	sub	a5,s3,a6
    2d60:	0dc40c63          	beq	s0,t3,2e38 <__subdf3+0x136>
    2d64:	24f05fe3          	blez	a5,37c2 <__subdf3+0xac0>
    2d68:	26080563          	beqz	a6,2fd2 <__subdf3+0x2d0>
    2d6c:	4e698f63          	beq	s3,t1,326a <__subdf3+0x568>
    2d70:	03800693          	li	a3,56
    2d74:	4905                	li	s2,1
    2d76:	02f6ca63          	blt	a3,a5,2daa <__subdf3+0xa8>
    2d7a:	008006b7          	lui	a3,0x800
    2d7e:	8f55                	or	a4,a4,a3
    2d80:	46fd                	li	a3,31
    2d82:	5ef6ca63          	blt	a3,a5,3376 <__subdf3+0x674>
    2d86:	02000693          	li	a3,32
    2d8a:	8e9d                	sub	a3,a3,a5
    2d8c:	00d71933          	sll	s2,a4,a3
    2d90:	00f8d633          	srl	a2,a7,a5
    2d94:	00d896b3          	sll	a3,a7,a3
    2d98:	00c96933          	or	s2,s2,a2
    2d9c:	00d036b3          	snez	a3,a3
    2da0:	00f757b3          	srl	a5,a4,a5
    2da4:	00d96933          	or	s2,s2,a3
    2da8:	8d9d                	sub	a1,a1,a5
    2daa:	412e8933          	sub	s2,t4,s2
    2dae:	012ebeb3          	sltu	t4,t4,s2
    2db2:	41d58a33          	sub	s4,a1,t4
    2db6:	008a1793          	slli	a5,s4,0x8
    2dba:	2c07df63          	bgez	a5,3098 <__subdf3+0x396>
    2dbe:	008007b7          	lui	a5,0x800
    2dc2:	17fd                	addi	a5,a5,-1 # 7fffff <__top_dmem+0x76ffff>
    2dc4:	00fa7a33          	and	s4,s4,a5
    2dc8:	340a0263          	beqz	s4,310c <__subdf3+0x40a>
    2dcc:	8552                	mv	a0,s4
    2dce:	71d000ef          	jal	3cea <__clzsi2>
    2dd2:	ff850793          	addi	a5,a0,-8
    2dd6:	02000693          	li	a3,32
    2dda:	40f68733          	sub	a4,a3,a5
    2dde:	00e95733          	srl	a4,s2,a4
    2de2:	00fa1a33          	sll	s4,s4,a5
    2de6:	01476733          	or	a4,a4,s4
    2dea:	00f91933          	sll	s2,s2,a5
    2dee:	3f37c563          	blt	a5,s3,31d8 <__subdf3+0x4d6>
    2df2:	413787b3          	sub	a5,a5,s3
    2df6:	0785                	addi	a5,a5,1
    2df8:	8e9d                	sub	a3,a3,a5
    2dfa:	00d91633          	sll	a2,s2,a3
    2dfe:	00f95a33          	srl	s4,s2,a5
    2e02:	00c03633          	snez	a2,a2
    2e06:	01466633          	or	a2,a2,s4
    2e0a:	00d716b3          	sll	a3,a4,a3
    2e0e:	00c6e933          	or	s2,a3,a2
    2e12:	00f75a33          	srl	s4,a4,a5
    2e16:	014967b3          	or	a5,s2,s4
    2e1a:	20079c63          	bnez	a5,3032 <__subdf3+0x330>
    2e1e:	00147493          	andi	s1,s0,1
    2e22:	04fe                	slli	s1,s1,0x1f
    2e24:	4501                	li	a0,0
    2e26:	85a6                	mv	a1,s1
    2e28:	40f2                	lw	ra,28(sp)
    2e2a:	4462                	lw	s0,24(sp)
    2e2c:	44d2                	lw	s1,20(sp)
    2e2e:	4942                	lw	s2,16(sp)
    2e30:	49b2                	lw	s3,12(sp)
    2e32:	4a22                	lw	s4,8(sp)
    2e34:	6105                	addi	sp,sp,32
    2e36:	8082                	ret
    2e38:	1af05ae3          	blez	a5,37ec <__subdf3+0xaea>
    2e3c:	1e081063          	bnez	a6,301c <__subdf3+0x31a>
    2e40:	011766b3          	or	a3,a4,a7
    2e44:	30068c63          	beqz	a3,315c <__subdf3+0x45a>
    2e48:	fff78693          	addi	a3,a5,-1
    2e4c:	60068e63          	beqz	a3,3468 <__subdf3+0x766>
    2e50:	38678e63          	beq	a5,t1,31ec <__subdf3+0x4ea>
    2e54:	03800793          	li	a5,56
    2e58:	4a05                	li	s4,1
    2e5a:	02d7c863          	blt	a5,a3,2e8a <__subdf3+0x188>
    2e5e:	87b6                	mv	a5,a3
    2e60:	46fd                	li	a3,31
    2e62:	68f6c663          	blt	a3,a5,34ee <__subdf3+0x7ec>
    2e66:	02000693          	li	a3,32
    2e6a:	8e9d                	sub	a3,a3,a5
    2e6c:	00d71a33          	sll	s4,a4,a3
    2e70:	00f8d633          	srl	a2,a7,a5
    2e74:	00d896b3          	sll	a3,a7,a3
    2e78:	00ca6a33          	or	s4,s4,a2
    2e7c:	00d036b3          	snez	a3,a3
    2e80:	00f757b3          	srl	a5,a4,a5
    2e84:	00da6a33          	or	s4,s4,a3
    2e88:	95be                	add	a1,a1,a5
    2e8a:	9ed2                	add	t4,t4,s4
    2e8c:	014eba33          	sltu	s4,t4,s4
    2e90:	8976                	mv	s2,t4
    2e92:	9a2e                	add	s4,s4,a1
    2e94:	008a1793          	slli	a5,s4,0x8
    2e98:	2007d063          	bgez	a5,3098 <__subdf3+0x396>
    2e9c:	0985                	addi	s3,s3,1
    2e9e:	7ff00793          	li	a5,2047
    2ea2:	50f98f63          	beq	s3,a5,33c0 <__subdf3+0x6be>
    2ea6:	ff8007b7          	lui	a5,0xff800
    2eaa:	17fd                	addi	a5,a5,-1 # ff7fffff <__top_dmem+0xff76ffff>
    2eac:	00fa77b3          	and	a5,s4,a5
    2eb0:	00195693          	srli	a3,s2,0x1
    2eb4:	00197913          	andi	s2,s2,1
    2eb8:	0126e6b3          	or	a3,a3,s2
    2ebc:	01f79913          	slli	s2,a5,0x1f
    2ec0:	00d96933          	or	s2,s2,a3
    2ec4:	0017da13          	srli	s4,a5,0x1
    2ec8:	8a9d                	andi	a3,a3,7
    2eca:	70068663          	beqz	a3,35d6 <__subdf3+0x8d4>
    2ece:	4789                	li	a5,2
    2ed0:	22f48b63          	beq	s1,a5,3106 <__subdf3+0x404>
    2ed4:	478d                	li	a5,3
    2ed6:	2ef48063          	beq	s1,a5,31b6 <__subdf3+0x4b4>
    2eda:	22049763          	bnez	s1,3108 <__subdf3+0x406>
    2ede:	00f97793          	andi	a5,s2,15
    2ee2:	4711                	li	a4,4
    2ee4:	4681                	li	a3,0
    2ee6:	22e78163          	beq	a5,a4,3108 <__subdf3+0x406>
    2eea:	00490793          	addi	a5,s2,4
    2eee:	0127b933          	sltu	s2,a5,s2
    2ef2:	9a4a                	add	s4,s4,s2
    2ef4:	4805                	li	a6,1
    2ef6:	893e                	mv	s2,a5
    2ef8:	18069e63          	bnez	a3,3094 <__subdf3+0x392>
    2efc:	008a1793          	slli	a5,s4,0x8
    2f00:	1007d7e3          	bgez	a5,380e <__subdf3+0xb0c>
    2f04:	00198793          	addi	a5,s3,1
    2f08:	7ff00713          	li	a4,2047
    2f0c:	18e78963          	beq	a5,a4,309e <__subdf3+0x39c>
    2f10:	ff800737          	lui	a4,0xff800
    2f14:	177d                	addi	a4,a4,-1 # ff7fffff <__top_dmem+0xff76ffff>
    2f16:	00ea7733          	and	a4,s4,a4
    2f1a:	7ff7f793          	andi	a5,a5,2047
    2f1e:	00395693          	srli	a3,s2,0x3
    2f22:	01d71913          	slli	s2,a4,0x1d
    2f26:	0726                	slli	a4,a4,0x9
    2f28:	00d96933          	or	s2,s2,a3
    2f2c:	8331                	srli	a4,a4,0xc
    2f2e:	00147593          	andi	a1,s0,1
    2f32:	07d2                	slli	a5,a5,0x14
    2f34:	05fe                	slli	a1,a1,0x1f
    2f36:	8fd9                	or	a5,a5,a4
    2f38:	8fcd                	or	a5,a5,a1
    2f3a:	854a                	mv	a0,s2
    2f3c:	85be                	mv	a1,a5
    2f3e:	ee0805e3          	beqz	a6,2e28 <__subdf3+0x126>
    2f42:	00182073          	csrs	fflags,a6
    2f46:	40f2                	lw	ra,28(sp)
    2f48:	4462                	lw	s0,24(sp)
    2f4a:	44d2                	lw	s1,20(sp)
    2f4c:	4942                	lw	s2,16(sp)
    2f4e:	49b2                	lw	s3,12(sp)
    2f50:	4a22                	lw	s4,8(sp)
    2f52:	6105                	addi	sp,sp,32
    2f54:	8082                	ret
    2f56:	011767b3          	or	a5,a4,a7
    2f5a:	80198313          	addi	t1,s3,-2047
    2f5e:	ebd9                	bnez	a5,2ff4 <__subdf3+0x2f2>
    2f60:	0016ce13          	xori	t3,a3,1
    2f64:	33c40363          	beq	s0,t3,328a <__subdf3+0x588>
    2f68:	14030563          	beqz	t1,30b2 <__subdf3+0x3b0>
    2f6c:	30099c63          	bnez	s3,3284 <__subdf3+0x582>
    2f70:	7ff00793          	li	a5,2047
    2f74:	01d5e6b3          	or	a3,a1,t4
    2f78:	4a068e63          	beqz	a3,3434 <__subdf3+0x732>
    2f7c:	fff78693          	addi	a3,a5,-1
    2f80:	64068d63          	beqz	a3,35da <__subdf3+0x8d8>
    2f84:	7ff00613          	li	a2,2047
    2f88:	5cc78163          	beq	a5,a2,354a <__subdf3+0x848>
    2f8c:	03800793          	li	a5,56
    2f90:	8472                	mv	s0,t3
    2f92:	4905                	li	s2,1
    2f94:	02d7c763          	blt	a5,a3,2fc2 <__subdf3+0x2c0>
    2f98:	47fd                	li	a5,31
    2f9a:	58d7c363          	blt	a5,a3,3520 <__subdf3+0x81e>
    2f9e:	02000793          	li	a5,32
    2fa2:	8f95                	sub	a5,a5,a3
    2fa4:	00f59933          	sll	s2,a1,a5
    2fa8:	00ded633          	srl	a2,t4,a3
    2fac:	00fe97b3          	sll	a5,t4,a5
    2fb0:	00c96933          	or	s2,s2,a2
    2fb4:	00f037b3          	snez	a5,a5
    2fb8:	00d5d6b3          	srl	a3,a1,a3
    2fbc:	00f96933          	or	s2,s2,a5
    2fc0:	8f15                	sub	a4,a4,a3
    2fc2:	41288933          	sub	s2,a7,s2
    2fc6:	0128b8b3          	sltu	a7,a7,s2
    2fca:	41170a33          	sub	s4,a4,a7
    2fce:	89c2                	mv	s3,a6
    2fd0:	b3dd                	j	2db6 <__subdf3+0xb4>
    2fd2:	011766b3          	or	a3,a4,a7
    2fd6:	18068363          	beqz	a3,315c <__subdf3+0x45a>
    2fda:	fff78693          	addi	a3,a5,-1
    2fde:	4c068263          	beqz	a3,34a2 <__subdf3+0x7a0>
    2fe2:	20678563          	beq	a5,t1,31ec <__subdf3+0x4ea>
    2fe6:	03800793          	li	a5,56
    2fea:	4905                	li	s2,1
    2fec:	dad7cfe3          	blt	a5,a3,2daa <__subdf3+0xa8>
    2ff0:	87b6                	mv	a5,a3
    2ff2:	b379                	j	2d80 <__subdf3+0x7e>
    2ff4:	8e36                	mv	t3,a3
    2ff6:	2ed40d63          	beq	s0,a3,32f0 <__subdf3+0x5ee>
    2ffa:	0a030c63          	beqz	t1,30b2 <__subdf3+0x3b0>
    2ffe:	f60989e3          	beqz	s3,2f70 <__subdf3+0x26e>
    3002:	01675813          	srli	a6,a4,0x16
    3006:	00184813          	xori	a6,a6,1
    300a:	00187813          	andi	a6,a6,1
    300e:	85ba                	mv	a1,a4
    3010:	8ec6                	mv	t4,a7
    3012:	7ff00793          	li	a5,2047
    3016:	8436                	mv	s0,a3
    3018:	0812                	slli	a6,a6,0x4
    301a:	a299                	j	3160 <__subdf3+0x45e>
    301c:	24698763          	beq	s3,t1,326a <__subdf3+0x568>
    3020:	03800693          	li	a3,56
    3024:	4a05                	li	s4,1
    3026:	e6f6c2e3          	blt	a3,a5,2e8a <__subdf3+0x188>
    302a:	008006b7          	lui	a3,0x800
    302e:	8f55                	or	a4,a4,a3
    3030:	bd05                	j	2e60 <__subdf3+0x15e>
    3032:	00191693          	slli	a3,s2,0x1
    3036:	001a1793          	slli	a5,s4,0x1
    303a:	01f95713          	srli	a4,s2,0x1f
    303e:	0076f613          	andi	a2,a3,7
    3042:	97ba                	add	a5,a5,a4
    3044:	1c060063          	beqz	a2,3204 <__subdf3+0x502>
    3048:	4709                	li	a4,2
    304a:	00797613          	andi	a2,s2,7
    304e:	48e48063          	beq	s1,a4,34ce <__subdf3+0x7cc>
    3052:	470d                	li	a4,3
    3054:	46e48263          	beq	s1,a4,34b8 <__subdf3+0x7b6>
    3058:	34049e63          	bnez	s1,33b4 <__subdf3+0x6b2>
    305c:	00f6f713          	andi	a4,a3,15
    3060:	4591                	li	a1,4
    3062:	5ab70063          	beq	a4,a1,3602 <__subdf3+0x900>
    3066:	ffc6b693          	sltiu	a3,a3,-4
    306a:	0016b693          	seqz	a3,a3
    306e:	97b6                	add	a5,a5,a3
    3070:	00779713          	slli	a4,a5,0x7
    3074:	34074463          	bltz	a4,33bc <__subdf3+0x6ba>
    3078:	2e060c63          	beqz	a2,3370 <__subdf3+0x66e>
    307c:	00f97793          	andi	a5,s2,15
    3080:	4711                	li	a4,4
    3082:	2ee78763          	beq	a5,a4,3370 <__subdf3+0x66e>
    3086:	00490793          	addi	a5,s2,4
    308a:	0127b933          	sltu	s2,a5,s2
    308e:	9a4a                	add	s4,s4,s2
    3090:	4981                	li	s3,0
    3092:	893e                	mv	s2,a5
    3094:	480d                	li	a6,3
    3096:	b59d                	j	2efc <__subdf3+0x1fa>
    3098:	00797693          	andi	a3,s2,7
    309c:	b53d                	j	2eca <__subdf3+0x1c8>
    309e:	e4fd                	bnez	s1,318c <__subdf3+0x48a>
    30a0:	00586813          	ori	a6,a6,5
    30a4:	00147593          	andi	a1,s0,1
    30a8:	7ff00793          	li	a5,2047
    30ac:	4701                	li	a4,0
    30ae:	4901                	li	s2,0
    30b0:	b549                	j	2f32 <__subdf3+0x230>
    30b2:	00198793          	addi	a5,s3,1
    30b6:	7fe7f793          	andi	a5,a5,2046
    30ba:	18079363          	bnez	a5,3240 <__subdf3+0x53e>
    30be:	01176933          	or	s2,a4,a7
    30c2:	01d5e6b3          	or	a3,a1,t4
    30c6:	38099063          	bnez	s3,3446 <__subdf3+0x744>
    30ca:	26068e63          	beqz	a3,3346 <__subdf3+0x644>
    30ce:	28090163          	beqz	s2,3350 <__subdf3+0x64e>
    30d2:	411e86b3          	sub	a3,t4,a7
    30d6:	00deb633          	sltu	a2,t4,a3
    30da:	40e587b3          	sub	a5,a1,a4
    30de:	8f91                	sub	a5,a5,a2
    30e0:	00879613          	slli	a2,a5,0x8
    30e4:	5a065263          	bgez	a2,3688 <__subdf3+0x986>
    30e8:	41d88eb3          	sub	t4,a7,t4
    30ec:	8f0d                	sub	a4,a4,a1
    30ee:	01d8b8b3          	sltu	a7,a7,t4
    30f2:	8976                	mv	s2,t4
    30f4:	41170a33          	sub	s4,a4,a7
    30f8:	8472                	mv	s0,t3
    30fa:	012a67b3          	or	a5,s4,s2
    30fe:	d20780e3          	beqz	a5,2e1e <__subdf3+0x11c>
    3102:	4801                	li	a6,0
    3104:	aa11                	j	3218 <__subdf3+0x516>
    3106:	e069                	bnez	s0,31c8 <__subdf3+0x4c6>
    3108:	4805                	li	a6,1
    310a:	bbcd                	j	2efc <__subdf3+0x1fa>
    310c:	854a                	mv	a0,s2
    310e:	3dd000ef          	jal	3cea <__clzsi2>
    3112:	01850793          	addi	a5,a0,24
    3116:	46fd                	li	a3,31
    3118:	caf6dfe3          	bge	a3,a5,2dd6 <__subdf3+0xd4>
    311c:	1561                	addi	a0,a0,-8
    311e:	00a91733          	sll	a4,s2,a0
    3122:	2737cf63          	blt	a5,s3,33a0 <__subdf3+0x69e>
    3126:	41378933          	sub	s2,a5,s3
    312a:	00190793          	addi	a5,s2,1
    312e:	52f6d663          	bge	a3,a5,365a <__subdf3+0x958>
    3132:	1905                	addi	s2,s2,-31
    3134:	02000693          	li	a3,32
    3138:	01275933          	srl	s2,a4,s2
    313c:	00d78c63          	beq	a5,a3,3154 <__subdf3+0x452>
    3140:	04000693          	li	a3,64
    3144:	40f687b3          	sub	a5,a3,a5
    3148:	00f71733          	sll	a4,a4,a5
    314c:	00e03733          	snez	a4,a4
    3150:	00e96933          	or	s2,s2,a4
    3154:	87ca                	mv	a5,s2
    3156:	cc0784e3          	beqz	a5,2e1e <__subdf3+0x11c>
    315a:	bde1                	j	3032 <__subdf3+0x330>
    315c:	08678863          	beq	a5,t1,31ec <__subdf3+0x4ea>
    3160:	01d59913          	slli	s2,a1,0x1d
    3164:	003ede93          	srli	t4,t4,0x3
    3168:	7ff00693          	li	a3,2047
    316c:	01d96933          	or	s2,s2,t4
    3170:	0035d713          	srli	a4,a1,0x3
    3174:	02d79a63          	bne	a5,a3,31a8 <__subdf3+0x4a6>
    3178:	00e96733          	or	a4,s2,a4
    317c:	d705                	beqz	a4,30a4 <__subdf3+0x3a2>
    317e:	4581                	li	a1,0
    3180:	7ff00793          	li	a5,2047
    3184:	00080737          	lui	a4,0x80
    3188:	4901                	li	s2,0
    318a:	b365                	j	2f32 <__subdf3+0x230>
    318c:	478d                	li	a5,3
    318e:	34f48b63          	beq	s1,a5,34e4 <__subdf3+0x7e2>
    3192:	4789                	li	a5,2
    3194:	00586813          	ori	a6,a6,5
    3198:	2ef48563          	beq	s1,a5,3482 <__subdf3+0x780>
    319c:	20000737          	lui	a4,0x20000
    31a0:	597d                	li	s2,-1
    31a2:	177d                	addi	a4,a4,-1 # 1fffffff <__top_dmem+0x1ff6ffff>
    31a4:	7fe00793          	li	a5,2046
    31a8:	0732                	slli	a4,a4,0xc
    31aa:	8331                	srli	a4,a4,0xc
    31ac:	7ff7f793          	andi	a5,a5,2047
    31b0:	00147593          	andi	a1,s0,1
    31b4:	bbbd                	j	2f32 <__subdf3+0x230>
    31b6:	ec19                	bnez	s0,31d4 <__subdf3+0x4d2>
    31b8:	00890793          	addi	a5,s2,8
    31bc:	0127b933          	sltu	s2,a5,s2
    31c0:	9a4a                	add	s4,s4,s2
    31c2:	4805                	li	a6,1
    31c4:	893e                	mv	s2,a5
    31c6:	bb1d                	j	2efc <__subdf3+0x1fa>
    31c8:	00890793          	addi	a5,s2,8
    31cc:	0127b933          	sltu	s2,a5,s2
    31d0:	9a4a                	add	s4,s4,s2
    31d2:	893e                	mv	s2,a5
    31d4:	8822                	mv	a6,s0
    31d6:	b31d                	j	2efc <__subdf3+0x1fa>
    31d8:	ff800a37          	lui	s4,0xff800
    31dc:	1a7d                	addi	s4,s4,-1 # ff7fffff <__top_dmem+0xff76ffff>
    31de:	00797693          	andi	a3,s2,7
    31e2:	40f989b3          	sub	s3,s3,a5
    31e6:	01477a33          	and	s4,a4,s4
    31ea:	b1c5                	j	2eca <__subdf3+0x1c8>
    31ec:	01d5e733          	or	a4,a1,t4
    31f0:	ea070ae3          	beqz	a4,30a4 <__subdf3+0x3a2>
    31f4:	0165d813          	srli	a6,a1,0x16
    31f8:	00184813          	xori	a6,a6,1
    31fc:	00187813          	andi	a6,a6,1
    3200:	0812                	slli	a6,a6,0x4
    3202:	bfb9                	j	3160 <__subdf3+0x45e>
    3204:	00779713          	slli	a4,a5,0x7
    3208:	4801                	li	a6,0
    320a:	00797613          	andi	a2,s2,7
    320e:	14075363          	bgez	a4,3354 <__subdf3+0x652>
    3212:	4981                	li	s3,0
    3214:	ca061de3          	bnez	a2,2ece <__subdf3+0x1cc>
    3218:	ff800737          	lui	a4,0xff800
    321c:	177d                	addi	a4,a4,-1 # ff7fffff <__top_dmem+0xff76ffff>
    321e:	008a1693          	slli	a3,s4,0x8
    3222:	00ea7733          	and	a4,s4,a4
    3226:	4785                	li	a5,1
    3228:	ce06cbe3          	bltz	a3,2f1e <__subdf3+0x21c>
    322c:	01da1713          	slli	a4,s4,0x1d
    3230:	00395793          	srli	a5,s2,0x3
    3234:	00f76933          	or	s2,a4,a5
    3238:	003a5713          	srli	a4,s4,0x3
    323c:	4781                	li	a5,0
    323e:	b7ad                	j	31a8 <__subdf3+0x4a6>
    3240:	411e87b3          	sub	a5,t4,a7
    3244:	00feb6b3          	sltu	a3,t4,a5
    3248:	40e58a33          	sub	s4,a1,a4
    324c:	40da0a33          	sub	s4,s4,a3
    3250:	008a1693          	slli	a3,s4,0x8
    3254:	893e                	mv	s2,a5
    3256:	1c06c563          	bltz	a3,3420 <__subdf3+0x71e>
    325a:	0147e7b3          	or	a5,a5,s4
    325e:	b60795e3          	bnez	a5,2dc8 <__subdf3+0xc6>
    3262:	14f9                	addi	s1,s1,-2 # 7fffe <_etext+0x7c13a>
    3264:	0014b493          	seqz	s1,s1
    3268:	be6d                	j	2e22 <__subdf3+0x120>
    326a:	01d5e7b3          	or	a5,a1,t4
    326e:	cf81                	beqz	a5,3286 <__subdf3+0x584>
    3270:	0165d813          	srli	a6,a1,0x16
    3274:	00184813          	xori	a6,a6,1
    3278:	00187813          	andi	a6,a6,1
    327c:	0812                	slli	a6,a6,0x4
    327e:	7ff00793          	li	a5,2047
    3282:	bdf9                	j	3160 <__subdf3+0x45e>
    3284:	8472                	mv	s0,t3
    3286:	4801                	li	a6,0
    3288:	bd31                	j	30a4 <__subdf3+0x3a2>
    328a:	06030563          	beqz	t1,32f4 <__subdf3+0x5f2>
    328e:	fe099ce3          	bnez	s3,3286 <__subdf3+0x584>
    3292:	7ff00793          	li	a5,2047
    3296:	01d5e6b3          	or	a3,a1,t4
    329a:	34068c63          	beqz	a3,35f2 <__subdf3+0x8f0>
    329e:	fff78693          	addi	a3,a5,-1
    32a2:	1c068363          	beqz	a3,3468 <__subdf3+0x766>
    32a6:	7ff00613          	li	a2,2047
    32aa:	38c78a63          	beq	a5,a2,363e <__subdf3+0x93c>
    32ae:	03800793          	li	a5,56
    32b2:	4a05                	li	s4,1
    32b4:	02d7c763          	blt	a5,a3,32e2 <__subdf3+0x5e0>
    32b8:	47fd                	li	a5,31
    32ba:	34d7cd63          	blt	a5,a3,3614 <__subdf3+0x912>
    32be:	02000793          	li	a5,32
    32c2:	8f95                	sub	a5,a5,a3
    32c4:	00f59a33          	sll	s4,a1,a5
    32c8:	00ded633          	srl	a2,t4,a3
    32cc:	00fe97b3          	sll	a5,t4,a5
    32d0:	00ca6a33          	or	s4,s4,a2
    32d4:	00f037b3          	snez	a5,a5
    32d8:	00d5d6b3          	srl	a3,a1,a3
    32dc:	00fa6a33          	or	s4,s4,a5
    32e0:	9736                	add	a4,a4,a3
    32e2:	98d2                	add	a7,a7,s4
    32e4:	0148ba33          	sltu	s4,a7,s4
    32e8:	8946                	mv	s2,a7
    32ea:	9a3a                	add	s4,s4,a4
    32ec:	89c2                	mv	s3,a6
    32ee:	b65d                	j	2e94 <__subdf3+0x192>
    32f0:	0e031663          	bnez	t1,33dc <__subdf3+0x6da>
    32f4:	00198793          	addi	a5,s3,1
    32f8:	7fe7f693          	andi	a3,a5,2046
    32fc:	eef5                	bnez	a3,33f8 <__subdf3+0x6f6>
    32fe:	01d5e633          	or	a2,a1,t4
    3302:	26099363          	bnez	s3,3568 <__subdf3+0x866>
    3306:	30060463          	beqz	a2,360e <__subdf3+0x90c>
    330a:	011767b3          	or	a5,a4,a7
    330e:	c3a9                	beqz	a5,3350 <__subdf3+0x64e>
    3310:	98f6                	add	a7,a7,t4
    3312:	972e                	add	a4,a4,a1
    3314:	01d8beb3          	sltu	t4,a7,t4
    3318:	01d70a33          	add	s4,a4,t4
    331c:	008a1793          	slli	a5,s4,0x8
    3320:	8946                	mv	s2,a7
    3322:	dc07dce3          	bgez	a5,30fa <__subdf3+0x3f8>
    3326:	ff8007b7          	lui	a5,0xff800
    332a:	17fd                	addi	a5,a5,-1 # ff7fffff <__top_dmem+0xff76ffff>
    332c:	00fa77b3          	and	a5,s4,a5
    3330:	01d79913          	slli	s2,a5,0x1d
    3334:	0038d893          	srli	a7,a7,0x3
    3338:	0037d713          	srli	a4,a5,0x3
    333c:	0128e933          	or	s2,a7,s2
    3340:	4801                	li	a6,0
    3342:	4785                	li	a5,1
    3344:	b595                	j	31a8 <__subdf3+0x4a6>
    3346:	f0090ee3          	beqz	s2,3262 <__subdf3+0x560>
    334a:	85ba                	mv	a1,a4
    334c:	8ec6                	mv	t4,a7
    334e:	8472                	mv	s0,t3
    3350:	8a2e                	mv	s4,a1
    3352:	8976                	mv	s2,t4
    3354:	00797793          	andi	a5,s2,7
    3358:	da0785e3          	beqz	a5,3102 <__subdf3+0x400>
    335c:	478d                	li	a5,3
    335e:	4cf48863          	beq	s1,a5,382e <__subdf3+0xb2c>
    3362:	0097c763          	blt	a5,s1,3370 <__subdf3+0x66e>
    3366:	4a048b63          	beqz	s1,381c <__subdf3+0xb1a>
    336a:	4789                	li	a5,2
    336c:	4af48563          	beq	s1,a5,3816 <__subdf3+0xb14>
    3370:	4981                	li	s3,0
    3372:	480d                	li	a6,3
    3374:	b661                	j	2efc <__subdf3+0x1fa>
    3376:	fe078693          	addi	a3,a5,-32
    337a:	02000613          	li	a2,32
    337e:	00d756b3          	srl	a3,a4,a3
    3382:	00c78a63          	beq	a5,a2,3396 <__subdf3+0x694>
    3386:	04000613          	li	a2,64
    338a:	40f607b3          	sub	a5,a2,a5
    338e:	00f717b3          	sll	a5,a4,a5
    3392:	00f8e8b3          	or	a7,a7,a5
    3396:	01103933          	snez	s2,a7
    339a:	00d96933          	or	s2,s2,a3
    339e:	b431                	j	2daa <__subdf3+0xa8>
    33a0:	ff8006b7          	lui	a3,0xff800
    33a4:	16fd                	addi	a3,a3,-1 # ff7fffff <__top_dmem+0xff76ffff>
    33a6:	40f987b3          	sub	a5,s3,a5
    33aa:	00d775b3          	and	a1,a4,a3
    33ae:	4e81                	li	t4,0
    33b0:	4801                	li	a6,0
    33b2:	b37d                	j	3160 <__subdf3+0x45e>
    33b4:	00779713          	slli	a4,a5,0x7
    33b8:	fa075ce3          	bgez	a4,3370 <__subdf3+0x66e>
    33bc:	4805                	li	a6,1
    33be:	bd91                	j	3212 <__subdf3+0x510>
    33c0:	14048e63          	beqz	s1,351c <__subdf3+0x81a>
    33c4:	478d                	li	a5,3
    33c6:	14f48963          	beq	s1,a5,3518 <__subdf3+0x816>
    33ca:	4789                	li	a5,2
    33cc:	32f48363          	beq	s1,a5,36f2 <__subdf3+0x9f0>
    33d0:	5a7d                	li	s4,-1
    33d2:	597d                	li	s2,-1
    33d4:	7fe00993          	li	s3,2046
    33d8:	4815                	li	a6,5
    33da:	b62d                	j	2f04 <__subdf3+0x202>
    33dc:	ea098be3          	beqz	s3,3292 <__subdf3+0x590>
    33e0:	01675813          	srli	a6,a4,0x16
    33e4:	00184813          	xori	a6,a6,1
    33e8:	00187813          	andi	a6,a6,1
    33ec:	85ba                	mv	a1,a4
    33ee:	8ec6                	mv	t4,a7
    33f0:	7ff00793          	li	a5,2047
    33f4:	0812                	slli	a6,a6,0x4
    33f6:	b3ad                	j	3160 <__subdf3+0x45e>
    33f8:	7ff00693          	li	a3,2047
    33fc:	fcd782e3          	beq	a5,a3,33c0 <__subdf3+0x6be>
    3400:	011e86b3          	add	a3,t4,a7
    3404:	01d6beb3          	sltu	t4,a3,t4
    3408:	972e                	add	a4,a4,a1
    340a:	9776                	add	a4,a4,t4
    340c:	8285                	srli	a3,a3,0x1
    340e:	01f71913          	slli	s2,a4,0x1f
    3412:	00d96933          	or	s2,s2,a3
    3416:	00175a13          	srli	s4,a4,0x1
    341a:	8a9d                	andi	a3,a3,7
    341c:	89be                	mv	s3,a5
    341e:	b475                	j	2eca <__subdf3+0x1c8>
    3420:	41d88eb3          	sub	t4,a7,t4
    3424:	8f0d                	sub	a4,a4,a1
    3426:	01d8b8b3          	sltu	a7,a7,t4
    342a:	8976                	mv	s2,t4
    342c:	41170a33          	sub	s4,a4,a7
    3430:	8472                	mv	s0,t3
    3432:	ba59                	j	2dc8 <__subdf3+0xc6>
    3434:	7ff00693          	li	a3,2047
    3438:	10d78963          	beq	a5,a3,354a <__subdf3+0x848>
    343c:	85ba                	mv	a1,a4
    343e:	8ec6                	mv	t4,a7
    3440:	8472                	mv	s0,t3
    3442:	4801                	li	a6,0
    3444:	bb31                	j	3160 <__subdf3+0x45e>
    3446:	7ff00313          	li	t1,2047
    344a:	20698e63          	beq	s3,t1,3666 <__subdf3+0x964>
    344e:	28680363          	beq	a6,t1,36d4 <__subdf3+0x9d2>
    3452:	ca9d                	beqz	a3,3488 <__subdf3+0x786>
    3454:	2c090463          	beqz	s2,371c <__subdf3+0xa1a>
    3458:	883e                	mv	a6,a5
    345a:	4581                	li	a1,0
    345c:	7ff00793          	li	a5,2047
    3460:	00080737          	lui	a4,0x80
    3464:	4901                	li	s2,0
    3466:	b4f1                	j	2f32 <__subdf3+0x230>
    3468:	98f6                	add	a7,a7,t4
    346a:	972e                	add	a4,a4,a1
    346c:	01d8beb3          	sltu	t4,a7,t4
    3470:	01d70a33          	add	s4,a4,t4
    3474:	008a1793          	slli	a5,s4,0x8
    3478:	8946                	mv	s2,a7
    347a:	1407dd63          	bgez	a5,35d4 <__subdf3+0x8d2>
    347e:	4989                	li	s3,2
    3480:	b41d                	j	2ea6 <__subdf3+0x1a4>
    3482:	d0040de3          	beqz	s0,319c <__subdf3+0x49a>
    3486:	b939                	j	30a4 <__subdf3+0x3a2>
    3488:	22090663          	beqz	s2,36b4 <__subdf3+0x9b2>
    348c:	00361693          	slli	a3,a2,0x3
    3490:	01d71913          	slli	s2,a4,0x1d
    3494:	828d                	srli	a3,a3,0x3
    3496:	00d96933          	or	s2,s2,a3
    349a:	830d                	srli	a4,a4,0x3
    349c:	8472                	mv	s0,t3
    349e:	883e                	mv	a6,a5
    34a0:	b9e1                	j	3178 <__subdf3+0x476>
    34a2:	411e88b3          	sub	a7,t4,a7
    34a6:	40e58733          	sub	a4,a1,a4
    34aa:	011ebeb3          	sltu	t4,t4,a7
    34ae:	8946                	mv	s2,a7
    34b0:	41d70a33          	sub	s4,a4,t4
    34b4:	4985                	li	s3,1
    34b6:	b201                	j	2db6 <__subdf3+0xb4>
    34b8:	cc65                	beqz	s0,35b0 <__subdf3+0x8ae>
    34ba:	00779713          	slli	a4,a5,0x7
    34be:	0c074563          	bltz	a4,3588 <__subdf3+0x886>
    34c2:	ea0607e3          	beqz	a2,3370 <__subdf3+0x66e>
    34c6:	4981                	li	s3,0
    34c8:	4405                	li	s0,1
    34ca:	480d                	li	a6,3
    34cc:	bc05                	j	2efc <__subdf3+0x1fa>
    34ce:	ec5d                	bnez	s0,358c <__subdf3+0x88a>
    34d0:	00779713          	slli	a4,a5,0x7
    34d4:	ee0744e3          	bltz	a4,33bc <__subdf3+0x6ba>
    34d8:	e8060ce3          	beqz	a2,3370 <__subdf3+0x66e>
    34dc:	4981                	li	s3,0
    34de:	4401                	li	s0,0
    34e0:	480d                	li	a6,3
    34e2:	bc29                	j	2efc <__subdf3+0x1fa>
    34e4:	00586813          	ori	a6,a6,5
    34e8:	ba040ee3          	beqz	s0,30a4 <__subdf3+0x3a2>
    34ec:	b945                	j	319c <__subdf3+0x49a>
    34ee:	fe078693          	addi	a3,a5,-32
    34f2:	02000613          	li	a2,32
    34f6:	00d756b3          	srl	a3,a4,a3
    34fa:	00c78a63          	beq	a5,a2,350e <__subdf3+0x80c>
    34fe:	04000613          	li	a2,64
    3502:	40f607b3          	sub	a5,a2,a5
    3506:	00f717b3          	sll	a5,a4,a5
    350a:	00f8e8b3          	or	a7,a7,a5
    350e:	01103a33          	snez	s4,a7
    3512:	00da6a33          	or	s4,s4,a3
    3516:	ba95                	j	2e8a <__subdf3+0x188>
    3518:	ea041ce3          	bnez	s0,33d0 <__subdf3+0x6ce>
    351c:	4815                	li	a6,5
    351e:	b659                	j	30a4 <__subdf3+0x3a2>
    3520:	fe068793          	addi	a5,a3,-32
    3524:	02000613          	li	a2,32
    3528:	00f5d7b3          	srl	a5,a1,a5
    352c:	00c68a63          	beq	a3,a2,3540 <__subdf3+0x83e>
    3530:	04000613          	li	a2,64
    3534:	40d606b3          	sub	a3,a2,a3
    3538:	00d596b3          	sll	a3,a1,a3
    353c:	00deeeb3          	or	t4,t4,a3
    3540:	01d03933          	snez	s2,t4
    3544:	00f96933          	or	s2,s2,a5
    3548:	bcad                	j	2fc2 <__subdf3+0x2c0>
    354a:	011766b3          	or	a3,a4,a7
    354e:	d2068be3          	beqz	a3,3284 <__subdf3+0x582>
    3552:	01675813          	srli	a6,a4,0x16
    3556:	00184813          	xori	a6,a6,1
    355a:	00187813          	andi	a6,a6,1
    355e:	0812                	slli	a6,a6,0x4
    3560:	85ba                	mv	a1,a4
    3562:	8ec6                	mv	t4,a7
    3564:	8472                	mv	s0,t3
    3566:	beed                	j	3160 <__subdf3+0x45e>
    3568:	7ff00793          	li	a5,2047
    356c:	14f98b63          	beq	s3,a5,36c2 <__subdf3+0x9c0>
    3570:	1af80a63          	beq	a6,a5,3724 <__subdf3+0xa22>
    3574:	011767b3          	or	a5,a4,a7
    3578:	12061863          	bnez	a2,36a8 <__subdf3+0x9a6>
    357c:	85ba                	mv	a1,a4
    357e:	8ec6                	mv	t4,a7
    3580:	8836                	mv	a6,a3
    3582:	7ff00793          	li	a5,2047
    3586:	bee9                	j	3160 <__subdf3+0x45e>
    3588:	8822                	mv	a6,s0
    358a:	b161                	j	3212 <__subdf3+0x510>
    358c:	ff86b713          	sltiu	a4,a3,-8
    3590:	00173713          	seqz	a4,a4
    3594:	97ba                	add	a5,a5,a4
    3596:	00779713          	slli	a4,a5,0x7
    359a:	fe0747e3          	bltz	a4,3588 <__subdf3+0x886>
    359e:	dc0609e3          	beqz	a2,3370 <__subdf3+0x66e>
    35a2:	00890793          	addi	a5,s2,8
    35a6:	0127b933          	sltu	s2,a5,s2
    35aa:	9a4a                	add	s4,s4,s2
    35ac:	893e                	mv	s2,a5
    35ae:	bf21                	j	34c6 <__subdf3+0x7c4>
    35b0:	ff86b713          	sltiu	a4,a3,-8
    35b4:	00173713          	seqz	a4,a4
    35b8:	97ba                	add	a5,a5,a4
    35ba:	00779713          	slli	a4,a5,0x7
    35be:	de074fe3          	bltz	a4,33bc <__subdf3+0x6ba>
    35c2:	da0607e3          	beqz	a2,3370 <__subdf3+0x66e>
    35c6:	00890793          	addi	a5,s2,8
    35ca:	0127b933          	sltu	s2,a5,s2
    35ce:	9a4a                	add	s4,s4,s2
    35d0:	893e                	mv	s2,a5
    35d2:	b729                	j	34dc <__subdf3+0x7da>
    35d4:	4985                	li	s3,1
    35d6:	4801                	li	a6,0
    35d8:	b215                	j	2efc <__subdf3+0x1fa>
    35da:	41d88eb3          	sub	t4,a7,t4
    35de:	8f0d                	sub	a4,a4,a1
    35e0:	01d8b8b3          	sltu	a7,a7,t4
    35e4:	8976                	mv	s2,t4
    35e6:	41170a33          	sub	s4,a4,a7
    35ea:	8472                	mv	s0,t3
    35ec:	4985                	li	s3,1
    35ee:	fc8ff06f          	j	2db6 <__subdf3+0xb4>
    35f2:	7ff00693          	li	a3,2047
    35f6:	04d78463          	beq	a5,a3,363e <__subdf3+0x93c>
    35fa:	85ba                	mv	a1,a4
    35fc:	8ec6                	mv	t4,a7
    35fe:	4801                	li	a6,0
    3600:	b685                	j	3160 <__subdf3+0x45e>
    3602:	00779713          	slli	a4,a5,0x7
    3606:	a60759e3          	bgez	a4,3078 <__subdf3+0x376>
    360a:	4805                	li	a6,1
    360c:	b119                	j	3212 <__subdf3+0x510>
    360e:	8a3a                	mv	s4,a4
    3610:	8946                	mv	s2,a7
    3612:	b4e5                	j	30fa <__subdf3+0x3f8>
    3614:	fe068793          	addi	a5,a3,-32
    3618:	02000613          	li	a2,32
    361c:	00f5d7b3          	srl	a5,a1,a5
    3620:	00c68a63          	beq	a3,a2,3634 <__subdf3+0x932>
    3624:	04000613          	li	a2,64
    3628:	40d606b3          	sub	a3,a2,a3
    362c:	00d596b3          	sll	a3,a1,a3
    3630:	00deeeb3          	or	t4,t4,a3
    3634:	01d03a33          	snez	s4,t4
    3638:	00fa6a33          	or	s4,s4,a5
    363c:	b15d                	j	32e2 <__subdf3+0x5e0>
    363e:	011766b3          	or	a3,a4,a7
    3642:	c40682e3          	beqz	a3,3286 <__subdf3+0x584>
    3646:	01675813          	srli	a6,a4,0x16
    364a:	00184813          	xori	a6,a6,1
    364e:	00187813          	andi	a6,a6,1
    3652:	0812                	slli	a6,a6,0x4
    3654:	85ba                	mv	a1,a4
    3656:	8ec6                	mv	t4,a7
    3658:	b621                	j	3160 <__subdf3+0x45e>
    365a:	02000693          	li	a3,32
    365e:	8e9d                	sub	a3,a3,a5
    3660:	4601                	li	a2,0
    3662:	fa4ff06f          	j	2e06 <__subdf3+0x104>
    3666:	ead1                	bnez	a3,36fa <__subdf3+0x9f8>
    3668:	e33810e3          	bne	a6,s3,3488 <__subdf3+0x786>
    366c:	04090463          	beqz	s2,36b4 <__subdf3+0x9b2>
    3670:	00971693          	slli	a3,a4,0x9
    3674:	47c1                	li	a5,16
    3676:	e006dbe3          	bgez	a3,348c <__subdf3+0x78a>
    367a:	85ba                	mv	a1,a4
    367c:	8ec6                	mv	t4,a7
    367e:	7ff00793          	li	a5,2047
    3682:	8472                	mv	s0,t3
    3684:	4801                	li	a6,0
    3686:	bce9                	j	3160 <__subdf3+0x45e>
    3688:	00f6e733          	or	a4,a3,a5
    368c:	bc070be3          	beqz	a4,3262 <__subdf3+0x560>
    3690:	85be                	mv	a1,a5
    3692:	8eb6                	mv	t4,a3
    3694:	b975                	j	3350 <__subdf3+0x64e>
    3696:	00959793          	slli	a5,a1,0x9
    369a:	0e07c363          	bltz	a5,3780 <__subdf3+0xa7e>
    369e:	11380863          	beq	a6,s3,37ae <__subdf3+0xaac>
    36a2:	46c1                	li	a3,16
    36a4:	011767b3          	or	a5,a4,a7
    36a8:	8836                	mv	a6,a3
    36aa:	ac079ae3          	bnez	a5,317e <__subdf3+0x47c>
    36ae:	7ff00793          	li	a5,2047
    36b2:	b47d                	j	3160 <__subdf3+0x45e>
    36b4:	4581                	li	a1,0
    36b6:	7ff00793          	li	a5,2047
    36ba:	00080737          	lui	a4,0x80
    36be:	4841                	li	a6,16
    36c0:	b88d                	j	2f32 <__subdf3+0x230>
    36c2:	fa71                	bnez	a2,3696 <__subdf3+0x994>
    36c4:	0d380f63          	beq	a6,s3,37a2 <__subdf3+0xaa0>
    36c8:	85ba                	mv	a1,a4
    36ca:	8ec6                	mv	t4,a7
    36cc:	7ff00793          	li	a5,2047
    36d0:	4801                	li	a6,0
    36d2:	b479                	j	3160 <__subdf3+0x45e>
    36d4:	06091863          	bnez	s2,3744 <__subdf3+0xa42>
    36d8:	def1                	beqz	a3,36b4 <__subdf3+0x9b2>
    36da:	00351913          	slli	s2,a0,0x3
    36de:	01d59713          	slli	a4,a1,0x1d
    36e2:	00395913          	srli	s2,s2,0x3
    36e6:	00e96933          	or	s2,s2,a4
    36ea:	883e                	mv	a6,a5
    36ec:	0035d713          	srli	a4,a1,0x3
    36f0:	b461                	j	3178 <__subdf3+0x476>
    36f2:	cc040fe3          	beqz	s0,33d0 <__subdf3+0x6ce>
    36f6:	4815                	li	a6,5
    36f8:	b275                	j	30a4 <__subdf3+0x3a2>
    36fa:	00959693          	slli	a3,a1,0x9
    36fe:	0406c963          	bltz	a3,3750 <__subdf3+0xa4e>
    3702:	01380463          	beq	a6,s3,370a <__subdf3+0xa08>
    3706:	47c1                	li	a5,16
    3708:	b3b1                	j	3454 <__subdf3+0x752>
    370a:	47c1                	li	a5,16
    370c:	fc0907e3          	beqz	s2,36da <__subdf3+0x9d8>
    3710:	00971793          	slli	a5,a4,0x9
    3714:	fe07d9e3          	bgez	a5,3706 <__subdf3+0xa04>
    3718:	47c1                	li	a5,16
    371a:	bb3d                	j	3458 <__subdf3+0x756>
    371c:	883e                	mv	a6,a5
    371e:	7ff00793          	li	a5,2047
    3722:	bc3d                	j	3160 <__subdf3+0x45e>
    3724:	011767b3          	or	a5,a4,a7
    3728:	ef95                	bnez	a5,3764 <__subdf3+0xa62>
    372a:	4801                	li	a6,0
    372c:	96060ce3          	beqz	a2,30a4 <__subdf3+0x3a2>
    3730:	00351793          	slli	a5,a0,0x3
    3734:	01d59913          	slli	s2,a1,0x1d
    3738:	838d                	srli	a5,a5,0x3
    373a:	00f96933          	or	s2,s2,a5
    373e:	0035d713          	srli	a4,a1,0x3
    3742:	bc1d                	j	3178 <__subdf3+0x476>
    3744:	00971593          	slli	a1,a4,0x9
    3748:	0405d763          	bgez	a1,3796 <__subdf3+0xa94>
    374c:	d69d                	beqz	a3,367a <__subdf3+0x978>
    374e:	b329                	j	3458 <__subdf3+0x756>
    3750:	d13812e3          	bne	a6,s3,3454 <__subdf3+0x752>
    3754:	f80903e3          	beqz	s2,36da <__subdf3+0x9d8>
    3758:	00971693          	slli	a3,a4,0x9
    375c:	ce06cee3          	bltz	a3,3458 <__subdf3+0x756>
    3760:	47c1                	li	a5,16
    3762:	b9cd                	j	3454 <__subdf3+0x752>
    3764:	00971793          	slli	a5,a4,0x9
    3768:	0207db63          	bgez	a5,379e <__subdf3+0xa9c>
    376c:	de31                	beqz	a2,36c8 <__subdf3+0x9c6>
    376e:	8836                	mv	a6,a3
    3770:	4581                	li	a1,0
    3772:	7ff00793          	li	a5,2047
    3776:	00080737          	lui	a4,0x80
    377a:	4901                	li	s2,0
    377c:	fb6ff06f          	j	2f32 <__subdf3+0x230>
    3780:	011767b3          	or	a5,a4,a7
    3784:	f33812e3          	bne	a6,s3,36a8 <__subdf3+0x9a6>
    3788:	d3b1                	beqz	a5,36cc <__subdf3+0x9ca>
    378a:	00971613          	slli	a2,a4,0x9
    378e:	fe0640e3          	bltz	a2,376e <__subdf3+0xa6c>
    3792:	46c1                	li	a3,16
    3794:	bf11                	j	36a8 <__subdf3+0x9a6>
    3796:	47c1                	li	a5,16
    3798:	ce068ae3          	beqz	a3,348c <__subdf3+0x78a>
    379c:	b975                	j	3458 <__subdf3+0x756>
    379e:	46c1                	li	a3,16
    37a0:	bbd1                	j	3574 <__subdf3+0x872>
    37a2:	011767b3          	or	a5,a4,a7
    37a6:	c2079de3          	bnez	a5,33e0 <__subdf3+0x6de>
    37aa:	4801                	li	a6,0
    37ac:	b8e5                	j	30a4 <__subdf3+0x3a2>
    37ae:	011767b3          	or	a5,a4,a7
    37b2:	4841                	li	a6,16
    37b4:	dfb5                	beqz	a5,3730 <__subdf3+0xa2e>
    37b6:	00971613          	slli	a2,a4,0x9
    37ba:	46c1                	li	a3,16
    37bc:	ee0656e3          	bgez	a2,36a8 <__subdf3+0x9a6>
    37c0:	b77d                	j	376e <__subdf3+0xa6c>
    37c2:	8e0788e3          	beqz	a5,30b2 <__subdf3+0x3b0>
    37c6:	413806b3          	sub	a3,a6,s3
    37ca:	87b6                	mv	a5,a3
    37cc:	fa098463          	beqz	s3,2f74 <__subdf3+0x272>
    37d0:	03800793          	li	a5,56
    37d4:	00d7c863          	blt	a5,a3,37e4 <__subdf3+0xae2>
    37d8:	008007b7          	lui	a5,0x800
    37dc:	8ddd                	or	a1,a1,a5
    37de:	8472                	mv	s0,t3
    37e0:	fb8ff06f          	j	2f98 <__subdf3+0x296>
    37e4:	8472                	mv	s0,t3
    37e6:	4905                	li	s2,1
    37e8:	fdaff06f          	j	2fc2 <__subdf3+0x2c0>
    37ec:	b00784e3          	beqz	a5,32f4 <__subdf3+0x5f2>
    37f0:	413806b3          	sub	a3,a6,s3
    37f4:	00099463          	bnez	s3,37fc <__subdf3+0xafa>
    37f8:	87b6                	mv	a5,a3
    37fa:	bc71                	j	3296 <__subdf3+0x594>
    37fc:	03800793          	li	a5,56
    3800:	4a05                	li	s4,1
    3802:	aed7c0e3          	blt	a5,a3,32e2 <__subdf3+0x5e0>
    3806:	008007b7          	lui	a5,0x800
    380a:	8ddd                	or	a1,a1,a5
    380c:	b475                	j	32b8 <__subdf3+0x5b6>
    380e:	85d2                	mv	a1,s4
    3810:	8eca                	mv	t4,s2
    3812:	87ce                	mv	a5,s3
    3814:	b2b1                	j	3160 <__subdf3+0x45e>
    3816:	d80416e3          	bnez	s0,35a2 <__subdf3+0x8a0>
    381a:	b1c9                	j	34dc <__subdf3+0x7da>
    381c:	00f97793          	andi	a5,s2,15
    3820:	4711                	li	a4,4
    3822:	b4e787e3          	beq	a5,a4,3370 <__subdf3+0x66e>
    3826:	4981                	li	s3,0
    3828:	4685                	li	a3,1
    382a:	ec0ff06f          	j	2eea <__subdf3+0x1e8>
    382e:	d8040ce3          	beqz	s0,35c6 <__subdf3+0x8c4>
    3832:	b951                	j	34c6 <__subdf3+0x7c4>

00003834 <__fixdfsi>:
    3834:	86aa                	mv	a3,a0
    3836:	002027f3          	frrm	a5
    383a:	00100637          	lui	a2,0x100
    383e:	0145d793          	srli	a5,a1,0x14
    3842:	fff60713          	addi	a4,a2,-1 # fffff <__top_dmem+0x6ffff>
    3846:	7ff7f513          	andi	a0,a5,2047
    384a:	3fe00813          	li	a6,1022
    384e:	8f6d                	and	a4,a4,a1
    3850:	87b6                	mv	a5,a3
    3852:	81fd                	srli	a1,a1,0x1f
    3854:	00a84963          	blt	a6,a0,3866 <__fixdfsi+0x32>
    3858:	e52d                	bnez	a0,38c2 <__fixdfsi+0x8e>
    385a:	8f55                	or	a4,a4,a3
    385c:	cb25                	beqz	a4,38cc <__fixdfsi+0x98>
    385e:	4785                	li	a5,1
    3860:	0017a073          	csrs	fflags,a5
    3864:	8082                	ret
    3866:	41d00813          	li	a6,1053
    386a:	00a85d63          	bge	a6,a0,3884 <__fixdfsi+0x50>
    386e:	c1a5                	beqz	a1,38ce <__fixdfsi+0x9a>
    3870:	41e00793          	li	a5,1054
    3874:	08f50163          	beq	a0,a5,38f6 <__fixdfsi+0xc2>
    3878:	80000537          	lui	a0,0x80000
    387c:	47c1                	li	a5,16
    387e:	0017a073          	csrs	fflags,a5
    3882:	8082                	ret
    3884:	43300813          	li	a6,1075
    3888:	40a80833          	sub	a6,a6,a0
    388c:	48fd                	li	a7,31
    388e:	8f51                	or	a4,a4,a2
    3890:	0508d663          	bge	a7,a6,38dc <__fixdfsi+0xa8>
    3894:	02000613          	li	a2,32
    3898:	00c80763          	beq	a6,a2,38a6 <__fixdfsi+0x72>
    389c:	c0d50793          	addi	a5,a0,-1011 # 7ffffc0d <__top_dmem+0x7ff6fc0d>
    38a0:	00f717b3          	sll	a5,a4,a5
    38a4:	8fd5                	or	a5,a5,a3
    38a6:	41300693          	li	a3,1043
    38aa:	8e89                	sub	a3,a3,a0
    38ac:	00f037b3          	snez	a5,a5
    38b0:	00d75533          	srl	a0,a4,a3
    38b4:	c199                	beqz	a1,38ba <__fixdfsi+0x86>
    38b6:	40a00533          	neg	a0,a0
    38ba:	d7cd                	beqz	a5,3864 <__fixdfsi+0x30>
    38bc:	0017a073          	csrs	fflags,a5
    38c0:	8082                	ret
    38c2:	4501                	li	a0,0
    38c4:	4785                	li	a5,1
    38c6:	0017a073          	csrs	fflags,a5
    38ca:	8082                	ret
    38cc:	8082                	ret
    38ce:	80000537          	lui	a0,0x80000
    38d2:	157d                	addi	a0,a0,-1 # 7fffffff <__top_dmem+0x7ff6ffff>
    38d4:	47c1                	li	a5,16
    38d6:	0017a073          	csrs	fflags,a5
    38da:	8082                	ret
    38dc:	bed50793          	addi	a5,a0,-1043
    38e0:	00f69633          	sll	a2,a3,a5
    38e4:	00f71733          	sll	a4,a4,a5
    38e8:	0106d6b3          	srl	a3,a3,a6
    38ec:	00c037b3          	snez	a5,a2
    38f0:	00d76533          	or	a0,a4,a3
    38f4:	b7c1                	j	38b4 <__fixdfsi+0x80>
    38f6:	072e                	slli	a4,a4,0xb
    38f8:	0156d793          	srli	a5,a3,0x15
    38fc:	8f5d                	or	a4,a4,a5
    38fe:	ff2d                	bnez	a4,3878 <__fixdfsi+0x44>
    3900:	06ae                	slli	a3,a3,0xb
    3902:	e681                	bnez	a3,390a <__fixdfsi+0xd6>
    3904:	80000537          	lui	a0,0x80000
    3908:	8082                	ret
    390a:	87ae                	mv	a5,a1
    390c:	80000537          	lui	a0,0x80000
    3910:	0017a073          	csrs	fflags,a5
    3914:	8082                	ret

00003916 <__floatsidf>:
    3916:	1141                	addi	sp,sp,-16
    3918:	c606                	sw	ra,12(sp)
    391a:	c422                	sw	s0,8(sp)
    391c:	c226                	sw	s1,4(sp)
    391e:	cd0d                	beqz	a0,3958 <__floatsidf+0x42>
    3920:	41f55713          	srai	a4,a0,0x1f
    3924:	00a744b3          	xor	s1,a4,a0
    3928:	8c99                	sub	s1,s1,a4
    392a:	87aa                	mv	a5,a0
    392c:	8526                	mv	a0,s1
    392e:	01f7d413          	srli	s0,a5,0x1f
    3932:	2e65                	jal	3cea <__clzsi2>
    3934:	41e00793          	li	a5,1054
    3938:	8f89                	sub	a5,a5,a0
    393a:	4729                	li	a4,10
    393c:	7ff7f793          	andi	a5,a5,2047
    3940:	02a74b63          	blt	a4,a0,3976 <__floatsidf+0x60>
    3944:	472d                	li	a4,11
    3946:	8f09                	sub	a4,a4,a0
    3948:	00e4d733          	srl	a4,s1,a4
    394c:	0555                	addi	a0,a0,21 # 80000015 <__top_dmem+0x7ff70015>
    394e:	0732                	slli	a4,a4,0xc
    3950:	00a494b3          	sll	s1,s1,a0
    3954:	8331                	srli	a4,a4,0xc
    3956:	a029                	j	3960 <__floatsidf+0x4a>
    3958:	4401                	li	s0,0
    395a:	4781                	li	a5,0
    395c:	4701                	li	a4,0
    395e:	4481                	li	s1,0
    3960:	07d2                	slli	a5,a5,0x14
    3962:	047e                	slli	s0,s0,0x1f
    3964:	8fd9                	or	a5,a5,a4
    3966:	40b2                	lw	ra,12(sp)
    3968:	8fc1                	or	a5,a5,s0
    396a:	4422                	lw	s0,8(sp)
    396c:	8526                	mv	a0,s1
    396e:	85be                	mv	a1,a5
    3970:	4492                	lw	s1,4(sp)
    3972:	0141                	addi	sp,sp,16
    3974:	8082                	ret
    3976:	1555                	addi	a0,a0,-11
    3978:	00a49733          	sll	a4,s1,a0
    397c:	0732                	slli	a4,a4,0xc
    397e:	8331                	srli	a4,a4,0xc
    3980:	4481                	li	s1,0
    3982:	bff9                	j	3960 <__floatsidf+0x4a>

00003984 <__fixdfdi>:
    3984:	002027f3          	frrm	a5
    3988:	001006b7          	lui	a3,0x100
    398c:	0145d793          	srli	a5,a1,0x14
    3990:	fff68713          	addi	a4,a3,-1 # fffff <__top_dmem+0x6ffff>
    3994:	7ff7f793          	andi	a5,a5,2047
    3998:	3fe00813          	li	a6,1022
    399c:	8f6d                	and	a4,a4,a1
    399e:	862a                	mv	a2,a0
    39a0:	81fd                	srli	a1,a1,0x1f
    39a2:	00f84963          	blt	a6,a5,39b4 <__fixdfdi+0x30>
    39a6:	c7b1                	beqz	a5,39f2 <__fixdfdi+0x6e>
    39a8:	4501                	li	a0,0
    39aa:	4581                	li	a1,0
    39ac:	4605                	li	a2,1
    39ae:	00162073          	csrs	fflags,a2
    39b2:	8082                	ret
    39b4:	43d00813          	li	a6,1085
    39b8:	00f85c63          	bge	a6,a5,39d0 <__fixdfdi+0x4c>
    39bc:	c5a1                	beqz	a1,3a04 <__fixdfdi+0x80>
    39be:	43e00693          	li	a3,1086
    39c2:	0cd78c63          	beq	a5,a3,3a9a <__fixdfdi+0x116>
    39c6:	4501                	li	a0,0
    39c8:	800005b7          	lui	a1,0x80000
    39cc:	4641                	li	a2,16
    39ce:	b7c5                	j	39ae <__fixdfdi+0x2a>
    39d0:	43200813          	li	a6,1074
    39d4:	8f55                	or	a4,a4,a3
    39d6:	02f85d63          	bge	a6,a5,3a10 <__fixdfdi+0x8c>
    39da:	bad78693          	addi	a3,a5,-1107 # 7ffbad <__top_dmem+0x76fbad>
    39de:	bcd78793          	addi	a5,a5,-1075
    39e2:	0a06c063          	bltz	a3,3a82 <__fixdfdi+0xfe>
    39e6:	00d51733          	sll	a4,a0,a3
    39ea:	4501                	li	a0,0
    39ec:	e1ad                	bnez	a1,3a4e <__fixdfdi+0xca>
    39ee:	85ba                	mv	a1,a4
    39f0:	8082                	ret
    39f2:	8f49                	or	a4,a4,a0
    39f4:	4581                	li	a1,0
    39f6:	4501                	li	a0,0
    39f8:	c709                	beqz	a4,3a02 <__fixdfdi+0x7e>
    39fa:	4605                	li	a2,1
    39fc:	00162073          	csrs	fflags,a2
    3a00:	8082                	ret
    3a02:	8082                	ret
    3a04:	800005b7          	lui	a1,0x80000
    3a08:	557d                	li	a0,-1
    3a0a:	15fd                	addi	a1,a1,-1 # 7fffffff <__top_dmem+0x7ff6ffff>
    3a0c:	4641                	li	a2,16
    3a0e:	b745                	j	39ae <__fixdfdi+0x2a>
    3a10:	43300693          	li	a3,1075
    3a14:	8e9d                	sub	a3,a3,a5
    3a16:	487d                	li	a6,31
    3a18:	04d84363          	blt	a6,a3,3a5e <__fixdfdi+0xda>
    3a1c:	bed78793          	addi	a5,a5,-1043
    3a20:	00f51633          	sll	a2,a0,a5
    3a24:	00d55533          	srl	a0,a0,a3
    3a28:	00f717b3          	sll	a5,a4,a5
    3a2c:	00c03633          	snez	a2,a2
    3a30:	8d5d                	or	a0,a0,a5
    3a32:	00d756b3          	srl	a3,a4,a3
    3a36:	c989                	beqz	a1,3a48 <__fixdfdi+0xc4>
    3a38:	00a037b3          	snez	a5,a0
    3a3c:	40d005b3          	neg	a1,a3
    3a40:	40f586b3          	sub	a3,a1,a5
    3a44:	40a00533          	neg	a0,a0
    3a48:	85b6                	mv	a1,a3
    3a4a:	f235                	bnez	a2,39ae <__fixdfdi+0x2a>
    3a4c:	8082                	ret
    3a4e:	00a037b3          	snez	a5,a0
    3a52:	40e005b3          	neg	a1,a4
    3a56:	40a00533          	neg	a0,a0
    3a5a:	8d9d                	sub	a1,a1,a5
    3a5c:	8082                	ret
    3a5e:	02000813          	li	a6,32
    3a62:	01068763          	beq	a3,a6,3a70 <__fixdfdi+0xec>
    3a66:	c0d78613          	addi	a2,a5,-1011
    3a6a:	00c71633          	sll	a2,a4,a2
    3a6e:	8e49                	or	a2,a2,a0
    3a70:	41300513          	li	a0,1043
    3a74:	8d1d                	sub	a0,a0,a5
    3a76:	00c03633          	snez	a2,a2
    3a7a:	00a75533          	srl	a0,a4,a0
    3a7e:	4681                	li	a3,0
    3a80:	bf5d                	j	3a36 <__fixdfdi+0xb2>
    3a82:	467d                	li	a2,31
    3a84:	00155693          	srli	a3,a0,0x1
    3a88:	8e1d                	sub	a2,a2,a5
    3a8a:	00c6d6b3          	srl	a3,a3,a2
    3a8e:	00f71733          	sll	a4,a4,a5
    3a92:	8f55                	or	a4,a4,a3
    3a94:	00f51533          	sll	a0,a0,a5
    3a98:	bf91                	j	39ec <__fixdfdi+0x68>
    3a9a:	8f49                	or	a4,a4,a0
    3a9c:	800005b7          	lui	a1,0x80000
    3aa0:	4501                	li	a0,0
    3aa2:	e311                	bnez	a4,3aa6 <__fixdfdi+0x122>
    3aa4:	8082                	ret
    3aa6:	4641                	li	a2,16
    3aa8:	b719                	j	39ae <__fixdfdi+0x2a>

00003aaa <__floatdidf>:
    3aaa:	1101                	addi	sp,sp,-32
    3aac:	ce06                	sw	ra,28(sp)
    3aae:	cc22                	sw	s0,24(sp)
    3ab0:	c452                	sw	s4,8(sp)
    3ab2:	c256                	sw	s5,4(sp)
    3ab4:	00202af3          	frrm	s5
    3ab8:	00b567b3          	or	a5,a0,a1
    3abc:	cbf1                	beqz	a5,3b90 <__floatdidf+0xe6>
    3abe:	ca26                	sw	s1,20(sp)
    3ac0:	c84a                	sw	s2,16(sp)
    3ac2:	c64e                	sw	s3,12(sp)
    3ac4:	892e                	mv	s2,a1
    3ac6:	84aa                	mv	s1,a0
    3ac8:	89ae                	mv	s3,a1
    3aca:	01f5da13          	srli	s4,a1,0x1f
    3ace:	1005c863          	bltz	a1,3bde <__floatdidf+0x134>
    3ad2:	844e                	mv	s0,s3
    3ad4:	0c098f63          	beqz	s3,3bb2 <__floatdidf+0x108>
    3ad8:	854e                	mv	a0,s3
    3ada:	2c01                	jal	3cea <__clzsi2>
    3adc:	43e00793          	li	a5,1086
    3ae0:	8f89                	sub	a5,a5,a0
    3ae2:	43300713          	li	a4,1075
    3ae6:	85aa                	mv	a1,a0
    3ae8:	16f75b63          	bge	a4,a5,3c5e <__floatdidf+0x1b4>
    3aec:	43600713          	li	a4,1078
    3af0:	10f74363          	blt	a4,a5,3bf6 <__floatdidf+0x14c>
    3af4:	4721                	li	a4,8
    3af6:	86a6                	mv	a3,s1
    3af8:	00e50e63          	beq	a0,a4,3b14 <__floatdidf+0x6a>
    3afc:	02800713          	li	a4,40
    3b00:	ff850613          	addi	a2,a0,-8
    3b04:	8f09                	sub	a4,a4,a0
    3b06:	00e4d733          	srl	a4,s1,a4
    3b0a:	00c99433          	sll	s0,s3,a2
    3b0e:	8c59                	or	s0,s0,a4
    3b10:	00c496b3          	sll	a3,s1,a2
    3b14:	ff800737          	lui	a4,0xff800
    3b18:	177d                	addi	a4,a4,-1 # ff7fffff <__top_dmem+0xff76ffff>
    3b1a:	0076f613          	andi	a2,a3,7
    3b1e:	8f61                	and	a4,a4,s0
    3b20:	10060963          	beqz	a2,3c32 <__floatdidf+0x188>
    3b24:	4609                	li	a2,2
    3b26:	1aca8f63          	beq	s5,a2,3ce4 <__floatdidf+0x23a>
    3b2a:	460d                	li	a2,3
    3b2c:	1aca8363          	beq	s5,a2,3cd2 <__floatdidf+0x228>
    3b30:	020a9863          	bnez	s5,3b60 <__floatdidf+0xb6>
    3b34:	00f6f613          	andi	a2,a3,15
    3b38:	4511                	li	a0,4
    3b3a:	02a60363          	beq	a2,a0,3b60 <__floatdidf+0xb6>
    3b3e:	00468613          	addi	a2,a3,4
    3b42:	00d636b3          	sltu	a3,a2,a3
    3b46:	9736                	add	a4,a4,a3
    3b48:	86b2                	mv	a3,a2
    3b4a:	00871613          	slli	a2,a4,0x8
    3b4e:	00065963          	bgez	a2,3b60 <__floatdidf+0xb6>
    3b52:	ff8007b7          	lui	a5,0xff800
    3b56:	17fd                	addi	a5,a5,-1 # ff7fffff <__top_dmem+0xff76ffff>
    3b58:	8f7d                	and	a4,a4,a5
    3b5a:	43f00793          	li	a5,1087
    3b5e:	8f8d                	sub	a5,a5,a1
    3b60:	00971613          	slli	a2,a4,0x9
    3b64:	07d2                	slli	a5,a5,0x14
    3b66:	8231                	srli	a2,a2,0xc
    3b68:	8e5d                	or	a2,a2,a5
    3b6a:	828d                	srli	a3,a3,0x3
    3b6c:	01fa1793          	slli	a5,s4,0x1f
    3b70:	0776                	slli	a4,a4,0x1d
    3b72:	8f55                	or	a4,a4,a3
    3b74:	8fd1                	or	a5,a5,a2
    3b76:	853a                	mv	a0,a4
    3b78:	85be                	mv	a1,a5
    3b7a:	0010e073          	csrsi	fflags,1
    3b7e:	40f2                	lw	ra,28(sp)
    3b80:	4462                	lw	s0,24(sp)
    3b82:	44d2                	lw	s1,20(sp)
    3b84:	4942                	lw	s2,16(sp)
    3b86:	49b2                	lw	s3,12(sp)
    3b88:	4a22                	lw	s4,8(sp)
    3b8a:	4a92                	lw	s5,4(sp)
    3b8c:	6105                	addi	sp,sp,32
    3b8e:	8082                	ret
    3b90:	4a01                	li	s4,0
    3b92:	4781                	li	a5,0
    3b94:	4701                	li	a4,0
    3b96:	4401                	li	s0,0
    3b98:	40f2                	lw	ra,28(sp)
    3b9a:	8522                	mv	a0,s0
    3b9c:	07d2                	slli	a5,a5,0x14
    3b9e:	4462                	lw	s0,24(sp)
    3ba0:	0a7e                	slli	s4,s4,0x1f
    3ba2:	8fd9                	or	a5,a5,a4
    3ba4:	0147e7b3          	or	a5,a5,s4
    3ba8:	4a92                	lw	s5,4(sp)
    3baa:	4a22                	lw	s4,8(sp)
    3bac:	85be                	mv	a1,a5
    3bae:	6105                	addi	sp,sp,32
    3bb0:	8082                	ret
    3bb2:	8526                	mv	a0,s1
    3bb4:	2a1d                	jal	3cea <__clzsi2>
    3bb6:	02050593          	addi	a1,a0,32
    3bba:	43e00793          	li	a5,1086
    3bbe:	02a00713          	li	a4,42
    3bc2:	8f8d                	sub	a5,a5,a1
    3bc4:	0ab75063          	bge	a4,a1,3c64 <__floatdidf+0x1ba>
    3bc8:	1555                	addi	a0,a0,-11
    3bca:	00a49733          	sll	a4,s1,a0
    3bce:	0732                	slli	a4,a4,0xc
    3bd0:	44d2                	lw	s1,20(sp)
    3bd2:	4942                	lw	s2,16(sp)
    3bd4:	49b2                	lw	s3,12(sp)
    3bd6:	7ff7f793          	andi	a5,a5,2047
    3bda:	8331                	srli	a4,a4,0xc
    3bdc:	bf75                	j	3b98 <__floatdidf+0xee>
    3bde:	00a037b3          	snez	a5,a0
    3be2:	40b009b3          	neg	s3,a1
    3be6:	40f989b3          	sub	s3,s3,a5
    3bea:	40a004b3          	neg	s1,a0
    3bee:	844e                	mv	s0,s3
    3bf0:	fc0981e3          	beqz	s3,3bb2 <__floatdidf+0x108>
    3bf4:	b5d5                	j	3ad8 <__floatdidf+0x2e>
    3bf6:	4421                	li	s0,8
    3bf8:	8c09                	sub	s0,s0,a0
    3bfa:	fe040693          	addi	a3,s0,-32
    3bfe:	0a06c463          	bltz	a3,3ca6 <__floatdidf+0x1fc>
    3c02:	00d9d6b3          	srl	a3,s3,a3
    3c06:	4401                	li	s0,0
    3c08:	01858613          	addi	a2,a1,24 # 80000018 <__top_dmem+0x7ff70018>
    3c0c:	03858713          	addi	a4,a1,56
    3c10:	06064f63          	bltz	a2,3c8e <__floatdidf+0x1e4>
    3c14:	00c49633          	sll	a2,s1,a2
    3c18:	4701                	li	a4,0
    3c1a:	8f51                	or	a4,a4,a2
    3c1c:	00e03733          	snez	a4,a4
    3c20:	8ed9                	or	a3,a3,a4
    3c22:	ff800737          	lui	a4,0xff800
    3c26:	177d                	addi	a4,a4,-1 # ff7fffff <__top_dmem+0xff76ffff>
    3c28:	0076f613          	andi	a2,a3,7
    3c2c:	8f61                	and	a4,a4,s0
    3c2e:	ee061be3          	bnez	a2,3b24 <__floatdidf+0x7a>
    3c32:	00971613          	slli	a2,a4,0x9
    3c36:	40f2                	lw	ra,28(sp)
    3c38:	4462                	lw	s0,24(sp)
    3c3a:	07d2                	slli	a5,a5,0x14
    3c3c:	8231                	srli	a2,a2,0xc
    3c3e:	8e5d                	or	a2,a2,a5
    3c40:	828d                	srli	a3,a3,0x3
    3c42:	01fa1793          	slli	a5,s4,0x1f
    3c46:	0776                	slli	a4,a4,0x1d
    3c48:	8fd1                	or	a5,a5,a2
    3c4a:	8f55                	or	a4,a4,a3
    3c4c:	44d2                	lw	s1,20(sp)
    3c4e:	4942                	lw	s2,16(sp)
    3c50:	49b2                	lw	s3,12(sp)
    3c52:	4a22                	lw	s4,8(sp)
    3c54:	4a92                	lw	s5,4(sp)
    3c56:	853a                	mv	a0,a4
    3c58:	85be                	mv	a1,a5
    3c5a:	6105                	addi	sp,sp,32
    3c5c:	8082                	ret
    3c5e:	472d                	li	a4,11
    3c60:	04e50f63          	beq	a0,a4,3cbe <__floatdidf+0x214>
    3c64:	02b00713          	li	a4,43
    3c68:	ff558413          	addi	s0,a1,-11
    3c6c:	8f0d                	sub	a4,a4,a1
    3c6e:	008999b3          	sll	s3,s3,s0
    3c72:	00e4d733          	srl	a4,s1,a4
    3c76:	01376733          	or	a4,a4,s3
    3c7a:	0732                	slli	a4,a4,0xc
    3c7c:	00849433          	sll	s0,s1,s0
    3c80:	4942                	lw	s2,16(sp)
    3c82:	44d2                	lw	s1,20(sp)
    3c84:	49b2                	lw	s3,12(sp)
    3c86:	8331                	srli	a4,a4,0xc
    3c88:	7ff7f793          	andi	a5,a5,2047
    3c8c:	b731                	j	3b98 <__floatdidf+0xee>
    3c8e:	467d                	li	a2,31
    3c90:	8e19                	sub	a2,a2,a4
    3c92:	0014d513          	srli	a0,s1,0x1
    3c96:	00c55533          	srl	a0,a0,a2
    3c9a:	00e99633          	sll	a2,s3,a4
    3c9e:	8e49                	or	a2,a2,a0
    3ca0:	00e49733          	sll	a4,s1,a4
    3ca4:	bf9d                	j	3c1a <__floatdidf+0x170>
    3ca6:	46fd                	li	a3,31
    3ca8:	8e81                	sub	a3,a3,s0
    3caa:	00199713          	slli	a4,s3,0x1
    3cae:	00d71733          	sll	a4,a4,a3
    3cb2:	0084d6b3          	srl	a3,s1,s0
    3cb6:	8ed9                	or	a3,a3,a4
    3cb8:	0089d433          	srl	s0,s3,s0
    3cbc:	b7b1                	j	3c08 <__floatdidf+0x15e>
    3cbe:	00c99713          	slli	a4,s3,0xc
    3cc2:	8426                	mv	s0,s1
    3cc4:	4942                	lw	s2,16(sp)
    3cc6:	44d2                	lw	s1,20(sp)
    3cc8:	49b2                	lw	s3,12(sp)
    3cca:	8331                	srli	a4,a4,0xc
    3ccc:	43300793          	li	a5,1075
    3cd0:	b5e1                	j	3b98 <__floatdidf+0xee>
    3cd2:	e80947e3          	bltz	s2,3b60 <__floatdidf+0xb6>
    3cd6:	00868613          	addi	a2,a3,8
    3cda:	00d636b3          	sltu	a3,a2,a3
    3cde:	9736                	add	a4,a4,a3
    3ce0:	86b2                	mv	a3,a2
    3ce2:	b5a5                	j	3b4a <__floatdidf+0xa0>
    3ce4:	e6095ee3          	bgez	s2,3b60 <__floatdidf+0xb6>
    3ce8:	b7fd                	j	3cd6 <__floatdidf+0x22c>

00003cea <__clzsi2>:
    3cea:	67c1                	lui	a5,0x10
    3cec:	02f57663          	bgeu	a0,a5,3d18 <__clzsi2+0x2e>
    3cf0:	10053793          	sltiu	a5,a0,256
    3cf4:	0017b793          	seqz	a5,a5
    3cf8:	078e                	slli	a5,a5,0x3
    3cfa:	02000713          	li	a4,32
    3cfe:	8f1d                	sub	a4,a4,a5
    3d00:	00f55533          	srl	a0,a0,a5
    3d04:	0007c797          	auipc	a5,0x7c
    3d08:	4fc78793          	addi	a5,a5,1276 # 80200 <__clz_tab>
    3d0c:	97aa                	add	a5,a5,a0
    3d0e:	0007c503          	lbu	a0,0(a5)
    3d12:	40a70533          	sub	a0,a4,a0
    3d16:	8082                	ret
    3d18:	010007b7          	lui	a5,0x1000
    3d1c:	02f57063          	bgeu	a0,a5,3d3c <__clzsi2+0x52>
    3d20:	47c1                	li	a5,16
    3d22:	00f55533          	srl	a0,a0,a5
    3d26:	0007c797          	auipc	a5,0x7c
    3d2a:	4da78793          	addi	a5,a5,1242 # 80200 <__clz_tab>
    3d2e:	97aa                	add	a5,a5,a0
    3d30:	0007c503          	lbu	a0,0(a5)
    3d34:	4741                	li	a4,16
    3d36:	40a70533          	sub	a0,a4,a0
    3d3a:	8082                	ret
    3d3c:	47e1                	li	a5,24
    3d3e:	00f55533          	srl	a0,a0,a5
    3d42:	0007c797          	auipc	a5,0x7c
    3d46:	4be78793          	addi	a5,a5,1214 # 80200 <__clz_tab>
    3d4a:	97aa                	add	a5,a5,a0
    3d4c:	0007c503          	lbu	a0,0(a5)
    3d50:	4721                	li	a4,8
    3d52:	40a70533          	sub	a0,a4,a0
    3d56:	8082                	ret

00003d58 <strnlen>:
    3d58:	00b506b3          	add	a3,a0,a1
    3d5c:	87aa                	mv	a5,a0
    3d5e:	e589                	bnez	a1,3d68 <strnlen+0x10>
    3d60:	a829                	j	3d7a <strnlen+0x22>
    3d62:	0785                	addi	a5,a5,1
    3d64:	00f68863          	beq	a3,a5,3d74 <strnlen+0x1c>
    3d68:	0007c703          	lbu	a4,0(a5)
    3d6c:	fb7d                	bnez	a4,3d62 <strnlen+0xa>
    3d6e:	40a78533          	sub	a0,a5,a0
    3d72:	8082                	ret
    3d74:	40a68533          	sub	a0,a3,a0
    3d78:	8082                	ret
    3d7a:	4501                	li	a0,0
    3d7c:	8082                	ret

00003d7e <strlen>:
    3d7e:	00357793          	andi	a5,a0,3
    3d82:	872a                	mv	a4,a0
    3d84:	ef9d                	bnez	a5,3dc2 <strlen+0x44>
    3d86:	7f7f86b7          	lui	a3,0x7f7f8
    3d8a:	f7f68693          	addi	a3,a3,-129 # 7f7f7f7f <__top_dmem+0x7f767f7f>
    3d8e:	55fd                	li	a1,-1
    3d90:	4310                	lw	a2,0(a4)
    3d92:	0711                	addi	a4,a4,4
    3d94:	00d677b3          	and	a5,a2,a3
    3d98:	97b6                	add	a5,a5,a3
    3d9a:	8fd1                	or	a5,a5,a2
    3d9c:	8fd5                	or	a5,a5,a3
    3d9e:	feb789e3          	beq	a5,a1,3d90 <strlen+0x12>
    3da2:	ffc74683          	lbu	a3,-4(a4)
    3da6:	40a707b3          	sub	a5,a4,a0
    3daa:	ca8d                	beqz	a3,3ddc <strlen+0x5e>
    3dac:	ffd74683          	lbu	a3,-3(a4)
    3db0:	c29d                	beqz	a3,3dd6 <strlen+0x58>
    3db2:	ffe74503          	lbu	a0,-2(a4)
    3db6:	00a03533          	snez	a0,a0
    3dba:	953e                	add	a0,a0,a5
    3dbc:	1579                	addi	a0,a0,-2
    3dbe:	8082                	ret
    3dc0:	d2f9                	beqz	a3,3d86 <strlen+0x8>
    3dc2:	00074783          	lbu	a5,0(a4)
    3dc6:	0705                	addi	a4,a4,1
    3dc8:	00377693          	andi	a3,a4,3
    3dcc:	fbf5                	bnez	a5,3dc0 <strlen+0x42>
    3dce:	8f09                	sub	a4,a4,a0
    3dd0:	fff70513          	addi	a0,a4,-1
    3dd4:	8082                	ret
    3dd6:	ffd78513          	addi	a0,a5,-3
    3dda:	8082                	ret
    3ddc:	ffc78513          	addi	a0,a5,-4
    3de0:	8082                	ret
	...

00003e00 <vector_table>:

    .section .vectors, "ax"
    .balign 64                        # RISC-V推荐每槽64字节对齐
#为了使每个入口之间间隔为4B，这里直接使用jal x0
vector_table:
    jal x0, trap_entry             # 0: 所有异常（Exception）统一入口
    3e00:	0400006f          	j	3e40 <trap_entry>
    jal x0, default_handler        # 1: User Software Interrupt
    3e04:	08c0006f          	j	3e90 <default_handler>
    jal x0, default_handler        # 2: Supervisor Software Interrupt
    3e08:	0880006f          	j	3e90 <default_handler>
    jal x0, msoft_handler          # 3: Machine Software Interrupt
    3e0c:	0540006f          	j	3e60 <msoft_handler>
    jal x0, default_handler        # 4: User Timer Interrupt
    3e10:	0800006f          	j	3e90 <default_handler>
    jal x0, default_handler        # 5: Supervisor Timer Interrupt
    3e14:	07c0006f          	j	3e90 <default_handler>
    jal x0, default_handler        # 6: Reserved
    3e18:	0780006f          	j	3e90 <default_handler>
    jal x0, mtimer_handler         # 7: Machine Timer Interrupt
    3e1c:	0540006f          	j	3e70 <mtimer_handler>
    jal x0, default_handler        # 8: User External Interrupt
    3e20:	0700006f          	j	3e90 <default_handler>
    jal x0, default_handler        # 9: Supervisor External Interrupt
    3e24:	06c0006f          	j	3e90 <default_handler>
    jal x0, default_handler        # 10: Reserved
    3e28:	0680006f          	j	3e90 <default_handler>
    jal x0, mext_handler           # 11: Machine External Interrupt
    3e2c:	0540006f          	j	3e80 <mext_handler>
    3e30:	00000013          	nop
    3e34:	00000013          	nop
    3e38:	00000013          	nop
    3e3c:	00000013          	nop

00003e40 <trap_entry>:

# =========== handler代码可以写在同文件或其它文件 ==========

    .globl trap_entry
trap_entry:
    addi sp, sp, -16         # 简单保护栈（如有C调用建议保存更多寄存器）
    3e40:	1141                	addi	sp,sp,-16
    sw ra, 0(sp)
    3e42:	c006                	sw	ra,0(sp)
    sw a0, 4(sp)
    3e44:	c22a                	sw	a0,4(sp)
    csrr a0, mcause
    3e46:	34202573          	csrr	a0,mcause
    csrr a1, mepc
    3e4a:	341025f3          	csrr	a1,mepc
    csrr a2, mtval
    3e4e:	34302673          	csrr	a2,mtval
    # 调用C trap处理函数，a0=mcause, a1=mepc, a2=mtval
    call trap_handler_c
    3e52:	f08fd0ef          	jal	155a <trap_handler_c>
    lw ra, 0(sp)
    3e56:	4082                	lw	ra,0(sp)
    lw a0, 4(sp)
    3e58:	4512                	lw	a0,4(sp)
    addi sp, sp, 16
    3e5a:	0141                	addi	sp,sp,16
    mret
    3e5c:	30200073          	mret

00003e60 <msoft_handler>:

    .globl msoft_handler
msoft_handler:
    addi sp, sp, -8
    3e60:	1161                	addi	sp,sp,-8
    sw ra, 0(sp)
    3e62:	c006                	sw	ra,0(sp)
    call msoft_handler_c
    3e64:	faafd0ef          	jal	160e <msoft_handler_c>
    lw ra, 0(sp)
    3e68:	4082                	lw	ra,0(sp)
    addi sp, sp, 8
    3e6a:	0121                	addi	sp,sp,8
    mret
    3e6c:	30200073          	mret

00003e70 <mtimer_handler>:

    .globl mtimer_handler
mtimer_handler:
    addi sp, sp, -8
    3e70:	1161                	addi	sp,sp,-8
    sw ra, 0(sp)
    3e72:	c006                	sw	ra,0(sp)
    call mtimer_handler_c
    3e74:	fb6fd0ef          	jal	162a <mtimer_handler_c>
    lw ra, 0(sp)
    3e78:	4082                	lw	ra,0(sp)
    addi sp, sp, 8
    3e7a:	0121                	addi	sp,sp,8
    mret
    3e7c:	30200073          	mret

00003e80 <mext_handler>:

    .globl mext_handler
mext_handler:
    addi sp, sp, -8
    3e80:	1161                	addi	sp,sp,-8
    sw ra, 0(sp)
    3e82:	c006                	sw	ra,0(sp)
    call mext_handler_c
    3e84:	fd8fd0ef          	jal	165c <mext_handler_c>
    lw ra, 0(sp)
    3e88:	4082                	lw	ra,0(sp)
    addi sp, sp, 8
    3e8a:	0121                	addi	sp,sp,8
    mret
    3e8c:	30200073          	mret

00003e90 <default_handler>:

default_handler:
    j default_handler
    3e90:	a001                	j	3e90 <default_handler>
	...

00003ec4 <_etext>:
	...

Disassembly of section .rodata:

00080000 <_srodata>:
   80000:	6548                	flw	fa0,12(a0)
   80002:	6c6c                	flw	fa1,92(s0)
   80004:	52202c6f          	jal	s8,82526 <_ebss+0x209e>
   80008:	5349                	li	t1,-14
   8000a:	21562d43          	fmadd.s	fs10,fa2,fs5,ft4,rdn
   8000e:	000a                	c.slli	zero,0x2
   80010:	6548                	flw	fa0,12(a0)
   80012:	6c6c                	flw	fa1,92(s0)
   80014:	6f77206f          	j	f2f0a <__stack_top+0x62f0a>
   80018:	6c72                	flw	fs8,28(sp)
   8001a:	0a64                	addi	s1,sp,284
   8001c:	0000                	unimp
   8001e:	0000                	unimp
   80020:	d05e                	sw	s7,32(sp)
   80022:	4eb2                	lw	t4,12(sp)
   80024:	0000                	unimp
   80026:	40a0                	lw	s0,64(s1)
   80028:	6e28                	flw	fa0,88(a2)
   8002a:	6c75                	lui	s8,0x1d
   8002c:	296c                	.insn	2, 0x296c
   8002e:	0000                	unimp
   80030:	10fc                	addi	a5,sp,108
   80032:	0000                	unimp
   80034:	1350                	addi	a2,sp,420
   80036:	0000                	unimp
   80038:	1342                	slli	t1,t1,0x30
   8003a:	0000                	unimp
   8003c:	1350                	addi	a2,sp,420
   8003e:	0000                	unimp
   80040:	1350                	addi	a2,sp,420
   80042:	0000                	unimp
   80044:	1350                	addi	a2,sp,420
   80046:	0000                	unimp
   80048:	1350                	addi	a2,sp,420
   8004a:	0000                	unimp
   8004c:	10da                	slli	ra,ra,0x36
   8004e:	0000                	unimp
   80050:	1350                	addi	a2,sp,420
   80052:	0000                	unimp
   80054:	1350                	addi	a2,sp,420
   80056:	0000                	unimp
   80058:	1086                	slli	ra,ra,0x21
   8005a:	0000                	unimp
   8005c:	10ee                	slli	ra,ra,0x3b
   8005e:	0000                	unimp
   80060:	1350                	addi	a2,sp,420
   80062:	0000                	unimp
   80064:	1090                	addi	a2,sp,96
   80066:	0000                	unimp
   80068:	109a                	slli	ra,ra,0x26
   8006a:	0000                	unimp
   8006c:	109a                	slli	ra,ra,0x26
   8006e:	0000                	unimp
   80070:	109a                	slli	ra,ra,0x26
   80072:	0000                	unimp
   80074:	109a                	slli	ra,ra,0x26
   80076:	0000                	unimp
   80078:	109a                	slli	ra,ra,0x26
   8007a:	0000                	unimp
   8007c:	109a                	slli	ra,ra,0x26
   8007e:	0000                	unimp
   80080:	109a                	slli	ra,ra,0x26
   80082:	0000                	unimp
   80084:	109a                	slli	ra,ra,0x26
   80086:	0000                	unimp
   80088:	109a                	slli	ra,ra,0x26
   8008a:	0000                	unimp
   8008c:	1350                	addi	a2,sp,420
   8008e:	0000                	unimp
   80090:	1350                	addi	a2,sp,420
   80092:	0000                	unimp
   80094:	1350                	addi	a2,sp,420
   80096:	0000                	unimp
   80098:	1350                	addi	a2,sp,420
   8009a:	0000                	unimp
   8009c:	1350                	addi	a2,sp,420
   8009e:	0000                	unimp
   800a0:	1350                	addi	a2,sp,420
   800a2:	0000                	unimp
   800a4:	1350                	addi	a2,sp,420
   800a6:	0000                	unimp
   800a8:	1350                	addi	a2,sp,420
   800aa:	0000                	unimp
   800ac:	1350                	addi	a2,sp,420
   800ae:	0000                	unimp
   800b0:	1350                	addi	a2,sp,420
   800b2:	0000                	unimp
   800b4:	1350                	addi	a2,sp,420
   800b6:	0000                	unimp
   800b8:	1350                	addi	a2,sp,420
   800ba:	0000                	unimp
   800bc:	1350                	addi	a2,sp,420
   800be:	0000                	unimp
   800c0:	1350                	addi	a2,sp,420
   800c2:	0000                	unimp
   800c4:	1350                	addi	a2,sp,420
   800c6:	0000                	unimp
   800c8:	1350                	addi	a2,sp,420
   800ca:	0000                	unimp
   800cc:	1350                	addi	a2,sp,420
   800ce:	0000                	unimp
   800d0:	1350                	addi	a2,sp,420
   800d2:	0000                	unimp
   800d4:	1350                	addi	a2,sp,420
   800d6:	0000                	unimp
   800d8:	1350                	addi	a2,sp,420
   800da:	0000                	unimp
   800dc:	1350                	addi	a2,sp,420
   800de:	0000                	unimp
   800e0:	1350                	addi	a2,sp,420
   800e2:	0000                	unimp
   800e4:	1350                	addi	a2,sp,420
   800e6:	0000                	unimp
   800e8:	1350                	addi	a2,sp,420
   800ea:	0000                	unimp
   800ec:	1350                	addi	a2,sp,420
   800ee:	0000                	unimp
   800f0:	1350                	addi	a2,sp,420
   800f2:	0000                	unimp
   800f4:	1350                	addi	a2,sp,420
   800f6:	0000                	unimp
   800f8:	1350                	addi	a2,sp,420
   800fa:	0000                	unimp
   800fc:	1350                	addi	a2,sp,420
   800fe:	0000                	unimp
   80100:	1350                	addi	a2,sp,420
   80102:	0000                	unimp
   80104:	12fa                	slli	t0,t0,0x3e
   80106:	0000                	unimp
   80108:	1350                	addi	a2,sp,420
   8010a:	0000                	unimp
   8010c:	1350                	addi	a2,sp,420
   8010e:	0000                	unimp
   80110:	1350                	addi	a2,sp,420
   80112:	0000                	unimp
   80114:	1350                	addi	a2,sp,420
   80116:	0000                	unimp
   80118:	1350                	addi	a2,sp,420
   8011a:	0000                	unimp
   8011c:	1350                	addi	a2,sp,420
   8011e:	0000                	unimp
   80120:	1350                	addi	a2,sp,420
   80122:	0000                	unimp
   80124:	1350                	addi	a2,sp,420
   80126:	0000                	unimp
   80128:	1350                	addi	a2,sp,420
   8012a:	0000                	unimp
   8012c:	1350                	addi	a2,sp,420
   8012e:	0000                	unimp
   80130:	112a                	slli	sp,sp,0x2a
   80132:	0000                	unimp
   80134:	1214                	addi	a3,sp,288
   80136:	0000                	unimp
   80138:	1350                	addi	a2,sp,420
   8013a:	0000                	unimp
   8013c:	127a                	slli	tp,tp,0x3e
   8013e:	0000                	unimp
   80140:	1350                	addi	a2,sp,420
   80142:	0000                	unimp
   80144:	1350                	addi	a2,sp,420
   80146:	0000                	unimp
   80148:	1350                	addi	a2,sp,420
   8014a:	0000                	unimp
   8014c:	1350                	addi	a2,sp,420
   8014e:	0000                	unimp
   80150:	1350                	addi	a2,sp,420
   80152:	0000                	unimp
   80154:	111e                	slli	sp,sp,0x27
   80156:	0000                	unimp
   80158:	1350                	addi	a2,sp,420
   8015a:	0000                	unimp
   8015c:	1350                	addi	a2,sp,420
   8015e:	0000                	unimp
   80160:	12c0                	addi	s0,sp,356
   80162:	0000                	unimp
   80164:	12c8                	addi	a0,sp,356
   80166:	0000                	unimp
   80168:	1350                	addi	a2,sp,420
   8016a:	0000                	unimp
   8016c:	1350                	addi	a2,sp,420
   8016e:	0000                	unimp
   80170:	1146                	slli	sp,sp,0x31
   80172:	0000                	unimp
   80174:	1350                	addi	a2,sp,420
   80176:	0000                	unimp
   80178:	12b8                	addi	a4,sp,360
   8017a:	0000                	unimp
   8017c:	1350                	addi	a2,sp,420
   8017e:	0000                	unimp
   80180:	1350                	addi	a2,sp,420
   80182:	0000                	unimp
   80184:	12ea                	slli	t0,t0,0x3a
	...
   8018e:	4024                	lw	s1,64(s0)
   80190:	5254                	lw	a3,36(a2)
   80192:	5041                	c.li	zero,-16
   80194:	203a                	.insn	2, 0x203a
   80196:	636d                	lui	t1,0x1b
   80198:	7561                	lui	a0,0xffff8
   8019a:	303d6573          	csrrsi	a0,mideleg,26
   8019e:	2578                	.insn	2, 0x2578
   801a0:	786c                	flw	fa1,116(s0)
   801a2:	000a                	c.slli	zero,0x2
   801a4:	614d                	addi	sp,sp,176
   801a6:	6e696863          	bltu	s2,t1,80896 <_ebss+0x40e>
   801aa:	2065                	jal	80252 <__clz_tab+0x52>
   801ac:	74666f53          	.insn	4, 0x74666f53
   801b0:	65726177          	.insn	4, 0x65726177
   801b4:	4920                	lw	s0,80(a0)
   801b6:	746e                	flw	fs0,248(sp)
   801b8:	7265                	lui	tp,0xffff9
   801ba:	7572                	flw	fa0,60(sp)
   801bc:	7470                	flw	fa2,108(s0)
   801be:	0a21                	addi	s4,s4,8
   801c0:	0000                	unimp
   801c2:	0000                	unimp
   801c4:	614d                	addi	sp,sp,176
   801c6:	6e696863          	bltu	s2,t1,808b6 <_ebss+0x42e>
   801ca:	2065                	jal	80272 <__clz_tab+0x72>
   801cc:	6954                	flw	fa3,20(a0)
   801ce:	656d                	lui	a0,0x1b
   801d0:	2072                	.insn	2, 0x2072
   801d2:	6e49                	lui	t3,0x12
   801d4:	6574                	flw	fa3,76(a0)
   801d6:	7272                	flw	ft4,60(sp)
   801d8:	7075                	c.lui	zero,0xffffd
   801da:	2174                	.insn	2, 0x2174
   801dc:	000a                	c.slli	zero,0x2
   801de:	0000                	unimp
   801e0:	614d                	addi	sp,sp,176
   801e2:	6e696863          	bltu	s2,t1,808d2 <_ebss+0x44a>
   801e6:	2065                	jal	8028e <__clz_tab+0x8e>
   801e8:	7845                	lui	a6,0xffff1
   801ea:	6574                	flw	fa3,76(a0)
   801ec:	6e72                	flw	ft8,28(sp)
   801ee:	6c61                	lui	s8,0x18
   801f0:	4920                	lw	s0,80(a0)
   801f2:	746e                	flw	fs0,248(sp)
   801f4:	7265                	lui	tp,0xffff9
   801f6:	7572                	flw	fa0,60(sp)
   801f8:	7470                	flw	fa2,108(s0)
   801fa:	0a21                	addi	s4,s4,8
   801fc:	0000                	unimp
	...

00080200 <__clz_tab>:
   80200:	0100                	addi	s0,sp,128
   80202:	0202                	c.slli64	tp
   80204:	03030303          	lb	t1,48(t1) # 1b030 <_etext+0x1716c>
   80208:	0404                	addi	s1,sp,512
   8020a:	0404                	addi	s1,sp,512
   8020c:	0404                	addi	s1,sp,512
   8020e:	0404                	addi	s1,sp,512
   80210:	0505                	addi	a0,a0,1 # 1b001 <_etext+0x1713d>
   80212:	0505                	addi	a0,a0,1
   80214:	0505                	addi	a0,a0,1
   80216:	0505                	addi	a0,a0,1
   80218:	0505                	addi	a0,a0,1
   8021a:	0505                	addi	a0,a0,1
   8021c:	0505                	addi	a0,a0,1
   8021e:	0505                	addi	a0,a0,1
   80220:	0606                	slli	a2,a2,0x1
   80222:	0606                	slli	a2,a2,0x1
   80224:	0606                	slli	a2,a2,0x1
   80226:	0606                	slli	a2,a2,0x1
   80228:	0606                	slli	a2,a2,0x1
   8022a:	0606                	slli	a2,a2,0x1
   8022c:	0606                	slli	a2,a2,0x1
   8022e:	0606                	slli	a2,a2,0x1
   80230:	0606                	slli	a2,a2,0x1
   80232:	0606                	slli	a2,a2,0x1
   80234:	0606                	slli	a2,a2,0x1
   80236:	0606                	slli	a2,a2,0x1
   80238:	0606                	slli	a2,a2,0x1
   8023a:	0606                	slli	a2,a2,0x1
   8023c:	0606                	slli	a2,a2,0x1
   8023e:	0606                	slli	a2,a2,0x1
   80240:	07070707          	.insn	4, 0x07070707
   80244:	07070707          	.insn	4, 0x07070707
   80248:	07070707          	.insn	4, 0x07070707
   8024c:	07070707          	.insn	4, 0x07070707
   80250:	07070707          	.insn	4, 0x07070707
   80254:	07070707          	.insn	4, 0x07070707
   80258:	07070707          	.insn	4, 0x07070707
   8025c:	07070707          	.insn	4, 0x07070707
   80260:	07070707          	.insn	4, 0x07070707
   80264:	07070707          	.insn	4, 0x07070707
   80268:	07070707          	.insn	4, 0x07070707
   8026c:	07070707          	.insn	4, 0x07070707
   80270:	07070707          	.insn	4, 0x07070707
   80274:	07070707          	.insn	4, 0x07070707
   80278:	07070707          	.insn	4, 0x07070707
   8027c:	07070707          	.insn	4, 0x07070707
   80280:	0808                	addi	a0,sp,16
   80282:	0808                	addi	a0,sp,16
   80284:	0808                	addi	a0,sp,16
   80286:	0808                	addi	a0,sp,16
   80288:	0808                	addi	a0,sp,16
   8028a:	0808                	addi	a0,sp,16
   8028c:	0808                	addi	a0,sp,16
   8028e:	0808                	addi	a0,sp,16
   80290:	0808                	addi	a0,sp,16
   80292:	0808                	addi	a0,sp,16
   80294:	0808                	addi	a0,sp,16
   80296:	0808                	addi	a0,sp,16
   80298:	0808                	addi	a0,sp,16
   8029a:	0808                	addi	a0,sp,16
   8029c:	0808                	addi	a0,sp,16
   8029e:	0808                	addi	a0,sp,16
   802a0:	0808                	addi	a0,sp,16
   802a2:	0808                	addi	a0,sp,16
   802a4:	0808                	addi	a0,sp,16
   802a6:	0808                	addi	a0,sp,16
   802a8:	0808                	addi	a0,sp,16
   802aa:	0808                	addi	a0,sp,16
   802ac:	0808                	addi	a0,sp,16
   802ae:	0808                	addi	a0,sp,16
   802b0:	0808                	addi	a0,sp,16
   802b2:	0808                	addi	a0,sp,16
   802b4:	0808                	addi	a0,sp,16
   802b6:	0808                	addi	a0,sp,16
   802b8:	0808                	addi	a0,sp,16
   802ba:	0808                	addi	a0,sp,16
   802bc:	0808                	addi	a0,sp,16
   802be:	0808                	addi	a0,sp,16
   802c0:	0808                	addi	a0,sp,16
   802c2:	0808                	addi	a0,sp,16
   802c4:	0808                	addi	a0,sp,16
   802c6:	0808                	addi	a0,sp,16
   802c8:	0808                	addi	a0,sp,16
   802ca:	0808                	addi	a0,sp,16
   802cc:	0808                	addi	a0,sp,16
   802ce:	0808                	addi	a0,sp,16
   802d0:	0808                	addi	a0,sp,16
   802d2:	0808                	addi	a0,sp,16
   802d4:	0808                	addi	a0,sp,16
   802d6:	0808                	addi	a0,sp,16
   802d8:	0808                	addi	a0,sp,16
   802da:	0808                	addi	a0,sp,16
   802dc:	0808                	addi	a0,sp,16
   802de:	0808                	addi	a0,sp,16
   802e0:	0808                	addi	a0,sp,16
   802e2:	0808                	addi	a0,sp,16
   802e4:	0808                	addi	a0,sp,16
   802e6:	0808                	addi	a0,sp,16
   802e8:	0808                	addi	a0,sp,16
   802ea:	0808                	addi	a0,sp,16
   802ec:	0808                	addi	a0,sp,16
   802ee:	0808                	addi	a0,sp,16
   802f0:	0808                	addi	a0,sp,16
   802f2:	0808                	addi	a0,sp,16
   802f4:	0808                	addi	a0,sp,16
   802f6:	0808                	addi	a0,sp,16
   802f8:	0808                	addi	a0,sp,16
   802fa:	0808                	addi	a0,sp,16
   802fc:	0808                	addi	a0,sp,16
   802fe:	0808                	addi	a0,sp,16

Disassembly of section .data:

00080300 <hello>:
const char *hello = "Hello, RISC-V!\n";  // 这会放在 .rodata 段
   80300:	0000                	unimp
   80302:	0008                	.insn	2, 0x0008

00080304 <AA>:
uint32_t AA = 10;  // 这会放在 .data 段
   80304:	000a                	c.slli	zero,0x2
	...

Disassembly of section .bss:

00080340 <buflen.1>:
	...

00080380 <buf.0>:
	...

00080480 <my_bss_var0>:
uint32_t my_bss_var0; // 未初始化的全局变量
   80480:	0000                	unimp
	...

00080484 <my_bss_var1>:
uint32_t my_bss_var1; // 未初始化的全局变量
   80484:	0000                	unimp
	...

00080488 <_ebss>:
	...

Disassembly of section .riscv.attributes:

00000000 <.riscv.attributes>:
    li t0, 0                  # 加载常数 0 到 t0
   0:	4041                	c.li	zero,16
    mv ra, t0                 # x1: 返回地址寄存器（ra）
   2:	0000                	unimp
    mv s0, t0                 # x8: 帧指针（fp）
   4:	7200                	flw	fs0,32(a2)
    mv s1, t0
   6:	7369                	lui	t1,0xffffa
    mv s2, t0
   8:	01007663          	bgeu	zero,a6,14 <_start+0x14>
    mv s4, t0
   c:	0036                	c.slli	zero,0xd
    mv s5, t0
   e:	0000                	unimp
    mv s6, t0
  10:	1004                	addi	s1,sp,32
    mv s7, t0
  12:	7205                	lui	tp,0xfffe1
    mv s8, t0
  14:	3376                	.insn	2, 0x3376
    mv s9, t0
  16:	6932                	flw	fs2,12(sp)
    mv s10, t0
  18:	7032                	flw	ft0,44(sp)
    mv s11, t0
  1a:	5f31                	li	t5,-20
    mv a0, t0
  1c:	326d                	jal	fffff9c6 <__stack_top+0xfff6f9c6>
    mv a1, t0
  1e:	3070                	.insn	2, 0x3070
    mv a2, t0
  20:	665f 7032 5f32      	.insn	6, 0x5f327032665f
    mv a5, t0
  26:	30703263          	.insn	4, 0x30703263
    mv a7, t0
  2a:	7a5f 6369 7273      	.insn	6, 0x727363697a5f
    mv t3, t0
  30:	7032                	flw	ft0,44(sp)
    mv t4, t0
  32:	5f30                	lw	a2,120(a4)
    mv t5, t0
  34:	6d7a                	flw	fs10,156(sp)
    mv t6, t0
  36:	756d                	lui	a0,0xffffb
    la sp, __stack_top        # 将堆栈顶部地址加载到 sp 寄存器中
  38:	316c                	.insn	2, 0x316c
  3a:	3070                	.insn	2, 0x3070
  3c:	0800                	addi	s0,sp,16
  3e:	0a01                	addi	s4,s4,0
    la t0, _sbss              # t0 = .bss 段起始地址
  40:	Address 0x40 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
    li t0, 0                  # 加载常数 0 到 t0
       0:	0271                	addi	tp,tp,28 # fffe101c <__stack_top+0xfff5101c>
    mv ra, t0                 # x1: 返回地址寄存器（ra）
       2:	0000                	unimp
    mv s0, t0                 # x8: 帧指针（fp）
       4:	0002                	c.slli64	zero
    mv s1, t0
       6:	0060                	addi	s0,sp,12
    mv s2, t0
       8:	0000                	unimp
    mv s3, t0
       a:	0101                	addi	sp,sp,0
    mv s4, t0
       c:	000a0efb          	.insn	4, 0x000a0efb
    mv s6, t0
      10:	0101                	addi	sp,sp,0
    mv s7, t0
      12:	0101                	addi	sp,sp,0
    mv s8, t0
      14:	0000                	unimp
    mv s9, t0
      16:	0100                	addi	s0,sp,128
    mv s10, t0
      18:	6d6f682f          	.insn	4, 0x6d6f682f
    mv a0, t0
      1c:	2f65                	jal	7d4 <test_float_ops+0x13a>
    mv a1, t0
      1e:	797a                	flw	fs2,188(sp)
    mv a2, t0
      20:	2f79                	jal	7be <test_float_ops+0x124>
    mv a3, t0
      22:	6f636f63          	bltu	t1,s6,720 <test_float_ops+0x86>
    mv a5, t0
      26:	775f 726f 2f6b      	.insn	6, 0x2f6b726f775f
    mv t1, t0
      2c:	6f636f63          	bltu	t1,s6,72a <test_float_ops+0x90>
    mv t3, t0
      30:	6554                	flw	fa3,12(a0)
    mv t4, t0
      32:	4d2f7473          	csrrci	s0,0x4d2,30
    mv t6, t0
      36:	5679                	li	a2,-2
    la sp, __stack_top        # 将堆栈顶部地址加载到 sp 寄存器中
      38:	7865                	lui	a6,0xffff9
      3a:	745f 7365 2f74      	.insn	6, 0x2f747365745f
    la t0, _sbss              # t0 = .bss 段起始地址
      40:	65726f63          	bltu	tp,s7,69e <test_float_ops+0x4>
      44:	745f 7365 2f74      	.insn	6, 0x2f747365745f
    la t1, _ebss              # t1 = .bss 段结束地址
      4a:	796d                	lui	s2,0xffffb
      4c:	725f 7369 7663      	.insn	6, 0x76637369725f
    bge t0, t1, .bss_done     # 如果 t0 >= t1，跳过清零
      52:	705f 6f72 656a      	.insn	6, 0x656a6f72705f
    addi t0, t0, 4            # 移动到下一个 4 字节地址
      58:	732f7463          	bgeu	t5,s2,780 <test_float_ops+0xe6>
    blt t0, t1, .bss_clear    # 如果 t0 < t1，继续清零
      5c:	6372                	flw	ft6,28(sp)
    la   t0, vector_table             # vector_table为中断向量表基址
      5e:	0000                	unimp
      60:	2e747263          	bgeu	s0,t2,344 <test_memory+0x98>
      64:	00010053          	fadd.s	ft0,ft2,ft0,rne
    slli t1, t1, 0                    # MODE=1 (最低位)
      68:	0000                	unimp
      6a:	0500                	addi	s0,sp,640
    or   t0, t0, t1                   # base | 1
      6c:	0002                	c.slli64	zero
      6e:	0000                	unimp
    csrw mtvec, t0
      70:	1500                	addi	s0,sp,672
      72:	02090103          	lb	sp,32(s2) # ffffb020 <__stack_top+0xfff6b020>
    j .Lhalt
      76:	0100                	addi	s0,sp,128
int main() {
      78:	02090103          	lb	sp,32(s2)
      7c:	0100                	addi	s0,sp,128
      7e:	02090103          	lb	sp,32(s2)
    if (my_bss_var0 != 0 || my_bss_var1 != 0) {
      82:	0100                	addi	s0,sp,128
      84:	02090103          	lb	sp,32(s2)
      88:	0100                	addi	s0,sp,128
      8a:	02090103          	lb	sp,32(s2)
      8e:	0100                	addi	s0,sp,128
      90:	02090103          	lb	sp,32(s2)
        while (1);
      94:	0100                	addi	s0,sp,128
    test_shift();
      96:	02090103          	lb	sp,32(s2)
    test_memory();
      9a:	0100                	addi	s0,sp,128
    test_branch();
      9c:	02090103          	lb	sp,32(s2)
    uart_puts(hello);
      a0:	0100                	addi	s0,sp,128
      a2:	02090103          	lb	sp,32(s2)
      a6:	0100                	addi	s0,sp,128
      a8:	02090103          	lb	sp,32(s2)
      ac:	0100                	addi	s0,sp,128
    sc_printf("Hello world\n");
      ae:	02090103          	lb	sp,32(s2)
      b2:	0100                	addi	s0,sp,128
      b4:	02090103          	lb	sp,32(s2)
      b8:	0100                	addi	s0,sp,128
    halt();
      ba:	02090103          	lb	sp,32(s2)
    return 0;  // 这个返回值不会被使用，因为程序已 halt
      be:	0100                	addi	s0,sp,128
}
      c0:	02090103          	lb	sp,32(s2)
      c4:	0100                	addi	s0,sp,128
      c6:	02090103          	lb	sp,32(s2)
void test_arith(uint32_t AA) {
      ca:	0100                	addi	s0,sp,128
      cc:	02090103          	lb	sp,32(s2)
      d0:	0100                	addi	s0,sp,128
      d2:	02090103          	lb	sp,32(s2)
    int32_t a = 10, b = 20, add_result, sub_result, xor_result, or_result, and_result;
      d6:	0100                	addi	s0,sp,128
      d8:	02090103          	lb	sp,32(s2)
      dc:	0100                	addi	s0,sp,128
      de:	02090103          	lb	sp,32(s2)
    add_result = a + b + AA; // 40 
      e2:	0100                	addi	s0,sp,128
      e4:	02090103          	lb	sp,32(s2)
      e8:	0100                	addi	s0,sp,128
      ea:	02090103          	lb	sp,32(s2)
      ee:	0100                	addi	s0,sp,128
      f0:	02090103          	lb	sp,32(s2)
      f4:	0100                	addi	s0,sp,128
      f6:	02090103          	lb	sp,32(s2)
    sub_result = add_result - b; // 20
      fa:	0100                	addi	s0,sp,128
      fc:	02090103          	lb	sp,32(s2)
     100:	0100                	addi	s0,sp,128
     102:	02090103          	lb	sp,32(s2)
     106:	0100                	addi	s0,sp,128
    xor_result = a ^ sub_result; // 30
     108:	02090103          	lb	sp,32(s2)
     10c:	0100                	addi	s0,sp,128
     10e:	02090103          	lb	sp,32(s2)
     112:	0100                	addi	s0,sp,128
     114:	02090203          	lb	tp,32(s2)
    or_result  = xor_result | sub_result; // 30
     118:	0100                	addi	s0,sp,128
     11a:	08090203          	lb	tp,128(s2)
     11e:	0100                	addi	s0,sp,128
     120:	08090103          	lb	sp,128(s2)
    and_result = or_result & add_result; // 8
     124:	0100                	addi	s0,sp,128
     126:	08090103          	lb	sp,128(s2)
     12a:	0100                	addi	s0,sp,128
     12c:	04090203          	lb	tp,64(s2)
     130:	0100                	addi	s0,sp,128
    if (add_result != 40 || sub_result != 20 || xor_result != 30 || or_result != 30 || and_result != 8) {
     132:	04090103          	lb	sp,64(s2)
     136:	0100                	addi	s0,sp,128
     138:	02090103          	lb	sp,32(s2)
     13c:	0100                	addi	s0,sp,128
     13e:	04090403          	lb	s0,64(s2)
     142:	0100                	addi	s0,sp,128
     144:	08090103          	lb	sp,128(s2)
     148:	0100                	addi	s0,sp,128
     14a:	02090103          	lb	sp,32(s2)
     14e:	0100                	addi	s0,sp,128
     150:	04090103          	lb	sp,64(s2)
     154:	0100                	addi	s0,sp,128
     156:	04090103          	lb	sp,64(s2)
     15a:	0100                	addi	s0,sp,128
     15c:	04090303          	lb	t1,64(s2)
     160:	0100                	addi	s0,sp,128
     162:	02090303          	lb	t1,32(s2)
        halt(); // 如果结果不符合预期，则调用 halt 函数
     166:	0100                	addi	s0,sp,128
     168:	0209                	addi	tp,tp,2 # 2 <_start+0x2>
}
     16a:	0000                	unimp
     16c:	0101                	addi	sp,sp,0
     16e:	0500                	addi	s0,sp,640
     170:	0002                	c.slli64	zero
     172:	003e                	c.slli	zero,0xf
void test_shift() {
     174:	0300                	addi	s0,sp,384
     176:	00c1                	addi	ra,ra,16
     178:	0301                	addi	t1,t1,0 # ffffa000 <__stack_top+0xfff6a000>
    int32_t a = 8, b = 4, sub_result, xor_result, or_result, and_result, mul_result, div_result;
     17a:	0901                	addi	s2,s2,0
     17c:	0004                	.insn	2, 0x0004
     17e:	0301                	addi	t1,t1,0
     180:	0901                	addi	s2,s2,0
     182:	0004                	.insn	2, 0x0004
     184:	0301                	addi	t1,t1,0
    uint32_t ua = 8, ub = 4;
     186:	0901                	addi	s2,s2,0
     188:	0004                	.insn	2, 0x0004
     18a:	0301                	addi	t1,t1,0
     18c:	0901                	addi	s2,s2,0
     18e:	0004                	.insn	2, 0x0004
     190:	0301                	addi	t1,t1,0
    asm("sll %0, %1, %2" : "=r" (sub_result) : "r" (a), "r" (b));
     192:	0901                	addi	s2,s2,0
     194:	0004                	.insn	2, 0x0004
     196:	0301                	addi	t1,t1,0
     198:	0901                	addi	s2,s2,0
     19a:	0004                	.insn	2, 0x0004
     19c:	0301                	addi	t1,t1,0
     19e:	0901                	addi	s2,s2,0
     1a0:	0004                	.insn	2, 0x0004
    asm("srl %0, %1, %2" : "=r" (xor_result) : "r" (a), "r" (b));
     1a2:	0301                	addi	t1,t1,0
     1a4:	0901                	addi	s2,s2,0
     1a6:	0004                	.insn	2, 0x0004
     1a8:	0301                	addi	t1,t1,0
     1aa:	0901                	addi	s2,s2,0
     1ac:	0004                	.insn	2, 0x0004
     1ae:	0301                	addi	t1,t1,0
     1b0:	0901                	addi	s2,s2,0
    asm("sra %0, %1, %2" : "=r" (or_result)  : "r" (a), "r" (b));
     1b2:	0004                	.insn	2, 0x0004
     1b4:	0301                	addi	t1,t1,0
     1b6:	0901                	addi	s2,s2,0
     1b8:	0004                	.insn	2, 0x0004
     1ba:	0301                	addi	t1,t1,0
     1bc:	0908                	addi	a0,sp,144
     1be:	0014                	.insn	2, 0x0014
     1c0:	0301                	addi	t1,t1,0
    asm("slt %0, %1, %2" : "=r" (and_result): "r" (a), "r" (b));
     1c2:	0901                	addi	s2,s2,0
     1c4:	0002                	c.slli64	zero
     1c6:	0301                	addi	t1,t1,0
     1c8:	0901                	addi	s2,s2,0
     1ca:	0002                	c.slli64	zero
     1cc:	0301                	addi	t1,t1,0
     1ce:	0901                	addi	s2,s2,0
     1d0:	0002                	c.slli64	zero
    asm("sltu %0, %1, %2": "=r" (mul_result): "r" (ua), "r" (ub));
     1d2:	0301                	addi	t1,t1,0
     1d4:	0901                	addi	s2,s2,0
     1d6:	0004                	.insn	2, 0x0004
     1d8:	0301                	addi	t1,t1,0
     1da:	0901                	addi	s2,s2,0
     1dc:	0004                	.insn	2, 0x0004
     1de:	0301                	addi	t1,t1,0
     1e0:	0902                	c.slli64	s2
    asm("sltu %0, %1, %2": "=r" (div_result): "r" (ub), "r" (ua));
     1e2:	0004                	.insn	2, 0x0004
     1e4:	0301                	addi	t1,t1,0
     1e6:	0901                	addi	s2,s2,0
     1e8:	0004                	.insn	2, 0x0004
     1ea:	0301                	addi	t1,t1,0
     1ec:	0901                	addi	s2,s2,0
     1ee:	0002                	c.slli64	zero
     1f0:	0301                	addi	t1,t1,0
}
     1f2:	0901                	addi	s2,s2,0
     1f4:	0002                	c.slli64	zero
     1f6:	0301                	addi	t1,t1,0
     1f8:	0901                	addi	s2,s2,0
void test_imm() {
     1fa:	0002                	c.slli64	zero
     1fc:	0301                	addi	t1,t1,0
     1fe:	0904                	addi	s1,sp,144
    int32_t a = 8, c = 15, add_result, xor_result, or_result, mul_result, and_result, div_result;
     200:	0004                	.insn	2, 0x0004
     202:	0301                	addi	t1,t1,0
     204:	0901                	addi	s2,s2,0
     206:	0002                	c.slli64	zero
     208:	0301                	addi	t1,t1,0
     20a:	0901                	addi	s2,s2,0
    uint32_t ua = 8;
     20c:	0002                	c.slli64	zero
     20e:	0301                	addi	t1,t1,0
     210:	0901                	addi	s2,s2,0
    asm("xori %0, %1, %2" : "=r" (add_result) : "r" (a), "i" (4));
     212:	0004                	.insn	2, 0x0004
     214:	0301                	addi	t1,t1,0
     216:	0901                	addi	s2,s2,0
     218:	0002                	c.slli64	zero
     21a:	0301                	addi	t1,t1,0
     21c:	0901                	addi	s2,s2,0
    asm("ori %0, %1, %2"  : "=r" (xor_result): "r" (a), "i" (4));
     21e:	0002                	c.slli64	zero
     220:	0301                	addi	t1,t1,0
     222:	0904                	addi	s1,sp,144
     224:	0004                	.insn	2, 0x0004
     226:	0301                	addi	t1,t1,0
     228:	0901                	addi	s2,s2,0
    asm("andi %0, %1, %2" : "=r" (or_result) : "r" (a), "i" (4));
     22a:	0002                	c.slli64	zero
     22c:	0301                	addi	t1,t1,0
     22e:	0901                	addi	s2,s2,0
     230:	0002                	c.slli64	zero
     232:	0301                	addi	t1,t1,0
    asm("xori %0, %1, %2" : "=r" (or_result) : "r" (ua), "i" (4));
     234:	0901                	addi	s2,s2,0
     236:	0004                	.insn	2, 0x0004
     238:	0301                	addi	t1,t1,0
     23a:	0901                	addi	s2,s2,0
     23c:	0002                	c.slli64	zero
     23e:	0301                	addi	t1,t1,0
    asm("ori %0, %1, %2"  : "=r" (and_result): "r" (ua), "i" (4));
     240:	0901                	addi	s2,s2,0
     242:	0002                	c.slli64	zero
     244:	0301                	addi	t1,t1,0
     246:	0904                	addi	s1,sp,144
     248:	0004                	.insn	2, 0x0004
     24a:	0301                	addi	t1,t1,0
    asm("andi %0, %1, %2" : "=r" (mul_result): "r" (ua), "i" (4));
     24c:	0901                	addi	s2,s2,0
     24e:	0002                	c.slli64	zero
     250:	0301                	addi	t1,t1,0
     252:	0901                	addi	s2,s2,0
     254:	0002                	c.slli64	zero
    asm("xori %0, %1, %2" : "=r" (div_result): "r" (c), "i" (255));
     256:	0301                	addi	t1,t1,0
     258:	0901                	addi	s2,s2,0
     25a:	0004                	.insn	2, 0x0004
     25c:	0301                	addi	t1,t1,0
     25e:	0901                	addi	s2,s2,0
     260:	0002                	c.slli64	zero
    asm("slli %0, %1, %2" : "=r" (add_result): "r" (a), "i" (2));
     262:	0301                	addi	t1,t1,0
     264:	0901                	addi	s2,s2,0
     266:	0002                	c.slli64	zero
     268:	0301                	addi	t1,t1,0
     26a:	00040903          	lb	s2,0(s0)
    asm("srli %0, %1, %2" : "=r" (and_result): "r" (a), "i" (2));
     26e:	0901                	addi	s2,s2,0
     270:	0002                	c.slli64	zero
     272:	0100                	addi	s0,sp,128
     274:	e401                	bnez	s0,27c <test_imm+0x82>
    a = -8;
     276:	0000                	unimp
     278:	0500                	addi	s0,sp,640
     27a:	0400                	addi	s0,sp,512
    asm("srai %0, %1, %2" : "=r" (mul_result): "r" (a), "i" (2));
     27c:	5800                	lw	s0,48(s0)
     27e:	0000                	unimp
     280:	0100                	addi	s0,sp,128
     282:	0101                	addi	sp,sp,0
     284:	000d0efb          	.insn	4, 0x000d0efb
    a = 8;
     288:	0101                	addi	sp,sp,0
     28a:	0101                	addi	sp,sp,0
    asm("slti %0, %1, %2" : "=r" (add_result): "r" (a), "i" (15));
     28c:	0000                	unimp
     28e:	0100                	addi	s0,sp,128
     290:	0000                	unimp
     292:	0101                	addi	sp,sp,0
     294:	1f01                	addi	t5,t5,-32
     296:	4e05                	li	t3,1
    asm("sltiu %0, %1, %2": "=r" (add_result): "r" (ua), "i" (15));
     298:	0000                	unimp
     29a:	9700                	.insn	2, 0x9700
     29c:	0000                	unimp
     29e:	de00                	sw	s0,56(a2)
     2a0:	0000                	unimp
     2a2:	2100                	.insn	2, 0x2100
}
     2a4:	0001                	nop
     2a6:	6000                	flw	fs0,0(s0)
     2a8:	0001                	nop
     2aa:	0200                	addi	s0,sp,256
void test_memory() {
     2ac:	1f01                	addi	t5,t5,-32
     2ae:	0f02                	c.slli64	t5
     2b0:	4708                	lw	a0,8(a4)
    char memory[32] = {0xFF, 0xF7, 0x01, 0x02, 0x00};
     2b2:	0000                	unimp
     2b4:	0100                	addi	s0,sp,128
     2b6:	00000047          	fmsub.s	ft0,ft0,ft0,ft0,rne
     2ba:	a801                	j	2ca <test_memory+0x1e>
     2bc:	0001                	nop
     2be:	0200                	addi	s0,sp,256
     2c0:	01b9                	addi	gp,gp,14
     2c2:	0000                	unimp
     2c4:	0001c303          	lbu	t1,0(gp)
     2c8:	0400                	addi	s0,sp,512
     2ca:	01d1                	addi	gp,gp,20
     2cc:	0000                	unimp
     2ce:	e204                	fsw	fs1,0(a2)
     2d0:	0001                	nop
     2d2:	0400                	addi	s0,sp,512
     2d4:	01ed                	addi	gp,gp,27
     2d6:	0000                	unimp
     2d8:	0504                	addi	s1,sp,640
    short memory_half[16] = {0xFFFF, 0x7FFF, 0x0001, 0xFF00};
     2da:	000c                	.insn	2, 0x000c
     2dc:	0205                	addi	tp,tp,1 # 1 <_start+0x1>
     2de:	0078                	addi	a4,sp,12
     2e0:	0000                	unimp
     2e2:	05011403          	lh	s0,80(sp)
     2e6:	0315                	addi	t1,t1,5
     2e8:	0902                	c.slli64	s2
     2ea:	0008                	.insn	2, 0x0008
     2ec:	0501                	addi	a0,a0,0 # ffffb000 <__stack_top+0xfff6b000>
     2ee:	0308                	addi	a0,sp,384
     2f0:	0900                	addi	s0,sp,144
     2f2:	0008                	.insn	2, 0x0008
     2f4:	0501                	addi	a0,a0,0
     2f6:	0029                	c.nop	10
     2f8:	0402                	c.slli64	s0
     2fa:	0301                	addi	t1,t1,0
     2fc:	0900                	addi	s0,sp,144
     2fe:	0002                	c.slli64	zero
     300:	0501                	addi	a0,a0,0
     302:	001a                	c.slli	zero,0x6
     304:	0402                	c.slli64	s0
     306:	0301                	addi	t1,t1,0
     308:	0900                	addi	s0,sp,144
     30a:	0008                	.insn	2, 0x0008
     30c:	0501                	addi	a0,a0,0
     30e:	0902030f          	.insn	4, 0x0902030f
     312:	0002                	c.slli64	zero
     314:	0501                	addi	a0,a0,0
     316:	0305                	addi	t1,t1,1
    asm("lb %0, 0(%1)" : "=r" (lb_result) : "r" (&memory[0]));
     318:	0905                	addi	s2,s2,1
     31a:	0002                	c.slli64	zero
     31c:	0301                	addi	t1,t1,0
     31e:	0902                	c.slli64	s2
     320:	0002                	c.slli64	zero
     322:	0301                	addi	t1,t1,0
    asm("lb %0, 1(%1)" : "=r" (lb_result) : "r" (&memory[1]));
     324:	0904                	addi	s1,sp,144
     326:	0002                	c.slli64	zero
     328:	0301                	addi	t1,t1,0
     32a:	0902                	c.slli64	s2
     32c:	0002                	c.slli64	zero
     32e:	0301                	addi	t1,t1,0
     330:	090d                	addi	s2,s2,3
    asm("lh %0, 0(%1)" : "=r" (lh_result) : "r" (&memory[0]));
     332:	0002                	c.slli64	zero
     334:	0301                	addi	t1,t1,0
     336:	0902                	c.slli64	s2
     338:	0002                	c.slli64	zero
     33a:	0301                	addi	t1,t1,0
     33c:	0902                	c.slli64	s2
    asm("lh %0, 2(%1)" : "=r" (lh_result) : "r" (&memory[2]));
     33e:	000e                	c.slli	zero,0x3
     340:	0301                	addi	t1,t1,0
     342:	0905                	addi	s2,s2,1
     344:	000c                	.insn	2, 0x000c
     346:	0501                	addi	a0,a0,0
     348:	030c                	addi	a1,sp,384
     34a:	0902                	c.slli64	s2
    asm("lhu %0, 0(%1)": "=r" (lhu_result): "r" (&memory[0]));
     34c:	0004                	.insn	2, 0x0004
     34e:	0501                	addi	a0,a0,0
     350:	0301                	addi	t1,t1,0
     352:	0901                	addi	s2,s2,0
     354:	0002                	c.slli64	zero
     356:	0901                	addi	s2,s2,0
    asm("lhu %0, 2(%1)": "=r" (lhu_result): "r" (&memory[2]));
     358:	000a                	c.slli	zero,0x2
     35a:	0100                	addi	s0,sp,128
     35c:	1f01                	addi	t5,t5,-32
     35e:	0006                	c.slli	zero,0x1
     360:	0500                	addi	s0,sp,640
     362:	0400                	addi	s0,sp,512
     364:	4500                	lw	s0,8(a0)
}
     366:	0000                	unimp
     368:	0100                	addi	s0,sp,128
     36a:	0101                	addi	sp,sp,0
     36c:	000d0efb          	.insn	4, 0x000d0efb
void test_muldiv() {
     370:	0101                	addi	sp,sp,0
     372:	0101                	addi	sp,sp,0
     374:	0000                	unimp
    int32_t a = 0x12345678, b = 0x87654321;
     376:	0100                	addi	s0,sp,128
     378:	0000                	unimp
     37a:	0101                	addi	sp,sp,0
     37c:	1f01                	addi	t5,t5,-32
     37e:	4e04                	lw	s1,24(a2)
     380:	0000                	unimp
     382:	6000                	flw	fs0,0(s0)
     384:	0001                	nop
     386:	de00                	sw	s0,56(a2)
     388:	0000                	unimp
     38a:	2100                	.insn	2, 0x2100
     38c:	0001                	nop
    uint32_t ua = 0x12345678, ub = 0x87654321;
     38e:	0200                	addi	s0,sp,256
     390:	1f01                	addi	t5,t5,-32
     392:	0f02                	c.slli64	t5
     394:	4105                	li	sp,1
     396:	0002                	c.slli64	zero
     398:	0100                	addi	s0,sp,128
     39a:	0241                	addi	tp,tp,16 # 10 <_start+0x10>
     39c:	0000                	unimp
     39e:	a801                	j	3ae <test_muldiv+0x40>
     3a0:	0001                	nop
     3a2:	0200                	addi	s0,sp,256
     3a4:	01b9                	addi	gp,gp,14
    asm("mulh %0, %1, %2"   : "=r"(mulh_result)   : "r"(a), "r"(b));
     3a6:	0000                	unimp
     3a8:	0001c303          	lbu	t1,0(gp)
     3ac:	0100                	addi	s0,sp,128
     3ae:	1e05                	addi	t3,t3,-31 # 11fe1 <_etext+0xe11d>
     3b0:	0500                	addi	s0,sp,640
     3b2:	ca02                	sw	zero,20(sp)
     3b4:	0000                	unimp
    asm("mulhsu %0, %1, %2" : "=r"(mulhsu_result) : "r"(a), "r"(ub));
     3b6:	1700                	addi	s0,sp,928
     3b8:	0d05                	addi	s10,s10,1
     3ba:	0c090103          	lb	sp,192(s2)
     3be:	0100                	addi	s0,sp,128
     3c0:	1505                	addi	a0,a0,-31
     3c2:	06090003          	lb	zero,96(s2)
    asm("mulhu %0, %1, %2"  : "=r"(mulhu_result)  : "r"(ua), "r"(ub));
     3c6:	0100                	addi	s0,sp,128
     3c8:	1405                	addi	s0,s0,-31
     3ca:	06090103          	lb	sp,96(s2)
     3ce:	0100                	addi	s0,sp,128
     3d0:	1805                	addi	a6,a6,-31 # ffff8fe1 <__stack_top+0xfff68fe1>
     3d2:	0c090003          	lb	zero,192(s2)
    a = -11; b = 7;
     3d6:	0100                	addi	s0,sp,128
     3d8:	1005                	c.nop	-31
     3da:	06090003          	lb	zero,96(s2)
     3de:	0100                	addi	s0,sp,128
     3e0:	04090103          	lb	sp,64(s2)
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
     3e4:	0100                	addi	s0,sp,128
     3e6:	10090103          	lb	sp,256(s2)
     3ea:	0100                	addi	s0,sp,128
     3ec:	0e090103          	lb	sp,224(s2)
     3f0:	0100                	addi	s0,sp,128
    if (mul_result != a * b) halt();  // 简单断言
     3f2:	0e090103          	lb	sp,224(s2)
     3f6:	0100                	addi	s0,sp,128
     3f8:	0805                	addi	a6,a6,1
     3fa:	0e090103          	lb	sp,224(s2)
     3fe:	0100                	addi	s0,sp,128
     400:	1a05                	addi	s4,s4,-31
     402:	0200                	addi	s0,sp,256
     404:	0104                	addi	s1,sp,128
     406:	0c090003          	lb	zero,192(s2)
    a = 0x7fffffff; b = 2;
     40a:	0100                	addi	s0,sp,128
     40c:	2e05                	jal	73c <test_float_ops+0xa2>
     40e:	0200                	addi	s0,sp,256
     410:	0204                	addi	s1,sp,256
     412:	0a090003          	lb	zero,160(s2)
     416:	0100                	addi	s0,sp,128
     418:	4205                	li	tp,1
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
     41a:	0200                	addi	s0,sp,256
     41c:	0304                	addi	s1,sp,384
     41e:	0a090003          	lb	zero,160(s2)
     422:	0100                	addi	s0,sp,128
     424:	5505                	li	a0,-31
     426:	0200                	addi	s0,sp,256
     428:	0404                	addi	s1,sp,512
    if (mul_result != (a * b)) halt();
     42a:	0a090003          	lb	zero,160(s2)
     42e:	0100                	addi	s0,sp,128
     430:	0905                	addi	s2,s2,1
     432:	0a090103          	lb	sp,160(s2)
     436:	0100                	addi	s0,sp,128
     438:	0105                	addi	sp,sp,1
     43a:	04090203          	lb	tp,64(s2)
     43e:	0100                	addi	s0,sp,128
     440:	1305                	addi	t1,t1,-31
    a = -10; b = 3;
     442:	0a090203          	lb	tp,160(s2)
     446:	0100                	addi	s0,sp,128
     448:	0d05                	addi	s10,s10,1
     44a:	06090103          	lb	sp,96(s2)
    ua = 10; ub = 3;
     44e:	0100                	addi	s0,sp,128
     450:	1405                	addi	s0,s0,-31
     452:	06090003          	lb	zero,96(s2)
     456:	0100                	addi	s0,sp,128
     458:	0e05                	addi	t3,t3,1
    asm("div %0, %1, %2"  : "=r"(div_result)  : "r"(a), "r"(b));
     45a:	06090103          	lb	sp,96(s2)
     45e:	0100                	addi	s0,sp,128
     460:	1605                	addi	a2,a2,-31
     462:	06090003          	lb	zero,96(s2)
     466:	0100                	addi	s0,sp,128
     468:	0505                	addi	a0,a0,1
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
     46a:	06090103          	lb	sp,96(s2)
     46e:	0100                	addi	s0,sp,128
     470:	10090103          	lb	sp,256(s2)
     474:	0100                	addi	s0,sp,128
     476:	10090103          	lb	sp,256(s2)
    if (div_result != (a / b)) halt();   // -10 / 3 == -3
     47a:	0100                	addi	s0,sp,128
     47c:	10090103          	lb	sp,256(s2)
     480:	0100                	addi	s0,sp,128
     482:	10090103          	lb	sp,256(s2)
     486:	0100                	addi	s0,sp,128
     488:	10090103          	lb	sp,256(s2)
     48c:	0100                	addi	s0,sp,128
     48e:	0105                	addi	sp,sp,1
     490:	10090203          	lb	tp,256(s2)
    if (divu_result != (ua / ub)) halt(); // 10 / 3 == 3
     494:	0100                	addi	s0,sp,128
     496:	1105                	addi	sp,sp,-31
     498:	08090203          	lb	tp,128(s2)
     49c:	0100                	addi	s0,sp,128
     49e:	0d05                	addi	s10,s10,1
     4a0:	06090103          	lb	sp,96(s2)
     4a4:	0100                	addi	s0,sp,128
     4a6:	1405                	addi	s0,s0,-31
     4a8:	06090003          	lb	zero,96(s2)
    asm("rem %0, %1, %2"  : "=r"(rem_result)  : "r"(a), "r"(b));
     4ac:	0100                	addi	s0,sp,128
     4ae:	0e05                	addi	t3,t3,1
     4b0:	06090103          	lb	sp,96(s2)
     4b4:	0100                	addi	s0,sp,128
     4b6:	0505                	addi	a0,a0,1
     4b8:	06090103          	lb	sp,96(s2)
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
     4bc:	0100                	addi	s0,sp,128
     4be:	0c090103          	lb	sp,192(s2)
     4c2:	0100                	addi	s0,sp,128
     4c4:	0c090103          	lb	sp,192(s2)
     4c8:	0100                	addi	s0,sp,128
    if (rem_result != (a % b)) halt();   // -10 % 3 == -1
     4ca:	0a090103          	lb	sp,160(s2)
     4ce:	0100                	addi	s0,sp,128
     4d0:	0c090103          	lb	sp,192(s2)
     4d4:	0100                	addi	s0,sp,128
     4d6:	0c090103          	lb	sp,192(s2)
     4da:	0100                	addi	s0,sp,128
     4dc:	0a090103          	lb	sp,160(s2)
     4e0:	0100                	addi	s0,sp,128
    if (remu_result != (ua % ub)) halt(); // 10 % 3 == 1
     4e2:	0c090103          	lb	sp,192(s2)
     4e6:	0100                	addi	s0,sp,128
     4e8:	0a090103          	lb	sp,160(s2)
     4ec:	0100                	addi	s0,sp,128
     4ee:	0705                	addi	a4,a4,1
     4f0:	0a090103          	lb	sp,160(s2)
     4f4:	0100                	addi	s0,sp,128
     4f6:	0505                	addi	a0,a0,1
     4f8:	06090103          	lb	sp,96(s2)
    a = 123; b = 0;
     4fc:	0100                	addi	s0,sp,128
     4fe:	0705                	addi	a4,a4,1
     500:	0a090103          	lb	sp,160(s2)
     504:	0100                	addi	s0,sp,128
    asm("div %0, %1, %2"  : "=r"(div_result) : "r"(a), "r"(b));
     506:	0505                	addi	a0,a0,1
     508:	06090103          	lb	sp,96(s2)
     50c:	0100                	addi	s0,sp,128
     50e:	0c090103          	lb	sp,192(s2)
     512:	0100                	addi	s0,sp,128
     514:	0105                	addi	sp,sp,1
    asm("rem %0, %1, %2"  : "=r"(rem_result) : "r"(a), "r"(b));
     516:	0c090203          	lb	tp,192(s2)
     51a:	0100                	addi	s0,sp,128
     51c:	1405                	addi	s0,s0,-31
     51e:	08090203          	lb	tp,128(s2)
     522:	0100                	addi	s0,sp,128
     524:	0a05                	addi	s4,s4,1
    ua = 123; ub = 0;
     526:	06090103          	lb	sp,96(s2)
     52a:	0100                	addi	s0,sp,128
     52c:	0b05                	addi	s6,s6,1
     52e:	28090103          	lb	sp,640(s2)
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
     532:	0100                	addi	s0,sp,128
     534:	0505                	addi	a0,a0,1
     536:	3e090303          	lb	t1,992(s2)
     53a:	0100                	addi	s0,sp,128
     53c:	0c090103          	lb	sp,192(s2)
     540:	0100                	addi	s0,sp,128
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
     542:	0e090103          	lb	sp,224(s2)
     546:	0100                	addi	s0,sp,128
     548:	0c090103          	lb	sp,192(s2)
     54c:	0100                	addi	s0,sp,128
     54e:	0e090103          	lb	sp,224(s2)
    a = (int32_t)0x80000000; b = -1;
     552:	0100                	addi	s0,sp,128
     554:	0c090103          	lb	sp,192(s2)
     558:	0100                	addi	s0,sp,128
     55a:	0105                	addi	sp,sp,1
     55c:	0e090203          	lb	tp,224(s2)
    asm("div %0, %1, %2"  : "=r"(div_result) : "r"(a), "r"(b));
     560:	0100                	addi	s0,sp,128
     562:	1405                	addi	s0,s0,-31
     564:	08090203          	lb	tp,128(s2)
     568:	0100                	addi	s0,sp,128
     56a:	0d05                	addi	s10,s10,1
     56c:	08090203          	lb	tp,128(s2)
    asm("rem %0, %1, %2"  : "=r"(rem_result) : "r"(a), "r"(b));
     570:	0100                	addi	s0,sp,128
     572:	1d05                	addi	s10,s10,-31
     574:	0c090003          	lb	zero,192(s2)
     578:	0100                	addi	s0,sp,128
     57a:	0e05                	addi	t3,t3,1
     57c:	0c090103          	lb	sp,192(s2)
    ua = 0xFFFFFFFE; ub = 2;
     580:	0100                	addi	s0,sp,128
     582:	1f05                	addi	t5,t5,-31
     584:	0c090003          	lb	zero,192(s2)
     588:	0100                	addi	s0,sp,128
     58a:	0505                	addi	a0,a0,1
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(ua), "r"(ub));
     58c:	0c090303          	lb	t1,192(s2)
     590:	0100                	addi	s0,sp,128
     592:	10090103          	lb	sp,256(s2)
     596:	0100                	addi	s0,sp,128
     598:	10090103          	lb	sp,256(s2)
    if (mul_result != (int32_t)(ua * ub)) halt();
     59c:	0100                	addi	s0,sp,128
     59e:	0705                	addi	a4,a4,1
     5a0:	10090403          	lb	s0,256(s2)
     5a4:	0100                	addi	s0,sp,128
     5a6:	1005                	c.nop	-31
     5a8:	06090003          	lb	zero,96(s2)
     5ac:	0100                	addi	s0,sp,128
     5ae:	0505                	addi	a0,a0,1
     5b0:	06090203          	lb	tp,96(s2)
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
     5b4:	0100                	addi	s0,sp,128
     5b6:	1905                	addi	s2,s2,-31
     5b8:	10090103          	lb	sp,256(s2)
     5bc:	0100                	addi	s0,sp,128
     5be:	0805                	addi	a6,a6,1
     5c0:	0c090003          	lb	zero,192(s2)
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
     5c4:	0100                	addi	s0,sp,128
     5c6:	1e05                	addi	t3,t3,-31
     5c8:	0200                	addi	s0,sp,256
     5ca:	0104                	addi	s1,sp,128
     5cc:	08090003          	lb	zero,128(s2)
     5d0:	0100                	addi	s0,sp,128
     5d2:	0705                	addi	a4,a4,1
    if (divu_result != (ua / ub)) halt();
     5d4:	04090103          	lb	sp,64(s2)
     5d8:	0100                	addi	s0,sp,128
     5da:	1705                	addi	a4,a4,-31
     5dc:	0a090003          	lb	zero,160(s2)
     5e0:	0100                	addi	s0,sp,128
     5e2:	0505                	addi	a0,a0,1
     5e4:	06090103          	lb	sp,96(s2)
     5e8:	0100                	addi	s0,sp,128
     5ea:	1a05                	addi	s4,s4,-31
    if (remu_result != (ua % ub)) halt();
     5ec:	10090103          	lb	sp,256(s2)
     5f0:	0100                	addi	s0,sp,128
     5f2:	0805                	addi	a6,a6,1
     5f4:	0c090003          	lb	zero,192(s2)
     5f8:	0100                	addi	s0,sp,128
     5fa:	2005                	jal	61a <test_branch+0xc>
     5fc:	0200                	addi	s0,sp,256
     5fe:	0104                	addi	s1,sp,128
     600:	08090003          	lb	zero,128(s2)
}
     604:	0100                	addi	s0,sp,128
     606:	0705                	addi	a4,a4,1
     608:	04090303          	lb	t1,64(s2)
     60c:	0100                	addi	s0,sp,128
void test_branch() {
     60e:	1005                	c.nop	-31
     610:	06090003          	lb	zero,96(s2)
    uint32_t ua = 10, ub = 20;
     614:	0100                	addi	s0,sp,128
     616:	0805                	addi	a6,a6,1
     618:	06090103          	lb	sp,96(s2)
     61c:	0100                	addi	s0,sp,128
     61e:	1105                	addi	sp,sp,-31
    asm(
     620:	06090003          	lb	zero,96(s2)
     624:	0100                	addi	s0,sp,128
     626:	0505                	addi	a0,a0,1
     628:	06090203          	lb	tp,96(s2)
    asm(
     62c:	0100                	addi	s0,sp,128
    asm(
     62e:	10090103          	lb	sp,256(s2)
     632:	0100                	addi	s0,sp,128
     634:	1a05                	addi	s4,s4,-31
     636:	10090103          	lb	sp,256(s2)
    asm(
     63a:	0100                	addi	s0,sp,128
}
     63c:	0805                	addi	a6,a6,1
     63e:	0c090003          	lb	zero,192(s2)
     642:	0100                	addi	s0,sp,128
void test_csr() {
     644:	2005                	jal	664 <test_csr+0x20>
     646:	0200                	addi	s0,sp,256
     648:	0104                	addi	s1,sp,128
    uint32_t old_mstatus = read_csr(mstatus); 
     64a:	08090003          	lb	zero,128(s2)
     64e:	0100                	addi	s0,sp,128
     650:	1c05                	addi	s8,s8,-31 # 17fe1 <_etext+0x1411d>
     652:	04090103          	lb	sp,64(s2)
     656:	0100                	addi	s0,sp,128
     658:	1505                	addi	a0,a0,-31
    set_csr(mstatus, MSTATUS_MIE);
     65a:	0c090003          	lb	zero,192(s2)
     65e:	0100                	addi	s0,sp,128
     660:	0805                	addi	a6,a6,1
    clear_csr(mstatus, MSTATUS_MIE);
     662:	04090003          	lb	zero,64(s2)
     666:	0100                	addi	s0,sp,128
     668:	2305                	jal	b88 <getint+0x3e>
    uint32_t new_val = 0xA5A5A5A5;
     66a:	0200                	addi	s0,sp,256
     66c:	0104                	addi	s1,sp,128
     66e:	04090003          	lb	zero,64(s2)
     672:	0100                	addi	s0,sp,128
     674:	0505                	addi	a0,a0,1
    uint32_t swapped_val = swap_csr(mstatus, new_val);
     676:	04090403          	lb	s0,64(s2)
     67a:	0100                	addi	s0,sp,128
     67c:	10090103          	lb	sp,256(s2)
     680:	0100                	addi	s0,sp,128
     682:	1a05                	addi	s4,s4,-31
     684:	10090103          	lb	sp,256(s2)
     688:	0100                	addi	s0,sp,128
    write_csr(mstatus, old_mstatus);
     68a:	0805                	addi	a6,a6,1
     68c:	0c090003          	lb	zero,192(s2)
     690:	0100                	addi	s0,sp,128
}
     692:	2005                	jal	6b2 <test_float_ops+0x18>
     694:	0200                	addi	s0,sp,256
     696:	0104                	addi	s1,sp,128
     698:	08090003          	lb	zero,128(s2)
void test_float_ops() {
     69c:	0100                	addi	s0,sp,128
     69e:	1c05                	addi	s8,s8,-31
    uint32_t a = 0x40000000; // 2.0f (IEEE754)
     6a0:	04090103          	lb	sp,64(s2)
     6a4:	0100                	addi	s0,sp,128
     6a6:	1505                	addi	a0,a0,-31
    uint32_t b = 0x3f800000; // 1.0f (IEEE754)
     6a8:	0c090003          	lb	zero,192(s2)
     6ac:	0100                	addi	s0,sp,128
     6ae:	0805                	addi	a6,a6,1
    asm volatile (
     6b0:	04090003          	lb	zero,64(s2)
     6b4:	0100                	addi	s0,sp,128
     6b6:	2305                	jal	bd6 <getuint+0x18>
     6b8:	0200                	addi	s0,sp,256
     6ba:	0104                	addi	s1,sp,128
     6bc:	04090003          	lb	zero,64(s2)
     6c0:	0100                	addi	s0,sp,128
     6c2:	0705                	addi	a4,a4,1
     6c4:	04090403          	lb	s0,64(s2)
     6c8:	0100                	addi	s0,sp,128
     6ca:	1005                	c.nop	-31
     6cc:	08090003          	lb	zero,128(s2)
     6d0:	0100                	addi	s0,sp,128
    asm volatile (
     6d2:	0505                	addi	a0,a0,1
     6d4:	04090103          	lb	sp,64(s2)
     6d8:	0100                	addi	s0,sp,128
     6da:	10090103          	lb	sp,256(s2)
     6de:	0100                	addi	s0,sp,128
     6e0:	0805                	addi	a6,a6,1
     6e2:	10090203          	lb	tp,256(s2)
     6e6:	0100                	addi	s0,sp,128
     6e8:	1205                	addi	tp,tp,-31 # ffffffe1 <__stack_top+0xfff6ffe1>
     6ea:	08090003          	lb	zero,128(s2)
     6ee:	0100                	addi	s0,sp,128
     6f0:	0505                	addi	a0,a0,1
     6f2:	04090103          	lb	sp,64(s2)
    asm volatile (
     6f6:	0100                	addi	s0,sp,128
     6f8:	10090103          	lb	sp,256(s2)
     6fc:	0100                	addi	s0,sp,128
     6fe:	0705                	addi	a4,a4,1
     700:	10090303          	lb	t1,256(s2)
     704:	0100                	addi	s0,sp,128
     706:	2005                	jal	726 <test_float_ops+0x8c>
     708:	08090003          	lb	zero,128(s2)
     70c:	0100                	addi	s0,sp,128
     70e:	0505                	addi	a0,a0,1
     710:	06090103          	lb	sp,96(s2)
     714:	0100                	addi	s0,sp,128
    asm volatile (
     716:	10090103          	lb	sp,256(s2)
     71a:	0100                	addi	s0,sp,128
     71c:	0805                	addi	a6,a6,1
     71e:	10090403          	lb	s0,256(s2)
     722:	0100                	addi	s0,sp,128
     724:	1905                	addi	s2,s2,-31
     726:	06090003          	lb	zero,96(s2)
     72a:	0100                	addi	s0,sp,128
     72c:	0505                	addi	a0,a0,1
     72e:	06090103          	lb	sp,96(s2)
     732:	0100                	addi	s0,sp,128
     734:	2405                	jal	954 <test_float_ops+0x2ba>
     736:	10090103          	lb	sp,256(s2)
    asm volatile (
     73a:	0100                	addi	s0,sp,128
     73c:	1405                	addi	s0,s0,-31
     73e:	0c090003          	lb	zero,192(s2)
     742:	0100                	addi	s0,sp,128
     744:	0805                	addi	a6,a6,1
     746:	04090003          	lb	zero,64(s2)
     74a:	0100                	addi	s0,sp,128
     74c:	2b05                	jal	c7c <printnum+0x4e>
     74e:	0200                	addi	s0,sp,256
    asm volatile (
     750:	0104                	addi	s1,sp,128
     752:	04090003          	lb	zero,64(s2)
     756:	0100                	addi	s0,sp,128
     758:	0505                	addi	a0,a0,1
     75a:	04090203          	lb	tp,64(s2)
     75e:	0100                	addi	s0,sp,128
     760:	10090103          	lb	sp,256(s2)
     764:	0100                	addi	s0,sp,128
     766:	1c05                	addi	s8,s8,-31
     768:	10090103          	lb	sp,256(s2)
     76c:	0100                	addi	s0,sp,128
    asm volatile (
     76e:	1505                	addi	a0,a0,-31
     770:	0c090003          	lb	zero,192(s2)
     774:	0100                	addi	s0,sp,128
     776:	0805                	addi	a6,a6,1
     778:	04090003          	lb	zero,64(s2)
     77c:	0100                	addi	s0,sp,128
     77e:	2305                	jal	c9e <printnum+0x70>
     780:	0200                	addi	s0,sp,256
     782:	0104                	addi	s1,sp,128
     784:	04090003          	lb	zero,64(s2)
     788:	0100                	addi	s0,sp,128
     78a:	1c05                	addi	s8,s8,-31
    asm volatile (
     78c:	04090103          	lb	sp,64(s2)
     790:	0100                	addi	s0,sp,128
     792:	1505                	addi	a0,a0,-31
     794:	0c090003          	lb	zero,192(s2)
     798:	0100                	addi	s0,sp,128
     79a:	0805                	addi	a6,a6,1
     79c:	04090003          	lb	zero,64(s2)
     7a0:	0100                	addi	s0,sp,128
     7a2:	2305                	jal	cc2 <printnum+0x94>
     7a4:	0200                	addi	s0,sp,256
     7a6:	0104                	addi	s1,sp,128
     7a8:	04090003          	lb	zero,64(s2)
    uint32_t float_ival = 0xc2f60000; // -123.0f in IEEE754
     7ac:	0100                	addi	s0,sp,128
     7ae:	0105                	addi	sp,sp,1
     7b0:	04090403          	lb	s0,64(s2)
    asm volatile (
     7b4:	0100                	addi	s0,sp,128
     7b6:	1405                	addi	s0,s0,-31
     7b8:	0a090303          	lb	t1,160(s2)
     7bc:	0100                	addi	s0,sp,128
     7be:	0e05                	addi	t3,t3,1
     7c0:	06090103          	lb	sp,96(s2)
     7c4:	0100                	addi	s0,sp,128
    uint32_t float_uval = 0xc2f60000; // -123.0f in IEEE754
     7c6:	1705                	addi	a4,a4,-31
     7c8:	06090003          	lb	zero,96(s2)
     7cc:	0100                	addi	s0,sp,128
    asm volatile (
     7ce:	0505                	addi	a0,a0,1
     7d0:	06090103          	lb	sp,96(s2)
     7d4:	0100                	addi	s0,sp,128
     7d6:	0c090403          	lb	s0,192(s2)
     7da:	0100                	addi	s0,sp,128
     7dc:	02090503          	lb	a0,32(s2)
     7e0:	0100                	addi	s0,sp,128
    float af = 1.5e9f;
     7e2:	0c090403          	lb	s0,192(s2)
     7e6:	0100                	addi	s0,sp,128
     7e8:	0105                	addi	sp,sp,1
     7ea:	02090503          	lb	a0,32(s2)
    float bf = 5.0f;
     7ee:	0100                	addi	s0,sp,128
     7f0:	1105                	addi	sp,sp,-31
     7f2:	08090203          	lb	tp,128(s2)
     7f6:	0100                	addi	s0,sp,128
     7f8:	1c05                	addi	s8,s8,-31
    asm volatile (
     7fa:	06090203          	lb	tp,96(s2)
     7fe:	0100                	addi	s0,sp,128
     800:	0e05                	addi	t3,t3,1
     802:	0c090003          	lb	zero,192(s2)
     806:	0100                	addi	s0,sp,128
     808:	0505                	addi	a0,a0,1
     80a:	04090203          	lb	tp,64(s2)
     80e:	0100                	addi	s0,sp,128
    int32_t val_w = -123;
     810:	08090203          	lb	tp,128(s2)
     814:	0100                	addi	s0,sp,128
     816:	0e05                	addi	t3,t3,1
    asm volatile (
     818:	08090203          	lb	tp,128(s2)
     81c:	0100                	addi	s0,sp,128
     81e:	1c05                	addi	s8,s8,-31
     820:	0c090103          	lb	sp,192(s2)
     824:	0100                	addi	s0,sp,128
     826:	0e05                	addi	t3,t3,1
     828:	10090003          	lb	zero,256(s2)
    uint32_t val_wu = 123u;
     82c:	0100                	addi	s0,sp,128
     82e:	0505                	addi	a0,a0,1
     830:	04090203          	lb	tp,64(s2)
    asm volatile (
     834:	0100                	addi	s0,sp,128
     836:	0105                	addi	sp,sp,1
     838:	08090203          	lb	tp,128(s2)
     83c:	0100                	addi	s0,sp,128
     83e:	1705                	addi	a4,a4,-31
     840:	08090203          	lb	tp,128(s2)
     844:	0100                	addi	s0,sp,128
     846:	0e05                	addi	t3,t3,1
    asm volatile (
     848:	06090103          	lb	sp,96(s2)
     84c:	0100                	addi	s0,sp,128
     84e:	08090103          	lb	sp,128(s2)
     852:	0100                	addi	s0,sp,128
     854:	0505                	addi	a0,a0,1
     856:	08090403          	lb	s0,128(s2)
     85a:	0100                	addi	s0,sp,128
     85c:	22090e03          	lb	t3,544(s2)
     860:	0100                	addi	s0,sp,128
     862:	22090e03          	lb	t3,544(s2)
     866:	0100                	addi	s0,sp,128
     868:	22090e03          	lb	t3,544(s2)
    asm volatile (
     86c:	0100                	addi	s0,sp,128
     86e:	22090e03          	lb	t3,544(s2)
     872:	0100                	addi	s0,sp,128
     874:	18090c03          	lb	s8,384(s2)
     878:	0100                	addi	s0,sp,128
     87a:	1e090d03          	lb	s10,480(s2)
     87e:	0100                	addi	s0,sp,128
     880:	1e090d03          	lb	s10,480(s2)
     884:	0100                	addi	s0,sp,128
     886:	0e05                	addi	t3,t3,1
     888:	1e090d03          	lb	s10,480(s2)
    asm volatile (
     88c:	0100                	addi	s0,sp,128
     88e:	0505                	addi	a0,a0,1
     890:	08090203          	lb	tp,128(s2)
     894:	0100                	addi	s0,sp,128
     896:	0e05                	addi	t3,t3,1
     898:	14090c03          	lb	s8,320(s2)
     89c:	0100                	addi	s0,sp,128
     89e:	0505                	addi	a0,a0,1
     8a0:	08090203          	lb	tp,128(s2)
     8a4:	0100                	addi	s0,sp,128
     8a6:	0b05                	addi	s6,s6,1
     8a8:	14090a03          	lb	s4,320(s2)
     8ac:	0100                	addi	s0,sp,128
    asm volatile (
     8ae:	0c090103          	lb	sp,192(s2)
     8b2:	0100                	addi	s0,sp,128
     8b4:	0505                	addi	a0,a0,1
     8b6:	0c090303          	lb	t1,192(s2)
     8ba:	0100                	addi	s0,sp,128
     8bc:	0d05                	addi	s10,s10,1
     8be:	16090c03          	lb	s8,352(s2)
     8c2:	0100                	addi	s0,sp,128
     8c4:	0505                	addi	a0,a0,1
     8c6:	08090203          	lb	tp,128(s2)
     8ca:	0100                	addi	s0,sp,128
     8cc:	0e05                	addi	t3,t3,1
     8ce:	14090b03          	lb	s6,320(s2)
    asm volatile (
     8d2:	0100                	addi	s0,sp,128
     8d4:	0505                	addi	a0,a0,1
     8d6:	08090203          	lb	tp,128(s2)
     8da:	0100                	addi	s0,sp,128
     8dc:	14090b03          	lb	s6,320(s2)
     8e0:	0100                	addi	s0,sp,128
     8e2:	22090e03          	lb	t3,544(s2)
     8e6:	0100                	addi	s0,sp,128
     8e8:	22090e03          	lb	t3,544(s2)
     8ec:	0100                	addi	s0,sp,128
     8ee:	22091003          	lh	zero,544(s2)
    uint32_t nan_bits = 0x7fc00001; // canonical quiet NaN
     8f2:	0100                	addi	s0,sp,128
     8f4:	22090e03          	lb	t3,544(s2)
     8f8:	0100                	addi	s0,sp,128
     8fa:	0e05                	addi	t3,t3,1
    asm volatile (
     8fc:	22090d03          	lb	s10,544(s2)
     900:	0100                	addi	s0,sp,128
     902:	0505                	addi	a0,a0,1
     904:	0a090203          	lb	tp,160(s2)
     908:	0100                	addi	s0,sp,128
     90a:	0e05                	addi	t3,t3,1
     90c:	14090903          	lb	s2,320(s2)
    uint32_t inf_bits = 0x7f800000;
     910:	0100                	addi	s0,sp,128
     912:	0505                	addi	a0,a0,1
     914:	08090203          	lb	tp,128(s2)
    asm volatile (
     918:	0100                	addi	s0,sp,128
     91a:	0e05                	addi	t3,t3,1
     91c:	14090a03          	lb	s4,320(s2)
     920:	0100                	addi	s0,sp,128
     922:	08090103          	lb	sp,128(s2)
     926:	0100                	addi	s0,sp,128
     928:	08090103          	lb	sp,128(s2)
    uint32_t ma = 0x40000000;     // 2.0f
     92c:	0100                	addi	s0,sp,128
     92e:	0505                	addi	a0,a0,1
     930:	08090403          	lb	s0,128(s2)
    uint32_t mb = 0x3f800000;     // 1.0f
     934:	0100                	addi	s0,sp,128
     936:	2c091003          	lh	zero,704(s2)
     93a:	0100                	addi	s0,sp,128
    uint32_t mc = 0xc0800000;     // -4.0f
     93c:	2c091003          	lh	zero,704(s2)
     940:	0100                	addi	s0,sp,128
     942:	2c091003          	lh	zero,704(s2)
    asm volatile (
     946:	0100                	addi	s0,sp,128
     948:	0105                	addi	sp,sp,1
     94a:	2c091a03          	lh	s4,704(s2)
     94e:	0100                	addi	s0,sp,128
     950:	1d05                	addi	s10,s10,-31
     952:	08090303          	lb	t1,128(s2)
     956:	0100                	addi	s0,sp,128
     958:	0505                	addi	a0,a0,1
     95a:	08090203          	lb	tp,128(s2)
     95e:	0100                	addi	s0,sp,128
     960:	04090103          	lb	sp,64(s2)
     964:	0100                	addi	s0,sp,128
     966:	04090103          	lb	sp,64(s2)
     96a:	0100                	addi	s0,sp,128
     96c:	08090103          	lb	sp,128(s2)
    asm volatile (
     970:	0100                	addi	s0,sp,128
     972:	0105                	addi	sp,sp,1
     974:	08090103          	lb	sp,128(s2)
     978:	0100                	addi	s0,sp,128
     97a:	0a09                	addi	s4,s4,2
     97c:	0000                	unimp
     97e:	0101                	addi	sp,sp,0
     980:	07df 0000 0005      	.insn	6, 0x0005000007df
     986:	0004                	.insn	2, 0x0004
     988:	0045                	c.nop	17
     98a:	0000                	unimp
     98c:	0101                	addi	sp,sp,0
     98e:	fb01                	bnez	a4,89e <test_float_ops+0x204>
     990:	0d0e                	slli	s10,s10,0x3
     992:	0100                	addi	s0,sp,128
     994:	0101                	addi	sp,sp,0
     996:	0001                	nop
     998:	0000                	unimp
     99a:	0001                	nop
    asm volatile (
     99c:	0100                	addi	s0,sp,128
     99e:	0101                	addi	sp,sp,0
     9a0:	041f 004e 0000      	.insn	6, 0x004e041f
     9a6:	0160                	addi	s0,sp,140
     9a8:	0000                	unimp
     9aa:	02a5                	addi	t0,t0,9
     9ac:	0000                	unimp
     9ae:	000002ef          	jal	t0,9ae <test_float_ops+0x314>
     9b2:	0102                	c.slli64	sp
     9b4:	021f 050f 029a      	.insn	6, 0x029a050f021f
     9ba:	0000                	unimp
     9bc:	9a01                	andi	a2,a2,-32
     9be:	0002                	c.slli64	zero
     9c0:	0100                	addi	s0,sp,128
     9c2:	032a                	slli	t1,t1,0xa
     9c4:	0000                	unimp
     9c6:	3302                	.insn	2, 0x3302
    asm volatile (
     9c8:	02000003          	lb	zero,32(zero) # 20 <_start+0x20>
     9cc:	033c                	addi	a5,sp,392
     9ce:	0000                	unimp
     9d0:	00200503          	lb	a0,2(zero) # 2 <_start+0x2>
     9d4:	0205                	addi	tp,tp,1 # 1 <_start+0x1>
     9d6:	0a26                	slli	s4,s4,0x9
     9d8:	0000                	unimp
     9da:	05010c03          	lb	s8,80(sp)
     9de:	0311                	addi	t1,t1,4
     9e0:	0901                	addi	s2,s2,0
     9e2:	000e                	c.slli	zero,0x3
     9e4:	0501                	addi	a0,a0,0
     9e6:	030e                	slli	t1,t1,0x3
     9e8:	0901                	addi	s2,s2,0
     9ea:	0008                	.insn	2, 0x0008
     9ec:	0501                	addi	a0,a0,0
     9ee:	030c                	addi	a1,sp,384
     9f0:	0901                	addi	s2,s2,0
     9f2:	0008                	.insn	2, 0x0008
}
     9f4:	0501                	addi	a0,a0,0
     9f6:	0302                	c.slli64	t1
     9f8:	0900                	addi	s0,sp,144
     9fa:	0008                	.insn	2, 0x0008
void test_mtime_interrupt() {
     9fc:	0501                	addi	a0,a0,0
     9fe:	0316                	slli	t1,t1,0x5
     a00:	0901                	addi	s2,s2,0
     a02:	0002                	c.slli64	zero
    interrupt_init(); // 初始化中断
     a04:	0501                	addi	a0,a0,0
     a06:	0900030f          	.insn	4, 0x0900030f
    enable_timer_interrupt(); // 使能定时器中断
     a0a:	000c                	.insn	2, 0x000c
    mtimecmp_write(1000); // 设置 mtimecmp 为 1000
     a0c:	0501                	addi	a0,a0,0
     a0e:	030d                	addi	t1,t1,3
     a10:	0900                	addi	s0,sp,144
     a12:	0004                	.insn	2, 0x0004
    mtimectrl_write(1,2); // 使能 mtime , 设置分频为4
     a14:	0501                	addi	a0,a0,0
     a16:	04020023          	sb	zero,64(tp) # 40 <_start+0x40>
     a1a:	097f0303          	lb	t1,151(t5)
     a1e:	0008                	.insn	2, 0x0008
     a20:	0501                	addi	a0,a0,0
     a22:	001e                	c.slli	zero,0x7
     a24:	0402                	c.slli64	s0
sc_puts(long str, long strlen) {
     a26:	0301                	addi	t1,t1,0
     a28:	0900                	addi	s0,sp,144
     a2a:	000a                	c.slli	zero,0x2
     a2c:	0501                	addi	a0,a0,0
     a2e:	0301                	addi	t1,t1,0
     a30:	0902                	c.slli64	s2
     a32:	0008                	.insn	2, 0x0008
	volatile char *out_ptr = (volatile char*)SC_SIM_OUTPORT;
     a34:	0501                	addi	a0,a0,0
     a36:	0311                	addi	t1,t1,4
     a38:	0904                	addi	s1,sp,144
     a3a:	000a                	c.slli	zero,0x2
	const char *in_ptr = (const char*)str;
     a3c:	0501                	addi	a0,a0,0
     a3e:	0904030f          	.insn	4, 0x0904030f
     a42:	000c                	.insn	2, 0x000c
	for (long len = strlen; len > 0; --len)
     a44:	0501                	addi	a0,a0,0
     a46:	09000313          	li	t1,144
     a4a:	0014                	.insn	2, 0x0014
     a4c:	0501                	addi	a0,a0,0
	  *out_ptr = *in_ptr++;
     a4e:	0305                	addi	t1,t1,1
     a50:	0902                	c.slli64	s2
     a52:	0016                	c.slli	zero,0x5
     a54:	0501                	addi	a0,a0,0
     a56:	001c                	.insn	2, 0x001c
     a58:	0402                	c.slli64	s0
     a5a:	0301                	addi	t1,t1,0
     a5c:	0900                	addi	s0,sp,144
     a5e:	000a                	c.slli	zero,0x2
     a60:	0501                	addi	a0,a0,0
     a62:	0012                	c.slli	zero,0x4
     a64:	0402                	c.slli64	s0
	for (long len = strlen; len > 0; --len)
     a66:	0301                	addi	t1,t1,0
     a68:	0900                	addi	s0,sp,144
     a6a:	0008                	.insn	2, 0x0008
     a6c:	0501                	addi	a0,a0,0
     a6e:	0309                	addi	t1,t1,2
     a70:	0901                	addi	s2,s2,0
     a72:	0008                	.insn	2, 0x0008
     a74:	0501                	addi	a0,a0,0
     a76:	0310                	addi	a2,sp,384
}
     a78:	0901                	addi	s2,s2,0
     a7a:	0016                	c.slli	zero,0x5
     a7c:	0501                	addi	a0,a0,0
     a7e:	030c                	addi	a1,sp,384
     a80:	00080903          	lb	s2,0(a6)
putchar(int ch) {
     a84:	0501                	addi	a0,a0,0
     a86:	0301                	addi	t1,t1,0
     a88:	0901                	addi	s2,s2,0
     a8a:	0002                	c.slli64	zero
     a8c:	0301                	addi	t1,t1,0
    buf[buflen++] = ch;
     a8e:	0904                	addi	s1,sp,144
     a90:	000a                	c.slli	zero,0x2
     a92:	0501                	addi	a0,a0,0
     a94:	0305                	addi	t1,t1,1
     a96:	0901                	addi	s2,s2,0
     a98:	0010                	.insn	2, 0x0010
     a9a:	0501                	addi	a0,a0,0
     a9c:	0301                	addi	t1,t1,0
     a9e:	0901                	addi	s2,s2,0
     aa0:	0006                	c.slli	zero,0x1
     aa2:	0301                	addi	t1,t1,0
     aa4:	0904                	addi	s1,sp,144
     aa6:	000a                	c.slli	zero,0x2
     aa8:	0501                	addi	a0,a0,0
     aaa:	09010303          	lb	t1,144(sp)
     aae:	000e                	c.slli	zero,0x3
     ab0:	0501                	addi	a0,a0,0
     ab2:	0316                	slli	t1,t1,0x5
     ab4:	0900                	addi	s0,sp,144
     ab6:	0004                	.insn	2, 0x0004
	if ( ch == '\n' || buflen == sizeof(buf) ) {
     ab8:	0501                	addi	a0,a0,0
     aba:	04020003          	lb	zero,64(tp) # 40 <_start+0x40>
     abe:	0301                	addi	t1,t1,0
     ac0:	0900                	addi	s0,sp,144
     ac2:	000a                	c.slli	zero,0x2
     ac4:	0501                	addi	a0,a0,0
     ac6:	0301                	addi	t1,t1,0
     ac8:	0901                	addi	s2,s2,0
     aca:	0006                	c.slli	zero,0x1
     acc:	0301                	addi	t1,t1,0
     ace:	0905                	addi	s2,s2,1
     ad0:	000c                	.insn	2, 0x000c
        sc_puts((long)buf, buflen);
     ad2:	0501                	addi	a0,a0,0
     ad4:	0308                	addi	a0,sp,384
     ad6:	0901                	addi	s2,s2,0
     ad8:	000e                	c.slli	zero,0x3
     ada:	0501                	addi	a0,a0,0
     adc:	0310                	addi	a2,sp,384
     ade:	0901                	addi	s2,s2,0
     ae0:	000a                	c.slli	zero,0x2
     ae2:	0501                	addi	a0,a0,0
     ae4:	030d                	addi	t1,t1,3
     ae6:	0901                	addi	s2,s2,0
        buflen = 0;
     ae8:	001a                	c.slli	zero,0x6
     aea:	0501                	addi	a0,a0,0
     aec:	0310                	addi	a2,sp,384
     aee:	0901                	addi	s2,s2,0
    return 0;
     af0:	0006                	c.slli	zero,0x1
}
     af2:	0001                	nop
     af4:	0402                	c.slli64	s0
     af6:	0601                	addi	a2,a2,0
     af8:	12090003          	lb	zero,288(s2)
{
     afc:	0100                	addi	s0,sp,128
     afe:	06090003          	lb	zero,96(s2)
     b02:	0100                	addi	s0,sp,128
     b04:	0306                	slli	t1,t1,0x1
     b06:	0902                	c.slli64	s2
     b08:	0002                	c.slli64	zero
     b0a:	0001                	nop
    putchar(ch);
     b0c:	0402                	c.slli64	s0
     b0e:	0601                	addi	a2,a2,0
     b10:	12090003          	lb	zero,288(s2)
}
     b14:	0100                	addi	s0,sp,128
     b16:	0105                	addi	sp,sp,1
     b18:	0306                	slli	t1,t1,0x1
     b1a:	0901                	addi	s2,s2,0
{
     b1c:	0006                	c.slli	zero,0x1
     b1e:	0301                	addi	t1,t1,0
     b20:	0905                	addi	s2,s2,1
     b22:	000a                	c.slli	zero,0x2
     b24:	0501                	addi	a0,a0,0
     b26:	0308                	addi	a0,sp,384
     b28:	0901                	addi	s2,s2,0
  sc_puts((long)str, strlen(str));
     b2a:	000e                	c.slli	zero,0x3
     b2c:	0501                	addi	a0,a0,0
     b2e:	0310                	addi	a2,sp,384
     b30:	0901                	addi	s2,s2,0
     b32:	000a                	c.slli	zero,0x2
     b34:	0501                	addi	a0,a0,0
     b36:	030d                	addi	t1,t1,3
     b38:	0901                	addi	s2,s2,0
     b3a:	001a                	c.slli	zero,0x6
     b3c:	0501                	addi	a0,a0,0
}
     b3e:	0310                	addi	a2,sp,384
     b40:	0901                	addi	s2,s2,0
     b42:	0006                	c.slli	zero,0x1
     b44:	0001                	nop
     b46:	0402                	c.slli64	s0
     b48:	0601                	addi	a2,a2,0
{
     b4a:	12090003          	lb	zero,288(s2)
     b4e:	0100                	addi	s0,sp,128
     b50:	04090003          	lb	zero,64(s2)
     b54:	0100                	addi	s0,sp,128
     b56:	0306                	slli	t1,t1,0x1
    if ( lflag >= 2 )
     b58:	0902                	c.slli64	s2
     b5a:	0002                	c.slli64	zero
     b5c:	0001                	nop
     b5e:	0402                	c.slli64	s0
     b60:	0601                	addi	a2,a2,0
        return va_arg(*ap, long long);
     b62:	12090003          	lb	zero,288(s2)
     b66:	0100                	addi	s0,sp,128
     b68:	0105                	addi	sp,sp,1
     b6a:	0306                	slli	t1,t1,0x1
     b6c:	0901                	addi	s2,s2,0
     b6e:	0004                	.insn	2, 0x0004
     b70:	0301                	addi	t1,t1,0
     b72:	090a                	slli	s2,s2,0x2
     b74:	000a                	c.slli	zero,0x2
     b76:	0501                	addi	a0,a0,0
     b78:	0309                	addi	t1,t1,2
     b7a:	0902                	c.slli64	s2
    else if ( lflag )
     b7c:	0044                	addi	s1,sp,4
     b7e:	0501                	addi	a0,a0,0
     b80:	0903031b          	.insn	4, 0x0903031b
        return va_arg(*ap, long);
     b84:	0004                	.insn	2, 0x0004
     b86:	0501                	addi	a0,a0,0
     b88:	0311                	addi	t1,t1,4
     b8a:	0900                	addi	s0,sp,144
     b8c:	0024                	addi	s1,sp,8
     b8e:	0501                	addi	a0,a0,0
     b90:	0315                	addi	t1,t1,5
     b92:	0900                	addi	s0,sp,144
     b94:	000c                	.insn	2, 0x000c
     b96:	0501                	addi	a0,a0,0
     b98:	0312                	slli	t1,t1,0x4
     b9a:	0901                	addi	s2,s2,0
        return va_arg(*ap, int);
     b9c:	000c                	.insn	2, 0x000c
     b9e:	0501                	addi	a0,a0,0
     ba0:	030c                	addi	a1,sp,384
     ba2:	0900                	addi	s0,sp,144
     ba4:	0008                	.insn	2, 0x0008
     ba6:	0501                	addi	a0,a0,0
     ba8:	030d                	addi	t1,t1,3
     baa:	0902                	c.slli64	s2
     bac:	001e                	c.slli	zero,0x7
     bae:	0501                	addi	a0,a0,0
     bb0:	0315                	addi	t1,t1,5
     bb2:	097d                	addi	s2,s2,31
}
     bb4:	0024                	addi	s1,sp,8
     bb6:	0501                	addi	a0,a0,0
     bb8:	030d                	addi	t1,t1,3
     bba:	0902                	c.slli64	s2
     bbc:	0002                	c.slli64	zero
{
     bbe:	0501                	addi	a0,a0,0
     bc0:	0904030b          	.insn	4, 0x0904030b
     bc4:	0002                	c.slli64	zero
     bc6:	0501                	addi	a0,a0,0
     bc8:	0309                	addi	t1,t1,2
     bca:	0901                	addi	s2,s2,0
    if ( lflag >= 2 )
     bcc:	0002                	c.slli64	zero
     bce:	0501                	addi	a0,a0,0
     bd0:	0312                	slli	t1,t1,0x4
     bd2:	097f 000e 0501 0315 	.insn	10, 0x090003150501000e097f
     bda:	0900 
        return va_arg(*ap, unsigned long long);
     bdc:	000c                	.insn	2, 0x000c
     bde:	0501                	addi	a0,a0,0
     be0:	0903030b          	.insn	4, 0x0903030b
     be4:	0008                	.insn	2, 0x0008
     be6:	0501                	addi	a0,a0,0
     be8:	09010313          	addi	t1,sp,144
     bec:	0002                	c.slli64	zero
     bee:	0501                	addi	a0,a0,0
    else if ( lflag )
     bf0:	0320                	addi	s0,sp,392
     bf2:	0900                	addi	s0,sp,144
     bf4:	000e                	c.slli	zero,0x3
        return va_arg(*ap, unsigned long);
     bf6:	0501                	addi	a0,a0,0
     bf8:	0339                	addi	t1,t1,14
     bfa:	0900                	addi	s0,sp,144
     bfc:	000e                	c.slli	zero,0x3
     bfe:	0501                	addi	a0,a0,0
     c00:	0034                	addi	a3,sp,8
     c02:	0402                	c.slli64	s0
     c04:	0301                	addi	t1,t1,0
     c06:	0900                	addi	s0,sp,144
     c08:	0006                	c.slli	zero,0x1
     c0a:	0501                	addi	a0,a0,0
     c0c:	0039                	c.nop	14
        return va_arg(*ap, unsigned int);
     c0e:	0402                	c.slli64	s0
     c10:	0302                	c.slli64	t1
     c12:	0900                	addi	s0,sp,144
     c14:	0008                	.insn	2, 0x0008
     c16:	0501                	addi	a0,a0,0
     c18:	0019                	c.nop	6
     c1a:	0402                	c.slli64	s0
     c1c:	0304                	addi	s1,sp,384
     c1e:	0900                	addi	s0,sp,144
     c20:	0004                	.insn	2, 0x0004
     c22:	0501                	addi	a0,a0,0
}
     c24:	0009                	c.nop	2
     c26:	0402                	c.slli64	s0
     c28:	0304                	addi	s1,sp,384
     c2a:	0900                	addi	s0,sp,144
     c2c:	0002                	c.slli64	zero
{
     c2e:	0501                	addi	a0,a0,0
     c30:	0310                	addi	a2,sp,384
     c32:	097f 000e 0501 0313 	.insn	10, 0x090003130501000e097f
     c3a:	0900 
     c3c:	000c                	.insn	2, 0x000c
     c3e:	0501                	addi	a0,a0,0
     c40:	0301                	addi	t1,t1,0
     c42:	0902                	c.slli64	s2
     c44:	0004                	.insn	2, 0x0004
     c46:	0501                	addi	a0,a0,0
     c48:	0376                	slli	t1,t1,0x1d
     c4a:	00280903          	lb	s2,2(a6)
     c4e:	0501                	addi	a0,a0,0
     c50:	0308                	addi	a0,sp,384
     c52:	0901                	addi	s2,s2,0
     c54:	0028                	addi	a0,sp,8
     c56:	0501                	addi	a0,a0,0
     c58:	04020017          	auipc	zero,0x4020
     c5c:	0302                	c.slli64	t1
     c5e:	0900                	addi	s0,sp,144
     c60:	0008                	.insn	2, 0x0008
     c62:	0501                	addi	a0,a0,0
     c64:	04020033          	.insn	4, 0x04020033
     c68:	09000303          	lb	t1,144(zero) # 90 <main+0x18>
     c6c:	000a                	c.slli	zero,0x2
     c6e:	0501                	addi	a0,a0,0
     c70:	0308                	addi	a0,sp,384
    int pos = 0;
     c72:	0901                	addi	s2,s2,0
     c74:	0006                	c.slli	zero,0x1
        digs[pos++] = num % base;
     c76:	0501                	addi	a0,a0,0
     c78:	0309                	addi	t1,t1,2
     c7a:	0901                	addi	s2,s2,0
     c7c:	0016                	c.slli	zero,0x5
     c7e:	0501                	addi	a0,a0,0
     c80:	0901030f          	.insn	4, 0x0901030f
     c84:	000e                	c.slli	zero,0x3
     c86:	0301                	addi	t1,t1,0
     c88:	0902                	c.slli64	s2
     c8a:	0018                	.insn	2, 0x0018
     c8c:	0501                	addi	a0,a0,0
     c8e:	0320                	addi	s0,sp,392
     c90:	0901                	addi	s2,s2,0
     c92:	0018                	.insn	2, 0x0018
     c94:	0501                	addi	a0,a0,0
     c96:	030c                	addi	a1,sp,384
     c98:	0900                	addi	s0,sp,144
     c9a:	0010                	.insn	2, 0x0010
     c9c:	0501                	addi	a0,a0,0
     c9e:	0309                	addi	t1,t1,2
     ca0:	0904                	addi	s1,sp,144
     ca2:	001c                	.insn	2, 0x001c
     ca4:	0501                	addi	a0,a0,0
     ca6:	0308                	addi	a0,sp,384
     ca8:	0901                	addi	s2,s2,0
     caa:	0004                	.insn	2, 0x0004
     cac:	0501                	addi	a0,a0,0
     cae:	0310                	addi	a2,sp,384
     cb0:	0901                	addi	s2,s2,0
        if ( num < base )
     cb2:	000c                	.insn	2, 0x000c
     cb4:	0501                	addi	a0,a0,0
     cb6:	0314                	addi	a3,sp,384
     cb8:	0900                	addi	s0,sp,144
     cba:	000c                	.insn	2, 0x000c
     cbc:	0501                	addi	a0,a0,0
     cbe:	032a                	slli	t1,t1,0xa
     cc0:	000e0903          	lb	s2,0(t3)
     cc4:	0501                	addi	a0,a0,0
     cc6:	031e                	slli	t1,t1,0x7
     cc8:	0900                	addi	s0,sp,144
     cca:	0018                	.insn	2, 0x0018
     ccc:	0501                	addi	a0,a0,0
     cce:	0314                	addi	a3,sp,384
     cd0:	0900                	addi	s0,sp,144
     cd2:	0004                	.insn	2, 0x0004
     cd4:	0501                	addi	a0,a0,0
     cd6:	031e                	slli	t1,t1,0x7
        num /= base;
     cd8:	0900                	addi	s0,sp,144
     cda:	000c                	.insn	2, 0x000c
     cdc:	0501                	addi	a0,a0,0
     cde:	0318                	addi	a4,sp,384
     ce0:	0900                	addi	s0,sp,144
     ce2:	0008                	.insn	2, 0x0008
     ce4:	0501                	addi	a0,a0,0
     ce6:	0316                	slli	t1,t1,0x5
     ce8:	0901                	addi	s2,s2,0
     cea:	0008                	.insn	2, 0x0008
     cec:	0501                	addi	a0,a0,0
     cee:	0319                	addi	t1,t1,6
     cf0:	097e                	slli	s2,s2,0x1f
     cf2:	0020                	addi	s0,sp,8
     cf4:	0501                	addi	a0,a0,0
     cf6:	030e                	slli	t1,t1,0x3
     cf8:	0905                	addi	s2,s2,1
     cfa:	0014                	.insn	2, 0x0014
        digs[pos++] = num % base;
     cfc:	0501                	addi	a0,a0,0
            break;
     cfe:	0305                	addi	t1,t1,1
    while ( width-- > pos )
     d00:	0900                	addi	s0,sp,144
        putch(padc, putdat);
     d02:	000a                	c.slli	zero,0x2
     d04:	0501                	addi	a0,a0,0
     d06:	0312                	slli	t1,t1,0x4
     d08:	0901                	addi	s2,s2,0
     d0a:	0002                	c.slli64	zero
     d0c:	0501                	addi	a0,a0,0
     d0e:	0309                	addi	t1,t1,2
    while ( width-- > pos )
     d10:	0900                	addi	s0,sp,144
     d12:	000c                	.insn	2, 0x000c
     d14:	0501                	addi	a0,a0,0
     d16:	04020023          	sb	zero,64(tp) # 40 <_start+0x40>
     d1a:	097f0303          	lb	t1,151(t5)
     d1e:	000e                	c.slli	zero,0x3
     d20:	0501                	addi	a0,a0,0
     d22:	001d                	c.nop	7
    while ( pos-- > 0 )
     d24:	0402                	c.slli64	s0
        putch(digs[pos] + (digs[pos] >= 10 ? hex_A - 10 : '0'), putdat);
     d26:	0301                	addi	t1,t1,0
     d28:	0900                	addi	s0,sp,144
     d2a:	000a                	c.slli	zero,0x2
     d2c:	0501                	addi	a0,a0,0
     d2e:	0305                	addi	t1,t1,1
     d30:	00080903          	lb	s2,0(a6)
     d34:	0501                	addi	a0,a0,0
     d36:	030e                	slli	t1,t1,0x3
     d38:	000e0903          	lb	s2,0(t3)
     d3c:	0501                	addi	a0,a0,0
     d3e:	0305                	addi	t1,t1,1
     d40:	0900                	addi	s0,sp,144
     d42:	0004                	.insn	2, 0x0004
     d44:	0501                	addi	a0,a0,0
     d46:	09010313          	addi	t1,sp,144
     d4a:	0002                	c.slli64	zero
     d4c:	0501                	addi	a0,a0,0
     d4e:	030d                	addi	t1,t1,3
     d50:	0901                	addi	s2,s2,0
     d52:	0024                	addi	s1,sp,8
     d54:	0501                	addi	a0,a0,0
     d56:	0309                	addi	t1,t1,2
     d58:	0901                	addi	s2,s2,0
     d5a:	0012                	c.slli	zero,0x4
     d5c:	0501                	addi	a0,a0,0
     d5e:	09010313          	addi	t1,sp,144
     d62:	0014                	.insn	2, 0x0014
    while ( pos-- > 0 )
     d64:	0501                	addi	a0,a0,0
     d66:	0024                	addi	s1,sp,8
     d68:	0402                	c.slli64	s0
     d6a:	097c0303          	lb	t1,151(s8)
     d6e:	0028                	addi	a0,sp,8
     d70:	0501                	addi	a0,a0,0
     d72:	04020017          	auipc	zero,0x4020
}
     d76:	0301                	addi	t1,t1,0
     d78:	0900                	addi	s0,sp,144
     d7a:	000a                	c.slli	zero,0x2
     d7c:	0501                	addi	a0,a0,0
     d7e:	0301                	addi	t1,t1,0
     d80:	0906                	slli	s2,s2,0x1
     d82:	000c                	.insn	2, 0x000c
     d84:	0301                	addi	t1,t1,0
     d86:	0904                	addi	s1,sp,144
     d88:	0010                	.insn	2, 0x0010
     d8a:	0501                	addi	a0,a0,0
     d8c:	0309                	addi	t1,t1,2
     d8e:	090c                	addi	a1,sp,144
     d90:	001c                	.insn	2, 0x001c
     d92:	0501                	addi	a0,a0,0
     d94:	0902030f          	.insn	4, 0x0902030f
     d98:	0008                	.insn	2, 0x0008
     d9a:	0501                	addi	a0,a0,0
static void printdoubleF(void(*putch)(int, void**), void **putdat, double value, int width, int precision, int padc) {
     d9c:	0310                	addi	a2,sp,384
     d9e:	0901                	addi	s2,s2,0
     da0:	0002                	c.slli64	zero
     da2:	0501                	addi	a0,a0,0
     da4:	030d                	addi	t1,t1,3
     da6:	0902                	c.slli64	s2
     da8:	0004                	.insn	2, 0x0004
     daa:	0301                	addi	t1,t1,0
     dac:	0901                	addi	s2,s2,0
     dae:	000a                	c.slli	zero,0x2
     db0:	0501                	addi	a0,a0,0
     db2:	097c0317          	auipc	t1,0x97c0
     db6:	000c                	.insn	2, 0x000c
     db8:	0501                	addi	a0,a0,0
     dba:	0315                	addi	t1,t1,5 # 97c0db7 <__stack_top+0x9730db7>
     dbc:	0900                	addi	s0,sp,144
     dbe:	0008                	.insn	2, 0x0008
     dc0:	0501                	addi	a0,a0,0
     dc2:	032e                	slli	t1,t1,0xb
    if (precision < 0 || precision > 9) precision = 6; // 默认保留6位
     dc4:	0900                	addi	s0,sp,144
     dc6:	0002                	c.slli64	zero
     dc8:	0501                	addi	a0,a0,0
     dca:	0309                	addi	t1,t1,2
     dcc:	0906                	slli	s2,s2,0x1
     dce:	0008                	.insn	2, 0x0008
     dd0:	0501                	addi	a0,a0,0
     dd2:	0312                	slli	t1,t1,0x4
     dd4:	000a0903          	lb	s2,0(s4)
     dd8:	0501                	addi	a0,a0,0
     dda:	030e                	slli	t1,t1,0x3
    if (value < 0) {
     ddc:	0901                	addi	s2,s2,0
     dde:	0008                	.insn	2, 0x0008
     de0:	0501                	addi	a0,a0,0
     de2:	0901030f          	.insn	4, 0x0901030f
     de6:	0008                	.insn	2, 0x0008
     de8:	0501                	addi	a0,a0,0
     dea:	09010313          	addi	t1,sp,144
     dee:	0006                	c.slli	zero,0x1
     df0:	0501                	addi	a0,a0,0
        putch('-', putdat);
     df2:	0901030f          	.insn	4, 0x0901030f
     df6:	0006                	c.slli	zero,0x1
     df8:	0501                	addi	a0,a0,0
     dfa:	0311                	addi	t1,t1,4
     dfc:	0901                	addi	s2,s2,0
     dfe:	0004                	.insn	2, 0x0004
        value = -value;
     e00:	0501                	addi	a0,a0,0
     e02:	0318                	addi	a4,sp,384
     e04:	00040903          	lb	s2,0(s0)
     e08:	0501                	addi	a0,a0,0
     e0a:	09000317          	auipc	t1,0x9000
     e0e:	000c                	.insn	2, 0x000c
     e10:	0501                	addi	a0,a0,0
     e12:	0315                	addi	t1,t1,5 # 9000e0f <__stack_top+0x8f70e0f>
     e14:	0900                	addi	s0,sp,144
     e16:	0004                	.insn	2, 0x0004
    long long int_part = (long long)value;
     e18:	0501                	addi	a0,a0,0
     e1a:	0309                	addi	t1,t1,2
     e1c:	0900                	addi	s0,sp,144
     e1e:	0002                	c.slli64	zero
     e20:	0501                	addi	a0,a0,0
     e22:	0316                	slli	t1,t1,0x5
     e24:	001e0903          	lb	s2,1(t3)
     e28:	0501                	addi	a0,a0,0
     e2a:	0311                	addi	t1,t1,4
     e2c:	0901                	addi	s2,s2,0
     e2e:	0008                	.insn	2, 0x0008
    double frac_part = value - (double)int_part;
     e30:	0501                	addi	a0,a0,0
     e32:	0316                	slli	t1,t1,0x5
     e34:	0904                	addi	s1,sp,144
     e36:	0002                	c.slli64	zero
     e38:	0501                	addi	a0,a0,0
     e3a:	0311                	addi	t1,t1,4
     e3c:	0901                	addi	s2,s2,0
     e3e:	0008                	.insn	2, 0x0008
     e40:	0501                	addi	a0,a0,0
     e42:	0321                	addi	t1,t1,8
     e44:	090c                	addi	a1,sp,144
     e46:	0002                	c.slli64	zero
     e48:	0501                	addi	a0,a0,0
     e4a:	0901032b          	.insn	4, 0x0901032b
     e4e:	0004                	.insn	2, 0x0004
     e50:	0501                	addi	a0,a0,0
     e52:	0330                	addi	a2,sp,392
     e54:	0900                	addi	s0,sp,144
     e56:	000c                	.insn	2, 0x000c
     e58:	0501                	addi	a0,a0,0
     e5a:	031f 0900 0002      	.insn	6, 0x00020900031f
    if (int_part == 0)
     e60:	0501                	addi	a0,a0,0
     e62:	031a                	slli	t1,t1,0x6
     e64:	0901                	addi	s2,s2,0
     e66:	0008                	.insn	2, 0x0008
     e68:	0501                	addi	a0,a0,0
     e6a:	0318                	addi	a4,sp,384
        buf[pos++] = '0';
     e6c:	0900                	addi	s0,sp,144
     e6e:	0008                	.insn	2, 0x0008
     e70:	0301                	addi	t1,t1,0
     e72:	0901                	addi	s2,s2,0
     e74:	0002                	c.slli64	zero
     e76:	0501                	addi	a0,a0,0
     e78:	04020023          	sb	zero,64(tp) # 40 <_start+0x40>
     e7c:	0301                	addi	t1,t1,0
     e7e:	0900                	addi	s0,sp,144
     e80:	0008                	.insn	2, 0x0008
     e82:	0501                	addi	a0,a0,0
     e84:	097d0327          	.insn	4, 0x097d0327
            buf[pos++] = '0' + (int_part % 10);
     e88:	0008                	.insn	2, 0x0008
     e8a:	0501                	addi	a0,a0,0
     e8c:	031f 0901 000a      	.insn	6, 0x000a0901031f
     e92:	0501                	addi	a0,a0,0
     e94:	0908031b          	.insn	4, 0x0908031b
     e98:	0002                	c.slli64	zero
     e9a:	0501                	addi	a0,a0,0
     e9c:	0311                	addi	t1,t1,4
     e9e:	0901                	addi	s2,s2,0
     ea0:	0012                	c.slli	zero,0x4
     ea2:	0501                	addi	a0,a0,0
     ea4:	0314                	addi	a3,sp,384
     ea6:	00020903          	lb	s2,0(tp) # 0 <_start>
     eaa:	0501                	addi	a0,a0,0
     eac:	0901031b          	.insn	4, 0x0901031b
     eb0:	0008                	.insn	2, 0x0008
     eb2:	0501                	addi	a0,a0,0
     eb4:	0311                	addi	t1,t1,4
     eb6:	0901                	addi	s2,s2,0
     eb8:	0004                	.insn	2, 0x0004
     eba:	0501                	addi	a0,a0,0
     ebc:	0319                	addi	t1,t1,6
            int_part /= 10;
     ebe:	00020903          	lb	s2,0(tp) # 0 <_start>
     ec2:	0501                	addi	a0,a0,0
     ec4:	0311                	addi	t1,t1,4
     ec6:	0901                	addi	s2,s2,0
     ec8:	0006                	c.slli	zero,0x1
     eca:	0301                	addi	t1,t1,0
     ecc:	00020973          	.insn	4, 0x00020973
     ed0:	0501                	addi	a0,a0,0
     ed2:	0314                	addi	a3,sp,384
     ed4:	0910                	addi	a2,sp,144
     ed6:	0002                	c.slli64	zero
     ed8:	0501                	addi	a0,a0,0
     eda:	0901031b          	.insn	4, 0x0901031b
        while (int_part > 0) {
     ede:	0008                	.insn	2, 0x0008
     ee0:	0501                	addi	a0,a0,0
     ee2:	031f 0901 0008      	.insn	6, 0x00080901031f
     ee8:	0501                	addi	a0,a0,0
     eea:	0311                	addi	t1,t1,4
     eec:	0902                	c.slli64	s2
     eee:	0006                	c.slli	zero,0x1
     ef0:	0501                	addi	a0,a0,0
    for (int i = pos - 1; i >= 0; --i)
     ef2:	0316                	slli	t1,t1,0x5
     ef4:	0904                	addi	s1,sp,144
     ef6:	0002                	c.slli64	zero
     ef8:	0501                	addi	a0,a0,0
     efa:	0311                	addi	t1,t1,4
     efc:	0901                	addi	s2,s2,0
        putch(buf[i], putdat);
     efe:	000a                	c.slli	zero,0x2
     f00:	0301                	addi	t1,t1,0
     f02:	0904                	addi	s1,sp,144
     f04:	0002                	c.slli64	zero
     f06:	0001                	nop
     f08:	0402                	c.slli64	s0
     f0a:	0601                	addi	a2,a2,0
     f0c:	0e090003          	lb	zero,224(s2)
     f10:	0100                	addi	s0,sp,128
     f12:	0306                	slli	t1,t1,0x1
     f14:	0901                	addi	s2,s2,0
     f16:	000c                	.insn	2, 0x000c
    for (int i = pos - 1; i >= 0; --i)
     f18:	0501                	addi	a0,a0,0
     f1a:	0319                	addi	t1,t1,6
     f1c:	0904                	addi	s1,sp,144
     f1e:	0002                	c.slli64	zero
     f20:	0501                	addi	a0,a0,0
     f22:	0014                	.insn	2, 0x0014
     f24:	0402                	c.slli64	s0
     f26:	0301                	addi	t1,t1,0
     f28:	0900                	addi	s0,sp,144
    putch('.', putdat);
     f2a:	0010                	.insn	2, 0x0010
     f2c:	0501                	addi	a0,a0,0
     f2e:	09010317          	auipc	t1,0x9010
     f32:	0004                	.insn	2, 0x0004
     f34:	0501                	addi	a0,a0,0
     f36:	0314                	addi	a3,sp,384
    for (int i = 0; i < precision; ++i) {
     f38:	0901                	addi	s2,s2,0
     f3a:	0008                	.insn	2, 0x0008
     f3c:	0501                	addi	a0,a0,0
        frac_part *= 10;
     f3e:	0020                	addi	s0,sp,8
     f40:	0402                	c.slli64	s0
     f42:	0301                	addi	t1,t1,0 # 9010f2e <__stack_top+0x8f80f2e>
     f44:	0900                	addi	s0,sp,144
     f46:	0008                	.insn	2, 0x0008
     f48:	0501                	addi	a0,a0,0
     f4a:	0321                	addi	t1,t1,8
     f4c:	0901                	addi	s2,s2,0
     f4e:	000c                	.insn	2, 0x000c
     f50:	0501                	addi	a0,a0,0
     f52:	0324                	addi	s1,sp,392
     f54:	0900                	addi	s0,sp,144
     f56:	0004                	.insn	2, 0x0004
     f58:	0501                	addi	a0,a0,0
     f5a:	0021                	c.nop	8
     f5c:	0402                	c.slli64	s0
     f5e:	0301                	addi	t1,t1,0
     f60:	0900                	addi	s0,sp,144
        int digit = (int)frac_part;
     f62:	000e                	c.slli	zero,0x3
     f64:	0501                	addi	a0,a0,0
     f66:	0315                	addi	t1,t1,5
     f68:	0900                	addi	s0,sp,144
     f6a:	0008                	.insn	2, 0x0008
     f6c:	0501                	addi	a0,a0,0
     f6e:	0319                	addi	t1,t1,6
     f70:	0901                	addi	s2,s2,0
     f72:	0002                	c.slli64	zero
        putch('0' + digit, putdat);
     f74:	0501                	addi	a0,a0,0
     f76:	0402004b          	.insn	4, 0x0402004b
     f7a:	097f0303          	lb	t1,151(t5)
     f7e:	0010                	.insn	2, 0x0010
     f80:	0501                	addi	a0,a0,0
     f82:	0041                	c.nop	16
     f84:	0402                	c.slli64	s0
     f86:	0301                	addi	t1,t1,0
        frac_part -= digit;
     f88:	0900                	addi	s0,sp,144
     f8a:	000a                	c.slli	zero,0x2
     f8c:	0501                	addi	a0,a0,0
     f8e:	0311                	addi	t1,t1,4
     f90:	0902                	c.slli64	s2
     f92:	0008                	.insn	2, 0x0008
     f94:	0501                	addi	a0,a0,0
     f96:	0315                	addi	t1,t1,5
     f98:	0901                	addi	s2,s2,0
     f9a:	0002                	c.slli64	zero
     f9c:	0501                	addi	a0,a0,0
     f9e:	0316                	slli	t1,t1,0x5
     fa0:	0901                	addi	s2,s2,0
     fa2:	000c                	.insn	2, 0x000c
     fa4:	0501                	addi	a0,a0,0
     fa6:	0058                	addi	a4,sp,4
     fa8:	0402                	c.slli64	s0
     faa:	0305                	addi	t1,t1,1
     fac:	097e                	slli	s2,s2,0x1f
     fae:	0002                	c.slli64	zero
    for (int i = 0; i < precision; ++i) {
     fb0:	0501                	addi	a0,a0,0
     fb2:	001f 0402 0301      	.insn	6, 0x03010402001f
     fb8:	0900                	addi	s0,sp,144
     fba:	000a                	c.slli	zero,0x2
     fbc:	0501                	addi	a0,a0,0
     fbe:	001d                	c.nop	7
     fc0:	0402                	c.slli64	s0
     fc2:	0301                	addi	t1,t1,0
     fc4:	0900                	addi	s0,sp,144
}
     fc6:	0004                	.insn	2, 0x0004
     fc8:	0501                	addi	a0,a0,0
     fca:	0402002b          	.insn	4, 0x0402002b
     fce:	0301                	addi	t1,t1,0
     fd0:	0900                	addi	s0,sp,144
     fd2:	0002                	c.slli64	zero
     fd4:	0001                	nop
{
     fd6:	0402                	c.slli64	s0
     fd8:	0602                	c.slli64	a2
     fda:	02090003          	lb	zero,32(s2)
     fde:	0100                	addi	s0,sp,128
     fe0:	3d05                	jal	e10 <printdoubleF+0x74>
     fe2:	0200                	addi	s0,sp,256
     fe4:	0404                	addi	s1,sp,512
     fe6:	0306                	slli	t1,t1,0x1
     fe8:	0900                	addi	s0,sp,144
     fea:	0008                	.insn	2, 0x0008
     fec:	0501                	addi	a0,a0,0
     fee:	0311                	addi	t1,t1,4
     ff0:	0904                	addi	s1,sp,144
    int hex_A = 'a';
     ff2:	0012                	c.slli	zero,0x4
     ff4:	0501                	addi	a0,a0,0
     ff6:	0315                	addi	t1,t1,5
     ff8:	0901                	addi	s2,s2,0
        while ( (ch = *(unsigned char *)fmt) != '%' ) {
     ffa:	0002                	c.slli64	zero
            if ( ch == '\0' )
     ffc:	0501                	addi	a0,a0,0
     ffe:	0029                	c.nop	10
            ++fmt;
    1000:	0402                	c.slli64	s0
    1002:	0302                	c.slli64	t1
    1004:	097f 000e 0501 001f 	.insn	10, 0x0402001f0501000e097f
    100c:	0402 
            putch(ch, putdat);
    100e:	0301                	addi	t1,t1,0
    1010:	0900                	addi	s0,sp,144
    1012:	000a                	c.slli	zero,0x2
    1014:	0501                	addi	a0,a0,0
        while ( (ch = *(unsigned char *)fmt) != '%' ) {
    1016:	0311                	addi	t1,t1,4
    1018:	0902                	c.slli64	s2
    101a:	0008                	.insn	2, 0x0008
    101c:	0501                	addi	a0,a0,0
    101e:	09040317          	auipc	t1,0x9040
    1022:	0002                	c.slli64	zero
    1024:	0501                	addi	a0,a0,0
    1026:	0015                	c.nop	5
        ++fmt;
    1028:	0402                	c.slli64	s0
    102a:	0301                	addi	t1,t1,0 # 904101e <__stack_top+0x8fb101e>
    102c:	0900                	addi	s0,sp,144
    102e:	0010                	.insn	2, 0x0010
    1030:	0501                	addi	a0,a0,0
        last_fmt = fmt;
    1032:	0316                	slli	t1,t1,0x5
    1034:	0901                	addi	s2,s2,0
    1036:	0008                	.insn	2, 0x0008
    1038:	0501                	addi	a0,a0,0
        padc = ' ';
    103a:	0314                	addi	a3,sp,384
    103c:	0900                	addi	s0,sp,144
    103e:	0008                	.insn	2, 0x0008
    1040:	0501                	addi	a0,a0,0
        width = -1;
    1042:	0315                	addi	t1,t1,5
    1044:	0901                	addi	s2,s2,0
    1046:	0004                	.insn	2, 0x0004
        precision = -1;
    1048:	0501                	addi	a0,a0,0
    104a:	031c                	addi	a5,sp,384
    104c:	0901                	addi	s2,s2,0
        lflag = 0;
    104e:	000e                	c.slli	zero,0x3
    1050:	0501                	addi	a0,a0,0
        altflag = 0;
    1052:	0900031b          	.insn	4, 0x0900031b
        switch ( ch = *(unsigned char *)fmt++ ) {
    1056:	0008                	.insn	2, 0x0008
    1058:	0501                	addi	a0,a0,0
    105a:	0319                	addi	t1,t1,6
    105c:	0900                	addi	s0,sp,144
    105e:	001c                	.insn	2, 0x001c
    1060:	0501                	addi	a0,a0,0
    1062:	0316                	slli	t1,t1,0x5
    1064:	0902                	c.slli64	s2
    1066:	0008                	.insn	2, 0x0008
    1068:	0501                	addi	a0,a0,0
    106a:	0311                	addi	t1,t1,4
    106c:	0901                	addi	s2,s2,0
    106e:	0006                	c.slli	zero,0x1
    1070:	0501                	addi	a0,a0,0
    1072:	031c                	addi	a5,sp,384
    1074:	0904                	addi	s1,sp,144
    1076:	0002                	c.slli64	zero
    1078:	0501                	addi	a0,a0,0
    107a:	0315                	addi	t1,t1,5
    107c:	0901                	addi	s2,s2,0
    107e:	001c                	.insn	2, 0x001c
    1080:	0501                	addi	a0,a0,0
    1082:	0311                	addi	t1,t1,4
    1084:	0902                	c.slli64	s2
                padc = '-';
    1086:	0020                	addi	s0,sp,8
    1088:	0501                	addi	a0,a0,0
    108a:	0316                	slli	t1,t1,0x5
    108c:	0904                	addi	s1,sp,144
                goto reswitch;
    108e:	0002                	c.slli64	zero
                padc = '0';
    1090:	0501                	addi	a0,a0,0
    1092:	0311                	addi	t1,t1,4
    1094:	0901                	addi	s2,s2,0
    1096:	0006                	c.slli	zero,0x1
                goto reswitch;
    1098:	0501                	addi	a0,a0,0
                for ( precision = 0;; ++fmt ) {
    109a:	0316                	slli	t1,t1,0x5
    109c:	0905                	addi	s2,s2,1
                    precision = precision * 10 + ch - '0';
    109e:	0002                	c.slli64	zero
    10a0:	0501                	addi	a0,a0,0
    10a2:	0311                	addi	t1,t1,4
    10a4:	0901                	addi	s2,s2,0
    10a6:	0006                	c.slli	zero,0x1
    10a8:	0501                	addi	a0,a0,0
    10aa:	09050317          	auipc	t1,0x9050
    10ae:	0002                	c.slli64	zero
    10b0:	0501                	addi	a0,a0,0
    10b2:	0311                	addi	t1,t1,4 # 90510ae <__stack_top+0x8fc10ae>
                    ch = *fmt;
    10b4:	0901                	addi	s2,s2,0
    10b6:	0006                	c.slli	zero,0x1
    10b8:	0301                	addi	t1,t1,0
    10ba:	0901                	addi	s2,s2,0
    10bc:	000e                	c.slli	zero,0x3
                    if ( ch < '0' || ch > '9' )
    10be:	0501                	addi	a0,a0,0
    10c0:	09050317          	auipc	t1,0x9050
    10c4:	000e                	c.slli	zero,0x3
    10c6:	0501                	addi	a0,a0,0
    10c8:	0316                	slli	t1,t1,0x5
    10ca:	0901                	addi	s2,s2,0
    10cc:	0008                	.insn	2, 0x0008
                for ( precision = 0;; ++fmt ) {
    10ce:	0501                	addi	a0,a0,0
    10d0:	0311                	addi	t1,t1,4 # 90510c4 <__stack_top+0x8fc10c4>
    10d2:	0901                	addi	s2,s2,0
    10d4:	0006                	c.slli	zero,0x1
    10d6:	0501                	addi	a0,a0,0
                    precision = precision * 10 + ch - '0';
    10d8:	09030317          	auipc	t1,0x9030
                precision = va_arg(ap, int);
    10dc:	0002                	c.slli64	zero
    10de:	0501                	addi	a0,a0,0
    10e0:	0316                	slli	t1,t1,0x5
    10e2:	0901                	addi	s2,s2,0
    10e4:	0008                	.insn	2, 0x0008
    10e6:	0501                	addi	a0,a0,0
    10e8:	09020317          	auipc	t1,0x9020
                goto process_precision;
    10ec:	0006                	c.slli	zero,0x1
                if ( width < 0 )
    10ee:	0501                	addi	a0,a0,0
    10f0:	0311                	addi	t1,t1,4 # 90210ec <__stack_top+0x8f910ec>
    10f2:	0902                	c.slli64	s2
    10f4:	0014                	.insn	2, 0x0014
                    width = 0;
    10f6:	0301                	addi	t1,t1,0
    10f8:	0901                	addi	s2,s2,0
                goto reswitch;
    10fa:	0024                	addi	s1,sp,8
                altflag = 1;
    10fc:	0301                	addi	t1,t1,0
    10fe:	0904                	addi	s1,sp,144
    1100:	0002                	c.slli64	zero
                goto reswitch;
    1102:	0301                	addi	t1,t1,0
                goto process_precision;
    1104:	0901                	addi	s2,s2,0
                if ( width < 0 ) {
    1106:	000c                	.insn	2, 0x000c
    1108:	0301                	addi	t1,t1,0
    110a:	0904                	addi	s1,sp,144
    110c:	0002                	c.slli64	zero
                    width = precision;
    110e:	0501                	addi	a0,a0,0
    1110:	0315                	addi	t1,t1,5
    1112:	0901                	addi	s2,s2,0
    1114:	000e                	c.slli	zero,0x3
                    precision = -1;
    1116:	0501                	addi	a0,a0,0
    1118:	0311                	addi	t1,t1,4
    111a:	0901                	addi	s2,s2,0
                goto reswitch;
    111c:	0008                	.insn	2, 0x0008
                lflag++;
    111e:	0501                	addi	a0,a0,0
    1120:	7ee9030f          	.insn	4, 0x7ee9030f
    1124:	0209                	addi	tp,tp,2 # 2 <_start+0x2>
    1126:	0100                	addi	s0,sp,128
                goto reswitch;
    1128:	1105                	addi	sp,sp,-31
                putch(va_arg(ap, int), putdat);
    112a:	02090203          	lb	tp,32(s2)
    112e:	0100                	addi	s0,sp,128
    1130:	0105                	addi	sp,sp,1
    1132:	09019803          	lh	a6,144(gp)
    1136:	0002                	c.slli64	zero
    1138:	0301                	addi	t1,t1,0
    113a:	0904                	addi	s1,sp,144
    113c:	000c                	.insn	2, 0x000c
    113e:	0501                	addi	a0,a0,0
    1140:	0305                	addi	t1,t1,1
    1142:	0902                	c.slli64	s2
                break;
    1144:	001e                	c.slli	zero,0x7
                if ( (p = va_arg(ap, char *)) == NULL )
    1146:	0301                	addi	t1,t1,0
    1148:	0902                	c.slli64	s2
    114a:	0012                	c.slli	zero,0x4
    114c:	0501                	addi	a0,a0,0
    114e:	030c                	addi	a1,sp,384
    1150:	00140903          	lb	s2,1(s0)
    1154:	0501                	addi	a0,a0,0
    1156:	0301                	addi	t1,t1,0
    1158:	0901                	addi	s2,s2,0
                    p = "(null)";
    115a:	0002                	c.slli64	zero
    115c:	0901                	addi	s2,s2,0
    115e:	000a                	c.slli	zero,0x2
    1160:	0100                	addi	s0,sp,128
                if ( width > 0 && padc != '-' )
    1162:	fb01                	bnez	a4,1072 <vprintfmt+0x9c>
    1164:	0002                	c.slli64	zero
    1166:	0500                	addi	s0,sp,640
    1168:	0400                	addi	s0,sp,512
    116a:	4500                	lw	s0,8(a0)
    116c:	0000                	unimp
    116e:	0100                	addi	s0,sp,128
    1170:	0101                	addi	sp,sp,0
    1172:	000d0efb          	.insn	4, 0x000d0efb
                    for ( width -= strnlen(p, precision); width > 0; width-- )
    1176:	0101                	addi	sp,sp,0
    1178:	0101                	addi	sp,sp,0
    117a:	0000                	unimp
    117c:	0100                	addi	s0,sp,128
    117e:	0000                	unimp
    1180:	0101                	addi	sp,sp,0
    1182:	1f01                	addi	t5,t5,-32
    1184:	4e04                	lw	s1,24(a2)
    1186:	0000                	unimp
    1188:	6000                	flw	fs0,0(s0)
    118a:	0001                	nop
    118c:	de00                	sw	s0,56(a2)
    118e:	0000                	unimp
    1190:	2100                	.insn	2, 0x2100
                        putch(padc, putdat);
    1192:	0001                	nop
    1194:	0200                	addi	s0,sp,256
    1196:	1f01                	addi	t5,t5,-32
    1198:	0f02                	c.slli64	t5
    119a:	8d05                	sub	a0,a0,s1
    119c:	01000003          	lb	zero,16(zero) # 10 <_start+0x10>
    11a0:	038d                	addi	t2,t2,3
                    for ( width -= strnlen(p, precision); width > 0; width-- )
    11a2:	0000                	unimp
    11a4:	a801                	j	11b4 <vprintfmt+0x1de>
    11a6:	0001                	nop
    11a8:	0200                	addi	s0,sp,256
    11aa:	01b9                	addi	gp,gp,14
    11ac:	0000                	unimp
    11ae:	0001e203          	.insn	4, 0x0001e203
    11b2:	0100                	addi	s0,sp,128
                for ( ; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width-- ) {
    11b4:	1f05                	addi	t5,t5,-31
                    putch(ch, putdat);
    11b6:	0500                	addi	s0,sp,640
    11b8:	c802                	sw	zero,16(sp)
    11ba:	19000013          	li	zero,400
    11be:	1805                	addi	a6,a6,-31
    11c0:	06090103          	lb	sp,96(s2)
                for ( ; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width-- ) {
    11c4:	0100                	addi	s0,sp,128
    11c6:	0c05                	addi	s8,s8,1
    11c8:	08090103          	lb	sp,128(s2)
    11cc:	0100                	addi	s0,sp,128
    11ce:	0105                	addi	sp,sp,1
    11d0:	06090103          	lb	sp,96(s2)
    11d4:	0100                	addi	s0,sp,128
    11d6:	3505                	jal	ff6 <vprintfmt+0x20>
    11d8:	08090303          	lb	t1,128(s2)
    11dc:	0100                	addi	s0,sp,128
    11de:	1c05                	addi	s8,s8,-31
    11e0:	0e090103          	lb	sp,224(s2)
    11e4:	0100                	addi	s0,sp,128
    11e6:	5305                	li	t1,-31
    11e8:	08090003          	lb	zero,128(s2)
    11ec:	0100                	addi	s0,sp,128
    11ee:	0e05                	addi	t3,t3,1
                for ( ; width > 0; width-- )
    11f0:	06090003          	lb	zero,96(s2)
                    putch(' ', putdat);
    11f4:	0100                	addi	s0,sp,128
    11f6:	1805                	addi	a6,a6,-31
    11f8:	06090103          	lb	sp,96(s2)
    11fc:	0100                	addi	s0,sp,128
    11fe:	0c05                	addi	s8,s8,1
                for ( ; width > 0; width-- )
    1200:	08090103          	lb	sp,128(s2)
    1204:	0100                	addi	s0,sp,128
    1206:	0105                	addi	sp,sp,1
    1208:	0a090103          	lb	sp,160(s2)
    120c:	0100                	addi	s0,sp,128
    120e:	1b05                	addi	s6,s6,-31
    1210:	08090303          	lb	t1,128(s2)
                num = getint(&ap, lflag);
    1214:	0100                	addi	s0,sp,128
    1216:	1805                	addi	a6,a6,-31
    1218:	06090103          	lb	sp,96(s2)
    121c:	0100                	addi	s0,sp,128
    121e:	0c05                	addi	s8,s8,1
    1220:	0a090103          	lb	sp,160(s2)
    1224:	0100                	addi	s0,sp,128
    1226:	0105                	addi	sp,sp,1
    1228:	06090103          	lb	sp,96(s2)
                if ( (long long)num < 0 ) {
    122c:	0100                	addi	s0,sp,128
    122e:	2005                	jal	124e <vprintfmt+0x278>
    1230:	08090303          	lb	t1,128(s2)
    1234:	0100                	addi	s0,sp,128
    1236:	1805                	addi	a6,a6,-31
                    putch('-', putdat);
    1238:	0a090103          	lb	sp,160(s2)
    123c:	0100                	addi	s0,sp,128
    123e:	0c05                	addi	s8,s8,1
    1240:	0a090103          	lb	sp,160(s2)
    1244:	0100                	addi	s0,sp,128
                    num = -(long long)num;
    1246:	0105                	addi	sp,sp,1
    1248:	0a090103          	lb	sp,160(s2)
    124c:	0100                	addi	s0,sp,128
    124e:	1e05                	addi	t3,t3,-31
    1250:	08090303          	lb	t1,128(s2)
    1254:	0100                	addi	s0,sp,128
    1256:	1805                	addi	a6,a6,-31
    1258:	06090103          	lb	sp,96(s2)
    125c:	0100                	addi	s0,sp,128
    125e:	0c05                	addi	s8,s8,1
    1260:	0a090103          	lb	sp,160(s2)
    1264:	0100                	addi	s0,sp,128
    1266:	0105                	addi	sp,sp,1
    1268:	06090103          	lb	sp,96(s2)
    126c:	0100                	addi	s0,sp,128
    126e:	2305                	jal	178e <__divdi3+0xbe>
    1270:	08090303          	lb	t1,128(s2)
                base = 10;
    1274:	0100                	addi	s0,sp,128
    1276:	1805                	addi	a6,a6,-31
                goto signed_number;
    1278:	0a090103          	lb	sp,160(s2)
                    double num = va_arg(ap, double);
    127c:	0100                	addi	s0,sp,128
    127e:	0f05                	addi	t5,t5,1
    1280:	0a090103          	lb	sp,160(s2)
    1284:	0100                	addi	s0,sp,128
    1286:	0105                	addi	sp,sp,1
    1288:	0a090103          	lb	sp,160(s2)
    128c:	0100                	addi	s0,sp,128
    128e:	0d05                	addi	s10,s10,1
    1290:	08090203          	lb	tp,128(s2)
    1294:	0100                	addi	s0,sp,128
                    printdoubleF(putch, putdat, num, width, precision, padc);
    1296:	0905                	addi	s2,s2,1
    1298:	0200                	addi	s0,sp,256
    129a:	0104                	addi	s1,sp,128
    129c:	06090303          	lb	t1,96(s2)
    12a0:	0100                	addi	s0,sp,128
    12a2:	0306                	slli	t1,t1,0x1
    12a4:	0900                	addi	s0,sp,144
    12a6:	0002                	c.slli64	zero
    12a8:	0501                	addi	a0,a0,0
    12aa:	0603061b          	.insn	4, 0x0603061b
    12ae:	0209                	addi	tp,tp,2 # 2 <_start+0x2>
    12b0:	0100                	addi	s0,sp,128
    12b2:	0505                	addi	a0,a0,1
    12b4:	06090203          	lb	tp,96(s2)
                base = 10;
    12b8:	0100                	addi	s0,sp,128
    12ba:	0105                	addi	sp,sp,1
    12bc:	08090103          	lb	sp,128(s2)
                base = 8;
    12c0:	0100                	addi	s0,sp,128
    12c2:	2305                	jal	17e2 <__divdi3+0x112>
    12c4:	08090203          	lb	tp,128(s2)
                lflag = 1;
    12c8:	0100                	addi	s0,sp,128
    12ca:	0505                	addi	a0,a0,1
    12cc:	06090103          	lb	sp,96(s2)
                putch('0', putdat);
    12d0:	0100                	addi	s0,sp,128
    12d2:	0105                	addi	sp,sp,1
    12d4:	0c090103          	lb	sp,192(s2)
    12d8:	0100                	addi	s0,sp,128
    12da:	2405                	jal	14fa <disable_timer_interrupt+0x18>
                putch('x', putdat);
    12dc:	08090103          	lb	sp,128(s2)
    12e0:	0100                	addi	s0,sp,128
    12e2:	0505                	addi	a0,a0,1
    12e4:	06090103          	lb	sp,96(s2)
    12e8:	0100                	addi	s0,sp,128
                hex_A = 'a';
    12ea:	0105                	addi	sp,sp,1
    12ec:	0c090103          	lb	sp,192(s2)
    12f0:	0100                	addi	s0,sp,128
                base = 16;
    12f2:	2605                	jal	1612 <msoft_handler_c+0x4>
    12f4:	08090103          	lb	sp,128(s2)
                goto unsigned_number;
    12f8:	0100                	addi	s0,sp,128
                hex_A = 'A';
    12fa:	0505                	addi	a0,a0,1
    12fc:	06090103          	lb	sp,96(s2)
    1300:	0100                	addi	s0,sp,128
                base = 16;
    1302:	0105                	addi	sp,sp,1
    1304:	08090103          	lb	sp,128(s2)
                num = getuint(&ap, lflag);
    1308:	0100                	addi	s0,sp,128
    130a:	2705                	jal	1a2a <__divdi3+0x35a>
    130c:	08090103          	lb	sp,128(s2)
    1310:	0100                	addi	s0,sp,128
    1312:	0505                	addi	a0,a0,1
    1314:	06090103          	lb	sp,96(s2)
    1318:	0100                	addi	s0,sp,128
    131a:	0105                	addi	sp,sp,1
                printnum(putch, putdat, num, base, width, padc, hex_A);
    131c:	08090103          	lb	sp,128(s2)
    1320:	0100                	addi	s0,sp,128
    1322:	2505                	jal	1942 <__divdi3+0x272>
    1324:	08090503          	lb	a0,128(s2)
    1328:	0100                	addi	s0,sp,128
    132a:	1205                	addi	tp,tp,-31 # ffffffe1 <__stack_top+0xfff6ffe1>
    132c:	0e090103          	lb	sp,224(s2)
    1330:	0100                	addi	s0,sp,128
    1332:	04090103          	lb	sp,64(s2)
    1336:	0100                	addi	s0,sp,128
    1338:	0505                	addi	a0,a0,1
    133a:	04090103          	lb	sp,64(s2)
    133e:	0100                	addi	s0,sp,128
                break;
    1340:	0105                	addi	sp,sp,1
                putch(ch, putdat);
    1342:	04090503          	lb	a0,64(s2)
    1346:	0100                	addi	s0,sp,128
    1348:	1705                	addi	a4,a4,-31
    134a:	08090203          	lb	tp,128(s2)
                break;
    134e:	0100                	addi	s0,sp,128
                putch('%', putdat);
    1350:	0505                	addi	a0,a0,1
    1352:	06090103          	lb	sp,96(s2)
    1356:	0100                	addi	s0,sp,128
    1358:	0105                	addi	sp,sp,1
    135a:	02090103          	lb	sp,32(s2)
                fmt = last_fmt;
    135e:	0100                	addi	s0,sp,128
    1360:	5405                	li	s0,-31
    1362:	08090203          	lb	tp,128(s2)
                break;
    1366:	0100                	addi	s0,sp,128
        while ( (ch = *(unsigned char *)fmt) != '%' ) {
    1368:	0505                	addi	a0,a0,1
                return;
    136a:	14090103          	lb	sp,320(s2)
}
    136e:	0100                	addi	s0,sp,128
    1370:	3005                	jal	b90 <getint+0x46>
    1372:	0e090103          	lb	sp,224(s2)
    1376:	0100                	addi	s0,sp,128
{
    1378:	0805                	addi	a6,a6,1
    137a:	04090003          	lb	zero,64(s2)
    137e:	0100                	addi	s0,sp,128
    1380:	1705                	addi	a4,a4,-31
    1382:	04090103          	lb	sp,64(s2)
    1386:	0100                	addi	s0,sp,128
    1388:	0c05                	addi	s8,s8,1
    138a:	0e090103          	lb	sp,224(s2)
    138e:	0100                	addi	s0,sp,128
    1390:	1a05                	addi	s4,s4,-31
    1392:	0a090203          	lb	tp,160(s2)
    va_start(ap, fmt);
    1396:	0100                	addi	s0,sp,128
    1398:	1d05                	addi	s10,s10,-31
    139a:	08090103          	lb	sp,128(s2)
    139e:	0100                	addi	s0,sp,128
    13a0:	1005                	c.nop	-31
    13a2:	06090003          	lb	zero,96(s2)
    13a6:	0100                	addi	s0,sp,128
    vprintfmt(printf_putch, NULL, fmt, ap);
    13a8:	1605                	addi	a2,a2,-31
    13aa:	02090103          	lb	sp,32(s2)
    13ae:	0100                	addi	s0,sp,128
    13b0:	0c090203          	lb	tp,192(s2)
    13b4:	0100                	addi	s0,sp,128
    13b6:	0d05                	addi	s10,s10,1
    13b8:	0a090103          	lb	sp,160(s2)
    return 0; // incorrect return value, but who cares, anyway?
    13bc:	0100                	addi	s0,sp,128
}
    13be:	0105                	addi	sp,sp,1
    13c0:	08090d03          	lb	s10,128(s2)
    13c4:	0100                	addi	s0,sp,128
    13c6:	1305                	addi	t1,t1,-31
uint32_t mtimectrl_read(void) {
    13c8:	02097403          	.insn	4, 0x02097403
    13cc:	0100                	addi	s0,sp,128
    volatile uint32_t* mtime = (volatile uint32_t*)MTIMECTRL_BASE;
    13ce:	1a05                	addi	s4,s4,-31
    13d0:	0a090203          	lb	tp,160(s2)
    13d4:	0100                	addi	s0,sp,128
    return *mtime;
    13d6:	1d05                	addi	s10,s10,-31
    13d8:	08090103          	lb	sp,128(s2)
}
    13dc:	0100                	addi	s0,sp,128
    13de:	1005                	c.nop	-31
    13e0:	06090003          	lb	zero,96(s2)
void mtimectrl_write(uint32_t enable, uint32_t div) {
    13e4:	0100                	addi	s0,sp,128
    13e6:	1605                	addi	a2,a2,-31
    13e8:	02090103          	lb	sp,32(s2)
    13ec:	0100                	addi	s0,sp,128
    13ee:	0c090203          	lb	tp,192(s2)
    uint32_t val = (enable & MTIMECTRL_ENABLE_MASK) | ((div & MTIMECTRL_DIV_MASK) << MTIMECTRL_DIV_SHIFT);
    13f2:	0100                	addi	s0,sp,128
    13f4:	0d05                	addi	s10,s10,1
    13f6:	0a090103          	lb	sp,160(s2)
    13fa:	0100                	addi	s0,sp,128
    13fc:	0105                	addi	sp,sp,1
    13fe:	08090503          	lb	a0,128(s2)
    1402:	0100                	addi	s0,sp,128
    1404:	1c05                	addi	s8,s8,-31
    volatile uint32_t* mtime = (volatile uint32_t*)MTIMECTRL_BASE;
    1406:	0a090303          	lb	t1,160(s2)
    140a:	0100                	addi	s0,sp,128
    140c:	0505                	addi	a0,a0,1
    *mtime = val;
    140e:	08090103          	lb	sp,128(s2)
    1412:	0100                	addi	s0,sp,128
    1414:	0105                	addi	sp,sp,1
    1416:	0a090203          	lb	tp,160(s2)
}
    141a:	0100                	addi	s0,sp,128
    141c:	1d05                	addi	s10,s10,-31
    141e:	0a090103          	lb	sp,160(s2)
uint32_t mtime_read(void) {
    1422:	0100                	addi	s0,sp,128
    1424:	0505                	addi	a0,a0,1
    volatile uint32_t* mtime = (volatile uint32_t*)MTIME_BASE;
    1426:	08090103          	lb	sp,128(s2)
    142a:	0100                	addi	s0,sp,128
    142c:	1405                	addi	s0,s0,-31
    142e:	0a090203          	lb	tp,160(s2)
    return *mtime;
    1432:	0100                	addi	s0,sp,128
    1434:	0505                	addi	a0,a0,1
}
    1436:	06090103          	lb	sp,96(s2)
    143a:	0100                	addi	s0,sp,128
    143c:	0105                	addi	sp,sp,1
void mtime_write(uint32_t val) {
    143e:	10090103          	lb	sp,256(s2)
    1442:	0100                	addi	s0,sp,128
    1444:	1b05                	addi	s6,s6,-31
    1446:	0a090103          	lb	sp,160(s2)
    volatile uint32_t* mtime = (volatile uint32_t*)MTIME_BASE;
    144a:	0100                	addi	s0,sp,128
    144c:	0505                	addi	a0,a0,1
    144e:	08090103          	lb	sp,128(s2)
    *mtime = val;
    1452:	0100                	addi	s0,sp,128
    1454:	0105                	addi	sp,sp,1
    1456:	0a090203          	lb	tp,160(s2)
    145a:	0100                	addi	s0,sp,128
}
    145c:	0a09                	addi	s4,s4,2
    145e:	0000                	unimp
    1460:	0101                	addi	sp,sp,0
    1462:	008e                	slli	ra,ra,0x3
uint32_t mtimecmp_read(void) {
    1464:	0000                	unimp
    1466:	0005                	c.nop	1
    1468:	0004                	.insn	2, 0x0004
    volatile uint32_t* mtimecmp = (volatile uint32_t*)MTIMECMP_BASE;
    146a:	002e                	c.slli	zero,0xb
    146c:	0000                	unimp
    146e:	0101                	addi	sp,sp,0
    1470:	fb01                	bnez	a4,1380 <sc_printf+0x8>
    1472:	0d0e                	slli	s10,s10,0x3
    return *mtimecmp;
    1474:	0100                	addi	s0,sp,128
    1476:	0101                	addi	sp,sp,0
    1478:	0001                	nop
}
    147a:	0000                	unimp
    147c:	0001                	nop
    147e:	0100                	addi	s0,sp,128
    1480:	0101                	addi	sp,sp,0
void mtimecmp_write(uint32_t val) {
    1482:	021f 004e 0000      	.insn	6, 0x004e021f
    1488:	0160                	addi	s0,sp,140
    148a:	0000                	unimp
    volatile uint32_t* mtimecmp = (volatile uint32_t*)MTIMECMP_BASE;
    148c:	0102                	c.slli64	sp
    148e:	021f 020f 03e3      	.insn	6, 0x03e3020f021f
    1494:	0000                	unimp
    *mtimecmp = val;
    1496:	e301                	bnez	a4,1496 <mtimecmp_write+0x14>
    1498:	01000003          	lb	zero,16(zero) # 10 <_start+0x10>
    149c:	1805                	addi	a6,a6,-31
    149e:	0500                	addi	s0,sp,640
}
    14a0:	7802                	flw	fa6,32(sp)
    14a2:	0016                	c.slli	zero,0x5
    14a4:	1500                	addi	s0,sp,672
    14a6:	0505                	addi	a0,a0,1
void halt() {
    14a8:	0c090103          	lb	sp,192(s2)
    14ac:	0100                	addi	s0,sp,128
        __asm__ volatile ("nop");  // 等待处理器循环
    14ae:	2105                	jal	18ce <__divdi3+0x1fe>
    14b0:	04090003          	lb	zero,64(s2)
void interrupt_init(void) {
    14b4:	0100                	addi	s0,sp,128
    14b6:	0105                	addi	sp,sp,1
    set_csr(mstatus, MSTATUS_MIE); // MSTATUS_MIE
    14b8:	08090103          	lb	sp,128(s2)
    14bc:	0100                	addi	s0,sp,128
    14be:	2105                	jal	18de <__divdi3+0x20e>
}
    14c0:	08090203          	lb	tp,128(s2)
    14c4:	0100                	addi	s0,sp,128
    14c6:	0b05                	addi	s6,s6,1
void enable_timer_interrupt(void) {
    14c8:	0c090103          	lb	sp,192(s2)
    14cc:	0100                	addi	s0,sp,128
    set_csr(mie, MIE_MTIE);     // MIE_MTIE
    14ce:	1705                	addi	a4,a4,-31
    14d0:	02090103          	lb	sp,32(s2)
    14d4:	0100                	addi	s0,sp,128
    14d6:	0905                	addi	s2,s2,1
    14d8:	0c090003          	lb	zero,192(s2)
}
    14dc:	0100                	addi	s0,sp,128
    14de:	0c05                	addi	s8,s8,1
    14e0:	08097f03          	.insn	4, 0x08097f03
void disable_timer_interrupt(void) {
    14e4:	0100                	addi	s0,sp,128
    14e6:	0105                	addi	sp,sp,1
    clear_csr(mie, MIE_MTIE);
    14e8:	0a090303          	lb	t1,160(s2)
    14ec:	0100                	addi	s0,sp,128
    14ee:	0c09                	addi	s8,s8,2
    14f0:	0000                	unimp
    14f2:	0101                	addi	sp,sp,0

Disassembly of section .debug_info:

00000000 <.debug_info>:
    li t0, 0                  # 加载常数 0 到 t0
       0:	001e                	c.slli	zero,0x7
    mv ra, t0                 # x1: 返回地址寄存器（ra）
       2:	0000                	unimp
    mv s0, t0                 # x8: 帧指针（fp）
       4:	0002                	c.slli64	zero
    mv s1, t0
       6:	0000                	unimp
    mv s2, t0
       8:	0000                	unimp
    mv s3, t0
       a:	0104                	addi	s1,sp,128
	...
    mv s10, t0
      18:	004d                	c.nop	19
    mv s11, t0
      1a:	0000                	unimp
    mv a0, t0
      1c:	0096                	slli	ra,ra,0x5
    mv a1, t0
      1e:	0000                	unimp
    mv a2, t0
      20:	8001                	c.srli64	s0
    mv a3, t0
      22:	0171                	addi	sp,sp,28
    mv a4, t0
      24:	0000                	unimp
    mv a5, t0
      26:	0005                	c.nop	1
    mv a6, t0
      28:	0401                	addi	s0,s0,0
    mv a7, t0
      2a:	0012                	c.slli	zero,0x4
    mv t1, t0
      2c:	0000                	unimp
    mv t2, t0
      2e:	0000d807          	.insn	4, 0xd807
    mv t4, t0
      32:	1d00                	addi	s0,sp,688
    mv t5, t0
      34:	0000                	unimp
    mv t6, t0
      36:	0000                	unimp
    la sp, __stack_top        # 将堆栈顶部地址加载到 sp 寄存器中
      38:	004e                	c.slli	zero,0x13
      3a:	0000                	unimp
      3c:	0078                	addi	a4,sp,12
      3e:	0000                	unimp
    la t0, _sbss              # t0 = .bss 段起始地址
      40:	0052                	c.slli	zero,0x14
      42:	0000                	unimp
      44:	0275                	addi	tp,tp,29 # 1d <_start+0x1d>
      46:	0000                	unimp
    la t1, _ebss              # t1 = .bss 段结束地址
      48:	0101                	addi	sp,sp,0
      4a:	5d06                	lw	s10,96(sp)
      4c:	0001                	nop
      4e:	0100                	addi	s0,sp,128
    bge t0, t1, .bss_done     # 如果 t0 >= t1，跳过清零
      50:	0801                	addi	a6,a6,0
      52:	0000015b          	.insn	4, 0x015b
    sw zero, 0(t0)            # 将零存储到 .bss 的当前地址
      56:	0201                	addi	tp,tp,0 # 0 <_start>
    addi t0, t0, 4            # 移动到下一个 4 字节地址
      58:	7305                	lui	t1,0xfffe1
    blt t0, t1, .bss_clear    # 如果 t0 < t1，继续清零
      5a:	0001                	nop
      5c:	0100                	addi	s0,sp,128
    la   t0, vector_table             # vector_table为中断向量表基址
      5e:	0702                	c.slli64	a4
      60:	017d                	addi	sp,sp,31
      62:	0000                	unimp
      64:	0401                	addi	s0,s0,0
    li   t1, 1                        # 1 = vectored mode
      66:	a905                	j	496 <test_muldiv+0x128>
    slli t1, t1, 0                    # MODE=1 (最低位)
      68:	0000                	unimp
      6a:	0500                	addi	s0,sp,640
    or   t0, t0, t1                   # base | 1
      6c:	00b2                	slli	ra,ra,0xc
      6e:	0000                	unimp
    csrw mtvec, t0
      70:	4f02                	lw	t5,0(sp)
      72:	5519                	li	a0,-26
    call main
      74:	0000                	unimp
    j .Lhalt
      76:	0100                	addi	s0,sp,128
int main() {
      78:	0704                	addi	s1,sp,896
      7a:	013e                	slli	sp,sp,0xf
      7c:	0000                	unimp
      7e:	0801                	addi	a6,a6,0
    if (my_bss_var0 != 0 || my_bss_var1 != 0) {
      80:	a405                	j	2a0 <test_imm+0xa6>
      82:	0000                	unimp
      84:	0100                	addi	s0,sp,128
      86:	0708                	addi	a0,sp,896
      88:	0139                	addi	sp,sp,14
      8a:	0000                	unimp
      8c:	0408                	addi	a0,sp,512
      8e:	6905                	lui	s2,0x1
      90:	746e                	flw	fs0,248(sp)
      92:	0100                	addi	s0,sp,128
        while (1);
      94:	0704                	addi	s1,sp,896
    test_shift();
      96:	00000143          	fmadd.s	ft2,ft0,ft0,ft0,rne
    test_memory();
      9a:	b405                	j	fffffaba <__stack_top+0xfff6faba>
    test_branch();
      9c:	0000                	unimp
    __asm__ volatile ("nop");
      9e:	0300                	addi	s0,sp,384
    uart_puts(hello);
      a0:	1430                	addi	a2,sp,552
      a2:	0049                	c.nop	18
      a4:	0000                	unimp
      a6:	1001                	c.nop	-32
      a8:	9b04                	.insn	2, 0x9b04
      aa:	0001                	nop
      ac:	0100                	addi	s0,sp,128
    sc_printf("Hello world\n");
      ae:	0801                	addi	a6,a6,0
      b0:	0164                	addi	s1,sp,140
      b2:	0000                	unimp
      b4:	8b09                	andi	a4,a4,2
      b6:	0000                	unimp
      b8:	0a00                	addi	s0,sp,272
    halt();
      ba:	9204                	.insn	2, 0x9204
      bc:	0000                	unimp
    return 0;  // 这个返回值不会被使用，因为程序已 halt
      be:	0100                	addi	s0,sp,128
}
      c0:	0404                	addi	s1,sp,512
      c2:	000001a7          	.insn	4, 0x01a7
      c6:	0801                	addi	a6,a6,0
      c8:	a004                	.insn	2, 0xa004
void test_arith(uint32_t AA) {
      ca:	0001                	nop
      cc:	0400                	addi	s0,sp,512
      ce:	0190                	addi	a2,sp,192
      d0:	0000                	unimp
      d2:	00970d0b          	.insn	4, 0x00970d0b
    int32_t a = 10, b = 20, add_result, sub_result, xor_result, or_result, and_result;
      d6:	0000                	unimp
      d8:	0305                	addi	t1,t1,1 # fffe1001 <__stack_top+0xfff51001>
      da:	0300                	addi	s0,sp,384
      dc:	0008                	.insn	2, 0x0008
      de:	0041410b          	.insn	4, 0x0041410b
    add_result = a + b + AA; // 40 
      e2:	0e01                	addi	t3,t3,0
      e4:	780a                	flw	fa6,160(sp)
      e6:	0000                	unimp
      e8:	0500                	addi	s0,sp,640
      ea:	08030403          	lb	s0,128(t1)
      ee:	0400                	addi	s0,sp,512
      f0:	01ad                	addi	gp,gp,11
      f2:	0000                	unimp
      f4:	0a11                	addi	s4,s4,4
      f6:	0078                	addi	a4,sp,12
    sub_result = add_result - b; // 20
      f8:	0000                	unimp
      fa:	0305                	addi	t1,t1,1
      fc:	0480                	addi	s0,sp,576
      fe:	0008                	.insn	2, 0x0008
     100:	b904                	.insn	2, 0xb904
     102:	0001                	nop
     104:	1200                	addi	s0,sp,288
     106:	780a                	flw	fa6,160(sp)
    xor_result = a ^ sub_result; // 30
     108:	0000                	unimp
     10a:	0500                	addi	s0,sp,640
     10c:	08048403          	lb	s0,128(s1)
     110:	0300                	addi	s0,sp,384
     112:	000000c7          	fmsub.s	ft1,ft0,ft0,ft0,rne
    or_result  = xor_result | sub_result; // 30
     116:	1604                	addi	s1,sp,800
     118:	fd06                	fsw	ft1,184(sp)
     11a:	0000                	unimp
     11c:	0200                	addi	s0,sp,256
     11e:	0c00                	addi	s0,sp,528
     120:	00bd                	addi	ra,ra,15
     122:	0000                	unimp
    and_result = or_result & add_result; // 8
     124:	0806                	slli	a6,a6,0x1
     126:	6a0c                	flw	fa1,16(a2)
     128:	0000                	unimp
     12a:	1400                	addi	s0,sp,544
     12c:	0001                	nop
     12e:	0600                	addi	s0,sp,768
     130:	00000097          	auipc	ra,0x0
    if (add_result != 40 || sub_result != 20 || xor_result != 30 || or_result != 30 || and_result != 8) {
     134:	0002                	c.slli64	zero
     136:	690d                	lui	s2,0x3
     138:	0001                	nop
     13a:	0700                	addi	s0,sp,896
     13c:	0d04                	addi	s1,sp,656
     13e:	0126                	slli	sp,sp,0x9
     140:	0000                	unimp
     142:	9706                	add	a4,a4,ra
     144:	0000                	unimp
     146:	0000                	unimp
     148:	0000cc03          	lbu	s8,0(ra) # 130 <test_arith+0x66>
     14c:	0500                	addi	s0,sp,640
     14e:	0d0a                	slli	s10,s10,0x2
     150:	0134                	addi	a3,sp,136
     152:	0000                	unimp
     154:	0002                	c.slli64	zero
     156:	00012d03          	lw	s10,0(sp)
     15a:	0500                	addi	s0,sp,640
     15c:	0d08                	addi	a0,sp,656
     15e:	0142                	slli	sp,sp,0x10
     160:	0000                	unimp
     162:	0002                	c.slli64	zero
     164:	00012103          	lw	sp,0(sp)
        halt(); // 如果结果不符合预期，则调用 halt 函数
     168:	0500                	addi	s0,sp,640
}
     16a:	0d09                	addi	s10,s10,2
     16c:	0150                	addi	a2,sp,132
     16e:	0000                	unimp
     170:	0002                	c.slli64	zero
     172:	00015003          	lhu	zero,0(sp)
void test_shift() {
     176:	0500                	addi	s0,sp,640
     178:	0d06                	slli	s10,s10,0x1
    int32_t a = 8, b = 4, sub_result, xor_result, or_result, and_result, mul_result, div_result;
     17a:	015e                	slli	sp,sp,0x17
     17c:	0000                	unimp
     17e:	0002                	c.slli64	zero
     180:	960e                	add	a2,a2,gp
     182:	0001                	nop
     184:	0100                	addi	s0,sp,128
    uint32_t ua = 8, ub = 4;
     186:	0515                	addi	a0,a0,5
     188:	006a                	c.slli	zero,0x1a
     18a:	0000                	unimp
     18c:	0078                	addi	a4,sp,12
     18e:	0000                	unimp
     190:	0052                	c.slli	zero,0x14
    asm("sll %0, %1, %2" : "=r" (sub_result) : "r" (a), "r" (b));
     192:	0000                	unimp
     194:	9c01                	.insn	2, 0x9c01
     196:	f600                	fsw	fs0,40(a2)
     198:	0006                	c.slli	zero,0x1
     19a:	0500                	addi	s0,sp,640
     19c:	0100                	addi	s0,sp,128
     19e:	e604                	fsw	fs1,8(a2)
     1a0:	0000                	unimp
    asm("srl %0, %1, %2" : "=r" (xor_result) : "r" (a), "r" (b));
     1a2:	0e00                	addi	s0,sp,784
     1a4:	00d8                	addi	a4,sp,68
     1a6:	0000                	unimp
     1a8:	f91d                	bnez	a0,de <test_arith+0x14>
     1aa:	0001                	nop
     1ac:	4e00                	lw	s0,24(a2)
     1ae:	0000                	unimp
     1b0:	ca00                	sw	s0,16(a2)
    asm("sra %0, %1, %2" : "=r" (or_result)  : "r" (a), "r" (b));
     1b2:	0000                	unimp
     1b4:	5c00                	lw	s0,56(s0)
     1b6:	0009                	c.nop	2
     1b8:	5d00                	lw	s0,56(a0)
     1ba:	04000003          	lb	zero,64(zero) # 40 <_start+0x40>
     1be:	0601                	addi	a2,a2,0
     1c0:	015d                	addi	sp,sp,23
    asm("slt %0, %1, %2" : "=r" (and_result): "r" (a), "r" (b));
     1c2:	0000                	unimp
     1c4:	0104                	addi	s1,sp,128
     1c6:	5b08                	lw	a0,48(a4)
     1c8:	0001                	nop
     1ca:	0400                	addi	s0,sp,512
     1cc:	0502                	c.slli64	a0
     1ce:	00000173          	.insn	4, 0x0173
    asm("sltu %0, %1, %2": "=r" (mul_result): "r" (ua), "r" (ub));
     1d2:	0204                	addi	s1,sp,256
     1d4:	00017d07          	.insn	4, 0x00017d07
     1d8:	0700                	addi	s0,sp,896
     1da:	03ba                	slli	t2,t2,0xe
     1dc:	0000                	unimp
     1de:	4d02                	lw	s10,0(sp)
     1e0:	4e18                	lw	a4,24(a2)
    asm("sltu %0, %1, %2": "=r" (div_result): "r" (ub), "r" (ua));
     1e2:	0000                	unimp
     1e4:	0400                	addi	s0,sp,512
     1e6:	0504                	addi	s1,sp,640
     1e8:	00a9                	addi	ra,ra,10
     1ea:	0000                	unimp
     1ec:	0000b207          	.insn	4, 0xb207
     1f0:	0200                	addi	s0,sp,256
}
     1f2:	0061194f          	fnmadd.s	fs2,ft2,ft6,ft0,rtz
     1f6:	0000                	unimp
     1f8:	0404                	addi	s1,sp,512
void test_imm() {
     1fa:	00013e07          	.insn	4, 0x00013e07
     1fe:	0400                	addi	s0,sp,512
    int32_t a = 8, c = 15, add_result, xor_result, or_result, mul_result, and_result, div_result;
     200:	0508                	addi	a0,sp,640
     202:	00a4                	addi	s1,sp,72
     204:	0000                	unimp
     206:	0804                	addi	s1,sp,16
     208:	00013907          	.insn	4, 0x00013907
    uint32_t ua = 8;
     20c:	0f00                	addi	s0,sp,912
     20e:	0504                	addi	s1,sp,640
     210:	6e69                	lui	t3,0x1a
    asm("xori %0, %1, %2" : "=r" (add_result) : "r" (a), "i" (4));
     212:	0074                	addi	a3,sp,12
     214:	0404                	addi	s1,sp,512
     216:	00014307          	.insn	4, 0x00014307
     21a:	0700                	addi	s0,sp,896
     21c:	03bc                	addi	a5,sp,456
    asm("ori %0, %1, %2"  : "=r" (xor_result): "r" (a), "i" (4));
     21e:	0000                	unimp
     220:	42132c03          	lw	s8,1057(t1)
     224:	0000                	unimp
     226:	0700                	addi	s0,sp,896
     228:	00b4                	addi	a3,sp,72
    asm("andi %0, %1, %2" : "=r" (or_result) : "r" (a), "i" (4));
     22a:	0000                	unimp
     22c:	55143003          	.insn	4, 0x55143003
     230:	0000                	unimp
     232:	0a00                	addi	s0,sp,272
    asm("xori %0, %1, %2" : "=r" (or_result) : "r" (ua), "i" (4));
     234:	022e                	slli	tp,tp,0xb
     236:	0000                	unimp
     238:	b110                	.insn	2, 0xb110
     23a:	0000                	unimp
     23c:	0800                	addi	s0,sp,16
     23e:	0090                	addi	a2,sp,64
    asm("ori %0, %1, %2"  : "=r" (and_result): "r" (ua), "i" (4));
     240:	0000                	unimp
     242:	9008                	.insn	2, 0x9008
     244:	0000                	unimp
     246:	0000                	unimp
     248:	0f0a                	slli	t5,t5,0x2
     24a:	0004                	.insn	2, 0x0004
    asm("andi %0, %1, %2" : "=r" (mul_result): "r" (ua), "i" (4));
     24c:	1400                	addi	s0,sp,544
     24e:	00c1                	addi	ra,ra,16
     250:	0000                	unimp
     252:	9008                	.insn	2, 0x9008
     254:	0000                	unimp
    asm("xori %0, %1, %2" : "=r" (div_result): "r" (c), "i" (255));
     256:	0000                	unimp
     258:	0002b80b          	.insn	4, 0x0002b80b
     25c:	1800                	addi	s0,sp,48
     25e:	0003470b          	.insn	4, 0x0003470b
    asm("slli %0, %1, %2" : "=r" (add_result): "r" (a), "i" (2));
     262:	1700                	addi	s0,sp,928
     264:	c710                	sw	a2,8(a4)
     266:	0000                	unimp
     268:	0400                	addi	s0,sp,512
     26a:	0616                	slli	a2,a2,0x5
    asm("srli %0, %1, %2" : "=r" (and_result): "r" (a), "i" (2));
     26c:	000000db          	.insn	4, 0x00db
     270:	0011                	c.nop	4
     272:	8612                	mv	a2,tp
     274:	0002                	c.slli64	zero
    a = -8;
     276:	0100                	addi	s0,sp,128
     278:	020e                	slli	tp,tp,0x3
     27a:	fc06                	fsw	ft1,56(sp)
    asm("srai %0, %1, %2" : "=r" (mul_result): "r" (a), "i" (2));
     27c:	0009                	c.nop	2
     27e:	2a00                	.insn	2, 0x2a00
     280:	0000                	unimp
     282:	0100                	addi	s0,sp,128
     284:	059c                	addi	a5,sp,704
    a = 8;
     286:	0251                	addi	tp,tp,20 # 14 <_start+0x14>
     288:	0000                	unimp
     28a:	9aa8                	.insn	2, 0x9aa8
    asm("slti %0, %1, %2" : "=r" (add_result): "r" (a), "i" (15));
     28c:	0006                	c.slli	zero,0x1
     28e:	6200                	flw	fs0,0(a2)
     290:	01000003          	lb	zero,16(zero) # 10 <_start+0x10>
     294:	349c                	.insn	2, 0x349c
     296:	03000003          	lb	zero,48(zero) # 30 <_start+0x30>
    asm("sltiu %0, %1, %2": "=r" (add_result): "r" (ua), "i" (15));
     29a:	0061                	c.nop	24
     29c:	0ea9                	addi	t4,t4,10
     29e:	0090                	addi	a2,sp,64
     2a0:	0000                	unimp
     2a2:	9102                	jalr	sp
}
     2a4:	036c                	addi	a1,sp,396
     2a6:	0062                	c.slli	zero,0x18
     2a8:	0eaa                	slli	t4,t4,0xa
     2aa:	0090                	addi	a2,sp,64
void test_memory() {
     2ac:	0000                	unimp
     2ae:	9102                	jalr	sp
     2b0:	0168                	addi	a0,sp,140
    char memory[32] = {0xFF, 0xF7, 0x01, 0x02, 0x00};
     2b2:	0436                	slli	s0,s0,0xd
     2b4:	0000                	unimp
     2b6:	00900eab          	.insn	4, 0x00900eab
     2ba:	0000                	unimp
     2bc:	9102                	jalr	sp
     2be:	0164                	addi	s1,sp,140
     2c0:	000002cf          	fnmadd.s	ft5,ft0,ft0,ft0,rne
     2c4:	009017ab          	.insn	4, 0x009017ab
     2c8:	0000                	unimp
     2ca:	9102                	jalr	sp
     2cc:	0160                	addi	s0,sp,140
     2ce:	0209                	addi	tp,tp,2 # 2 <_start+0x2>
     2d0:	0000                	unimp
     2d2:	009020ab          	.insn	4, 0x009020ab
     2d6:	0000                	unimp
     2d8:	9102                	jalr	sp
    short memory_half[16] = {0xFFFF, 0x7FFF, 0x0001, 0xFF00};
     2da:	015c                	addi	a5,sp,132
     2dc:	000001e7          	jalr	gp,zero # 0 <_start>
     2e0:	009029ab          	.insn	4, 0x009029ab
     2e4:	0000                	unimp
     2e6:	9102                	jalr	sp
     2e8:	0158                	addi	a4,sp,132
     2ea:	0000039b          	.insn	4, 0x039b
     2ee:	009032ab          	.insn	4, 0x009032ab
     2f2:	0000                	unimp
     2f4:	9102                	jalr	sp
     2f6:	0154                	addi	a3,sp,132
     2f8:	0356                	slli	t1,t1,0x15
     2fa:	0000                	unimp
     2fc:	00903cab          	.insn	4, 0x00903cab
     300:	0000                	unimp
     302:	9102                	jalr	sp
     304:	0150                	addi	a2,sp,132
     306:	0000033f 009045ab 	.insn	8, 0x009045ab0000033f
     30e:	0000                	unimp
     310:	9102                	jalr	sp
     312:	014c                	addi	a1,sp,132
     314:	00000317          	auipc	t1,0x0
    asm("lb %0, 0(%1)" : "=r" (lb_result) : "r" (&memory[0]));
     318:	00904eab          	.insn	4, 0x00904eab
     31c:	0000                	unimp
     31e:	9102                	jalr	sp
     320:	0248                	addi	a0,sp,260
     322:	0260                	addi	s0,sp,268
    asm("lb %0, 1(%1)" : "=r" (lb_result) : "r" (&memory[1]));
     324:	0000                	unimp
     326:	0119                	addi	sp,sp,6
     328:	900e                	c.add	zero,gp
     32a:	0000                	unimp
     32c:	0200                	addi	s0,sp,256
     32e:	4491                	li	s1,4
     330:	c402                	sw	zero,8(sp)
    asm("lh %0, 0(%1)" : "=r" (lh_result) : "r" (&memory[0]));
     332:	1a000003          	lb	zero,416(zero) # 1a0 <test_shift+0x2c>
     336:	0d01                	addi	s10,s10,0
     338:	0084                	addi	s1,sp,64
     33a:	0000                	unimp
     33c:	9102                	jalr	sp
    asm("lh %0, 2(%1)" : "=r" (lh_result) : "r" (&memory[2]));
     33e:	0240                	addi	s0,sp,260
     340:	000002eb          	.insn	4, 0x02eb
     344:	900e0127          	.insn	4, 0x900e0127
     348:	0000                	unimp
     34a:	0300                	addi	s0,sp,384
    asm("lhu %0, 0(%1)": "=r" (lhu_result): "r" (&memory[0]));
     34c:	bc91                	j	fffffda0 <__stack_top+0xfff6fda0>
     34e:	027f 02a4 0000 0128 	.insn	10, 0x900e0128000002a4027f
     356:	900e 
    asm("lhu %0, 2(%1)": "=r" (lhu_result): "r" (&memory[2]));
     358:	0000                	unimp
     35a:	0300                	addi	s0,sp,384
     35c:	b891                	j	fffffbb0 <__stack_top+0xfff6fbb0>
     35e:	067f 6661 3300 0b01 	.insn	10, 0x03340b0133006661067f
     366:	0334 
}
     368:	0000                	unimp
     36a:	7ee09103          	lh	sp,2030(ra)
void test_muldiv() {
     36e:	6206                	flw	ft4,64(sp)
     370:	0066                	c.slli	zero,0x19
     372:	0134                	addi	a3,sp,136
     374:	0003340b          	.insn	4, 0x0003340b
    int32_t a = 0x12345678, b = 0x87654321;
     378:	0300                	addi	s0,sp,384
     37a:	dc91                	beqz	s1,296 <test_imm+0x9c>
     37c:	027e                	slli	tp,tp,0x1f
     37e:	0211                	addi	tp,tp,4 # 4 <_start+0x4>
     380:	0000                	unimp
     382:	0135                	addi	sp,sp,13
     384:	900e                	c.add	zero,gp
     386:	0000                	unimp
     388:	0300                	addi	s0,sp,384
     38a:	b491                	j	fffffdce <__stack_top+0xfff6fdce>
     38c:	027f 02b2 0000 0143 	.insn	10, 0x840d0143000002b2027f
     394:	840d 
    uint32_t ua = 0x12345678, ub = 0x87654321;
     396:	0000                	unimp
     398:	0300                	addi	s0,sp,384
     39a:	b091                	j	fffffbde <__stack_top+0xfff6fbde>
     39c:	027f 026b 0000 0144 	.insn	10, 0x900e01440000026b027f
     3a4:	900e 
    asm("mulh %0, %1, %2"   : "=r"(mulh_result)   : "r"(a), "r"(b));
     3a6:	0000                	unimp
     3a8:	0300                	addi	s0,sp,384
     3aa:	ac91                	j	5fe <test_muldiv+0x290>
     3ac:	027f 031f 0000 0150 	.insn	10, 0x900e01500000031f027f
     3b4:	900e 
    asm("mulhsu %0, %1, %2" : "=r"(mulhsu_result) : "r"(a), "r"(ub));
     3b6:	0000                	unimp
     3b8:	0300                	addi	s0,sp,384
     3ba:	a891                	j	40e <test_muldiv+0xa0>
     3bc:	027f 0278 0000 0151 	.insn	10, 0x900e015100000278027f
     3c4:	900e 
    asm("mulhu %0, %1, %2"  : "=r"(mulhu_result)  : "r"(ua), "r"(ub));
     3c6:	0000                	unimp
     3c8:	0300                	addi	s0,sp,384
     3ca:	a491                	j	60e <test_branch>
     3cc:	027f 03da 0000 015b 	.insn	10, 0x900e015b000003da027f
     3d4:	900e 
    a = -11; b = 7;
     3d6:	0000                	unimp
     3d8:	0300                	addi	s0,sp,384
     3da:	a091                	j	41e <test_muldiv+0xb0>
     3dc:	027f 0219 0000 015b 	.insn	10, 0x9018015b00000219027f
     3e4:	9018 
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
     3e6:	0000                	unimp
     3e8:	0300                	addi	s0,sp,384
     3ea:	9c91                	.insn	2, 0x9c91
     3ec:	027f 0247 0000 015b 	.insn	10, 0x9023015b00000247027f
     3f4:	9023 
    if (mul_result != a * b) halt();  // 简单断言
     3f6:	0000                	unimp
     3f8:	0300                	addi	s0,sp,384
     3fa:	9891                	andi	s1,s1,-28
     3fc:	027f 02e2 0000 0186 	.insn	10, 0x900e0186000002e2027f
     404:	900e 
     406:	0000                	unimp
     408:	0300                	addi	s0,sp,384
    a = 0x7fffffff; b = 2;
     40a:	9491                	srai	s1,s1,0x24
     40c:	027f 029b 0000 0186 	.insn	10, 0x901801860000029b027f
     414:	9018 
     416:	0000                	unimp
     418:	0300                	addi	s0,sp,384
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
     41a:	9091                	srli	s1,s1,0x24
     41c:	027f 03d1 0000 01a4 	.insn	10, 0x900e01a4000003d1027f
     424:	900e 
     426:	0000                	unimp
     428:	0300                	addi	s0,sp,384
    if (mul_result != (a * b)) halt();
     42a:	8c91                	sub	s1,s1,a2
     42c:	027f 01c5 0000 01a5 	.insn	10, 0x900e01a5000001c5027f
     434:	900e 
     436:	0000                	unimp
     438:	0300                	addi	s0,sp,384
     43a:	8891                	andi	s1,s1,4
     43c:	027f 023e 0000 01af 	.insn	10, 0x900e01af0000023e027f
     444:	900e 
    a = -10; b = 3;
     446:	0000                	unimp
     448:	0300                	addi	s0,sp,384
     44a:	8491                	srai	s1,s1,0x4
     44c:	027f 0367 0000 01b0 	.insn	10, 0x900e01b000000367027f
     454:	900e 
    ua = 10; ub = 3;
     456:	0000                	unimp
     458:	0300                	addi	s0,sp,384
    asm("div %0, %1, %2"  : "=r"(div_result)  : "r"(a), "r"(b));
     45a:	8091                	srli	s1,s1,0x4
     45c:	067f 616d bb00 0e01 	.insn	10, 0x00900e01bb00616d067f
     464:	0090 
     466:	0000                	unimp
     468:	7efc9103          	lh	sp,2031(s9)
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
     46c:	6d06                	flw	fs10,64(sp)
     46e:	0062                	c.slli	zero,0x18
     470:	01bc                	addi	a5,sp,200
     472:	900e                	c.add	zero,gp
     474:	0000                	unimp
     476:	0300                	addi	s0,sp,384
     478:	f891                	bnez	s1,38c <test_muldiv+0x1e>
    if (div_result != (a / b)) halt();   // -10 / 3 == -3
     47a:	067e                	slli	a2,a2,0x1f
     47c:	636d                	lui	t1,0x1b
     47e:	bd00                	.insn	2, 0xbd00
     480:	0e01                	addi	t3,t3,0 # 1a000 <_etext+0x1613c>
     482:	0090                	addi	a2,sp,64
     484:	0000                	unimp
     486:	7ef49103          	lh	sp,2031(s1)
     48a:	f602                	fsw	ft0,44(sp)
     48c:	0002                	c.slli64	zero
     48e:	be00                	.insn	2, 0xbe00
     490:	0e01                	addi	t3,t3,0
    if (divu_result != (ua / ub)) halt(); // 10 / 3 == 3
     492:	0090                	addi	a2,sp,64
     494:	0000                	unimp
     496:	7ef09103          	lh	sp,2031(ra)
     49a:	3e02                	.insn	2, 0x3e02
     49c:	0004                	.insn	2, 0x0004
     49e:	be00                	.insn	2, 0xbe00
     4a0:	1901                	addi	s2,s2,-32 # 2fe0 <__subdf3+0x2de>
     4a2:	0090                	addi	a2,sp,64
     4a4:	0000                	unimp
     4a6:	7eec9103          	lh	sp,2030(s9)
    asm("rem %0, %1, %2"  : "=r"(rem_result)  : "r"(a), "r"(b));
     4aa:	2302                	.insn	2, 0x2302
     4ac:	0002                	c.slli64	zero
     4ae:	be00                	.insn	2, 0xbe00
     4b0:	2401                	jal	6b0 <test_float_ops+0x16>
     4b2:	0090                	addi	a2,sp,64
     4b4:	0000                	unimp
     4b6:	7ee89103          	lh	sp,2030(a7)
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
     4ba:	3402                	.insn	2, 0x3402
     4bc:	be000003          	lb	zero,-1056(zero) # fffffbe0 <__stack_top+0xfff6fbe0>
     4c0:	3001                	jal	fffffcc0 <__stack_top+0xfff6fcc0>
     4c2:	0090                	addi	a2,sp,64
     4c4:	0000                	unimp
     4c6:	7ee49103          	lh	sp,2030(s1)
    if (rem_result != (a % b)) halt();   // -10 % 3 == -1
     4ca:	0400                	addi	s0,sp,512
     4cc:	0404                	addi	s1,sp,512
     4ce:	000001a7          	.insn	4, 0x01a7
     4d2:	ef05                	bnez	a4,50a <test_muldiv+0x19c>
     4d4:	0001                	nop
     4d6:	9900                	.insn	2, 0x9900
     4d8:	0644                	addi	s1,sp,772
     4da:	0000                	unimp
     4dc:	0056                	c.slli	zero,0x15
     4de:	0000                	unimp
     4e0:	9c01                	.insn	2, 0x9c01
    if (remu_result != (ua % ub)) halt(); // 10 % 3 == 1
     4e2:	03e6                	slli	t2,t2,0x19
     4e4:	0000                	unimp
     4e6:	2a01                	jal	5f6 <test_muldiv+0x288>
     4e8:	0004                	.insn	2, 0x0004
     4ea:	9b00                	.insn	2, 0x9b00
     4ec:	900e                	c.add	zero,gp
     4ee:	0000                	unimp
     4f0:	0200                	addi	s0,sp,256
     4f2:	6891                	lui	a7,0x4
     4f4:	d401                	beqz	s0,3fc <test_muldiv+0x8e>
     4f6:	0001                	nop
     4f8:	a100                	.insn	2, 0xa100
    a = 123; b = 0;
     4fa:	900e                	c.add	zero,gp
     4fc:	0000                	unimp
     4fe:	0200                	addi	s0,sp,256
     500:	5c91                	li	s9,-28
     502:	7601                	lui	a2,0xfffe0
     504:	a2000003          	lb	zero,-1504(zero) # fffffa20 <__stack_top+0xfff6fa20>
    asm("div %0, %1, %2"  : "=r"(div_result) : "r"(a), "r"(b));
     508:	900e                	c.add	zero,gp
     50a:	0000                	unimp
     50c:	0200                	addi	s0,sp,256
     50e:	5491                	li	s1,-28
     510:	4a09                	li	s4,2
     512:	0006                	c.slli	zero,0x1
     514:	0c00                	addi	s0,sp,528
    asm("rem %0, %1, %2"  : "=r"(rem_result) : "r"(a), "r"(b));
     516:	0000                	unimp
     518:	9500                	.insn	2, 0x9500
     51a:	01000003          	lb	zero,16(zero) # 10 <_start+0x10>
     51e:	00000203          	lb	tp,0(zero) # 0 <_start>
     522:	00611c9b          	.insn	4, 0x00611c9b
    ua = 123; ub = 0;
     526:	0000                	unimp
     528:	9102                	jalr	sp
     52a:	006c                	addi	a1,sp,12
     52c:	5a09                	li	s4,-30
     52e:	0006                	c.slli	zero,0x1
     530:	0800                	addi	s0,sp,16
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
     532:	0000                	unimp
     534:	b100                	.insn	2, 0xb100
     536:	01000003          	lb	zero,16(zero) # 10 <_start+0x10>
     53a:	00000203          	lb	tp,0(zero) # 0 <_start>
     53e:	059d                	addi	a1,a1,7
     540:	0061                	c.nop	24
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
     542:	0000                	unimp
     544:	9102                	jalr	sp
     546:	0064                	addi	s1,sp,12
     548:	6209                	lui	tp,0x2
     54a:	0006                	c.slli	zero,0x1
     54c:	0800                	addi	s0,sp,16
     54e:	0000                	unimp
     550:	cd00                	sw	s0,24(a0)
    a = (int32_t)0x80000000; b = -1;
     552:	01000003          	lb	zero,16(zero) # 10 <_start+0x10>
     556:	00000203          	lb	tp,0(zero) # 0 <_start>
     55a:	059f 0061 0000      	.insn	6, 0x0061059f
    asm("div %0, %1, %2"  : "=r"(div_result) : "r"(a), "r"(b));
     560:	9102                	jalr	sp
     562:	0060                	addi	s0,sp,12
     564:	00067613          	andi	a2,a2,0
     568:	1000                	addi	s0,sp,32
     56a:	0000                	unimp
     56c:	0100                	addi	s0,sp,128
     56e:	00000203          	lb	tp,0(zero) # 0 <_start>
    asm("rem %0, %1, %2"  : "=r"(rem_result) : "r"(a), "r"(b));
     572:	1ca2                	slli	s9,s9,0x28
     574:	0061                	c.nop	24
     576:	0000                	unimp
     578:	9102                	jalr	sp
     57a:	0058                	addi	a4,sp,4
     57c:	0500                	addi	s0,sp,640
     57e:	00cc                	addi	a1,sp,68
    ua = 0xFFFFFFFE; ub = 2;
     580:	0000                	unimp
     582:	00060e83          	lb	t4,0(a2) # fffe0000 <__stack_top+0xfff50000>
     586:	3600                	.insn	2, 0x3600
     588:	0000                	unimp
     58a:	0100                	addi	s0,sp,128
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(ua), "r"(ub));
     58c:	159c                	addi	a5,sp,736
     58e:	0004                	.insn	2, 0x0004
     590:	0300                	addi	s0,sp,384
     592:	6175                	addi	sp,sp,368
     594:	8400                	.insn	2, 0x8400
     596:	900e                	c.add	zero,gp
     598:	0000                	unimp
     59a:	0200                	addi	s0,sp,256
    if (mul_result != (int32_t)(ua * ub)) halt();
     59c:	6c91                	lui	s9,0x4
     59e:	00627503          	.insn	4, 0x00627503
     5a2:	1784                	addi	s1,sp,992
     5a4:	0090                	addi	a2,sp,64
     5a6:	0000                	unimp
     5a8:	9102                	jalr	sp
     5aa:	0068                	addi	a0,sp,12
     5ac:	2114                	.insn	2, 0x2114
     5ae:	0001                	nop
     5b0:	0100                	addi	s0,sp,128
     5b2:	0640                	addi	s0,sp,772
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
     5b4:	036e                	slli	t1,t1,0x1b
     5b6:	0000                	unimp
     5b8:	02a0                	addi	s0,sp,328
     5ba:	0000                	unimp
     5bc:	9c01                	.insn	2, 0x9c01
     5be:	04ce                	slli	s1,s1,0x13
     5c0:	0000                	unimp
     5c2:	42006103          	.insn	4, 0x42006103
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
     5c6:	840d                	srai	s0,s0,0x3
     5c8:	0000                	unimp
     5ca:	0200                	addi	s0,sp,256
     5cc:	6c91                	lui	s9,0x4
     5ce:	42006203          	.insn	4, 0x42006203
     5d2:	841d                	srai	s0,s0,0x7
    if (divu_result != (ua / ub)) halt();
     5d4:	0000                	unimp
     5d6:	0200                	addi	s0,sp,256
     5d8:	6891                	lui	a7,0x4
     5da:	00617503          	.insn	4, 0x00617503
     5de:	00900e43          	fmadd.s	ft8,ft0,fs1,ft0,rne
     5e2:	0000                	unimp
     5e4:	9102                	jalr	sp
     5e6:	0364                	addi	s1,sp,396
     5e8:	6275                	lui	tp,0x1d
     5ea:	4300                	lw	s0,0(a4)
    if (remu_result != (ua % ub)) halt();
     5ec:	901f 0000 0200      	.insn	6, 0x02000000901f
     5f2:	6091                	lui	ra,0x4
     5f4:	1e01                	addi	t3,t3,-32
     5f6:	0004                	.insn	2, 0x0004
     5f8:	4500                	lw	s0,8(a0)
     5fa:	840d                	srai	s0,s0,0x3
     5fc:	0000                	unimp
     5fe:	0200                	addi	s0,sp,256
     600:	5c91                	li	s9,-28
     602:	2601                	jal	902 <test_float_ops+0x268>
}
     604:	45000003          	lb	zero,1104(zero) # 450 <test_muldiv+0xe2>
     608:	841a                	mv	s0,t1
     60a:	0000                	unimp
     60c:	0200                	addi	s0,sp,256
void test_branch() {
     60e:	5891                	li	a7,-28
     610:	8e01                	sub	a2,a2,s0
     612:	45000003          	lb	zero,1104(zero) # 450 <test_muldiv+0xe2>
    uint32_t ua = 10, ub = 20;
     616:	8429                	srai	s0,s0,0xa
     618:	0000                	unimp
     61a:	0200                	addi	s0,sp,256
     61c:	5491                	li	s1,-28
     61e:	f801                	bnez	s0,52e <test_muldiv+0x1c0>
    asm(
     620:	0001                	nop
     622:	4d00                	lw	s0,24(a0)
     624:	840d                	srai	s0,s0,0x3
     626:	0000                	unimp
     628:	0200                	addi	s0,sp,256
     62a:	5091                	li	ra,-28
    asm(
     62c:	d701                	beqz	a4,534 <test_muldiv+0x1c6>
    asm(
     62e:	0002                	c.slli64	zero
     630:	5700                	lw	s0,40(a4)
     632:	840d                	srai	s0,s0,0x3
     634:	0000                	unimp
     636:	0200                	addi	s0,sp,256
     638:	4c91                	li	s9,4
    asm(
     63a:	e301                	bnez	a4,63a <label_bgeu>
}
     63c:	57000003          	lb	zero,1392(zero) # 570 <test_muldiv+0x202>
     640:	8419                	srai	s0,s0,0x6
     642:	0000                	unimp
void test_csr() {
     644:	0200                	addi	s0,sp,256
     646:	4891                	li	a7,4
     648:	dc01                	beqz	s0,560 <test_muldiv+0x1f2>
    uint32_t old_mstatus = read_csr(mstatus); 
     64a:	0001                	nop
     64c:	5e00                	lw	s0,56(a2)
     64e:	840d                	srai	s0,s0,0x3
     650:	0000                	unimp
     652:	0200                	addi	s0,sp,256
     654:	4491                	li	s1,4
     656:	0b01                	addi	s6,s6,0
     658:	5e000003          	lb	zero,1504(zero) # 5e0 <test_muldiv+0x272>
    set_csr(mstatus, MSTATUS_MIE);
     65c:	8419                	srai	s0,s0,0x6
     65e:	0000                	unimp
     660:	0200                	addi	s0,sp,256
    clear_csr(mstatus, MSTATUS_MIE);
     662:	4091                	li	ra,4
     664:	0500                	addi	s0,sp,640
     666:	012d                	addi	sp,sp,11
     668:	0000                	unimp
    uint32_t new_val = 0xA5A5A5A5;
     66a:	ac32                	.insn	2, 0xac32
     66c:	0002                	c.slli64	zero
     66e:	c200                	sw	s0,0(a2)
     670:	0000                	unimp
     672:	0100                	addi	s0,sp,128
     674:	2a9c                	.insn	2, 0x2a9c
    uint32_t swapped_val = swap_csr(mstatus, new_val);
     676:	0005                	c.nop	1
     678:	0100                	addi	s0,sp,128
     67a:	0132                	slli	sp,sp,0xc
     67c:	0000                	unimp
     67e:	052a0a33          	.insn	4, 0x052a0a33
     682:	0000                	unimp
     684:	9102                	jalr	sp
     686:	0144                	addi	s1,sp,132
     688:	0382                	c.slli64	t2
    write_csr(mstatus, old_mstatus);
     68a:	0000                	unimp
     68c:	0b34                	addi	a3,sp,408
     68e:	0541                	addi	a0,a0,16
     690:	0000                	unimp
}
     692:	7fa49103          	lh	sp,2042(s1)
     696:	fa01                	bnez	a2,5a6 <test_muldiv+0x238>
     698:	35000003          	lb	zero,848(zero) # 350 <test_memory+0xa4>
void test_float_ops() {
     69c:	7609                	lui	a2,0xfffe2
     69e:	0000                	unimp
    uint32_t a = 0x40000000; // 2.0f (IEEE754)
     6a0:	0200                	addi	s0,sp,256
     6a2:	6c91                	lui	s9,0x4
     6a4:	2001                	jal	6a4 <test_float_ops+0xa>
     6a6:	0004                	.insn	2, 0x0004
    uint32_t b = 0x3f800000; // 1.0f (IEEE754)
     6a8:	3500                	.insn	2, 0x3500
     6aa:	7614                	flw	fa3,40(a2)
     6ac:	0000                	unimp
     6ae:	0200                	addi	s0,sp,256
    asm volatile (
     6b0:	6891                	lui	a7,0x4
     6b2:	9001                	srli	s0,s0,0x20
     6b4:	35000003          	lb	zero,848(zero) # 350 <test_memory+0xa4>
     6b8:	761f 0000 0200      	.insn	6, 0x02000000761f
     6be:	6491                	lui	s1,0x4
     6c0:	0c00                	addi	s0,sp,528
     6c2:	053a                	slli	a0,a0,0xe
     6c4:	0000                	unimp
     6c6:	053a                	slli	a0,a0,0xe
     6c8:	0000                	unimp
     6ca:	7d0d                	lui	s10,0xfffe3
     6cc:	0000                	unimp
     6ce:	1f00                	addi	s0,sp,944
     6d0:	0400                	addi	s0,sp,512
    asm volatile (
     6d2:	0801                	addi	a6,a6,0
     6d4:	0164                	addi	s1,sp,140
     6d6:	0000                	unimp
     6d8:	340c                	.insn	2, 0x340c
     6da:	0000                	unimp
     6dc:	5100                	lw	s0,32(a0)
     6de:	0005                	c.nop	1
     6e0:	0d00                	addi	s0,sp,656
     6e2:	007d                	c.nop	31
     6e4:	0000                	unimp
     6e6:	5e05000f          	.insn	4, 0x5e05000f
     6ea:	1e000003          	lb	zero,480(zero) # 1e0 <test_shift+0x6c>
     6ee:	01fa                	slli	gp,gp,0x1e
     6f0:	0000                	unimp
     6f2:	00b2                	slli	ra,ra,0xc
    asm volatile (
     6f4:	0000                	unimp
     6f6:	9c01                	.insn	2, 0x9c01
     6f8:	05df 0000 6103      	.insn	6, 0x6103000005df
     6fe:	1f00                	addi	s0,sp,944
     700:	840d                	srai	s0,s0,0x3
     702:	0000                	unimp
     704:	0200                	addi	s0,sp,256
     706:	6c91                	lui	s9,0x4
     708:	1f006303          	.insn	4, 0x1f006303
     70c:	8414                	.insn	2, 0x8414
     70e:	0000                	unimp
     710:	0200                	addi	s0,sp,256
     712:	6891                	lui	a7,0x4
     714:	0401                	addi	s0,s0,0
    asm volatile (
     716:	0004                	.insn	2, 0x0004
     718:	1f00                	addi	s0,sp,944
     71a:	841c                	.insn	2, 0x841c
     71c:	0000                	unimp
     71e:	0200                	addi	s0,sp,256
     720:	6091                	lui	ra,0x4
     722:	a401                	j	922 <test_float_ops+0x288>
     724:	1f000003          	lb	zero,496(zero) # 1f0 <test_shift+0x7c>
     728:	8428                	.insn	2, 0x8428
     72a:	0000                	unimp
     72c:	0200                	addi	s0,sp,256
     72e:	5c91                	li	s9,-28
     730:	a501                	j	d30 <printnum+0x102>
     732:	1f000003          	lb	zero,496(zero) # 1f0 <test_shift+0x7c>
     736:	8434                	.insn	2, 0x8434
    asm volatile (
     738:	0000                	unimp
     73a:	0200                	addi	s0,sp,256
     73c:	5891                	li	a7,-28
     73e:	f801                	bnez	s0,64e <test_csr+0xa>
     740:	0001                	nop
     742:	1f00                	addi	s0,sp,944
     744:	0000843f 50910200 	.insn	8, 0x509102000000843f
     74c:	ef01                	bnez	a4,764 <test_float_ops+0xca>
     74e:	1f000003          	lb	zero,496(zero) # 1f0 <test_shift+0x7c>
    asm volatile (
     752:	0000844b          	fnmsub.s	fs0,ft1,ft0,ft0,rne
     756:	0200                	addi	s0,sp,256
     758:	5491                	li	s1,-28
     75a:	d701                	beqz	a4,662 <test_csr+0x1e>
     75c:	0002                	c.slli64	zero
     75e:	1f00                	addi	s0,sp,944
     760:	00008457          	.insn	4, 0x8457
     764:	0200                	addi	s0,sp,256
     766:	4c91                	li	s9,4
     768:	00617503          	.insn	4, 0x00617503
     76c:	0e20                	addi	s0,sp,792
    asm volatile (
     76e:	0090                	addi	a2,sp,64
     770:	0000                	unimp
     772:	9102                	jalr	sp
     774:	0064                	addi	s1,sp,12
     776:	5005                	c.li	zero,-31
     778:	0001                	nop
     77a:	1200                	addi	s0,sp,288
     77c:	0174                	addi	a3,sp,140
     77e:	0000                	unimp
     780:	0086                	slli	ra,ra,0x1
     782:	0000                	unimp
     784:	9c01                	.insn	2, 0x9c01
     786:	067a                	slli	a2,a2,0x1e
     788:	0000                	unimp
     78a:	13006103          	.insn	4, 0x13006103
    asm volatile (
     78e:	840d                	srai	s0,s0,0x3
     790:	0000                	unimp
     792:	0200                	addi	s0,sp,256
     794:	6c91                	lui	s9,0x4
     796:	13006203          	.insn	4, 0x13006203
     79a:	8414                	.insn	2, 0x8414
     79c:	0000                	unimp
     79e:	0200                	addi	s0,sp,256
     7a0:	6891                	lui	a7,0x4
     7a2:	af01                	j	eb2 <printdoubleF+0x116>
     7a4:	13000003          	lb	zero,304(zero) # 130 <test_arith+0x66>
     7a8:	0000841b          	.insn	4, 0x841b
    uint32_t float_ival = 0xc2f60000; // -123.0f in IEEE754
     7ac:	0200                	addi	s0,sp,256
     7ae:	5c91                	li	s9,-28
     7b0:	a401                	j	9b0 <test_float_ops+0x316>
    asm volatile (
     7b2:	13000003          	lb	zero,304(zero) # 130 <test_arith+0x66>
     7b6:	00008427          	.insn	4, 0x8427
     7ba:	0200                	addi	s0,sp,256
     7bc:	5891                	li	a7,-28
     7be:	a501                	j	dbe <printdoubleF+0x22>
     7c0:	13000003          	lb	zero,304(zero) # 130 <test_arith+0x66>
     7c4:	00008433          	add	s0,ra,zero
    uint32_t float_uval = 0xc2f60000; // -123.0f in IEEE754
     7c8:	0200                	addi	s0,sp,256
     7ca:	5491                	li	s1,-28
     7cc:	ef01                	bnez	a4,7e4 <test_float_ops+0x14a>
    asm volatile (
     7ce:	13000003          	lb	zero,304(zero) # 130 <test_arith+0x66>
     7d2:	843e                	mv	s0,a5
     7d4:	0000                	unimp
     7d6:	0200                	addi	s0,sp,256
     7d8:	5091                	li	ra,-28
     7da:	f801                	bnez	s0,6ea <test_float_ops+0x50>
     7dc:	0001                	nop
     7de:	1300                	addi	s0,sp,416
     7e0:	844a                	mv	s0,s2
    float af = 1.5e9f;
     7e2:	0000                	unimp
     7e4:	0200                	addi	s0,sp,256
     7e6:	4c91                	li	s9,4
     7e8:	d701                	beqz	a4,6f0 <test_float_ops+0x56>
     7ea:	0002                	c.slli64	zero
     7ec:	1300                	addi	s0,sp,416
    float bf = 5.0f;
     7ee:	8456                	mv	s0,s5
     7f0:	0000                	unimp
     7f2:	0200                	addi	s0,sp,256
     7f4:	4891                	li	a7,4
     7f6:	00617503          	.insn	4, 0x00617503
    asm volatile (
     7fa:	0e14                	addi	a3,sp,784
     7fc:	0090                	addi	a2,sp,64
     7fe:	0000                	unimp
     800:	9102                	jalr	sp
     802:	0364                	addi	s1,sp,396
     804:	6275                	lui	tp,0x1d
     806:	1400                	addi	s0,sp,544
     808:	9016                	c.add	zero,t0
     80a:	0000                	unimp
     80c:	0200                	addi	s0,sp,256
     80e:	6091                	lui	ra,0x4
    int32_t val_w = -123;
     810:	1500                	addi	s0,sp,672
     812:	0300                	addi	s0,sp,384
     814:	0000                	unimp
     816:	0601                	addi	a2,a2,0 # fffe2000 <__stack_top+0xfff52000>
    asm volatile (
     818:	ca06                	sw	ra,20(sp)
     81a:	0000                	unimp
     81c:	aa00                	.insn	2, 0xaa00
     81e:	0000                	unimp
     820:	0100                	addi	s0,sp,128
     822:	169c                	addi	a5,sp,864
     824:	4141                	li	sp,16
     826:	0100                	addi	s0,sp,128
     828:	1a06                	slli	s4,s4,0x21
     82a:	0090                	addi	a2,sp,64
    uint32_t val_wu = 123u;
     82c:	0000                	unimp
     82e:	9102                	jalr	sp
     830:	034c                	addi	a1,sp,388
     832:	0061                	c.nop	24
    asm volatile (
     834:	00840d07          	.insn	4, 0x00840d07
     838:	0000                	unimp
     83a:	9102                	jalr	sp
     83c:	036c                	addi	a1,sp,396
     83e:	0062                	c.slli	zero,0x18
     840:	00841507          	.insn	4, 0x00841507
     844:	0000                	unimp
     846:	9102                	jalr	sp
    asm volatile (
     848:	0168                	addi	a0,sp,140
     84a:	0404                	addi	s1,sp,512
     84c:	0000                	unimp
     84e:	00841d07          	.insn	4, 0x00841d07
     852:	0000                	unimp
     854:	9102                	jalr	sp
     856:	0164                	addi	s1,sp,140
     858:	000003af          	.insn	4, 0x03af
     85c:	00842907          	flw	fs2,8(s0)
     860:	0000                	unimp
     862:	9102                	jalr	sp
     864:	0160                	addi	s0,sp,140
     866:	03a4                	addi	s1,sp,456
     868:	0000                	unimp
    asm volatile (
     86a:	00843507          	.insn	4, 0x00843507
     86e:	0000                	unimp
     870:	9102                	jalr	sp
     872:	015c                	addi	a5,sp,132
     874:	03a5                	addi	t2,t2,9
     876:	0000                	unimp
     878:	00844107          	.insn	4, 0x00844107
     87c:	0000                	unimp
     87e:	9102                	jalr	sp
     880:	0158                	addi	a4,sp,132
     882:	000003ef          	jal	t2,882 <test_float_ops+0x1e8>
     886:	00844c07          	.insn	4, 0x00844c07
     88a:	0000                	unimp
    asm volatile (
     88c:	9102                	jalr	sp
     88e:	0054                	addi	a3,sp,4
     890:	a800                	.insn	2, 0xa800
     892:	0005                	c.nop	1
     894:	0500                	addi	s0,sp,640
     896:	0100                	addi	s0,sp,128
     898:	4d04                	lw	s1,24(a0)
     89a:	0002                	c.slli64	zero
     89c:	1100                	addi	s0,sp,160
     89e:	00d8                	addi	a4,sp,68
     8a0:	0000                	unimp
     8a2:	521d                	li	tp,-25
     8a4:	0002                	c.slli64	zero
     8a6:	4e00                	lw	s0,24(a2)
     8a8:	0000                	unimp
     8aa:	2600                	.insn	2, 0x2600
     8ac:	000a                	c.slli	zero,0x2
    asm volatile (
     8ae:	a200                	.insn	2, 0xa200
     8b0:	0009                	c.nop	2
     8b2:	8000                	.insn	2, 0x8000
     8b4:	0009                	c.nop	2
     8b6:	1200                	addi	s0,sp,288
     8b8:	0504                	addi	s1,sp,640
     8ba:	6e69                	lui	t3,0x1a
     8bc:	0074                	addi	a3,sp,12
     8be:	5e0a                	lw	t3,160(sp)
     8c0:	0004                	.insn	2, 0x0004
     8c2:	0200                	addi	s0,sp,256
     8c4:	17d6                	slli	a5,a5,0x35
     8c6:	0039                	c.nop	14
     8c8:	0000                	unimp
     8ca:	43070403          	lb	s0,1072(a4)
     8ce:	0001                	nop
    asm volatile (
     8d0:	0300                	addi	s0,sp,384
     8d2:	0508                	addi	a0,sp,640
     8d4:	00a4                	addi	s1,sp,72
     8d6:	0000                	unimp
     8d8:	9b041003          	lh	zero,-1616(s0)
     8dc:	0001                	nop
     8de:	0300                	addi	s0,sp,384
     8e0:	0601                	addi	a2,a2,0
     8e2:	015d                	addi	sp,sp,23
     8e4:	0000                	unimp
     8e6:	5b080103          	lb	sp,1456(a6)
     8ea:	0001                	nop
     8ec:	0300                	addi	s0,sp,384
     8ee:	0502                	c.slli64	a0
     8f0:	00000173          	.insn	4, 0x0173
    uint32_t nan_bits = 0x7fc00001; // canonical quiet NaN
     8f4:	7d070203          	lb	tp,2000(a4)
     8f8:	0001                	nop
     8fa:	0300                	addi	s0,sp,384
    asm volatile (
     8fc:	0504                	addi	s1,sp,640
     8fe:	00a9                	addi	ra,ra,10 # 400a <_etext+0x146>
     900:	0000                	unimp
     902:	3e070403          	lb	s0,992(a4)
     906:	0001                	nop
     908:	0300                	addi	s0,sp,384
     90a:	0708                	addi	a0,sp,896
     90c:	0139                	addi	sp,sp,14
     90e:	0000                	unimp
    uint32_t inf_bits = 0x7f800000;
     910:	04140413          	addi	s0,s0,65
     914:	047f 0000 0103 6408 	.insn	10, 0x0001640801030000047f
     91c:	0001 
    asm volatile (
     91e:	1500                	addi	s0,sp,672
     920:	00000087          	.insn	4, 0x0087
     924:	8716                	mv	a4,t0
     926:	0000                	unimp
     928:	0600                	addi	s0,sp,768
     92a:	008e                	slli	ra,ra,0x3
    uint32_t ma = 0x40000000;     // 2.0f
     92c:	0000                	unimp
     92e:	f30a                	fsw	ft2,164(sp)
     930:	0004                	.insn	2, 0x0004
     932:	0300                	addi	s0,sp,384
    uint32_t mb = 0x3f800000;     // 1.0f
     934:	1b28                	addi	a0,sp,440
     936:	0081                	addi	ra,ra,0
     938:	0000                	unimp
     93a:	fa0a                	fsw	ft2,52(sp)
    uint32_t mc = 0xc0800000;     // -4.0f
     93c:	0004                	.insn	2, 0x0004
     93e:	0300                	addi	s0,sp,384
     940:	009d1867          	.insn	4, 0x009d1867
    asm volatile (
     944:	0000                	unimp
     946:	670d                	lui	a4,0x3
     948:	0005                	c.nop	1
     94a:	7700                	flw	fs0,40(a4)
     94c:	002d                	c.nop	11
     94e:	0000                	unimp
     950:	00ce                	slli	ra,ra,0x13
     952:	0000                	unimp
     954:	00009807          	.insn	4, 0x9807
     958:	0700                	addi	s0,sp,896
     95a:	002d                	c.nop	11
     95c:	0000                	unimp
     95e:	0d00                	addi	s0,sp,656
     960:	04c4                	addi	s1,sp,580
     962:	0000                	unimp
     964:	2d29                	jal	f7e <printdoubleF+0x1e2>
     966:	0000                	unimp
     968:	e200                	fsw	fs0,0(a2)
     96a:	0000                	unimp
     96c:	0700                	addi	s0,sp,896
     96e:	0098                	addi	a4,sp,64
    asm volatile (
     970:	0000                	unimp
     972:	1700                	addi	s0,sp,928
     974:	00bd                	addi	ra,ra,15
     976:	0000                	unimp
     978:	3201                	jal	278 <test_imm+0x7e>
     97a:	0101                	addi	sp,sp,0
     97c:	0026                	c.slli	zero,0x9
     97e:	0000                	unimp
     980:	1378                	addi	a4,sp,428
     982:	0000                	unimp
     984:	0050                	addi	a2,sp,4
     986:	0000                	unimp
     988:	9c01                	.insn	2, 0x9c01
     98a:	011f 0000 6618      	.insn	6, 0x66180000011f
     990:	746d                	lui	s0,0xffffb
     992:	0100                	addi	s0,sp,128
     994:	0132                	slli	sp,sp,0xc
     996:	00009817          	auipc	a6,0x9
     99a:	0300                	addi	s0,sp,384
    asm volatile (
     99c:	bc91                	j	3f0 <test_muldiv+0x82>
     99e:	611a197f 34010070 	.insn	12, 0x00a90d0134010070611a197f
     9a6:	00a90d01 
     9aa:	0000                	unimp
     9ac:	9102                	jalr	sp
     9ae:	004c                	addi	a1,sp,4
     9b0:	5808                	lw	a0,48(s0)
     9b2:	0005                	c.nop	1
     9b4:	8600                	.insn	2, 0x8600
     9b6:	d601                	beqz	a2,8be <test_float_ops+0x224>
     9b8:	a200000f          	.insn	4, 0xa200000f
     9bc:	01000003          	lb	zero,16(zero) # 10 <_start+0x10>
     9c0:	539c                	lw	a5,32(a5)
     9c2:	0002                	c.slli64	zero
     9c4:	0100                	addi	s0,sp,128
     9c6:	0552                	slli	a0,a0,0x14
    asm volatile (
     9c8:	0000                	unimp
     9ca:	1186                	slli	gp,gp,0x21
     9cc:	0268                	addi	a0,sp,268
     9ce:	0000                	unimp
     9d0:	7fbc9103          	lh	sp,2043(s9) # 47fb <_etext+0x937>
     9d4:	4801                	li	a6,0
     9d6:	0004                	.insn	2, 0x0004
     9d8:	8600                	.insn	2, 0x8600
     9da:	632d                	lui	t1,0xb
     9dc:	0002                	c.slli64	zero
     9de:	0300                	addi	s0,sp,384
     9e0:	b891                	j	234 <test_imm+0x3a>
     9e2:	057f 6d66 0074 4186 	.insn	10, 0x0098418600746d66057f
     9ea:	0098 
     9ec:	0000                	unimp
     9ee:	7fb49103          	lh	sp,2043(s1) # 47fb <_etext+0x937>
     9f2:	6105                	addi	sp,sp,32
}
     9f4:	0070                	addi	a2,sp,12
     9f6:	4e86                	lw	t4,64(sp)
     9f8:	00a9                	addi	ra,ra,10
     9fa:	0000                	unimp
void test_mtime_interrupt() {
     9fc:	7fb09103          	lh	sp,2043(ra)
     a00:	7004                	flw	fs1,32(s0)
     a02:	8800                	.insn	2, 0x8800
    interrupt_init(); // 初始化中断
     a04:	981a                	add	a6,a6,t1
     a06:	0000                	unimp
    enable_timer_interrupt(); // 使能定时器中断
     a08:	0100                	addi	s0,sp,128
     a0a:	0262                	slli	tp,tp,0x18
    mtimecmp_write(1000); // 设置 mtimecmp 为 1000
     a0c:	0508                	addi	a0,sp,640
     a0e:	0000                	unimp
     a10:	1189                	addi	gp,gp,-30
     a12:	0098                	addi	a4,sp,64
    mtimectrl_write(1,2); // 使能 mtime , 设置分频为4
     a14:	0000                	unimp
     a16:	9102                	jalr	sp
     a18:	044c                	addi	a1,sp,516
     a1a:	8a006863          	bltu	zero,zero,fffffaca <__stack_top+0xfff6faca>
     a1e:	2612                	.insn	2, 0x2612
     a20:	0000                	unimp
     a22:	0100                	addi	s0,sp,128
     a24:	1b59                	addi	s6,s6,-10
sc_puts(long str, long strlen) {
     a26:	7265                	lui	tp,0xffff9
     a28:	0072                	c.slli	zero,0x1c
     a2a:	8b01                	andi	a4,a4,0
     a2c:	2609                	jal	d2e <printnum+0x100>
     a2e:	0000                	unimp
     a30:	0400                	addi	s0,sp,512
     a32:	756e                	flw	fa0,248(sp)
	volatile char *out_ptr = (volatile char*)SC_SIM_OUTPORT;
     a34:	006d                	c.nop	27
     a36:	188c                	addi	a1,sp,112
     a38:	0078                	addi	a4,sp,12
     a3a:	0000                	unimp
	const char *in_ptr = (const char*)str;
     a3c:	9102                	jalr	sp
     a3e:	0268                	addi	a0,sp,268
     a40:	04de                	slli	s1,s1,0x17
     a42:	0000                	unimp
	for (long len = strlen; len > 0; --len)
     a44:	098d                	addi	s3,s3,3
     a46:	0026                	c.slli	zero,0x9
     a48:	0000                	unimp
     a4a:	9102                	jalr	sp
     a4c:	0264                	addi	s1,sp,268
	  *out_ptr = *in_ptr++;
     a4e:	0502                	c.slli64	a0
     a50:	0000                	unimp
     a52:	098e                	slli	s3,s3,0x3
     a54:	0026                	c.slli	zero,0x9
     a56:	0000                	unimp
     a58:	9102                	jalr	sp
     a5a:	0260                	addi	s0,sp,268
     a5c:	000004cb          	fnmsub.s	fs1,ft0,ft0,ft0,rne
     a60:	0026098f          	.insn	4, 0x0026098f
     a64:	0000                	unimp
	for (long len = strlen; len > 0; --len)
     a66:	9102                	jalr	sp
     a68:	025c                	addi	a5,sp,260
     a6a:	04ba                	slli	s1,s1,0xe
     a6c:	0000                	unimp
     a6e:	0990                	addi	a2,sp,208
     a70:	0026                	c.slli	zero,0x9
     a72:	0000                	unimp
     a74:	9102                	jalr	sp
     a76:	0258                	addi	a4,sp,260
}
     a78:	0465                	addi	s0,s0,25 # ffffb019 <__stack_top+0xfff6b019>
     a7a:	0000                	unimp
     a7c:	0991                	addi	s3,s3,4
     a7e:	0026                	c.slli	zero,0x9
     a80:	0000                	unimp
putchar(int ch) {
     a82:	9102                	jalr	sp
     a84:	0248                	addi	a0,sp,260
     a86:	0562                	slli	a0,a0,0x18
     a88:	0000                	unimp
     a8a:	0a92                	slli	s5,s5,0x4
     a8c:	00000087          	.insn	4, 0x0087
    buf[buflen++] = ch;
     a90:	9102                	jalr	sp
     a92:	05180257          	.insn	4, 0x05180257
     a96:	0000                	unimp
     a98:	00260993          	addi	s3,a2,2
     a9c:	0000                	unimp
     a9e:	9102                	jalr	sp
     aa0:	0e50                	addi	a2,sp,788
     aa2:	0000044f          	fnmadd.s	fs0,ft0,ft0,ft0,rne
     aa6:	56a5                	li	a3,-23
     aa8:	0010                	.insn	2, 0x0010
     aaa:	0e00                	addi	s0,sp,784
     aac:	04b2                	slli	s1,s1,0xc
     aae:	0000                	unimp
     ab0:	06d0                	addi	a2,sp,836
     ab2:	0011                	c.nop	4
     ab4:	0f00                	addi	s0,sp,912
     ab6:	04e5                	addi	s1,s1,25
	if ( ch == '\n' || buflen == sizeof(buf) ) {
     ab8:	0000                	unimp
     aba:	011f 131c 0000      	.insn	6, 0x131c011f
     ac0:	0004e30f          	.insn	4, 0x0004e30f
     ac4:	1d00                	addi	s0,sp,688
     ac6:	0801                	addi	a6,a6,0 # 9996 <_etext+0x5ad2>
     ac8:	09000013          	li	zero,144
     acc:	127a                	slli	tp,tp,0x3e
     ace:	0000                	unimp
     ad0:	003c                	addi	a5,sp,8
        sc_puts((long)buf, buflen);
     ad2:	0000                	unimp
     ad4:	6e04                	flw	fs1,24(a2)
     ad6:	6d75                	lui	s10,0x1d
     ad8:	fc00                	fsw	fs0,56(s0)
     ada:	6d1c                	flw	fa5,24(a0)
     adc:	0002                	c.slli64	zero
     ade:	0200                	addi	s0,sp,256
     ae0:	4091                	li	ra,4
     ae2:	0000                	unimp
     ae4:	631c                	flw	fa5,0(a4)
     ae6:	0002                	c.slli64	zero
        buflen = 0;
     ae8:	0700                	addi	s0,sp,896
     aea:	0026                	c.slli	zero,0x9
     aec:	0000                	unimp
     aee:	00026307          	.insn	4, 0x00026307
}
     af2:	0000                	unimp
     af4:	7f06                	flw	ft10,96(sp)
     af6:	0000                	unimp
     af8:	0600                	addi	s0,sp,768
     afa:	00000253          	fadd.s	ft4,ft0,ft0,rne
{
     afe:	a0040803          	lb	a6,-1536(s0)
     b02:	0001                	nop
     b04:	0800                	addi	s0,sp,16
     b06:	051e                	slli	a0,a0,0x7
     b08:	0000                	unimp
     b0a:	0d9c0d63          	beq	s8,s9,be4 <getuint+0x26>
    putchar(ch);
     b0e:	0000                	unimp
     b10:	023a                	slli	tp,tp,0xe
}
     b12:	0000                	unimp
     b14:	9c01                	.insn	2, 0x9c01
     b16:	0365                	addi	t1,t1,25 # b019 <_etext+0x7155>
     b18:	0000                	unimp
     b1a:	5201                	li	tp,-32
{
     b1c:	0005                	c.nop	1
     b1e:	6300                	flw	fs0,0(a4)
     b20:	6820                	flw	fs0,80(s0)
     b22:	0002                	c.slli64	zero
     b24:	0300                	addi	s0,sp,384
     b26:	ac91                	j	d7a <printnum+0x14c>
     b28:	017f 0448 0000 3c63 	.insn	10, 0x02633c6300000448017f
     b30:	0263 
  sc_puts((long)str, strlen(str));
     b32:	0000                	unimp
     b34:	7fa89103          	lh	sp,2042(a7) # 47fa <_etext+0x936>
     b38:	ac01                	j	d48 <printnum+0x11a>
     b3a:	0004                	.insn	2, 0x0004
     b3c:	6300                	flw	fs0,0(a4)
}
     b3e:	00026d4b          	fnmsub.s	fs10,ft4,ft0,ft0,unknown
     b42:	0300                	addi	s0,sp,384
     b44:	a091                	j	b88 <getint+0x3e>
     b46:	017f 04cb 0000 5663 	.insn	10, 0x00265663000004cb017f
     b4e:	0026 
{
     b50:	0000                	unimp
     b52:	7f9c9103          	lh	sp,2041(s9)
     b56:	ba01                	j	466 <test_muldiv+0xf8>
    if ( lflag >= 2 )
     b58:	0004                	.insn	2, 0x0004
     b5a:	6300                	flw	fs0,0(a4)
     b5c:	2661                	jal	ee4 <printdoubleF+0x148>
     b5e:	0000                	unimp
     b60:	0300                	addi	s0,sp,384
        return va_arg(*ap, long long);
     b62:	9891                	andi	s1,s1,-28
     b64:	017f 0562 0000 7063 	.insn	10, 0x0026706300000562017f
     b6c:	0026 
     b6e:	0000                	unimp
     b70:	7f949103          	lh	sp,2041(s1)
     b74:	3202                	.insn	2, 0x3202
     b76:	0005                	c.nop	1
     b78:	6900                	flw	fs0,16(a0)
     b7a:	0000400f          	.insn	4, 0x400f
    else if ( lflag )
     b7e:	0200                	addi	s0,sp,256
     b80:	6891                	lui	a7,0x4
        return va_arg(*ap, long);
     b82:	6d02                	flw	fs10,0(sp)
     b84:	0004                	.insn	2, 0x0004
     b86:	6a00                	flw	fs0,16(a2)
     b88:	6d0c                	flw	fa1,24(a0)
     b8a:	0002                	c.slli64	zero
     b8c:	0200                	addi	s0,sp,256
     b8e:	6091                	lui	ra,0x4
     b90:	6204                	flw	fs1,0(a2)
     b92:	6675                	lui	a2,0x1d
     b94:	6d00                	flw	fs0,24(a0)
     b96:	650a                	flw	fa0,128(sp)
     b98:	03000003          	lb	zero,48(zero) # 30 <_start+0x30>
        return va_arg(*ap, int);
     b9c:	b091                	j	3e0 <test_muldiv+0x72>
     b9e:	047f 6f70 0073 096e 	.insn	10, 0x0026096e00736f70047f
     ba6:	0026 
     ba8:	0000                	unimp
     baa:	9102                	jalr	sp
     bac:	1d5c                	addi	a5,sp,692
     bae:	0ef2                	slli	t4,t4,0x1c
     bb0:	0000                	unimp
     bb2:	0038                	addi	a4,sp,8
}
     bb4:	0000                	unimp
     bb6:	0336                	slli	t1,t1,0xd
     bb8:	0000                	unimp
     bba:	6904                	flw	fs1,16(a0)
     bbc:	7700                	flw	fs0,40(a4)
{
     bbe:	260e                	.insn	2, 0x260e
     bc0:	0000                	unimp
     bc2:	0200                	addi	s0,sp,256
     bc4:	5891                	li	a7,-28
     bc6:	0900                	addi	s0,sp,144
     bc8:	0f38                	addi	a4,sp,920
     bca:	0000                	unimp
    if ( lflag >= 2 )
     bcc:	008e                	slli	ra,ra,0x3
     bce:	0000                	unimp
     bd0:	6904                	flw	fs1,16(a0)
     bd2:	7d00                	flw	fs0,56(a0)
     bd4:	260e                	.insn	2, 0x260e
        return va_arg(*ap, unsigned long long);
     bd6:	0000                	unimp
     bd8:	0200                	addi	s0,sp,256
     bda:	5491                	li	s1,-28
     bdc:	3e09                	jal	6ee <test_float_ops+0x54>
     bde:	7200000f          	.insn	4, 0x7200000f
     be2:	0000                	unimp
     be4:	0200                	addi	s0,sp,256
     be6:	04a6                	slli	s1,s1,0x9
     be8:	0000                	unimp
     bea:	0d7f 0026 0000 9102 	.insn	10, 0x00509102000000260d7f
     bf2:	0050 
    else if ( lflag )
     bf4:	0000                	unimp
        return va_arg(*ap, unsigned long);
     bf6:	0000870b          	.insn	4, 0x870b
     bfa:	7500                	flw	fs0,40(a0)
     bfc:	0c000003          	lb	zero,192(zero) # c0 <main+0x48>
     c00:	0039                	c.nop	14
     c02:	0000                	unimp
     c04:	001f 3b08 0005      	.insn	6, 0x00053b08001f
     c0a:	4900                	lw	s0,16(a0)
     c0c:	2e01                	jal	f1c <printdoubleF+0x180>
        return va_arg(*ap, unsigned int);
     c0e:	000c                	.insn	2, 0x000c
     c10:	6e00                	flw	fs0,24(a2)
     c12:	0001                	nop
     c14:	0100                	addi	s0,sp,128
     c16:	119c                	addi	a5,sp,224
     c18:	0004                	.insn	2, 0x0004
     c1a:	0100                	addi	s0,sp,128
     c1c:	0552                	slli	a0,a0,0x14
     c1e:	0000                	unimp
     c20:	1049                	c.nop	-14
     c22:	0268                	addi	a0,sp,268
}
     c24:	0000                	unimp
     c26:	7dcc9103          	lh	sp,2012(s9)
     c2a:	4801                	li	a6,0
     c2c:	0004                	.insn	2, 0x0004
{
     c2e:	4a00                	lw	s0,16(a2)
     c30:	6308                	flw	fa0,0(a4)
     c32:	0002                	c.slli64	zero
     c34:	0300                	addi	s0,sp,384
     c36:	c891                	beqz	s1,c4a <printnum+0x1c>
     c38:	057d                	addi	a0,a0,31
     c3a:	756e                	flw	fa0,248(sp)
     c3c:	006d                	c.nop	27
     c3e:	0078144b          	fnmsub.s	fs0,fa6,ft7,ft0,rtz
     c42:	0000                	unimp
     c44:	7dc09103          	lh	sp,2012(ra) # 47dc <_etext+0x918>
     c48:	de01                	beqz	a2,b60 <getint+0x16>
     c4a:	0004                	.insn	2, 0x0004
     c4c:	4c00                	lw	s0,24(s0)
     c4e:	390a                	.insn	2, 0x390a
     c50:	0000                	unimp
     c52:	0300                	addi	s0,sp,384
     c54:	bc91                	j	6a8 <test_float_ops+0xe>
     c56:	017d                	addi	sp,sp,31
     c58:	000004cb          	fnmsub.s	fs1,ft0,ft0,ft0,rne
     c5c:	054d                	addi	a0,a0,19
     c5e:	0026                	c.slli	zero,0x9
     c60:	0000                	unimp
     c62:	7db89103          	lh	sp,2011(a7) # 47db <_etext+0x917>
     c66:	6201                	.insn	2, 0x6201
     c68:	0005                	c.nop	1
     c6a:	4e00                	lw	s0,24(a2)
     c6c:	2605                	jal	f8c <printdoubleF+0x1f0>
     c6e:	0000                	unimp
     c70:	0300                	addi	s0,sp,384
    int pos = 0;
     c72:	b491                	j	6b6 <test_float_ops+0x1c>
     c74:	017d                	addi	sp,sp,31
        digs[pos++] = num % base;
     c76:	0518                	addi	a4,sp,640
     c78:	0000                	unimp
     c7a:	0026054f          	fnmadd.s	fa0,fa2,ft2,ft0,rne
     c7e:	0000                	unimp
     c80:	7db09103          	lh	sp,2011(ra)
     c84:	9902                	jalr	s2
     c86:	0004                	.insn	2, 0x0004
     c88:	5100                	lw	s0,32(a0)
     c8a:	110e                	slli	sp,sp,0x23
     c8c:	0004                	.insn	2, 0x0004
     c8e:	0300                	addi	s0,sp,384
     c90:	dc91                	beqz	s1,bac <getint+0x62>
     c92:	047d                	addi	s0,s0,31
     c94:	6f70                	flw	fa2,92(a4)
     c96:	09520073          	.insn	4, 0x09520073
     c9a:	0026                	c.slli	zero,0x9
     c9c:	0000                	unimp
     c9e:	9102                	jalr	sp
     ca0:	005c                	addi	a5,sp,4
     ca2:	0000390b          	.insn	4, 0x390b
     ca6:	2100                	.insn	2, 0x2100
     ca8:	0004                	.insn	2, 0x0004
     caa:	0c00                	addi	s0,sp,528
     cac:	0039                	c.nop	14
     cae:	0000                	unimp
     cb0:	d110003f 3e000004 	.insn	8, 0x3e000004d110003f
        if ( num < base )
     cb8:	0078                	addi	a4,sp,12
     cba:	0000                	unimp
     cbc:	0bbe                	slli	s7,s7,0xf
     cbe:	0000                	unimp
     cc0:	0070                	addi	a2,sp,12
     cc2:	0000                	unimp
     cc4:	9c01                	.insn	2, 0x9c01
     cc6:	0455                	addi	s0,s0,21
     cc8:	0000                	unimp
     cca:	6105                	addi	sp,sp,32
     ccc:	0070                	addi	a2,sp,12
     cce:	123e                	slli	tp,tp,0x2f
     cd0:	0455                	addi	s0,s0,21
     cd2:	0000                	unimp
     cd4:	9102                	jalr	sp
     cd6:	016c                	addi	a1,sp,140
        num /= base;
     cd8:	0502                	c.slli64	a0
     cda:	0000                	unimp
     cdc:	1a3e                	slli	s4,s4,0x2f
     cde:	0026                	c.slli	zero,0x9
     ce0:	0000                	unimp
     ce2:	9102                	jalr	sp
     ce4:	0068                	addi	a0,sp,12
     ce6:	a906                	.insn	2, 0xa906
     ce8:	0000                	unimp
     cea:	1000                	addi	s0,sp,32
     cec:	0511                	addi	a0,a0,4
     cee:	0000                	unimp
     cf0:	4032                	.insn	2, 0x4032
     cf2:	0000                	unimp
     cf4:	4a00                	lw	s0,16(a2)
     cf6:	7400000b          	.insn	4, 0x7400000b
     cfa:	0000                	unimp
        digs[pos++] = num % base;
     cfc:	0100                	addi	s0,sp,128
            break;
     cfe:	8e9c                	.insn	2, 0x8e9c
    while ( width-- > pos )
     d00:	0004                	.insn	2, 0x0004
        putch(padc, putdat);
     d02:	0500                	addi	s0,sp,640
     d04:	7061                	c.lui	zero,0xffff8
     d06:	3200                	.insn	2, 0x3200
     d08:	5511                	li	a0,-28
     d0a:	0004                	.insn	2, 0x0004
     d0c:	0200                	addi	s0,sp,256
     d0e:	6c91                	lui	s9,0x4
    while ( width-- > pos )
     d10:	0201                	addi	tp,tp,0 # ffff9000 <__stack_top+0xfff69000>
     d12:	0005                	c.nop	1
     d14:	3200                	.insn	2, 0x3200
     d16:	2619                	jal	101c <vprintfmt+0x46>
     d18:	0000                	unimp
     d1a:	0200                	addi	s0,sp,256
     d1c:	6891                	lui	a7,0x4
     d1e:	0800                	addi	s0,sp,16
     d20:	0458                	addi	a4,sp,516
     d22:	0000                	unimp
    while ( pos-- > 0 )
     d24:	0b1c012b          	.insn	4, 0x0b1c012b
        putch(digs[pos] + (digs[pos] >= 10 ? hex_A - 10 : '0'), putdat);
     d28:	0000                	unimp
     d2a:	002e                	c.slli	zero,0xb
     d2c:	0000                	unimp
     d2e:	9c01                	.insn	2, 0x9c01
     d30:	04b2                	slli	s1,s1,0xc
     d32:	0000                	unimp
     d34:	7305                	lui	t1,0xfffe1
     d36:	7274                	flw	fa3,100(a2)
     d38:	2b00                	.insn	2, 0x2b00
     d3a:	00009813          	slli	a6,ra,0x0
     d3e:	0200                	addi	s0,sp,256
     d40:	6c91                	lui	s9,0x4
     d42:	0800                	addi	s0,sp,16
     d44:	0000054b          	fnmsub.s	fa0,ft0,ft0,ft0,rne
     d48:	0125                	addi	sp,sp,9
     d4a:	0afc                	addi	a5,sp,348
     d4c:	0000                	unimp
     d4e:	0020                	addi	s0,sp,8
     d50:	0000                	unimp
     d52:	9c01                	.insn	2, 0x9c01
     d54:	000004e3          	beqz	zero,155c <trap_handler_c+0x2>
     d58:	6305                	lui	t1,0x1
     d5a:	0068                	addi	a0,sp,12
     d5c:	1225                	addi	tp,tp,-23 # ffffffe9 <__stack_top+0xfff6ffe9>
     d5e:	0026                	c.slli	zero,0x9
     d60:	0000                	unimp
     d62:	9102                	jalr	sp
    while ( pos-- > 0 )
     d64:	016c                	addi	a1,sp,140
     d66:	04d9                	addi	s1,s1,22
     d68:	0000                	unimp
     d6a:	1d25                	addi	s10,s10,-23 # 1cfe9 <_etext+0x19125>
     d6c:	00000263          	beqz	zero,d70 <printnum+0x142>
     d70:	9102                	jalr	sp
     d72:	0068                	addi	a0,sp,12
}
     d74:	911e                	add	sp,sp,t2
     d76:	0004                	.insn	2, 0x0004
     d78:	0100                	addi	s0,sp,128
     d7a:	0116                	slli	sp,sp,0x5
     d7c:	0026                	c.slli	zero,0x9
     d7e:	0000                	unimp
     d80:	0a82                	c.slli64	s5
     d82:	0000                	unimp
     d84:	007a                	c.slli	zero,0x1e
     d86:	0000                	unimp
     d88:	9c01                	.insn	2, 0x9c01
     d8a:	0000052f          	.insn	4, 0x052f
     d8e:	6305                	lui	t1,0x1
     d90:	0068                	addi	a0,sp,12
     d92:	0d16                	slli	s10,s10,0x5
     d94:	0026                	c.slli	zero,0x9
     d96:	0000                	unimp
     d98:	9102                	jalr	sp
     d9a:	1f6c                	addi	a1,sp,956
static void printdoubleF(void(*putch)(int, void**), void **putdat, double value, int width, int precision, int padc) {
     d9c:	7562                	flw	fa0,56(sp)
     d9e:	0066                	c.slli	zero,0x19
     da0:	1701                	addi	a4,a4,-32 # 2fe0 <__subdf3+0x2de>
     da2:	2f0e                	.insn	2, 0x2f0e
     da4:	0005                	c.nop	1
     da6:	4000                	lw	s0,0(s0)
     da8:	0305                	addi	t1,t1,1 # 1001 <vprintfmt+0x2b>
     daa:	0380                	addi	s0,sp,448
     dac:	0008                	.insn	2, 0x0008
     dae:	2b02                	.insn	2, 0x2b02
     db0:	0005                	c.nop	1
     db2:	1800                	addi	s0,sp,48
     db4:	2610                	.insn	2, 0x2610
     db6:	0000                	unimp
     db8:	0500                	addi	s0,sp,640
     dba:	08034003          	lbu	zero,128(t1)
     dbe:	0000                	unimp
     dc0:	0000870b          	.insn	4, 0x870b
    if (precision < 0 || precision > 9) precision = 6; // 默认保留6位
     dc4:	3f00                	.insn	2, 0x3f00
     dc6:	0005                	c.nop	1
     dc8:	0c00                	addi	s0,sp,528
     dca:	0039                	c.nop	14
     dcc:	0000                	unimp
     dce:	00ff 9e20 0004 0100 	.insn	10, 0x010d010000049e2000ff
     dd6:	010d 
     dd8:	0a26                	slli	s4,s4,0x9
     dda:	0000                	unimp
    if (value < 0) {
     ddc:	005c                	addi	a5,sp,4
     dde:	0000                	unimp
     de0:	9c01                	.insn	2, 0x9c01
     de2:	05a6                	slli	a1,a1,0x9
     de4:	0000                	unimp
     de6:	7305                	lui	t1,0xfffe1
     de8:	7274                	flw	fa3,100(a2)
     dea:	0d00                	addi	s0,sp,656
     dec:	6a0e                	flw	fs4,192(sp)
     dee:	0000                	unimp
     df0:	0200                	addi	s0,sp,256
        putch('-', putdat);
     df2:	5c91                	li	s9,-28
     df4:	c401                	beqz	s0,dfc <printdoubleF+0x60>
     df6:	0004                	.insn	2, 0x0004
     df8:	0d00                	addi	s0,sp,656
     dfa:	6a18                	flw	fa4,16(a2)
     dfc:	0000                	unimp
     dfe:	0200                	addi	s0,sp,256
        value = -value;
     e00:	5891                	li	a7,-28
     e02:	7702                	flw	fa4,32(sp)
     e04:	0004                	.insn	2, 0x0004
     e06:	0e00                	addi	s0,sp,784
     e08:	a611                	j	110c <vprintfmt+0x136>
     e0a:	0005                	c.nop	1
     e0c:	0200                	addi	s0,sp,256
     e0e:	6491                	lui	s1,0x4
     e10:	4402                	lw	s0,0(sp)
     e12:	0005                	c.nop	1
     e14:	0f00                	addi	s0,sp,912
     e16:	980e                	add	a6,a6,gp
    long long int_part = (long long)value;
     e18:	0000                	unimp
     e1a:	0200                	addi	s0,sp,256
     e1c:	6c91                	lui	s9,0x4
     e1e:	4409                	li	s0,2
     e20:	000a                	c.slli	zero,0x2
     e22:	3400                	.insn	2, 0x3400
     e24:	0000                	unimp
     e26:	0400                	addi	s0,sp,512
     e28:	656c                	flw	fa1,76(a0)
     e2a:	006e                	c.slli	zero,0x1b
     e2c:	0c10                	addi	a2,sp,528
     e2e:	006a                	c.slli	zero,0x1a
    double frac_part = value - (double)int_part;
     e30:	0000                	unimp
     e32:	9102                	jalr	sp
     e34:	0068                	addi	a0,sp,12
     e36:	0600                	addi	s0,sp,768
     e38:	00000093          	li	ra,0
     e3c:	ed00                	fsw	fs0,24(a0)
     e3e:	05000003          	lb	zero,80(zero) # 50 <_start+0x50>
     e42:	0100                	addi	s0,sp,128
     e44:	3b04                	.insn	2, 0x3b04
     e46:	0004                	.insn	2, 0x0004
     e48:	0d00                	addi	s0,sp,656
     e4a:	00d8                	addi	a4,sp,68
     e4c:	0000                	unimp
     e4e:	451d                	li	a0,7
     e50:	4e000003          	lb	zero,1248(zero) # 4e0 <test_muldiv+0x172>
     e54:	0000                	unimp
     e56:	c800                	sw	s0,16(s0)
     e58:	b0000013          	li	zero,-1280
    int pos = 0;
     e5c:	0002                	c.slli64	zero
     e5e:	6300                	flw	fs0,0(a4)
    if (int_part == 0)
     e60:	0011                	c.nop	4
     e62:	0200                	addi	s0,sp,256
     e64:	0601                	addi	a2,a2,0 # 1d000 <_etext+0x1913c>
     e66:	015d                	addi	sp,sp,23
     e68:	0000                	unimp
     e6a:	0102                	c.slli64	sp
        buf[pos++] = '0';
     e6c:	5b08                	lw	a0,48(a4)
     e6e:	0001                	nop
     e70:	0200                	addi	s0,sp,256
     e72:	0502                	c.slli64	a0
     e74:	00000173          	.insn	4, 0x0173
     e78:	0202                	c.slli64	tp
     e7a:	00017d07          	.insn	4, 0x00017d07
     e7e:	0200                	addi	s0,sp,256
     e80:	0504                	addi	s1,sp,640
     e82:	00a9                	addi	ra,ra,10
     e84:	0000                	unimp
            buf[pos++] = '0' + (int_part % 10);
     e86:	b208                	.insn	2, 0xb208
     e88:	0000                	unimp
     e8a:	0200                	addi	s0,sp,256
     e8c:	0055194f          	fnmadd.s	fs2,fa0,ft5,ft0,rtz
     e90:	0000                	unimp
     e92:	0402                	c.slli64	s0
     e94:	00013e07          	.insn	4, 0x00013e07
     e98:	0200                	addi	s0,sp,256
     e9a:	0508                	addi	a0,sp,640
     e9c:	00a4                	addi	s1,sp,72
     e9e:	0000                	unimp
     ea0:	0802                	c.slli64	a6
     ea2:	00013907          	.insn	4, 0x00013907
     ea6:	0e00                	addi	s0,sp,784
     ea8:	0504                	addi	s1,sp,640
     eaa:	6e69                	lui	t3,0x1a
     eac:	0074                	addi	a3,sp,12
     eae:	0402                	c.slli64	s0
     eb0:	00014307          	.insn	4, 0x00014307
     eb4:	0800                	addi	s0,sp,16
     eb6:	00b4                	addi	a3,sp,72
     eb8:	0000                	unimp
     eba:	49143003          	.insn	4, 0x49143003
            int_part /= 10;
     ebe:	0000                	unimp
     ec0:	0f00                	addi	s0,sp,912
     ec2:	0078                	addi	a4,sp,12
     ec4:	0000                	unimp
     ec6:	bd10                	.insn	2, 0xbd10
     ec8:	0000                	unimp
     eca:	0400                	addi	s0,sp,512
     ecc:	0c08                	addi	a0,sp,528
     ece:	006a                	c.slli	zero,0x1a
     ed0:	0000                	unimp
     ed2:	00a0                	addi	s0,sp,72
     ed4:	0000                	unimp
     ed6:	a011                	j	eda <printdoubleF+0x13e>
     ed8:	0000                	unimp
     eda:	1200                	addi	s0,sp,288
     edc:	0900                	addi	s0,sp,144
        while (int_part > 0) {
     ede:	00ac                	addi	a1,sp,72
     ee0:	0000                	unimp
     ee2:	0102                	c.slli64	sp
     ee4:	6408                	flw	fa0,8(s0)
     ee6:	0001                	nop
     ee8:	1300                	addi	s0,sp,416
     eea:	00a5                	addi	ra,ra,9
     eec:	0000                	unimp
     eee:	2b0a                	.insn	2, 0x2b0a
     ef0:	0006                	c.slli	zero,0x1
    for (int i = pos - 1; i >= 0; --i)
     ef2:	7d00                	flw	fs0,56(a0)
     ef4:	165c                	addi	a5,sp,804
     ef6:	0000                	unimp
     ef8:	001c                	.insn	2, 0x001c
     efa:	0000                	unimp
     efc:	9c01                	.insn	2, 0x9c01
        putch(buf[i], putdat);
     efe:	0006720b          	.insn	4, 0x0006720b
     f02:	7700                	flw	fs0,40(a4)
     f04:	162a                	slli	a2,a2,0x2a
     f06:	0000                	unimp
     f08:	0032                	c.slli	zero,0xc
     f0a:	0000                	unimp
     f0c:	9c01                	.insn	2, 0x9c01
     f0e:	00e4                	addi	s1,sp,76
     f10:	0000                	unimp
     f12:	6e06                	flw	ft8,64(sp)
     f14:	7a00776f          	jal	a4,86b4 <_etext+0x47f0>
    for (int i = pos - 1; i >= 0; --i)
     f18:	780e                	flw	fa6,224(sp)
     f1a:	0000                	unimp
     f1c:	0200                	addi	s0,sp,256
     f1e:	6c91                	lui	s9,0x4
     f20:	0a00                	addi	s0,sp,272
     f22:	063a                	slli	a2,a2,0xe
     f24:	0000                	unimp
     f26:	00160e73          	.insn	4, 0x00160e73
    putch('.', putdat);
     f2a:	1c00                	addi	s0,sp,560
     f2c:	0000                	unimp
     f2e:	0100                	addi	s0,sp,128
     f30:	0b9c                	addi	a5,sp,464
     f32:	05c1                	addi	a1,a1,16
     f34:	0000                	unimp
     f36:	5a58                	lw	a4,52(a2)
    for (int i = 0; i < precision; ++i) {
     f38:	0015                	c.nop	5
     f3a:	b400                	.insn	2, 0xb400
     f3c:	0000                	unimp
        frac_part *= 10;
     f3e:	0100                	addi	s0,sp,128
     f40:	7b9c                	flw	fa5,48(a5)
     f42:	0001                	nop
     f44:	0500                	addi	s0,sp,640
     f46:	060c                	addi	a1,sp,768
     f48:	0000                	unimp
     f4a:	2358                	.insn	2, 0x2358
     f4c:	0055                	c.nop	21
     f4e:	0000                	unimp
     f50:	9102                	jalr	sp
     f52:	055c                	addi	a5,sp,644
     f54:	00000613          	li	a2,0
     f58:	3958                	.insn	2, 0x3958
     f5a:	0055                	c.nop	21
     f5c:	0000                	unimp
     f5e:	9102                	jalr	sp
     f60:	0558                	addi	a4,sp,644
        int digit = (int)frac_part;
     f62:	0595                	addi	a1,a1,5
     f64:	0000                	unimp
     f66:	4d58                	lw	a4,28(a0)
     f68:	0055                	c.nop	21
     f6a:	0000                	unimp
     f6c:	9102                	jalr	sp
     f6e:	1454                	addi	a3,sp,548
     f70:	000c                	.insn	2, 0x000c
     f72:	0000                	unimp
        putch('0' + digit, putdat);
     f74:	1801                	addi	a6,a6,-32
     f76:	0006                	c.slli	zero,0x1
     f78:	5b00                	lw	s0,48(a4)
     f7a:	00005517          	auipc	a0,0x5
     f7e:	0200                	addi	s0,sp,256
     f80:	6c91                	lui	s9,0x4
     f82:	9c15                	.insn	2, 0x9c15
     f84:	0015                	c.nop	5
     f86:	2e00                	.insn	2, 0x2e00
        frac_part -= digit;
     f88:	0000                	unimp
     f8a:	6100                	flw	fs0,0(a0)
     f8c:	0001                	nop
     f8e:	0100                	addi	s0,sp,128
     f90:	05f6                	slli	a1,a1,0x1d
     f92:	0000                	unimp
     f94:	1a5e                	slli	s4,s4,0x37
     f96:	0071                	c.nop	28
     f98:	0000                	unimp
     f9a:	9102                	jalr	sp
     f9c:	0064                	addi	s1,sp,12
     f9e:	d604                	sw	s1,40(a2)
     fa0:	0015                	c.nop	5
     fa2:	2e00                	.insn	2, 0x2e00
     fa4:	0000                	unimp
     fa6:	0100                	addi	s0,sp,128
     fa8:	05f6                	slli	a1,a1,0x1d
     faa:	0000                	unimp
     fac:	1a66                	slli	s4,s4,0x39
     fae:	0071                	c.nop	28
    for (int i = 0; i < precision; ++i) {
     fb0:	0000                	unimp
     fb2:	9102                	jalr	sp
     fb4:	0068                	addi	a0,sp,12
     fb6:	0000                	unimp
     fb8:	8a16                	mv	s4,t0
     fba:	0005                	c.nop	1
     fbc:	0100                	addi	s0,sp,128
     fbe:	0654                	addi	a3,sp,772
     fc0:	154a                	slli	a0,a0,0x32
     fc2:	0000                	unimp
     fc4:	0010                	.insn	2, 0x0010
}
     fc6:	0000                	unimp
     fc8:	9c01                	.insn	2, 0x9c01
     fca:	00064a03          	lbu	s4,0(a2)
     fce:	4a00                	lw	s0,16(a2)
     fd0:	1528                	addi	a0,sp,680
     fd2:	0000                	unimp
     fd4:	0022                	c.slli	zero,0x8
{
     fd6:	0000                	unimp
     fd8:	9c01                	.insn	2, 0x9c01
     fda:	01d6                	slli	gp,gp,0x15
     fdc:	0000                	unimp
     fde:	1d05                	addi	s10,s10,-31
     fe0:	0006                	c.slli	zero,0x1
     fe2:	4a00                	lw	s0,16(a2)
     fe4:	6a14                	flw	fa3,16(a2)
     fe6:	0000                	unimp
     fe8:	0200                	addi	s0,sp,256
     fea:	6c91                	lui	s9,0x4
     fec:	67726107          	.insn	4, 0x67726107
     ff0:	4a00                	lw	s0,16(a2)
    int hex_A = 'a';
     ff2:	6a20                	flw	fs0,80(a2)
     ff4:	0000                	unimp
     ff6:	0200                	addi	s0,sp,256
     ff8:	6891                	lui	a7,0x4
        while ( (ch = *(unsigned char *)fmt) != '%' ) {
     ffa:	6106                	flw	ft2,64(sp)
            if ( ch == '\0' )
     ffc:	124b0037          	lui	zero,0x124b0
            ++fmt;
    1000:	006a                	c.slli	zero,0x1a
    1002:	0000                	unimp
    1004:	6101                	addi	sp,sp,0
    1006:	6106                	flw	ft2,64(sp)
    1008:	0030                	addi	a2,sp,8
            putch(ch, putdat);
    100a:	124c                	addi	a1,sp,292
    100c:	006a                	c.slli	zero,0x1a
    100e:	0000                	unimp
    1010:	5a01                	li	s4,-32
    1012:	0300                	addi	s0,sp,384
    1014:	0000056f          	jal	a0,1014 <vprintfmt+0x3e>
        while ( (ch = *(unsigned char *)fmt) != '%' ) {
    1018:	00151243          	fmadd.s	ft4,fa0,ft1,ft0,rtz
    101c:	1600                	addi	s0,sp,800
    101e:	0000                	unimp
    1020:	0100                	addi	s0,sp,128
    1022:	039c                	addi	a5,sp,448
    1024:	0002                	c.slli64	zero
    1026:	0400                	addi	s0,sp,512
        ++fmt;
    1028:	1518                	addi	a4,sp,672
    102a:	0000                	unimp
    102c:	0008                	.insn	2, 0x0008
    102e:	0000                	unimp
    1030:	0301                	addi	t1,t1,0 # fffe1000 <__stack_top+0xfff51000>
        last_fmt = fmt;
    1032:	0002                	c.slli64	zero
    1034:	4400                	lw	s0,8(s0)
    1036:	5505                	li	a0,-31
    1038:	0000                	unimp
        padc = ' ';
    103a:	0200                	addi	s0,sp,256
    103c:	6c91                	lui	s9,0x4
    103e:	0000                	unimp
    1040:	0005dc03          	lhu	s8,0(a1)
        width = -1;
    1044:	4000                	lw	s0,0(s0)
    1046:	14fc                	addi	a5,sp,620
        precision = -1;
    1048:	0000                	unimp
    104a:	0016                	c.slli	zero,0x5
    104c:	0000                	unimp
        lflag = 0;
    104e:	9c01                	.insn	2, 0x9c01
    1050:	0230                	addi	a2,sp,264
        altflag = 0;
    1052:	0000                	unimp
    1054:	0204                	addi	s1,sp,256
        switch ( ch = *(unsigned char *)fmt++ ) {
    1056:	0015                	c.nop	5
    1058:	0800                	addi	s0,sp,16
    105a:	0000                	unimp
    105c:	0100                	addi	s0,sp,128
    105e:	00000203          	lb	tp,0(zero) # 0 <_start>
    1062:	0541                	addi	a0,a0,16 # 5f8a <_etext+0x20c6>
    1064:	0055                	c.nop	21
    1066:	0000                	unimp
    1068:	9102                	jalr	sp
    106a:	006c                	addi	a1,sp,12
    106c:	0300                	addi	s0,sp,384
    106e:	0000059b          	.insn	4, 0x059b
    1072:	e23d                	bnez	a2,10d8 <vprintfmt+0x102>
    1074:	0014                	.insn	2, 0x0014
    1076:	1a00                	addi	s0,sp,304
    1078:	0000                	unimp
    107a:	0100                	addi	s0,sp,128
    107c:	5d9c                	lw	a5,56(a1)
    107e:	0002                	c.slli64	zero
    1080:	0400                	addi	s0,sp,512
    1082:	14e8                	addi	a0,sp,620
    1084:	0000                	unimp
                padc = '-';
    1086:	000c                	.insn	2, 0x000c
    1088:	0000                	unimp
    108a:	0301                	addi	t1,t1,0
    108c:	0002                	c.slli64	zero
                goto reswitch;
    108e:	3e00                	.insn	2, 0x3e00
                padc = '0';
    1090:	5505                	li	a0,-31
    1092:	0000                	unimp
    1094:	0200                	addi	s0,sp,256
    1096:	6c91                	lui	s9,0x4
                goto reswitch;
    1098:	0000                	unimp
                for ( precision = 0;; ++fmt ) {
    109a:	0002b803          	.insn	4, 0x0002b803
                    precision = precision * 10 + ch - '0';
    109e:	3a00                	.insn	2, 0x3a00
    10a0:	14c8                	addi	a0,sp,612
    10a2:	0000                	unimp
    10a4:	001a                	c.slli	zero,0x6
    10a6:	0000                	unimp
    10a8:	9c01                	.insn	2, 0x9c01
    10aa:	028a                	slli	t0,t0,0x2
    10ac:	0000                	unimp
    10ae:	ce04                	sw	s1,24(a2)
    10b0:	0014                	.insn	2, 0x0014
    10b2:	0c00                	addi	s0,sp,528
                    ch = *fmt;
    10b4:	0000                	unimp
    10b6:	0100                	addi	s0,sp,128
    10b8:	00000203          	lb	tp,0(zero) # 0 <_start>
    10bc:	0055053b          	.insn	4, 0x0055053b
                    if ( ch < '0' || ch > '9' )
    10c0:	0000                	unimp
    10c2:	9102                	jalr	sp
    10c4:	006c                	addi	a1,sp,12
    10c6:	0300                	addi	s0,sp,384
    10c8:	00000347          	fmsub.s	ft6,ft0,ft0,ft0,rne
    10cc:	b235                	j	9f8 <test_float_ops+0x35e>
                for ( precision = 0;; ++fmt ) {
    10ce:	0014                	.insn	2, 0x0014
    10d0:	1600                	addi	s0,sp,800
    10d2:	0000                	unimp
    10d4:	0100                	addi	s0,sp,128
    10d6:	b79c                	.insn	2, 0xb79c
                    precision = precision * 10 + ch - '0';
    10d8:	0002                	c.slli64	zero
                precision = va_arg(ap, int);
    10da:	0400                	addi	s0,sp,512
    10dc:	14b8                	addi	a4,sp,616
    10de:	0000                	unimp
    10e0:	0008                	.insn	2, 0x0008
    10e2:	0000                	unimp
    10e4:	0301                	addi	t1,t1,0
    10e6:	0002                	c.slli64	zero
    10e8:	3700                	.insn	2, 0x3700
    10ea:	5505                	li	a0,-31
                goto process_precision;
    10ec:	0000                	unimp
                if ( width < 0 )
    10ee:	0200                	addi	s0,sp,256
    10f0:	6c91                	lui	s9,0x4
    10f2:	0000                	unimp
    10f4:	0000c717          	auipc	a4,0xc
                    width = 0;
    10f8:	0100                	addi	s0,sp,128
                goto reswitch;
    10fa:	062c                	addi	a1,sp,776
                altflag = 1;
    10fc:	14a8                	addi	a0,sp,616
    10fe:	0000                	unimp
    1100:	000a                	c.slli	zero,0x2
                goto reswitch;
    1102:	0000                	unimp
                goto process_precision;
    1104:	9c01                	.insn	2, 0x9c01
                if ( width < 0 ) {
    1106:	00040f03          	lb	t5,0(s0)
    110a:	2700                	.insn	2, 0x2700
    110c:	1482                	slli	s1,s1,0x20
                    width = precision;
    110e:	0000                	unimp
    1110:	0026                	c.slli	zero,0x9
    1112:	0000                	unimp
    1114:	9c01                	.insn	2, 0x9c01
                    precision = -1;
    1116:	02fa                	slli	t0,t0,0x1e
    1118:	0000                	unimp
    111a:	6c617607          	.insn	4, 0x6c617607
                lflag++;
    111e:	2700                	.insn	2, 0x2700
    1120:	781e                	flw	fa6,228(sp)
    1122:	0000                	unimp
    1124:	0200                	addi	s0,sp,256
    1126:	5c91                	li	s9,-28
                goto reswitch;
    1128:	5401                	li	s0,-32
                putch(va_arg(ap, int), putdat);
    112a:	0006                	c.slli	zero,0x1
    112c:	2800                	.insn	2, 0x2800
    112e:	fa18                	fsw	fa4,48(a2)
    1130:	0002                	c.slli64	zero
    1132:	0200                	addi	s0,sp,256
    1134:	6c91                	lui	s9,0x4
    1136:	0900                	addi	s0,sp,144
    1138:	0084                	addi	s1,sp,64
    113a:	0000                	unimp
    113c:	b30c                	.insn	2, 0xb30c
    113e:	0005                	c.nop	1
    1140:	2100                	.insn	2, 0x2100
    1142:	0078                	addi	a4,sp,12
                break;
    1144:	0000                	unimp
                if ( (p = va_arg(ap, char *)) == NULL )
    1146:	1464                	addi	s1,sp,556
    1148:	0000                	unimp
    114a:	001e                	c.slli	zero,0x7
    114c:	0000                	unimp
    114e:	9c01                	.insn	2, 0x9c01
    1150:	0326                	slli	t1,t1,0x9
    1152:	0000                	unimp
    1154:	5401                	li	s0,-32
    1156:	0006                	c.slli	zero,0x1
    1158:	2200                	.insn	2, 0x2200
                    p = "(null)";
    115a:	fa18                	fsw	fa4,48(a2)
    115c:	0002                	c.slli64	zero
    115e:	0200                	addi	s0,sp,256
    1160:	6c91                	lui	s9,0x4
                if ( width > 0 && padc != '-' )
    1162:	0300                	addi	s0,sp,384
    1164:	05d0                	addi	a2,sp,708
    1166:	0000                	unimp
    1168:	00143e1b          	.insn	4, 0x00143e1b
    116c:	2600                	.insn	2, 0x2600
    116e:	0000                	unimp
    1170:	0100                	addi	s0,sp,128
    1172:	579c                	lw	a5,40(a5)
    1174:	07000003          	lb	zero,112(zero) # 70 <.bss_done+0x12>
                    for ( width -= strnlen(p, precision); width > 0; width-- )
    1178:	6176                	flw	ft2,92(sp)
    117a:	006c                	addi	a1,sp,12
    117c:	00781b1b          	.insn	4, 0x00781b1b
    1180:	0000                	unimp
    1182:	9102                	jalr	sp
    1184:	015c                	addi	a5,sp,132
    1186:	065d                	addi	a2,a2,23
    1188:	0000                	unimp
    118a:	181c                	addi	a5,sp,48
    118c:	02fa                	slli	t0,t0,0x1e
    118e:	0000                	unimp
    1190:	9102                	jalr	sp
                        putch(padc, putdat);
    1192:	006c                	addi	a1,sp,12
    1194:	010c                	addi	a1,sp,128
    1196:	0006                	c.slli	zero,0x1
    1198:	1500                	addi	s0,sp,672
    119a:	0078                	addi	a4,sp,12
    119c:	0000                	unimp
    119e:	1420                	addi	s0,sp,552
    11a0:	0000                	unimp
                    for ( width -= strnlen(p, precision); width > 0; width-- )
    11a2:	001e                	c.slli	zero,0x7
    11a4:	0000                	unimp
    11a6:	9c01                	.insn	2, 0x9c01
    11a8:	037e                	slli	t1,t1,0x1f
    11aa:	0000                	unimp
    11ac:	5d01                	li	s10,-32
    11ae:	0006                	c.slli	zero,0x1
    11b0:	1600                	addi	s0,sp,800
    11b2:	fa18                	fsw	fa4,48(a2)
                for ( ; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width-- ) {
    11b4:	0002                	c.slli64	zero
                    putch(ch, putdat);
    11b6:	0200                	addi	s0,sp,256
    11b8:	6c91                	lui	s9,0x4
    11ba:	0300                	addi	s0,sp,384
    11bc:	022e                	slli	tp,tp,0xb
    11be:	0000                	unimp
    11c0:	e40e                	fsw	ft3,8(sp)
                    p++;
    11c2:	3c000013          	li	zero,960
                for ( ; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width-- ) {
    11c6:	0000                	unimp
    11c8:	0100                	addi	s0,sp,128
    11ca:	cb9c                	sw	a5,16(a5)
    11cc:	05000003          	lb	zero,80(zero) # 50 <_start+0x50>
    11d0:	0624                	addi	s1,sp,776
    11d2:	0000                	unimp
    11d4:	1f0e                	slli	t5,t5,0x23
    11d6:	0078                	addi	a4,sp,12
    11d8:	0000                	unimp
    11da:	9102                	jalr	sp
    11dc:	075c                	addi	a5,sp,900
    11de:	6964                	flw	fs1,84(a0)
    11e0:	0076                	c.slli	zero,0x1d
    11e2:	300e                	.insn	2, 0x300e
    11e4:	0078                	addi	a4,sp,12
    11e6:	0000                	unimp
    11e8:	9102                	jalr	sp
    11ea:	0658                	addi	a4,sp,772
    11ec:	6176                	flw	ft2,92(sp)
    11ee:	006c                	addi	a1,sp,12
                for ( ; width > 0; width-- )
    11f0:	00780e0f          	.insn	4, 0x00780e0f
                    putch(' ', putdat);
    11f4:	0000                	unimp
    11f6:	9102                	jalr	sp
    11f8:	016c                	addi	a1,sp,140
    11fa:	065d                	addi	a2,a2,23
    11fc:	0000                	unimp
    11fe:	1810                	addi	a2,sp,48
                for ( ; width > 0; width-- )
    1200:	02fa                	slli	t0,t0,0x1e
    1202:	0000                	unimp
    1204:	9102                	jalr	sp
    1206:	0068                	addi	a0,sp,12
    1208:	6318                	flw	fa4,0(a4)
    120a:	0006                	c.slli	zero,0x1
    120c:	0100                	addi	s0,sp,128
    120e:	0a08                	addi	a0,sp,272
    1210:	0078                	addi	a4,sp,12
                break;
    1212:	0000                	unimp
                num = getint(&ap, lflag);
    1214:	13c8                	addi	a0,sp,484
    1216:	0000                	unimp
    1218:	001c                	.insn	2, 0x001c
    121a:	0000                	unimp
    121c:	9c01                	.insn	2, 0x9c01
    121e:	5d01                	li	s10,-32
    1220:	0006                	c.slli	zero,0x1
    1222:	0900                	addi	s0,sp,144
    1224:	fa18                	fsw	fa4,48(a2)
    1226:	0002                	c.slli64	zero
    1228:	0200                	addi	s0,sp,256
    122a:	6c91                	lui	s9,0x4
                if ( (long long)num < 0 ) {
    122c:	0000                	unimp
    122e:	0079                	c.nop	30
    1230:	0000                	unimp
    1232:	0005                	c.nop	1
    1234:	0401                	addi	s0,s0,0
    1236:	05d1                	addi	a1,a1,20
                    putch('-', putdat);
    1238:	0000                	unimp
    123a:	d802                	sw	zero,48(sp)
    123c:	0000                	unimp
    123e:	1d00                	addi	s0,sp,688
    1240:	0000039b          	.insn	4, 0x039b
    1244:	004e                	c.slli	zero,0x13
                    num = -(long long)num;
    1246:	0000                	unimp
    1248:	1678                	addi	a4,sp,812
    124a:	0000                	unimp
    124c:	0058                	addi	a4,sp,4
    124e:	0000                	unimp
    1250:	1462                	slli	s0,s0,0x38
    1252:	0000                	unimp
    1254:	00016903          	.insn	4, 0x00016903
    1258:	0100                	addi	s0,sp,128
    125a:	0608                	addi	a0,sp,768
    125c:	1698                	addi	a4,sp,864
    125e:	0000                	unimp
    1260:	0038                	addi	a4,sp,8
    1262:	0000                	unimp
    1264:	9c01                	.insn	2, 0x9c01
    1266:	0000004b          	fnmsub.s	ft0,ft0,ft0,ft0,rne
    126a:	7301                	lui	t1,0xfffe0
    126c:	7274                	flw	fa3,100(a2)
    126e:	0800                	addi	s0,sp,16
    1270:	4b1c                	lw	a5,16(a4)
                base = 10;
    1272:	0000                	unimp
    1274:	0200                	addi	s0,sp,256
    1276:	6c91                	lui	s9,0x4
                goto signed_number;
    1278:	0400                	addi	s0,sp,512
                    double num = va_arg(ap, double);
    127a:	5804                	lw	s1,48(s0)
    127c:	0000                	unimp
    127e:	0500                	addi	s0,sp,640
    1280:	0801                	addi	a6,a6,0
    1282:	0164                	addi	s1,sp,140
    1284:	0000                	unimp
    1286:	5106                	lw	sp,96(sp)
    1288:	0000                	unimp
    128a:	0700                	addi	s0,sp,896
    128c:	00000683          	lb	a3,0(zero) # 0 <_start>
    1290:	0401                	addi	s0,s0,0
    1292:	7806                	flw	fa6,96(sp)
    1294:	0016                	c.slli	zero,0x5
                    printdoubleF(putch, putdat, num, width, precision, padc);
    1296:	2000                	.insn	2, 0x2000
    1298:	0000                	unimp
    129a:	0100                	addi	s0,sp,128
    129c:	019c                	addi	a5,sp,192
    129e:	15040063          	beq	s0,a6,13de <mtimectrl_read+0x16>
    12a2:	0051                	c.nop	20
    12a4:	0000                	unimp
    12a6:	9102                	jalr	sp
    12a8:	Address 0x12a8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
    li t0, 0                  # 加载常数 0 到 t0
   0:	1101                	addi	sp,sp,-32
    mv ra, t0                 # x1: 返回地址寄存器（ra）
   2:	1000                	addi	s0,sp,32
    mv s0, t0                 # x8: 帧指针（fp）
   4:	5506                	lw	a0,96(sp)
    mv s1, t0
   6:	0306                	slli	t1,t1,0x1
    mv s2, t0
   8:	1b0e                	slli	s6,s6,0x23
    mv s3, t0
   a:	250e                	.insn	2, 0x250e
    mv s4, t0
   c:	130e                	slli	t1,t1,0x23
    mv s5, t0
   e:	0005                	c.nop	1
    mv s6, t0
  10:	0000                	unimp
    mv s7, t0
  12:	2401                	jal	212 <test_imm+0x18>
    mv s8, t0
  14:	0b00                	addi	s0,sp,400
    mv s9, t0
  16:	030b3e0b          	.insn	4, 0x030b3e0b
    mv s11, t0
  1a:	000e                	c.slli	zero,0x3
    mv a0, t0
  1c:	0200                	addi	s0,sp,256
    mv a1, t0
  1e:	0018                	.insn	2, 0x0018
    mv a2, t0
  20:	0000                	unimp
    mv a3, t0
  22:	3f012e03          	lw	t3,1008(sp)
    mv a5, t0
  26:	0319                	addi	t1,t1,6 # fffe0006 <__stack_top+0xfff50006>
    mv a6, t0
  28:	3a0e                	.insn	2, 0x3a0e
    mv a7, t0
  2a:	390b3b0b          	.insn	4, 0x390b3b0b
    mv t2, t0
  2e:	01193c0b          	.insn	4, 0x01193c0b
    mv t4, t0
  32:	04000013          	li	zero,64
    mv t6, t0
  36:	0034                	addi	a3,sp,8
    la sp, __stack_top        # 将堆栈顶部地址加载到 sp 寄存器中
  38:	213a0e03          	lb	t3,531(s4)
  3c:	3b01                	jal	fffffd4c <__stack_top+0xfff6fd4c>
  3e:	490b390b          	.insn	4, 0x490b390b
    la t0, _sbss              # t0 = .bss 段起始地址
  42:	02193f13          	sltiu	t5,s2,33
  46:	0018                	.insn	2, 0x0018
    la t1, _ebss              # t1 = .bss 段结束地址
  48:	0500                	addi	s0,sp,640
  4a:	0016                	c.slli	zero,0x5
  4c:	0b3a0e03          	lb	t3,179(s4)
    bge t0, t1, .bss_done     # 如果 t0 >= t1，跳过清零
  50:	0b390b3b          	.insn	4, 0x0b390b3b
    sw zero, 0(t0)            # 将零存储到 .bss 的当前地址
  54:	1349                	addi	t1,t1,-14
  56:	0000                	unimp
    addi t0, t0, 4            # 移动到下一个 4 字节地址
  58:	0506                	slli	a0,a0,0x1
    blt t0, t1, .bss_clear    # 如果 t0 < t1，继续清零
  5a:	4900                	lw	s0,16(a0)
  5c:	07000013          	li	zero,112
    la   t0, vector_table             # vector_table为中断向量表基址
  60:	0111                	addi	sp,sp,4
  62:	0e25                	addi	t3,t3,9 # 1a009 <_etext+0x16145>
  64:	1f030b13          	addi	s6,t1,496
    slli t1, t1, 0                    # MODE=1 (最低位)
  68:	01111f1b          	.insn	4, 0x01111f1b
    or   t0, t0, t1                   # base | 1
  6c:	0612                	slli	a2,a2,0x4
  6e:	1710                	addi	a2,sp,928
    csrw mtvec, t0
  70:	0000                	unimp
  72:	2408                	.insn	2, 0x2408
    call main
  74:	0b00                	addi	s0,sp,400
    j .Lhalt
  76:	030b3e0b          	.insn	4, 0x030b3e0b
int main() {
  7a:	0008                	.insn	2, 0x0008
  7c:	0900                	addi	s0,sp,144
  7e:	0026                	c.slli	zero,0x9
    if (my_bss_var0 != 0 || my_bss_var1 != 0) {
  80:	1349                	addi	t1,t1,-14
  82:	0000                	unimp
  84:	0f0a                	slli	t5,t5,0x2
  86:	0b00                	addi	s0,sp,400
  88:	0013490b          	.insn	4, 0x0013490b
  8c:	0b00                	addi	s0,sp,400
  8e:	0034                	addi	a3,sp,8
  90:	0b3a0803          	lb	a6,179(s4)
        while (1);
  94:	0b390b3b          	.insn	4, 0x0b390b3b
    test_muldiv();
  98:	1349                	addi	t1,t1,-14
    test_memory();
  9a:	1802193f 2e0c0000 	.insn	8, 0x2e0c00001802193f
    uart_puts(hello);
  a2:	3f01                	jal	ffffffb2 <__stack_top+0xfff6ffb2>
  a4:	0319                	addi	t1,t1,6
  a6:	3a0e                	.insn	2, 0x3a0e
  a8:	390b3b0b          	.insn	4, 0x390b3b0b
  ac:	4919270b          	.insn	4, 0x4919270b
    sc_printf("Hello world\n");
  b0:	01193c13          	sltiu	s8,s2,17
  b4:	0d000013          	li	zero,208
  b8:	012e                	slli	sp,sp,0xb
    halt();
  ba:	0e03193f 0b3b0b3a 	.insn	8, 0x0b3b0b3a0e03193f
}
  c2:	0b39                	addi	s6,s6,14
  c4:	193c1927          	.insn	4, 0x193c1927
  c8:	1301                	addi	t1,t1,-32
void test_arith(uint32_t AA) {
  ca:	0000                	unimp
  cc:	2e0e                	.insn	2, 0x2e0e
  ce:	3f00                	.insn	2, 0x3f00
  d0:	0319                	addi	t1,t1,6
  d2:	3a0e                	.insn	2, 0x3a0e
  d4:	390b3b0b          	.insn	4, 0x390b3b0b
    int32_t a = 10, b = 20, add_result, sub_result, xor_result, or_result, and_result;
  d8:	1113490b          	.insn	4, 0x1113490b
  dc:	1201                	addi	tp,tp,-32 # ffffffe0 <__stack_top+0xfff6ffe0>
  de:	4006                	.insn	2, 0x4006
  e0:	7c18                	flw	fa4,56(s0)
    add_result = a + b + AA; // 40 
  e2:	0019                	c.nop	6
  e4:	0000                	unimp
  e6:	3401                	jal	fffffae6 <__stack_top+0xfff6fae6>
  e8:	0300                	addi	s0,sp,384
  ea:	3a0e                	.insn	2, 0x3a0e
  ec:	0121                	addi	sp,sp,8
  ee:	0b390b3b          	.insn	4, 0x0b390b3b
  f2:	1349                	addi	t1,t1,-14
  f4:	1802                	slli	a6,a6,0x20
  f6:	0000                	unimp
    sub_result = add_result - b; // 20
  f8:	3402                	.insn	2, 0x3402
  fa:	0300                	addi	s0,sp,384
  fc:	3a0e                	.insn	2, 0x3a0e
  fe:	0121                	addi	sp,sp,8
 100:	0b39053b          	.insn	4, 0x0b39053b
 104:	1349                	addi	t1,t1,-14
 106:	1802                	slli	a6,a6,0x20
    xor_result = a ^ sub_result; // 30
 108:	0000                	unimp
 10a:	03003403          	.insn	4, 0x03003403
 10e:	3a08                	.insn	2, 0x3a08
 110:	0121                	addi	sp,sp,8
 112:	0b390b3b          	.insn	4, 0x0b390b3b
    or_result  = xor_result | sub_result; // 30
 116:	1349                	addi	t1,t1,-14
 118:	1802                	slli	a6,a6,0x20
 11a:	0000                	unimp
 11c:	2404                	.insn	2, 0x2404
 11e:	0b00                	addi	s0,sp,400
 120:	030b3e0b          	.insn	4, 0x030b3e0b
    and_result = or_result & add_result; // 8
 124:	000e                	c.slli	zero,0x3
 126:	0500                	addi	s0,sp,640
 128:	012e                	slli	sp,sp,0xb
 12a:	0e03193f 3b01213a 	.insn	8, 0x3b01213a0e03193f
    if (add_result != 40 || sub_result != 20 || xor_result != 30 || or_result != 30 || and_result != 8) {
 132:	0621390b          	.insn	4, 0x0621390b
 136:	0111                	addi	sp,sp,4
 138:	0612                	slli	a2,a2,0x4
 13a:	1840                	addi	s0,sp,52
 13c:	197a                	slli	s2,s2,0x3e
 13e:	1301                	addi	t1,t1,-32
 140:	0000                	unimp
 142:	3406                	.insn	2, 0x3406
 144:	0300                	addi	s0,sp,384
 146:	3a08                	.insn	2, 0x3a08
 148:	0121                	addi	sp,sp,8
 14a:	0b39053b          	.insn	4, 0x0b39053b
 14e:	1349                	addi	t1,t1,-14
 150:	1802                	slli	a6,a6,0x20
 152:	0000                	unimp
 154:	03001607          	.insn	4, 0x03001607
 158:	3a0e                	.insn	2, 0x3a0e
 15a:	390b3b0b          	.insn	4, 0x390b3b0b
 15e:	0013490b          	.insn	4, 0x0013490b
 162:	0800                	addi	s0,sp,16
 164:	0005                	c.nop	1
        halt(); // 如果结果不符合预期，则调用 halt 函数
 166:	1349                	addi	t1,t1,-14
 168:	0000                	unimp
}
 16a:	0b09                	addi	s6,s6,2
 16c:	1101                	addi	sp,sp,-32
 16e:	1201                	addi	tp,tp,-32 # ffffffe0 <__stack_top+0xfff6ffe0>
 170:	0106                	slli	sp,sp,0x1
 172:	0a000013          	li	zero,160
void test_shift() {
 176:	012e                	slli	sp,sp,0xb
 178:	0e03193f 3b04213a 	.insn	8, 0x3b04213a0e03193f
    int32_t a = 8, b = 4, sub_result, xor_result, or_result, and_result, mul_result, div_result;
 180:	0a21390b          	.insn	4, 0x0a21390b
 184:	193c1927          	.insn	4, 0x193c1927
    uint32_t ua = 8, ub = 4;
 188:	1301                	addi	t1,t1,-32
 18a:	0000                	unimp
 18c:	3f002e0b          	.insn	4, 0x3f002e0b
 190:	0319                	addi	t1,t1,6
    asm("sll %0, %1, %2" : "=r" (sub_result) : "r" (a), "r" (b));
 192:	3a0e                	.insn	2, 0x3a0e
 194:	0421                	addi	s0,s0,8
 196:	21390b3b          	.insn	4, 0x21390b3b
 19a:	2706                	.insn	2, 0x2706
 19c:	3c19                	jal	fffffbb2 <__stack_top+0xfff6fbb2>
 19e:	0019                	c.nop	6
 1a0:	0c00                	addi	s0,sp,528
    asm("srl %0, %1, %2" : "=r" (xor_result) : "r" (a), "r" (b));
 1a2:	0101                	addi	sp,sp,0
 1a4:	1349                	addi	t1,t1,-14
 1a6:	1301                	addi	t1,t1,-32
 1a8:	0000                	unimp
 1aa:	210d                	jal	5cc <test_muldiv+0x25e>
 1ac:	4900                	lw	s0,16(a0)
 1ae:	000b2f13          	slti	t5,s6,0
    asm("sra %0, %1, %2" : "=r" (or_result)  : "r" (a), "r" (b));
 1b2:	0e00                	addi	s0,sp,784
 1b4:	0111                	addi	sp,sp,4
 1b6:	0e25                	addi	t3,t3,9
 1b8:	1f030b13          	addi	s6,t1,496
 1bc:	01111f1b          	.insn	4, 0x01111f1b
 1c0:	0612                	slli	a2,a2,0x4
    asm("slt %0, %1, %2" : "=r" (and_result): "r" (a), "r" (b));
 1c2:	1710                	addi	a2,sp,928
 1c4:	0000                	unimp
 1c6:	0b00240f          	.insn	4, 0x0b00240f
 1ca:	030b3e0b          	.insn	4, 0x030b3e0b
 1ce:	0008                	.insn	2, 0x0008
 1d0:	1000                	addi	s0,sp,32
    asm("sltu %0, %1, %2": "=r" (mul_result): "r" (ua), "r" (ub));
 1d2:	012e                	slli	sp,sp,0xb
 1d4:	0e03193f 0b3b0b3a 	.insn	8, 0x0b3b0b3a0e03193f
 1dc:	0b39                	addi	s6,s6,14
 1de:	193c                	addi	a5,sp,184
 1e0:	1301                	addi	t1,t1,-32
    asm("sltu %0, %1, %2": "=r" (div_result): "r" (ub), "r" (ua));
 1e2:	0000                	unimp
 1e4:	1811                	addi	a6,a6,-28
 1e6:	0000                	unimp
 1e8:	1200                	addi	s0,sp,288
 1ea:	002e                	c.slli	zero,0xb
 1ec:	0e03193f 053b0b3a 	.insn	8, 0x053b0b3a0e03193f
}
 1f4:	0b39                	addi	s6,s6,14
 1f6:	0111                	addi	sp,sp,4
 1f8:	0612                	slli	a2,a2,0x4
void test_imm() {
 1fa:	1840                	addi	s0,sp,52
 1fc:	197c                	addi	a5,sp,188
 1fe:	0000                	unimp
    int32_t a = 8, c = 15, add_result, xor_result, or_result, mul_result, and_result, div_result;
 200:	11010b13          	addi	s6,sp,272
 204:	1201                	addi	tp,tp,-32 # ffffffe0 <__stack_top+0xfff6ffe0>
 206:	0006                	c.slli	zero,0x1
 208:	1400                	addi	s0,sp,544
 20a:	012e                	slli	sp,sp,0xb
    uint32_t ua = 8;
 20c:	0e03193f 0b3b0b3a 	.insn	8, 0x0b3b0b3a0e03193f
    asm("xori %0, %1, %2" : "=r" (add_result) : "r" (a), "i" (4));
 214:	0b39                	addi	s6,s6,14
 216:	0111                	addi	sp,sp,4
 218:	0612                	slli	a2,a2,0x4
 21a:	1840                	addi	s0,sp,52
 21c:	197c                	addi	a5,sp,188
    asm("ori %0, %1, %2"  : "=r" (xor_result): "r" (a), "i" (4));
 21e:	1301                	addi	t1,t1,-32
 220:	0000                	unimp
 222:	2e15                	jal	556 <test_muldiv+0x1e8>
 224:	3f01                	jal	134 <test_arith+0x6a>
 226:	0319                	addi	t1,t1,6
 228:	3a0e                	.insn	2, 0x3a0e
    asm("andi %0, %1, %2" : "=r" (or_result) : "r" (a), "i" (4));
 22a:	390b3b0b          	.insn	4, 0x390b3b0b
 22e:	1119270b          	.insn	4, 0x1119270b
 232:	1201                	addi	tp,tp,-32 # ffffffe0 <__stack_top+0xfff6ffe0>
    asm("xori %0, %1, %2" : "=r" (or_result) : "r" (ua), "i" (4));
 234:	4006                	.insn	2, 0x4006
 236:	7c18                	flw	fa4,56(s0)
 238:	0019                	c.nop	6
 23a:	1600                	addi	s0,sp,800
 23c:	0005                	c.nop	1
 23e:	0b3a0803          	lb	a6,179(s4)
    asm("ori %0, %1, %2"  : "=r" (and_result): "r" (ua), "i" (4));
 242:	0b390b3b          	.insn	4, 0x0b390b3b
 246:	1349                	addi	t1,t1,-14
 248:	1802                	slli	a6,a6,0x20
 24a:	0000                	unimp
    asm("andi %0, %1, %2" : "=r" (mul_result): "r" (ua), "i" (4));
 24c:	0100                	addi	s0,sp,128
 24e:	0005                	c.nop	1
 250:	213a0e03          	lb	t3,531(s4)
 254:	3b01                	jal	ffffff64 <__stack_top+0xfff6ff64>
    asm("xori %0, %1, %2" : "=r" (div_result): "r" (c), "i" (255));
 256:	490b390b          	.insn	4, 0x490b390b
 25a:	00180213          	addi	tp,a6,1
 25e:	0200                	addi	s0,sp,256
 260:	0034                	addi	a3,sp,8
    asm("slli %0, %1, %2" : "=r" (add_result): "r" (a), "i" (2));
 262:	213a0e03          	lb	t3,531(s4)
 266:	3b01                	jal	ffffff76 <__stack_top+0xfff6ff76>
 268:	490b390b          	.insn	4, 0x490b390b
    asm("srli %0, %1, %2" : "=r" (and_result): "r" (a), "i" (2));
 26c:	00180213          	addi	tp,a6,1
 270:	0300                	addi	s0,sp,384
 272:	0024                	addi	s1,sp,8
 274:	0b3e0b0b          	.insn	4, 0x0b3e0b0b
    a = -8;
 278:	00000e03          	lb	t3,0(zero) # 0 <_start>
    asm("srai %0, %1, %2" : "=r" (mul_result): "r" (a), "i" (2));
 27c:	3404                	.insn	2, 0x3404
 27e:	0300                	addi	s0,sp,384
 280:	3a08                	.insn	2, 0x3a08
 282:	0121                	addi	sp,sp,8
 284:	0b390b3b          	.insn	4, 0x0b390b3b
    a = 8;
 288:	1349                	addi	t1,t1,-14
 28a:	1802                	slli	a6,a6,0x20
    asm("slti %0, %1, %2" : "=r" (add_result): "r" (a), "i" (15));
 28c:	0000                	unimp
 28e:	0505                	addi	a0,a0,1
 290:	0300                	addi	s0,sp,384
 292:	3a08                	.insn	2, 0x3a08
 294:	0121                	addi	sp,sp,8
 296:	0b390b3b          	.insn	4, 0x0b390b3b
    asm("sltiu %0, %1, %2": "=r" (add_result): "r" (ua), "i" (15));
 29a:	1349                	addi	t1,t1,-14
 29c:	1802                	slli	a6,a6,0x20
 29e:	0000                	unimp
 2a0:	0f06                	slli	t5,t5,0x1
 2a2:	0b00                	addi	s0,sp,400
}
 2a4:	0421                	addi	s0,s0,8
 2a6:	1349                	addi	t1,t1,-14
 2a8:	0000                	unimp
 2aa:	49000507          	.insn	4, 0x49000507
void test_memory() {
 2ae:	08000013          	li	zero,128
    char memory[32] = {0xFF, 0xF7, 0x01, 0x02, 0x00};
 2b2:	012e                	slli	sp,sp,0xb
 2b4:	213a0e03          	lb	t3,531(s4)
 2b8:	3b01                	jal	ffffffc8 <__stack_top+0xfff6ffc8>
 2ba:	270b390b          	.insn	4, 0x270b390b
 2be:	1119                	addi	sp,sp,-26
 2c0:	1201                	addi	tp,tp,-32 # ffffffe0 <__stack_top+0xfff6ffe0>
 2c2:	4006                	.insn	2, 0x4006
 2c4:	7c18                	flw	fa4,56(s0)
 2c6:	0119                	addi	sp,sp,6
 2c8:	09000013          	li	zero,144
 2cc:	0111010b          	.insn	4, 0x0111010b
 2d0:	0612                	slli	a2,a2,0x4
 2d2:	0000                	unimp
 2d4:	160a                	slli	a2,a2,0x22
 2d6:	0300                	addi	s0,sp,384
 2d8:	3a0e                	.insn	2, 0x3a0e
    short memory_half[16] = {0xFFFF, 0x7FFF, 0x0001, 0xFF00};
 2da:	390b3b0b          	.insn	4, 0x390b3b0b
 2de:	0013490b          	.insn	4, 0x0013490b
 2e2:	0b00                	addi	s0,sp,400
 2e4:	0101                	addi	sp,sp,0
 2e6:	1349                	addi	t1,t1,-14
 2e8:	1301                	addi	t1,t1,-32
 2ea:	0000                	unimp
 2ec:	210c                	.insn	2, 0x210c
 2ee:	4900                	lw	s0,16(a0)
 2f0:	000b2f13          	slti	t5,s6,0
 2f4:	0d00                	addi	s0,sp,656
 2f6:	012e                	slli	sp,sp,0xb
 2f8:	0e03193f 3b04213a 	.insn	8, 0x3b04213a0e03193f
 300:	0921390b          	.insn	4, 0x0921390b
 304:	13491927          	.insn	4, 0x13491927
 308:	193c                	addi	a5,sp,184
 30a:	1301                	addi	t1,t1,-32
 30c:	0000                	unimp
 30e:	0a0e                	slli	s4,s4,0x3
 310:	0300                	addi	s0,sp,384
 312:	3a0e                	.insn	2, 0x3a0e
 314:	0121                	addi	sp,sp,8
 316:	21390b3b          	.insn	4, 0x21390b3b
    asm("lb %0, 0(%1)" : "=r" (lb_result) : "r" (&memory[0]));
 31a:	1101                	addi	sp,sp,-32
 31c:	0001                	nop
 31e:	0f00                	addi	s0,sp,912
 320:	000a                	c.slli	zero,0x2
 322:	213a0e03          	lb	t3,531(s4)
    asm("lb %0, 1(%1)" : "=r" (lb_result) : "r" (&memory[1]));
 326:	3b01                	jal	36 <_start+0x36>
 328:	3905                	jal	ffffff58 <__stack_top+0xfff6ff58>
 32a:	0121                	addi	sp,sp,8
 32c:	0111                	addi	sp,sp,4
 32e:	0000                	unimp
 330:	2e10                	.insn	2, 0x2e10
    asm("lh %0, 0(%1)" : "=r" (lh_result) : "r" (&memory[0]));
 332:	0301                	addi	t1,t1,0
 334:	3a0e                	.insn	2, 0x3a0e
 336:	0121                	addi	sp,sp,8
 338:	21390b3b          	.insn	4, 0x21390b3b
 33c:	2701                	jal	a3c <sc_puts+0x16>
    asm("lh %0, 2(%1)" : "=r" (lh_result) : "r" (&memory[2]));
 33e:	4919                	li	s2,6
 340:	12011113          	.insn	4, 0x12011113
 344:	4006                	.insn	2, 0x4006
 346:	7a18                	flw	fa4,48(a2)
 348:	0119                	addi	sp,sp,6
 34a:	11000013          	li	zero,272
    asm("lhu %0, 0(%1)": "=r" (lhu_result): "r" (&memory[0]));
 34e:	0111                	addi	sp,sp,4
 350:	0e25                	addi	t3,t3,9
 352:	1f030b13          	addi	s6,t1,496
 356:	01111f1b          	.insn	4, 0x01111f1b
    asm("lhu %0, 2(%1)": "=r" (lhu_result): "r" (&memory[2]));
 35a:	0612                	slli	a2,a2,0x4
 35c:	1710                	addi	a2,sp,928
 35e:	0000                	unimp
 360:	2412                	.insn	2, 0x2412
 362:	0b00                	addi	s0,sp,400
 364:	030b3e0b          	.insn	4, 0x030b3e0b
}
 368:	0008                	.insn	2, 0x0008
 36a:	1300                	addi	s0,sp,416
 36c:	0b0b000f          	.insn	4, 0x0b0b000f
void test_muldiv() {
 370:	0000                	unimp
 372:	0f14                	addi	a3,sp,912
 374:	0b00                	addi	s0,sp,400
    int32_t a = 0x12345678, b = 0x87654321;
 376:	000e030b          	.insn	4, 0x000e030b
 37a:	1500                	addi	s0,sp,672
 37c:	0026                	c.slli	zero,0x9
 37e:	1349                	addi	t1,t1,-14
 380:	0000                	unimp
 382:	3516                	.insn	2, 0x3516
 384:	4900                	lw	s0,16(a0)
 386:	17000013          	li	zero,368
 38a:	012e                	slli	sp,sp,0xb
 38c:	0e03193f 053b0b3a 	.insn	8, 0x053b0b3a0e03193f
    uint32_t ua = 0x12345678, ub = 0x87654321;
 394:	0b39                	addi	s6,s6,14
 396:	13491927          	.insn	4, 0x13491927
 39a:	0111                	addi	sp,sp,4
 39c:	0612                	slli	a2,a2,0x4
 39e:	1840                	addi	s0,sp,52
 3a0:	197c                	addi	a5,sp,188
 3a2:	1301                	addi	t1,t1,-32
 3a4:	0000                	unimp
    asm("mulh %0, %1, %2"   : "=r"(mulh_result)   : "r"(a), "r"(b));
 3a6:	0518                	addi	a4,sp,640
 3a8:	0300                	addi	s0,sp,384
 3aa:	3a08                	.insn	2, 0x3a08
 3ac:	39053b0b          	.insn	4, 0x39053b0b
 3b0:	0213490b          	.insn	4, 0x0213490b
 3b4:	0018                	.insn	2, 0x0018
    asm("mulhsu %0, %1, %2" : "=r"(mulhsu_result) : "r"(a), "r"(ub));
 3b6:	1900                	addi	s0,sp,176
 3b8:	0018                	.insn	2, 0x0018
 3ba:	0000                	unimp
 3bc:	341a                	.insn	2, 0x341a
 3be:	0300                	addi	s0,sp,384
 3c0:	3a08                	.insn	2, 0x3a08
 3c2:	39053b0b          	.insn	4, 0x39053b0b
    asm("mulhu %0, %1, %2"  : "=r"(mulhu_result)  : "r"(ua), "r"(ub));
 3c6:	0213490b          	.insn	4, 0x0213490b
 3ca:	0018                	.insn	2, 0x0018
 3cc:	1b00                	addi	s0,sp,432
 3ce:	0034                	addi	a3,sp,8
 3d0:	0b3a0803          	lb	a6,179(s4)
 3d4:	0b390b3b          	.insn	4, 0x0b390b3b
    a = -11; b = 7;
 3d8:	1349                	addi	t1,t1,-14
 3da:	0000                	unimp
 3dc:	151c                	addi	a5,sp,672
 3de:	2701                	jal	ade <putchar+0x5c>
 3e0:	0119                	addi	sp,sp,6
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
 3e2:	1d000013          	li	zero,464
 3e6:	0111010b          	.insn	4, 0x0111010b
 3ea:	0612                	slli	a2,a2,0x4
 3ec:	1301                	addi	t1,t1,-32
 3ee:	0000                	unimp
 3f0:	2e1e                	.insn	2, 0x2e1e
    if (mul_result != a * b) halt();  // 简单断言
 3f2:	3f01                	jal	302 <test_memory+0x56>
 3f4:	0319                	addi	t1,t1,6
 3f6:	3a0e                	.insn	2, 0x3a0e
 3f8:	390b3b0b          	.insn	4, 0x390b3b0b
 3fc:	4919270b          	.insn	4, 0x4919270b
 400:	12011113          	.insn	4, 0x12011113
 404:	4006                	.insn	2, 0x4006
 406:	7c18                	flw	fa4,56(s0)
 408:	0119                	addi	sp,sp,6
    a = 0x7fffffff; b = 2;
 40a:	1f000013          	li	zero,496
 40e:	0034                	addi	a3,sp,8
 410:	0b3a0803          	lb	a6,179(s4)
 414:	0b390b3b          	.insn	4, 0x0b390b3b
 418:	1349                	addi	t1,t1,-14
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
 41a:	0188                	addi	a0,sp,192
 41c:	0018020b          	.insn	4, 0x0018020b
 420:	2000                	.insn	2, 0x2000
 422:	012e                	slli	sp,sp,0xb
 424:	0b3a0e03          	lb	t3,179(s4)
 428:	0b390b3b          	.insn	4, 0x0b390b3b
    if (mul_result != (a * b)) halt();
 42c:	01111927          	.insn	4, 0x01111927
 430:	0612                	slli	a2,a2,0x4
 432:	1840                	addi	s0,sp,52
 434:	197a                	slli	s2,s2,0x3e
 436:	1301                	addi	t1,t1,-32
 438:	0000                	unimp
 43a:	0100                	addi	s0,sp,128
 43c:	0034                	addi	a3,sp,8
 43e:	213a0e03          	lb	t3,531(s4)
    a = -10; b = 3;
 442:	3b01                	jal	152 <test_arith+0x88>
 444:	490b390b          	.insn	4, 0x490b390b
 448:	00180213          	addi	tp,a6,1
 44c:	0200                	addi	s0,sp,256
    ua = 10; ub = 3;
 44e:	0024                	addi	s1,sp,8
 450:	0b3e0b0b          	.insn	4, 0x0b3e0b0b
 454:	00000e03          	lb	t3,0(zero) # 0 <_start>
 458:	3f012e03          	lw	t3,1008(sp)
    asm("div %0, %1, %2"  : "=r"(div_result)  : "r"(a), "r"(b));
 45c:	0319                	addi	t1,t1,6
 45e:	3a0e                	.insn	2, 0x3a0e
 460:	0121                	addi	sp,sp,8
 462:	21390b3b          	.insn	4, 0x21390b3b
 466:	2706                	.insn	2, 0x2706
 468:	1119                	addi	sp,sp,-26
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
 46a:	1201                	addi	tp,tp,-32 # ffffffe0 <__stack_top+0xfff6ffe0>
 46c:	4006                	.insn	2, 0x4006
 46e:	7a18                	flw	fa4,48(a2)
 470:	0119                	addi	sp,sp,6
 472:	04000013          	li	zero,64
 476:	0111010b          	.insn	4, 0x0111010b
    if (div_result != (a / b)) halt();   // -10 / 3 == -3
 47a:	0612                	slli	a2,a2,0x4
 47c:	0000                	unimp
 47e:	0505                	addi	a0,a0,1
 480:	0300                	addi	s0,sp,384
 482:	3a0e                	.insn	2, 0x3a0e
 484:	0121                	addi	sp,sp,8
 486:	0b390b3b          	.insn	4, 0x0b390b3b
 48a:	1349                	addi	t1,t1,-14
 48c:	1802                	slli	a6,a6,0x20
 48e:	0000                	unimp
 490:	3406                	.insn	2, 0x3406
    if (divu_result != (ua / ub)) halt(); // 10 / 3 == 3
 492:	0300                	addi	s0,sp,384
 494:	3a08                	.insn	2, 0x3a08
 496:	0121                	addi	sp,sp,8
 498:	0b390b3b          	.insn	4, 0x0b390b3b
 49c:	1349                	addi	t1,t1,-14
 49e:	1802                	slli	a6,a6,0x20
 4a0:	0000                	unimp
 4a2:	03000507          	.insn	4, 0x03000507
 4a6:	3a08                	.insn	2, 0x3a08
 4a8:	0121                	addi	sp,sp,8
    asm("rem %0, %1, %2"  : "=r"(rem_result)  : "r"(a), "r"(b));
 4aa:	0b390b3b          	.insn	4, 0x0b390b3b
 4ae:	1349                	addi	t1,t1,-14
 4b0:	1802                	slli	a6,a6,0x20
 4b2:	0000                	unimp
 4b4:	1608                	addi	a0,sp,800
 4b6:	0300                	addi	s0,sp,384
 4b8:	3a0e                	.insn	2, 0x3a0e
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
 4ba:	390b3b0b          	.insn	4, 0x390b3b0b
 4be:	0013490b          	.insn	4, 0x0013490b
 4c2:	0900                	addi	s0,sp,144
 4c4:	210b000f          	.insn	4, 0x210b000f
 4c8:	4904                	lw	s1,16(a0)
    if (rem_result != (a % b)) halt();   // -10 % 3 == -1
 4ca:	0a000013          	li	zero,160
 4ce:	002e                	c.slli	zero,0xb
 4d0:	0e03193f 3b01213a 	.insn	8, 0x3b01213a0e03193f
 4d8:	0621390b          	.insn	4, 0x0621390b
 4dc:	01111927          	.insn	4, 0x01111927
 4e0:	0612                	slli	a2,a2,0x4
    if (remu_result != (ua % ub)) halt(); // 10 % 3 == 1
 4e2:	1840                	addi	s0,sp,52
 4e4:	197c                	addi	a5,sp,188
 4e6:	0000                	unimp
 4e8:	3f012e0b          	.insn	4, 0x3f012e0b
 4ec:	0319                	addi	t1,t1,6
 4ee:	3a0e                	.insn	2, 0x3a0e
 4f0:	0121                	addi	sp,sp,8
 4f2:	21390b3b          	.insn	4, 0x21390b3b
 4f6:	2706                	.insn	2, 0x2706
 4f8:	1119                	addi	sp,sp,-26
    a = 123; b = 0;
 4fa:	1201                	addi	tp,tp,-32 # ffffffe0 <__stack_top+0xfff6ffe0>
 4fc:	4006                	.insn	2, 0x4006
 4fe:	7c18                	flw	fa4,56(s0)
 500:	0119                	addi	sp,sp,6
 502:	0c000013          	li	zero,192
    asm("div %0, %1, %2"  : "=r"(div_result) : "r"(a), "r"(b));
 506:	012e                	slli	sp,sp,0xb
 508:	0e03193f 3b01213a 	.insn	8, 0x3b01213a0e03193f
 510:	0a21390b          	.insn	4, 0x0a21390b
 514:	13491927          	.insn	4, 0x13491927
    asm("rem %0, %1, %2"  : "=r"(rem_result) : "r"(a), "r"(b));
 518:	0111                	addi	sp,sp,4
 51a:	0612                	slli	a2,a2,0x4
 51c:	1840                	addi	s0,sp,52
 51e:	197a                	slli	s2,s2,0x3e
 520:	1301                	addi	t1,t1,-32
 522:	0000                	unimp
 524:	110d                	addi	sp,sp,-29
    ua = 123; ub = 0;
 526:	2501                	jal	b26 <print+0xa>
 528:	130e                	slli	t1,t1,0x23
 52a:	1b1f030b          	.insn	4, 0x1b1f030b
 52e:	111f 1201 1006      	.insn	6, 0x10061201111f
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
 534:	0e000017          	auipc	zero,0xe000
 538:	0024                	addi	s1,sp,8
 53a:	0b3e0b0b          	.insn	4, 0x0b3e0b0b
 53e:	00000803          	lb	a6,0(zero) # 0 <_start>
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
 542:	4900350f          	.insn	4, 0x4900350f
 546:	10000013          	li	zero,256
 54a:	012e                	slli	sp,sp,0xb
 54c:	0e03193f 0b3b0b3a 	.insn	8, 0x0b3b0b3a0e03193f
    a = (int32_t)0x80000000; b = -1;
 554:	0b39                	addi	s6,s6,14
 556:	13491927          	.insn	4, 0x13491927
 55a:	193c                	addi	a5,sp,184
 55c:	1301                	addi	t1,t1,-32
 55e:	0000                	unimp
    asm("div %0, %1, %2"  : "=r"(div_result) : "r"(a), "r"(b));
 560:	0511                	addi	a0,a0,4
 562:	4900                	lw	s0,16(a0)
 564:	12000013          	li	zero,288
 568:	0018                	.insn	2, 0x0018
 56a:	0000                	unimp
 56c:	49002613          	slti	a2,zero,1168
    asm("rem %0, %1, %2"  : "=r"(rem_result) : "r"(a), "r"(b));
 570:	14000013          	li	zero,320
 574:	1755010b          	.insn	4, 0x1755010b
 578:	0000                	unimp
 57a:	0b15                	addi	s6,s6,5
 57c:	1101                	addi	sp,sp,-32
 57e:	1201                	addi	tp,tp,-32 # ffffffe0 <__stack_top+0xfff6ffe0>
    ua = 0xFFFFFFFE; ub = 2;
 580:	0106                	slli	sp,sp,0x1
 582:	16000013          	li	zero,352
 586:	002e                	c.slli	zero,0xb
 588:	0e03193f 0b3b0b3a 	.insn	8, 0x0b3b0b3a0e03193f
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(ua), "r"(ub));
 590:	0b39                	addi	s6,s6,14
 592:	01111927          	.insn	4, 0x01111927
 596:	0612                	slli	a2,a2,0x4
 598:	1840                	addi	s0,sp,52
 59a:	197a                	slli	s2,s2,0x3e
    if (mul_result != (int32_t)(ua * ub)) halt();
 59c:	0000                	unimp
 59e:	3f002e17          	auipc	t3,0x3f002
 5a2:	0319                	addi	t1,t1,6
 5a4:	3a0e                	.insn	2, 0x3a0e
 5a6:	390b3b0b          	.insn	4, 0x390b3b0b
 5aa:	1201110b          	.insn	4, 0x1201110b
 5ae:	4006                	.insn	2, 0x4006
 5b0:	7a18                	flw	fa4,48(a2)
 5b2:	0019                	c.nop	6
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
 5b4:	1800                	addi	s0,sp,48
 5b6:	012e                	slli	sp,sp,0xb
 5b8:	0e03193f 0b3b0b3a 	.insn	8, 0x0b3b0b3a0e03193f
 5c0:	0b39                	addi	s6,s6,14
 5c2:	13491927          	.insn	4, 0x13491927
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
 5c6:	0111                	addi	sp,sp,4
 5c8:	0612                	slli	a2,a2,0x4
 5ca:	1840                	addi	s0,sp,52
 5cc:	197a                	slli	s2,s2,0x3e
 5ce:	0000                	unimp
 5d0:	0100                	addi	s0,sp,128
 5d2:	0005                	c.nop	1
    if (divu_result != (ua / ub)) halt();
 5d4:	213a0803          	lb	a6,531(s4)
 5d8:	3b01                	jal	2e8 <test_memory+0x3c>
 5da:	490b390b          	.insn	4, 0x490b390b
 5de:	00180213          	addi	tp,a6,1
 5e2:	0200                	addi	s0,sp,256
 5e4:	0111                	addi	sp,sp,4
 5e6:	0e25                	addi	t3,t3,9 # 3f0025a7 <__stack_top+0x3ef725a7>
 5e8:	1f030b13          	addi	s6,t1,496
    if (remu_result != (ua % ub)) halt();
 5ec:	01111f1b          	.insn	4, 0x01111f1b
 5f0:	0612                	slli	a2,a2,0x4
 5f2:	1710                	addi	a2,sp,928
 5f4:	0000                	unimp
 5f6:	3f012e03          	lw	t3,1008(sp)
 5fa:	0319                	addi	t1,t1,6
 5fc:	3a0e                	.insn	2, 0x3a0e
 5fe:	390b3b0b          	.insn	4, 0x390b3b0b
 602:	1119270b          	.insn	4, 0x1119270b
}
 606:	1201                	addi	tp,tp,-32 # ffffffe0 <__stack_top+0xfff6ffe0>
 608:	4006                	.insn	2, 0x4006
 60a:	7c18                	flw	fa4,56(s0)
 60c:	0119                	addi	sp,sp,6
void test_branch() {
 60e:	04000013          	li	zero,64
 612:	0b0b000f          	.insn	4, 0x0b0b000f
    uint32_t ua = 10, ub = 20;
 616:	1349                	addi	t1,t1,-14
 618:	0000                	unimp
 61a:	2405                	jal	83a <test_float_ops+0x1a0>
 61c:	0b00                	addi	s0,sp,400
 61e:	030b3e0b          	.insn	4, 0x030b3e0b
    asm(
 622:	000e                	c.slli	zero,0x3
 624:	0600                	addi	s0,sp,768
 626:	0026                	c.slli	zero,0x9
 628:	1349                	addi	t1,t1,-14
 62a:	0000                	unimp
    asm(
 62c:	3f012e07          	flw	ft8,1008(sp)
    asm(
 630:	0319                	addi	t1,t1,6
 632:	3a0e                	.insn	2, 0x3a0e
 634:	390b3b0b          	.insn	4, 0x390b3b0b
 638:	1119270b          	.insn	4, 0x1119270b
}
 63c:	1201                	addi	tp,tp,-32 # ffffffe0 <__stack_top+0xfff6ffe0>
 63e:	4006                	.insn	2, 0x4006
 640:	7a18                	flw	fa4,48(a2)
 642:	0019                	c.nop	6
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
    li t0, 0                  # 加载常数 0 到 t0
   0:	0024                	addi	s1,sp,8
    mv ra, t0                 # x1: 返回地址寄存器（ra）
   2:	0000                	unimp
    mv s0, t0                 # x8: 帧指针（fp）
   4:	0002                	c.slli64	zero
    mv s1, t0
   6:	0000                	unimp
    mv s2, t0
   8:	0000                	unimp
    mv s3, t0
   a:	0004                	.insn	2, 0x0004
	...
    mv s8, t0
  14:	0078                	addi	a4,sp,12
    mv s9, t0
  16:	0000                	unimp
    mv s10, t0
  18:	3e00                	.insn	2, 0x3e00
    mv s11, t0
  1a:	0000                	unimp
    mv a0, t0
  1c:	0092                	slli	ra,ra,0x4
	...
    mv a5, t0
  26:	0000                	unimp
    mv a6, t0
  28:	001c                	.insn	2, 0x001c
    mv a7, t0
  2a:	0000                	unimp
    mv t1, t0
  2c:	0002                	c.slli64	zero
    mv t2, t0
  2e:	0022                	c.slli	zero,0x8
    mv t3, t0
  30:	0000                	unimp
    mv t4, t0
  32:	0004                	.insn	2, 0x0004
    mv t5, t0
  34:	0000                	unimp
    mv t6, t0
  36:	0000                	unimp
    la sp, __stack_top        # 将堆栈顶部地址加载到 sp 寄存器中
  38:	0078                	addi	a4,sp,12
  3a:	0000                	unimp
  3c:	0052                	c.slli	zero,0x14
	...
    la t0, _sbss              # t0 = .bss 段起始地址
  46:	0000                	unimp
    la t1, _ebss              # t1 = .bss 段结束地址
  48:	001c                	.insn	2, 0x001c
  4a:	0000                	unimp
  4c:	0002                	c.slli64	zero
  4e:	00000197          	auipc	gp,0x0
    bge t0, t1, .bss_done     # 如果 t0 >= t1，跳过清零
  52:	0004                	.insn	2, 0x0004
    sw zero, 0(t0)            # 将零存储到 .bss 的当前地址
  54:	0000                	unimp
  56:	0000                	unimp
    addi t0, t0, 4            # 移动到下一个 4 字节地址
  58:	00ca                	slli	ra,ra,0x12
    blt t0, t1, .bss_clear    # 如果 t0 < t1，继续清零
  5a:	0000                	unimp
  5c:	095c                	addi	a5,sp,148
	...
    li   t1, 1                        # 1 = vectored mode
  66:	0000                	unimp
    slli t1, t1, 0                    # MODE=1 (最低位)
  68:	001c                	.insn	2, 0x001c
  6a:	0000                	unimp
    or   t0, t0, t1                   # base | 1
  6c:	0002                	c.slli64	zero
  6e:	0891                	addi	a7,a7,4 # 4004 <_etext+0x140>
    csrw mtvec, t0
  70:	0000                	unimp
  72:	0004                	.insn	2, 0x0004
    call main
  74:	0000                	unimp
    j .Lhalt
  76:	0000                	unimp
int main() {
  78:	0a26                	slli	s4,s4,0x9
  7a:	0000                	unimp
  7c:	09a2                	slli	s3,s3,0x8
	...
    if (my_bss_var0 != 0 || my_bss_var1 != 0) {
  86:	0000                	unimp
  88:	001c                	.insn	2, 0x001c
  8a:	0000                	unimp
  8c:	0002                	c.slli64	zero
  8e:	0e3d                	addi	t3,t3,15
  90:	0000                	unimp
  92:	0004                	.insn	2, 0x0004
        while (1);
  94:	0000                	unimp
    test_shift();
  96:	0000                	unimp
    test_muldiv();
  98:	13c8                	addi	a0,sp,484
    test_memory();
  9a:	0000                	unimp
    test_branch();
  9c:	02b0                	addi	a2,sp,328
	...
    uart_puts(hello);
  a6:	0000                	unimp
  a8:	001c                	.insn	2, 0x001c
  aa:	0000                	unimp
  ac:	0002                	c.slli64	zero
    sc_printf("Hello world\n");
  ae:	122e                	slli	tp,tp,0x2b
  b0:	0000                	unimp
  b2:	0004                	.insn	2, 0x0004
  b4:	0000                	unimp
  b6:	0000                	unimp
  b8:	1678                	addi	a4,sp,812
    halt();
  ba:	0000                	unimp
  bc:	0058                	addi	a4,sp,4
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
    li t0, 0                  # 加载常数 0 到 t0
   0:	6d6f682f          	.insn	4, 0x6d6f682f
    mv s0, t0                 # x8: 帧指针（fp）
   4:	2f65                	jal	7bc <test_float_ops+0x122>
    mv s1, t0
   6:	797a                	flw	fs2,188(sp)
    mv s2, t0
   8:	2f79                	jal	7a6 <test_float_ops+0x10c>
    mv s3, t0
   a:	6f636f63          	bltu	t1,s6,708 <test_float_ops+0x6e>
    mv s5, t0
   e:	775f 726f 2f6b      	.insn	6, 0x2f6b726f775f
    mv s8, t0
  14:	6f636f63          	bltu	t1,s6,712 <test_float_ops+0x78>
    mv s10, t0
  18:	6554                	flw	fa3,12(a0)
    mv s11, t0
  1a:	4d2f7473          	csrrci	s0,0x4d2,30
    mv a1, t0
  1e:	5679                	li	a2,-2
    mv a2, t0
  20:	7865                	lui	a6,0xffff9
    mv a3, t0
  22:	745f 7365 2f74      	.insn	6, 0x2f747365745f
    mv a6, t0
  28:	65726f63          	bltu	tp,s7,686 <test_csr+0x42>
    mv t1, t0
  2c:	745f 7365 2f74      	.insn	6, 0x2f747365745f
    mv t4, t0
  32:	796d                	lui	s2,0xffffb
    mv t5, t0
  34:	725f 7369 7663      	.insn	6, 0x76637369725f
    la sp, __stack_top        # 将堆栈顶部地址加载到 sp 寄存器中
  3a:	705f 6f72 656a      	.insn	6, 0x656a6f72705f
    la t0, _sbss              # t0 = .bss 段起始地址
  40:	732f7463          	bgeu	t5,s2,768 <test_float_ops+0xce>
  44:	6372                	flw	ft6,28(sp)
  46:	7472632f          	.insn	4, 0x7472632f
    la t1, _ebss              # t1 = .bss 段结束地址
  4a:	532e                	lw	t1,232(sp)
  4c:	2f00                	.insn	2, 0x2f00
  4e:	6f68                	flw	fa0,92(a4)
    bge t0, t1, .bss_done     # 如果 t0 >= t1，跳过清零
  50:	656d                	lui	a0,0x1b
  52:	79797a2f          	.insn	4, 0x79797a2f
    sw zero, 0(t0)            # 将零存储到 .bss 的当前地址
  56:	636f632f          	.insn	4, 0x636f632f
    blt t0, t1, .bss_clear    # 如果 t0 < t1，继续清零
  5a:	6f775f6f          	jal	t5,75f50 <_etext+0x7208c>
    la   t0, vector_table             # vector_table为中断向量表基址
  5e:	6b72                	flw	fs6,28(sp)
  60:	636f632f          	.insn	4, 0x636f632f
  64:	7365546f          	jal	s0,5579a <_etext+0x518d6>
    slli t1, t1, 0                    # MODE=1 (最低位)
  68:	2f74                	.insn	2, 0x2f74
  6a:	794d                	lui	s2,0xffff3
    or   t0, t0, t1                   # base | 1
  6c:	6556                	flw	fa0,84(sp)
  6e:	5f78                	lw	a4,124(a4)
    csrw mtvec, t0
  70:	6574                	flw	fa3,76(a0)
  72:	632f7473          	csrrci	s0,0x632,30
    j .Lhalt
  76:	5f65726f          	jal	tp,5766c <_etext+0x537a8>
int main() {
  7a:	6574                	flw	fa3,76(a0)
  7c:	6d2f7473          	csrrci	s0,0x6d2,30
    if (my_bss_var0 != 0 || my_bss_var1 != 0) {
  80:	5f79                	li	t5,-2
  82:	6972                	flw	fs2,28(sp)
  84:	5f766373          	csrrsi	t1,0x5f7,12
  88:	7270                	flw	fa2,100(a2)
  8a:	63656a6f          	jal	s4,566c0 <_etext+0x527fc>
  8e:	2f74                	.insn	2, 0x2f74
  90:	7562                	flw	fa0,56(sp)
  92:	6c69                	lui	s8,0x1a
        while (1);
  94:	0064                	addi	s1,sp,12
    test_shift();
  96:	20554e47          	fmsub.s	ft8,fa0,ft5,ft4,rmm
    test_memory();
  9a:	5341                	li	t1,-16
    test_branch();
  9c:	3220                	.insn	2, 0x3220
    __asm__ volatile ("nop");
  9e:	342e                	.insn	2, 0x342e
    uart_puts(hello);
  a0:	2e32                	.insn	2, 0x2e32
  a2:	0030                	addi	a2,sp,8
  a4:	6f6c                	flw	fa1,92(a4)
  a6:	676e                	flw	fa4,216(sp)
  a8:	6c20                	flw	fs0,88(s0)
  aa:	20676e6f          	jal	t3,762b0 <_etext+0x723ec>
    sc_printf("Hello world\n");
  ae:	6e69                	lui	t3,0x1a
  b0:	0074                	addi	a3,sp,12
  b2:	5f5f 6975 746e      	.insn	6, 0x746e69755f5f
  b8:	745f3233          	.insn	4, 0x745f3233
    halt();
  bc:	7300                	flw	fs0,32(a4)
    return 0;  // 这个返回值不会被使用，因为程序已 halt
  be:	72705f63          	blez	t2,7fc <test_float_ops+0x162>
}
  c2:	6e69                	lui	t3,0x1a
  c4:	6674                	flw	fa3,76(a2)
  c6:	6800                	flw	fs0,16(s0)
  c8:	6c61                	lui	s8,0x18
void test_arith(uint32_t AA) {
  ca:	0074                	addi	a3,sp,12
  cc:	6574                	flw	fa3,76(a0)
  ce:	625f7473          	csrrci	s0,0x625,30
  d2:	6172                	flw	ft2,28(sp)
  d4:	636e                	flw	ft6,216(sp)
    int32_t a = 10, b = 20, add_result, sub_result, xor_result, or_result, and_result;
  d6:	0068                	addi	a0,sp,12
  d8:	20554e47          	fmsub.s	ft8,fa0,ft5,ft4,rmm
  dc:	20373143          	fmadd.s	ft2,fa4,ft3,ft4,rup
  e0:	3331                	jal	fffffdec <__stack_top+0xfff6fdec>
    add_result = a + b + AA; // 40 
  e2:	322e                	.insn	2, 0x322e
  e4:	302e                	.insn	2, 0x302e
  e6:	2d20                	.insn	2, 0x2d20
  e8:	616d                	addi	sp,sp,240
  ea:	6962                	flw	fs2,24(sp)
  ec:	693d                	lui	s2,0xf
  ee:	706c                	flw	fa1,100(s0)
  f0:	20663233          	.insn	4, 0x20663233
  f4:	6d2d                	lui	s10,0xb
  f6:	7369                	lui	t1,0xffffa
    sub_result = add_result - b; // 20
  f8:	2d61                	jal	790 <test_float_ops+0xf6>
  fa:	63657073          	csrci	0x636,10
  fe:	323d                	jal	fffffa2c <__stack_top+0xfff6fa2c>
 100:	3130                	.insn	2, 0x3130
 102:	3139                	jal	fffffd10 <__stack_top+0xfff6fd10>
 104:	3132                	.insn	2, 0x3132
 106:	6d2d2033          	.insn	4, 0x6d2d2033
    xor_result = a ^ sub_result; // 30
 10a:	7261                	lui	tp,0xffff8
 10c:	723d6863          	bltu	s10,gp,83c <test_float_ops+0x1a2>
 110:	3376                	.insn	2, 0x3376
 112:	6932                	flw	fs2,12(sp)
 114:	666d                	lui	a2,0x1b
    or_result  = xor_result | sub_result; // 30
 116:	697a5f63          	bge	s4,s7,7b4 <test_float_ops+0x11a>
 11a:	20727363          	bgeu	tp,t2,320 <test_memory+0x74>
 11e:	672d                	lui	a4,0xb
 120:	7400                	flw	fs0,40(s0)
 122:	7365                	lui	t1,0xffff9
    and_result = or_result & add_result; // 8
 124:	5f74                	lw	a3,124(a4)
 126:	756d                	lui	a0,0xffffb
 128:	646c                	flw	fa1,76(s0)
 12a:	7669                	lui	a2,0xffffa
 12c:	7400                	flw	fs0,40(s0)
 12e:	7365                	lui	t1,0xffff9
 130:	5f74                	lw	a3,124(a4)
    if (add_result != 40 || sub_result != 20 || xor_result != 30 || or_result != 30 || and_result != 8) {
 132:	656d                	lui	a0,0x1b
 134:	6f6d                	lui	t5,0x1b
 136:	7972                	flw	fs2,60(sp)
 138:	6c00                	flw	fs0,24(s0)
 13a:	20676e6f          	jal	t3,76340 <_etext+0x7247c>
 13e:	6f6c                	flw	fa1,92(a4)
 140:	676e                	flw	fa4,216(sp)
 142:	7520                	flw	fs0,104(a0)
 144:	736e                	flw	ft6,248(sp)
 146:	6769                	lui	a4,0x1a
 148:	656e                	flw	fa0,216(sp)
 14a:	2064                	.insn	2, 0x2064
 14c:	6e69                	lui	t3,0x1a
 14e:	0074                	addi	a3,sp,12
 150:	6574                	flw	fa3,76(a0)
 152:	735f7473          	csrrci	s0,mhpmevent21h,30
 156:	6968                	flw	fa0,84(a0)
 158:	7466                	flw	fs0,120(sp)
 15a:	7500                	flw	fs0,40(a0)
 15c:	736e                	flw	ft6,248(sp)
 15e:	6769                	lui	a4,0x1a
 160:	656e                	flw	fa0,216(sp)
 162:	2064                	.insn	2, 0x2064
 164:	72616863          	bltu	sp,t1,894 <test_float_ops+0x1fa>
        halt(); // 如果结果不符合预期，则调用 halt 函数
 168:	7500                	flw	fs0,40(a0)
}
 16a:	7261                	lui	tp,0xffff8
 16c:	5f74                	lw	a3,124(a4)
 16e:	7570                	flw	fa2,108(a0)
 170:	7374                	flw	fa3,100(a4)
 172:	7300                	flw	fs0,32(a4)
void test_shift() {
 174:	6f68                	flw	fa0,92(a4)
 176:	7472                	flw	fs0,60(sp)
 178:	6920                	flw	fs0,80(a0)
    int32_t a = 8, b = 4, sub_result, xor_result, or_result, and_result, mul_result, div_result;
 17a:	746e                	flw	fs0,248(sp)
 17c:	7300                	flw	fs0,32(a4)
 17e:	6f68                	flw	fa0,92(a4)
 180:	7472                	flw	fs0,60(sp)
 182:	7520                	flw	fs0,104(a0)
 184:	736e                	flw	ft6,248(sp)
    uint32_t ua = 8, ub = 4;
 186:	6769                	lui	a4,0x1a
 188:	656e                	flw	fa0,216(sp)
 18a:	2064                	.insn	2, 0x2064
 18c:	6e69                	lui	t3,0x1a
 18e:	0074                	addi	a3,sp,12
 190:	6568                	flw	fa0,76(a0)
    asm("sll %0, %1, %2" : "=r" (sub_result) : "r" (a), "r" (b));
 192:	6c6c                	flw	fa1,92(s0)
 194:	616d006f          	j	d07aa <__stack_top+0x407aa>
 198:	6e69                	lui	t3,0x1a
 19a:	6c00                	flw	fs0,24(s0)
 19c:	20676e6f          	jal	t3,763a2 <_etext+0x724de>
 1a0:	6f64                	flw	fs1,92(a4)
    asm("srl %0, %1, %2" : "=r" (xor_result) : "r" (a), "r" (b));
 1a2:	6275                	lui	tp,0x1d
 1a4:	656c                	flw	fa1,76(a0)
 1a6:	6600                	flw	fs0,8(a2)
 1a8:	6f6c                	flw	fa1,92(a4)
 1aa:	7461                	lui	s0,0xffff8
 1ac:	6d00                	flw	fs0,24(a0)
 1ae:	5f79                	li	t5,-2
 1b0:	7362                	flw	ft6,56(sp)
    asm("sra %0, %1, %2" : "=r" (or_result)  : "r" (a), "r" (b));
 1b2:	61765f73          	csrrwi	t5,0x617,12
 1b6:	3072                	.insn	2, 0x3072
 1b8:	6d00                	flw	fs0,24(a0)
 1ba:	5f79                	li	t5,-2
 1bc:	7362                	flw	ft6,56(sp)
 1be:	61765f73          	csrrwi	t5,0x617,12
    asm("slt %0, %1, %2" : "=r" (and_result): "r" (a), "r" (b));
 1c2:	3172                	.insn	2, 0x3172
 1c4:	7200                	flw	fs0,32(a2)
 1c6:	7365                	lui	t1,0xffff9
 1c8:	665f 6c63 7361      	.insn	6, 0x73616c63665f
 1ce:	616e5f73          	csrrwi	t5,0x616,28
    asm("sltu %0, %1, %2": "=r" (mul_result): "r" (ua), "r" (ub));
 1d2:	006e                	c.slli	zero,0x1b
 1d4:	656e                	flw	fa0,216(sp)
 1d6:	61765f77          	.insn	4, 0x61765f77
 1da:	006c                	addi	a1,sp,12
 1dc:	6572                	flw	fa0,28(sp)
 1de:	5f6d                	li	t5,-5
 1e0:	6572                	flw	fa0,28(sp)
    asm("sltu %0, %1, %2": "=r" (div_result): "r" (ub), "r" (ua));
 1e2:	746c7573          	csrrci	a0,0x746,24
 1e6:	7200                	flw	fs0,32(a2)
 1e8:	7365                	lui	t1,0xffff9
 1ea:	645f 7669 7400      	.insn	6, 0x74007669645f
 1f0:	7365                	lui	t1,0xffff9
}
 1f2:	5f74                	lw	a3,124(a4)
 1f4:	00727363          	bgeu	tp,t2,1fa <test_imm>
 1f8:	756d                	lui	a0,0xffffb
void test_imm() {
 1fa:	5f6c                	lw	a1,124(a4)
 1fc:	6572                	flw	fa0,28(sp)
 1fe:	746c7573          	csrrci	a0,0x746,24
    int32_t a = 8, c = 15, add_result, xor_result, or_result, mul_result, and_result, div_result;
 202:	5f00                	lw	s0,56(a4)
 204:	745f 706d 7200      	.insn	6, 0x7200706d745f
 20a:	7365                	lui	t1,0xffff9
    uint32_t ua = 8;
 20c:	6d5f 6c75 7200      	.insn	6, 0x72006c756d5f
    asm("xori %0, %1, %2" : "=r" (add_result) : "r" (a), "i" (4));
 212:	7365                	lui	t1,0xffff9
 214:	6f5f 6676 7200      	.insn	6, 0x720066766f5f
 21a:	7365                	lui	t1,0xffff9
 21c:	735f 6e67 6e6a      	.insn	6, 0x6e6a6e67735f
    asm("ori %0, %1, %2"  : "=r" (xor_result): "r" (a), "i" (4));
 222:	7200                	flw	fs0,32(a2)
 224:	7365                	lui	t1,0xffff9
 226:	665f 6d6e 6461      	.insn	6, 0x64616d6e665f
    asm("andi %0, %1, %2" : "=r" (or_result) : "r" (a), "i" (4));
 22c:	0064                	addi	s1,sp,12
 22e:	746d                	lui	s0,0xffffb
 230:	6d69                	lui	s10,0x1a
 232:	6365                	lui	t1,0x19
    asm("xori %0, %1, %2" : "=r" (or_result) : "r" (ua), "i" (4));
 234:	7274                	flw	fa3,100(a2)
 236:	5f6c                	lw	a1,124(a4)
 238:	74697277          	.insn	4, 0x74697277
 23c:	0065                	c.nop	25
 23e:	6e69                	lui	t3,0x1a
    asm("ori %0, %1, %2"  : "=r" (and_result): "r" (ua), "i" (4));
 240:	5f66                	lw	t5,120(sp)
 242:	6962                	flw	fs2,24(sp)
 244:	7374                	flw	fa3,100(a4)
 246:	7200                	flw	fs0,32(a2)
 248:	7365                	lui	t1,0xffff9
 24a:	735f 6e67 786a      	.insn	6, 0x786a6e67735f
    asm("andi %0, %1, %2" : "=r" (mul_result): "r" (ua), "i" (4));
 250:	7400                	flw	fs0,40(s0)
 252:	7365                	lui	t1,0xffff9
 254:	5f74                	lw	a3,124(a4)
    asm("xori %0, %1, %2" : "=r" (div_result): "r" (c), "i" (255));
 256:	6c66                	flw	fs8,88(sp)
 258:	5f74616f          	jal	sp,4704e <_etext+0x4318a>
 25c:	0073706f          	j	37a62 <_etext+0x33b9e>
 260:	6c66                	flw	fs8,88(sp)
    asm("slli %0, %1, %2" : "=r" (add_result): "r" (a), "i" (2));
 262:	5f74616f          	jal	sp,47058 <_etext+0x43194>
 266:	7669                	lui	a2,0xffffa
 268:	6c61                	lui	s8,0x18
 26a:	7200                	flw	fs0,32(a2)
    asm("srli %0, %1, %2" : "=r" (and_result): "r" (a), "i" (2));
 26c:	7365                	lui	t1,0xffff9
 26e:	665f 7663 5f74      	.insn	6, 0x5f747663665f
 274:	00775f73          	csrrwi	t5,0x7,14
    a = -8;
 278:	6572                	flw	fa0,28(sp)
 27a:	63665f73          	csrrwi	t5,0x636,12
    asm("srai %0, %1, %2" : "=r" (mul_result): "r" (a), "i" (2));
 27e:	7476                	flw	fs0,124(sp)
 280:	735f 775f 0075      	.insn	6, 0x0075775f735f
    a = 8;
 286:	6574                	flw	fa3,76(a0)
 288:	6d5f7473          	csrrci	s0,0x6d5,30
    asm("slti %0, %1, %2" : "=r" (add_result): "r" (a), "i" (15));
 28c:	6974                	flw	fa3,84(a0)
 28e:	656d                	lui	a0,0x1b
 290:	695f 746e 7265      	.insn	6, 0x7265746e695f
 296:	7572                	flw	fa0,60(sp)
    asm("sltiu %0, %1, %2": "=r" (add_result): "r" (ua), "i" (15));
 298:	7470                	flw	fa2,108(s0)
 29a:	7200                	flw	fs0,32(a2)
 29c:	7365                	lui	t1,0xffff9
 29e:	665f 616d 0078      	.insn	6, 0x0078616d665f
}
 2a4:	6572                	flw	fa0,28(sp)
 2a6:	63665f73          	csrrwi	t5,0x636,12
 2aa:	7476                	flw	fs0,124(sp)
void test_memory() {
 2ac:	775f 5f75 0073      	.insn	6, 0x00735f75775f
    char memory[32] = {0xFF, 0xF7, 0x01, 0x02, 0x00};
 2b2:	6176                	flw	ft2,92(sp)
 2b4:	5f6c                	lw	a1,124(a4)
 2b6:	6e650077          	.insn	4, 0x6e650077
 2ba:	6261                	lui	tp,0x18
 2bc:	656c                	flw	fa1,76(a0)
 2be:	745f 6d69 7265      	.insn	6, 0x72656d69745f
 2c4:	695f 746e 7265      	.insn	6, 0x7265746e695f
 2ca:	7572                	flw	fa0,60(sp)
 2cc:	7470                	flw	fa2,108(s0)
 2ce:	7200                	flw	fs0,32(a2)
 2d0:	7365                	lui	t1,0xffff9
 2d2:	735f 6275 6400      	.insn	6, 0x64006275735f
 2d8:	7669                	lui	a2,0xffffa
    short memory_half[16] = {0xFFFF, 0x7FFF, 0x0001, 0xFF00};
 2da:	725f 7365 6c75      	.insn	6, 0x6c757365725f
 2e0:	0074                	addi	a3,sp,12
 2e2:	6572                	flw	fa0,28(sp)
 2e4:	6d665f73          	csrrwi	t5,0x6d6,12
 2e8:	6e69                	lui	t3,0x1a
 2ea:	6600                	flw	fs0,8(a2)
 2ec:	6f6c                	flw	fa1,92(a4)
 2ee:	7461                	lui	s0,0xffff8
 2f0:	755f 6176 006c      	.insn	6, 0x006c6176755f
 2f6:	6572                	flw	fa0,28(sp)
 2f8:	6d665f73          	csrrwi	t5,0x6d6,12
 2fc:	6461                	lui	s0,0x18
 2fe:	0064                	addi	s1,sp,12
 300:	6574                	flw	fa3,76(a0)
 302:	615f7473          	csrrci	s0,htimedeltah,30
 306:	6972                	flw	fs2,28(sp)
 308:	6874                	flw	fa3,84(s0)
 30a:	7200                	flw	fs0,32(a2)
 30c:	6d65                	lui	s10,0x19
 30e:	5f75                	li	t5,-3
 310:	6572                	flw	fa0,28(sp)
 312:	746c7573          	csrrci	a0,0x746,24
 316:	7200                	flw	fs0,32(a2)
    asm("lb %0, 0(%1)" : "=r" (lb_result) : "r" (&memory[0]));
 318:	7365                	lui	t1,0xffff9
 31a:	665f 656c 7600      	.insn	6, 0x7600656c665f
 320:	6c61                	lui	s8,0x18
 322:	775f 0075 756d      	.insn	6, 0x756d0075775f
    asm("lb %0, 1(%1)" : "=r" (lb_result) : "r" (&memory[1]));
 328:	686c                	flw	fa1,84(s0)
 32a:	725f7573          	csrrci	a0,mhpmevent5h,30
 32e:	7365                	lui	t1,0xffff9
 330:	6c75                	lui	s8,0x1d
    asm("lh %0, 0(%1)" : "=r" (lh_result) : "r" (&memory[0]));
 332:	0074                	addi	a3,sp,12
 334:	6572                	flw	fa0,28(sp)
 336:	6e665f73          	csrrwi	t5,0x6e6,12
 33a:	736d                	lui	t1,0xffffb
 33c:	6275                	lui	tp,0x1d
    asm("lh %0, 2(%1)" : "=r" (lh_result) : "r" (&memory[2]));
 33e:	7200                	flw	fs0,32(a2)
 340:	7365                	lui	t1,0xffff9
 342:	665f 746c 6900      	.insn	6, 0x6900746c665f
 348:	746e                	flw	fs0,248(sp)
 34a:	7265                	lui	tp,0xffff9
    asm("lhu %0, 0(%1)": "=r" (lhu_result): "r" (&memory[0]));
 34c:	7572                	flw	fa0,60(sp)
 34e:	7470                	flw	fa2,108(s0)
 350:	695f 696e 0074      	.insn	6, 0x0074696e695f
 356:	6572                	flw	fa0,28(sp)
    asm("lhu %0, 2(%1)": "=r" (lhu_result): "r" (&memory[2]));
 358:	65665f73          	csrrwi	t5,hviprio1h,12
 35c:	0071                	c.nop	28
 35e:	6574                	flw	fa3,76(a0)
 360:	695f7473          	csrrci	s0,0x695,30
 364:	6d6d                	lui	s10,0x1b
}
 366:	7200                	flw	fs0,32(a2)
 368:	7365                	lui	t1,0xffff9
 36a:	665f 6c63 7361      	.insn	6, 0x73616c63665f
void test_muldiv() {
 370:	6e695f73          	csrrwi	t5,0x6e6,18
 374:	0066                	c.slli	zero,0x19
    int32_t a = 0x12345678, b = 0x87654321;
 376:	70617773          	csrrci	a4,0x706,2
 37a:	6570                	flw	fa2,76(a0)
 37c:	5f64                	lw	s1,124(a4)
 37e:	6176                	flw	ft2,92(sp)
 380:	006c                	addi	a1,sp,12
 382:	656d                	lui	a0,0x1b
 384:	6f6d                	lui	t5,0x1b
 386:	7972                	flw	fs2,60(sp)
 388:	685f 6c61 0066      	.insn	6, 0x00666c61685f
    uint32_t ua = 0x12345678, ub = 0x87654321;
 38e:	756d                	lui	a0,0xffffb
 390:	686c                	flw	fa1,84(s0)
 392:	5f75                	li	t5,-3
 394:	6572                	flw	fa0,28(sp)
 396:	746c7573          	csrrci	a0,0x746,24
 39a:	7200                	flw	fs0,32(a2)
 39c:	7365                	lui	t1,0xffff9
 39e:	735f 7271 0074      	.insn	6, 0x00747271735f
 3a4:	6f78                	flw	fa4,92(a4)
    asm("mulh %0, %1, %2"   : "=r"(mulh_result)   : "r"(a), "r"(b));
 3a6:	5f72                	lw	t5,60(sp)
 3a8:	6572                	flw	fa0,28(sp)
 3aa:	746c7573          	csrrci	a0,0x746,24
 3ae:	7300                	flw	fs0,32(a4)
 3b0:	6275                	lui	tp,0x1d
 3b2:	725f 7365 6c75      	.insn	6, 0x6c757365725f
    asm("mulhsu %0, %1, %2" : "=r"(mulhsu_result) : "r"(a), "r"(ub));
 3b8:	0074                	addi	a3,sp,12
 3ba:	5f5f 6e69 3374      	.insn	6, 0x33746e695f5f
 3c0:	5f32                	lw	t5,44(sp)
 3c2:	0074                	addi	a3,sp,12
 3c4:	6572                	flw	fa0,28(sp)
    asm("mulhu %0, %1, %2"  : "=r"(mulhu_result)  : "r"(ua), "r"(ub));
 3c6:	63665f73          	csrrwi	t5,0x636,12
 3ca:	7476                	flw	fs0,124(sp)
 3cc:	775f 735f 6e00      	.insn	6, 0x6e00735f775f
 3d2:	6e61                	lui	t3,0x18
 3d4:	625f 7469 0073      	.insn	6, 0x00737469625f
    a = -11; b = 7;
 3da:	6572                	flw	fa0,28(sp)
 3dc:	67735f73          	csrrwi	t5,0x677,6
 3e0:	6a6e                	flw	fs4,216(sp)
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
 3e2:	6400                	flw	fs0,8(s0)
 3e4:	7669                	lui	a2,0xffffa
 3e6:	5f75                	li	t5,-3
 3e8:	6572                	flw	fa0,28(sp)
 3ea:	746c7573          	csrrci	a0,0x746,24
 3ee:	6100                	flw	fs0,0(a0)
 3f0:	646e                	flw	fs0,216(sp)
    if (mul_result != a * b) halt();  // 简单断言
 3f2:	725f 7365 6c75      	.insn	6, 0x6c757365725f
 3f8:	0074                	addi	a3,sp,12
 3fa:	626c                	flw	fa1,68(a2)
 3fc:	725f 7365 6c75      	.insn	6, 0x6c757365725f
 402:	0074                	addi	a3,sp,12
 404:	6461                	lui	s0,0x18
 406:	5f64                	lw	s1,124(a4)
 408:	6572                	flw	fa0,28(sp)
    a = 0x7fffffff; b = 2;
 40a:	746c7573          	csrrci	a0,0x746,24
 40e:	6d00                	flw	fs0,24(a0)
 410:	6974                	flw	fa3,84(a0)
 412:	656d                	lui	a0,0x1b
 414:	5f706d63          	bltu	zero,s7,a0e <test_mtime_interrupt+0x12>
 418:	74697277          	.insn	4, 0x74697277
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
 41c:	0065                	c.nop	25
 41e:	756d                	lui	a0,0xffffb
 420:	686c                	flw	fa1,84(s0)
 422:	725f 7365 6c75      	.insn	6, 0x6c757365725f
 428:	0074                	addi	a3,sp,12
    if (mul_result != (a * b)) halt();
 42a:	5f646c6f          	jal	s8,46a20 <_etext+0x42b5c>
 42e:	736d                	lui	t1,0xffffb
 430:	6174                	flw	fa3,68(a0)
 432:	7574                	flw	fa3,108(a0)
 434:	65720073          	.insn	4, 0x65720073
 438:	64615f73          	csrrwi	t5,hviprio1,2
 43c:	0064                	addi	s1,sp,12
 43e:	6572                	flw	fa0,28(sp)
 440:	6d665f73          	csrrwi	t5,0x6d6,12
    a = -10; b = 3;
 444:	00627573          	csrrci	a0,0x6,4
 448:	7570                	flw	fa2,108(a0)
 44a:	6474                	flw	fa3,76(s0)
 44c:	7461                	lui	s0,0xffff8
    ua = 10; ub = 3;
 44e:	7200                	flw	fs0,32(a2)
 450:	7365                	lui	t1,0xffff9
 452:	63746977          	.insn	4, 0x63746977
 456:	0068                	addi	a0,sp,12
 458:	7270                	flw	fa2,100(a2)
    asm("div %0, %1, %2"  : "=r"(div_result)  : "r"(a), "r"(b));
 45a:	6e69                	lui	t3,0x1a
 45c:	0074                	addi	a3,sp,12
 45e:	657a6973          	csrrsi	s2,hviprio2h,20
 462:	745f 6100 746c      	.insn	6, 0x746c6100745f
 468:	6c66                	flw	fs8,88(sp)
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
 46a:	6761                	lui	a4,0x18
 46c:	6600                	flw	fs0,8(a2)
 46e:	6172                	flw	ft2,28(sp)
 470:	61705f63          	blez	s7,a8e <putchar+0xc>
 474:	7472                	flw	fs0,60(sp)
 476:	6f00                	flw	fs0,24(a4)
 478:	7475                	lui	s0,0xffffd
    if (div_result != (a / b)) halt();   // -10 / 3 == -3
 47a:	705f 7274 5f00      	.insn	6, 0x5f007274705f
 480:	625f 6975 746c      	.insn	6, 0x746c6975625f
 486:	6e69                	lui	t3,0x1a
 488:	765f 5f61 696c      	.insn	6, 0x696c5f61765f
 48e:	70007473          	csrrci	s0,0x700,0
    if (divu_result != (ua / ub)) halt(); // 10 / 3 == 3
 492:	7475                	lui	s0,0xffffd
 494:	72616863          	bltu	sp,t1,bc4 <getuint+0x6>
 498:	6400                	flw	fs0,8(s0)
 49a:	6769                	lui	a4,0x1a
 49c:	63730073          	.insn	4, 0x63730073
 4a0:	705f 7475 0073      	.insn	6, 0x00737475705f
 4a6:	6964                	flw	fs1,84(a0)
 4a8:	00746967          	.insn	4, 0x00746967
    asm("rem %0, %1, %2"  : "=r"(rem_result)  : "r"(a), "r"(b));
 4ac:	6176                	flw	ft2,92(sp)
 4ae:	756c                	flw	fa1,108(a0)
 4b0:	0065                	c.nop	25
 4b2:	7270                	flw	fa2,100(a2)
 4b4:	7365636f          	jal	t1,56bea <_etext+0x52d26>
 4b8:	72705f73          	csrrwi	t5,mhpmevent7h,0
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
 4bc:	6365                	lui	t1,0x19
 4be:	7369                	lui	t1,0xffffa
 4c0:	6f69                	lui	t5,0x1a
 4c2:	006e                	c.slli	zero,0x1b
 4c4:	6c727473          	csrrci	s0,0x6c7,4
 4c8:	6e65                	lui	t3,0x19
    if (rem_result != (a % b)) halt();   // -10 % 3 == -1
 4ca:	7700                	flw	fs0,40(a4)
 4cc:	6469                	lui	s0,0x1a
 4ce:	6874                	flw	fa3,84(s0)
 4d0:	6700                	flw	fs0,8(a4)
 4d2:	7465                	lui	s0,0xffff9
 4d4:	6975                	lui	s2,0x1d
 4d6:	746e                	flw	fs0,248(sp)
 4d8:	6400                	flw	fs0,8(s0)
 4da:	7461                	lui	s0,0xffff8
 4dc:	0061                	c.nop	24
 4de:	6162                	flw	ft2,24(sp)
 4e0:	75006573          	csrrsi	a0,0x750,0
    if (remu_result != (ua % ub)) halt(); // 10 % 3 == 1
 4e4:	736e                	flw	ft6,248(sp)
 4e6:	6769                	lui	a4,0x1a
 4e8:	656e                	flw	fa0,216(sp)
 4ea:	5f64                	lw	s1,124(a4)
 4ec:	756e                	flw	fa0,248(sp)
 4ee:	626d                	lui	tp,0x1b
 4f0:	7265                	lui	tp,0xffff9
 4f2:	5f00                	lw	s0,56(a4)
 4f4:	675f 756e 5f63      	.insn	6, 0x5f63756e675f
    a = 123; b = 0;
 4fa:	6176                	flw	ft2,92(sp)
 4fc:	6c5f 7369 0074      	.insn	6, 0x007473696c5f
 502:	666c                	flw	fa1,76(a2)
 504:	616c                	flw	fa1,68(a0)
    asm("div %0, %1, %2"  : "=r"(div_result) : "r"(a), "r"(b));
 506:	616c0067          	jr	1558(s8) # 1d616 <_etext+0x19752>
 50a:	665f7473          	csrrci	s0,0x665,30
 50e:	746d                	lui	s0,0xffffb
 510:	6700                	flw	fs0,8(a4)
 512:	7465                	lui	s0,0xffff9
 514:	6e69                	lui	t3,0x1a
    asm("rem %0, %1, %2"  : "=r"(rem_result) : "r"(a), "r"(b));
 516:	0074                	addi	a3,sp,12
 518:	6568                	flw	fa0,76(a0)
 51a:	5f78                	lw	a4,124(a4)
 51c:	0041                	c.nop	16
 51e:	7270                	flw	fa2,100(a2)
 520:	6e69                	lui	t3,0x1a
 522:	6474                	flw	fa3,76(s0)
 524:	6c62756f          	jal	a0,27bea <_etext+0x23d26>
    ua = 123; ub = 0;
 528:	4665                	li	a2,25
 52a:	6200                	flw	fs0,0(a2)
 52c:	6675                	lui	a2,0x1d
 52e:	656c                	flw	fa1,76(a0)
 530:	006e                	c.slli	zero,0x1b
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
 532:	6e69                	lui	t3,0x1a
 534:	5f74                	lw	a3,124(a4)
 536:	6170                	flw	fa2,68(a0)
 538:	7472                	flw	fs0,60(sp)
 53a:	7000                	flw	fs0,32(s0)
 53c:	6972                	flw	fs2,28(sp)
 53e:	746e                	flw	fs0,248(sp)
 540:	756e                	flw	fa0,248(sp)
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
 542:	006d                	c.nop	27
 544:	6e69                	lui	t3,0x1a
 546:	705f 7274 7000      	.insn	6, 0x70007274705f
 54c:	6972                	flw	fs2,28(sp)
 54e:	746e                	flw	fs0,248(sp)
 550:	5f66                	lw	t5,120(sp)
    a = (int32_t)0x80000000; b = -1;
 552:	7570                	flw	fa2,108(a0)
 554:	6374                	flw	fa3,68(a4)
 556:	0068                	addi	a0,sp,12
 558:	7076                	flw	ft0,124(sp)
 55a:	6972                	flw	fs2,28(sp)
 55c:	746e                	flw	fs0,248(sp)
 55e:	6d66                	flw	fs10,88(sp)
    asm("div %0, %1, %2"  : "=r"(div_result) : "r"(a), "r"(b));
 560:	0074                	addi	a3,sp,12
 562:	6170                	flw	fa2,68(a0)
 564:	6364                	flw	fs1,68(a4)
 566:	7300                	flw	fs0,32(a4)
 568:	7274                	flw	fa3,100(a2)
 56a:	6c6e                	flw	fs8,216(sp)
 56c:	6e65                	lui	t3,0x19
 56e:	6400                	flw	fs0,8(s0)
    asm("rem %0, %1, %2"  : "=r"(rem_result) : "r"(a), "r"(b));
 570:	7369                	lui	t1,0xffffa
 572:	6261                	lui	tp,0x18
 574:	656c                	flw	fa1,76(a0)
 576:	735f 666f 7774      	.insn	6, 0x7774666f735f
 57c:	7261                	lui	tp,0xffff8
 57e:	5f65                	li	t5,-7
    ua = 0xFFFFFFFE; ub = 2;
 580:	6e69                	lui	t3,0x1a
 582:	6574                	flw	fa3,76(a0)
 584:	7272                	flw	ft4,60(sp)
 586:	7075                	c.lui	zero,0xffffd
 588:	0074                	addi	a3,sp,12
 58a:	5f737973          	csrrci	s2,0x5f7,6
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(ua), "r"(ub));
 58e:	6265                	lui	tp,0x19
 590:	6572                	flw	fa0,28(sp)
 592:	6b61                	lui	s6,0x18
 594:	6d00                	flw	fs0,24(a0)
 596:	7674                	flw	fa3,108(a2)
 598:	6c61                	lui	s8,0x18
 59a:	6400                	flw	fs0,8(s0)
    if (mul_result != (int32_t)(ua * ub)) halt();
 59c:	7369                	lui	t1,0xffffa
 59e:	6261                	lui	tp,0x18
 5a0:	656c                	flw	fa1,76(a0)
 5a2:	745f 6d69 7265      	.insn	6, 0x72656d69745f
 5a8:	695f 746e 7265      	.insn	6, 0x7265746e695f
 5ae:	7572                	flw	fa0,60(sp)
 5b0:	7470                	flw	fa2,108(s0)
 5b2:	6d00                	flw	fs0,24(a0)
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
 5b4:	6974                	flw	fa3,84(a0)
 5b6:	656d                	lui	a0,0x1b
 5b8:	5f706d63          	bltu	zero,s7,bb2 <getint+0x68>
 5bc:	6572                	flw	fa0,28(sp)
 5be:	6461                	lui	s0,0x18
 5c0:	7400                	flw	fs0,40(s0)
 5c2:	6172                	flw	ft2,28(sp)
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
 5c4:	5f70                	lw	a2,124(a4)
 5c6:	6168                	flw	fa0,68(a0)
 5c8:	646e                	flw	fs0,216(sp)
 5ca:	656c                	flw	fa1,76(a0)
 5cc:	5f72                	lw	t5,60(sp)
 5ce:	746d0063          	beq	s10,t1,d0e <printnum+0xe0>
 5d2:	6d69                	lui	s10,0x1a
    if (divu_result != (ua / ub)) halt();
 5d4:	5f65                	li	t5,-7
 5d6:	74697277          	.insn	4, 0x74697277
 5da:	0065                	c.nop	25
 5dc:	6e65                	lui	t3,0x19
 5de:	6261                	lui	tp,0x18
 5e0:	656c                	flw	fa1,76(a0)
 5e2:	735f 666f 7774      	.insn	6, 0x7774666f735f
 5e8:	7261                	lui	tp,0xffff8
 5ea:	5f65                	li	t5,-7
    if (remu_result != (ua % ub)) halt();
 5ec:	6e69                	lui	t3,0x1a
 5ee:	6574                	flw	fa3,76(a0)
 5f0:	7272                	flw	ft4,60(sp)
 5f2:	7075                	c.lui	zero,0xffffd
 5f4:	0074                	addi	a3,sp,12
 5f6:	6e69                	lui	t3,0x1a
 5f8:	5f727473          	csrrci	s0,0x5f7,4
 5fc:	6e69                	lui	t3,0x1a
 5fe:	6f66                	flw	ft10,88(sp)
 600:	6d00                	flw	fs0,24(a0)
 602:	6974                	flw	fa3,84(a0)
}
 604:	656d                	lui	a0,0x1b
 606:	725f 6165 0064      	.insn	6, 0x00646165725f
 60c:	636d                	lui	t1,0x1b
void test_branch() {
 60e:	7561                	lui	a0,0xffff8
 610:	6d006573          	csrrsi	a0,0x6d0,0
    uint32_t ua = 10, ub = 20;
 614:	7065                	c.lui	zero,0xffff9
 616:	6f630063          	beq	t1,s6,cf6 <printnum+0xc8>
 61a:	6564                	flw	fs1,76(a0)
 61c:	7300                	flw	fs0,32(a4)
 61e:	7379                	lui	t1,0xffffe
    asm(
 620:	695f 0064 6e65      	.insn	6, 0x6e650064695f
 626:	6261                	lui	tp,0x18
 628:	656c                	flw	fa1,76(a0)
 62a:	6d00                	flw	fs0,24(a0)
    asm(
 62c:	7865                	lui	a6,0xffff9
    asm(
 62e:	5f74                	lw	a3,124(a4)
 630:	6168                	flw	fa0,68(a0)
 632:	646e                	flw	fs0,216(sp)
 634:	656c                	flw	fa1,76(a0)
 636:	5f72                	lw	t5,60(sp)
 638:	736d0063          	beq	s10,s6,d58 <printnum+0x12a>
}
 63c:	5f74666f          	jal	a2,47432 <_etext+0x4356e>
 640:	6168                	flw	fa0,68(a0)
 642:	646e                	flw	fs0,216(sp)
void test_csr() {
 644:	656c                	flw	fa1,76(a0)
 646:	5f72                	lw	t5,60(sp)
 648:	79730063          	beq	t1,s7,dc8 <printdoubleF+0x2c>
    uint32_t old_mstatus = read_csr(mstatus); 
 64c:	63655f73          	csrrwi	t5,0x636,10
 650:	6c61                	lui	s8,0x18
 652:	006c                	addi	a1,sp,12
 654:	746d                	lui	s0,0xffffb
 656:	6d69                	lui	s10,0x1a
 658:	6365                	lui	t1,0x19
    set_csr(mstatus, MSTATUS_MIE);
 65a:	706d                	c.lui	zero,0xffffb
 65c:	6d00                	flw	fs0,24(a0)
 65e:	6974                	flw	fa3,84(a0)
 660:	656d                	lui	a0,0x1b
    clear_csr(mstatus, MSTATUS_MIE);
 662:	6d00                	flw	fs0,24(a0)
 664:	6974                	flw	fa3,84(a0)
 666:	656d                	lui	a0,0x1b
 668:	6c727463          	bgeu	tp,t2,d30 <printnum+0x102>
    uint32_t new_val = 0xA5A5A5A5;
 66c:	725f 6165 0064      	.insn	6, 0x00646165725f
 672:	746d                	lui	s0,0xffffb
 674:	6d69                	lui	s10,0x1a
    uint32_t swapped_val = swap_csr(mstatus, new_val);
 676:	7265                	lui	tp,0xffff9
 678:	685f 6e61 6c64      	.insn	6, 0x6c646e61685f
 67e:	7265                	lui	tp,0xffff9
 680:	635f 7500 7261      	.insn	6, 0x72617500635f
 686:	5f74                	lw	a3,124(a4)
 688:	7570                	flw	fa2,108(a0)
    write_csr(mstatus, old_mstatus);
 68a:	6374                	flw	fa3,68(a4)
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
    li t0, 0                  # 加载常数 0 到 t0
   0:	ffff                	.insn	2, 0xffff
    mv ra, t0                 # x1: 返回地址寄存器（ra）
   2:	ffff                	.insn	2, 0xffff
	...
    mv s4, t0
   c:	0078                	addi	a4,sp,12
    mv s5, t0
   e:	0000                	unimp
    mv s6, t0
  10:	3e00                	.insn	2, 0x3e00
    mv s7, t0
  12:	0000                	unimp
    mv s8, t0
  14:	3e92                	.insn	2, 0x3e92
	...

Disassembly of section .debug_line_str:

00000000 <.debug_line_str>:
    li t0, 0                  # 加载常数 0 到 t0
   0:	6d6f682f          	.insn	4, 0x6d6f682f
    mv s0, t0                 # x8: 帧指针（fp）
   4:	2f65                	jal	7bc <test_float_ops+0x122>
    mv s1, t0
   6:	797a                	flw	fs2,188(sp)
    mv s2, t0
   8:	2f79                	jal	7a6 <test_float_ops+0x10c>
    mv s3, t0
   a:	6f636f63          	bltu	t1,s6,708 <test_float_ops+0x6e>
    mv s5, t0
   e:	775f 726f 2f6b      	.insn	6, 0x2f6b726f775f
    mv s8, t0
  14:	6f636f63          	bltu	t1,s6,712 <test_float_ops+0x78>
    mv s10, t0
  18:	6554                	flw	fa3,12(a0)
    mv s11, t0
  1a:	4d2f7473          	csrrci	s0,0x4d2,30
    mv a1, t0
  1e:	5679                	li	a2,-2
    mv a2, t0
  20:	7865                	lui	a6,0xffff9
    mv a3, t0
  22:	745f 7365 2f74      	.insn	6, 0x2f747365745f
    mv a6, t0
  28:	65726f63          	bltu	tp,s7,686 <test_csr+0x42>
    mv t1, t0
  2c:	745f 7365 2f74      	.insn	6, 0x2f747365745f
    mv t4, t0
  32:	796d                	lui	s2,0xffffb
    mv t5, t0
  34:	725f 7369 7663      	.insn	6, 0x76637369725f
    la sp, __stack_top        # 将堆栈顶部地址加载到 sp 寄存器中
  3a:	705f 6f72 656a      	.insn	6, 0x656a6f72705f
    la t0, _sbss              # t0 = .bss 段起始地址
  40:	732f7463          	bgeu	t5,s2,768 <test_float_ops+0xce>
  44:	6372                	flw	ft6,28(sp)
  46:	69616d2f          	.insn	4, 0x69616d2f
    la t1, _ebss              # t1 = .bss 段结束地址
  4a:	2e6e                	.insn	2, 0x2e6e
  4c:	682f0063          	beq	t5,sp,6cc <test_float_ops+0x32>
    bge t0, t1, .bss_done     # 如果 t0 >= t1，跳过清零
  50:	2f656d6f          	jal	s10,56346 <_etext+0x52482>
    sw zero, 0(t0)            # 将零存储到 .bss 的当前地址
  54:	797a                	flw	fs2,188(sp)
  56:	2f79                	jal	7f4 <test_float_ops+0x15a>
    addi t0, t0, 4            # 移动到下一个 4 字节地址
  58:	6f636f63          	bltu	t1,s6,756 <test_float_ops+0xbc>
    blt t0, t1, .bss_clear    # 如果 t0 < t1，继续清零
  5c:	775f 726f 2f6b      	.insn	6, 0x2f6b726f775f
    la   t0, vector_table             # vector_table为中断向量表基址
  62:	6f636f63          	bltu	t1,s6,760 <test_float_ops+0xc6>
    li   t1, 1                        # 1 = vectored mode
  66:	6554                	flw	fa3,12(a0)
    slli t1, t1, 0                    # MODE=1 (最低位)
  68:	4d2f7473          	csrrci	s0,0x4d2,30
    or   t0, t0, t1                   # base | 1
  6c:	5679                	li	a2,-2
  6e:	7865                	lui	a6,0xffff9
    csrw mtvec, t0
  70:	745f 7365 2f74      	.insn	6, 0x2f747365745f
    j .Lhalt
  76:	65726f63          	bltu	tp,s7,6d4 <test_float_ops+0x3a>
int main() {
  7a:	745f 7365 2f74      	.insn	6, 0x2f747365745f
    if (my_bss_var0 != 0 || my_bss_var1 != 0) {
  80:	796d                	lui	s2,0xffffb
  82:	725f 7369 7663      	.insn	6, 0x76637369725f
  88:	705f 6f72 656a      	.insn	6, 0x656a6f72705f
  8e:	622f7463          	bgeu	t5,sp,6b6 <test_float_ops+0x1c>
  92:	6975                	lui	s2,0x1d
        while (1);
  94:	646c                	flw	fa1,76(s0)
    test_shift();
  96:	2f00                	.insn	2, 0x2f00
    test_muldiv();
  98:	6f68                	flw	fa0,92(a4)
    test_memory();
  9a:	656d                	lui	a0,0x1b
    test_branch();
  9c:	79797a2f          	.insn	4, 0x79797a2f
    uart_puts(hello);
  a0:	636f632f          	.insn	4, 0x636f632f
  a4:	6f775f6f          	jal	t5,75f9a <_etext+0x720d6>
  a8:	6b72                	flw	fs6,28(sp)
  aa:	636f632f          	.insn	4, 0x636f632f
    sc_printf("Hello world\n");
  ae:	7365546f          	jal	s0,557e4 <_etext+0x51920>
  b2:	2f74                	.insn	2, 0x2f74
  b4:	794d                	lui	s2,0xffff3
  b6:	6556                	flw	fa0,84(sp)
  b8:	5f78                	lw	a4,124(a4)
    halt();
  ba:	6574                	flw	fa3,76(a0)
  bc:	632f7473          	csrrci	s0,0x632,30
}
  c0:	5f65726f          	jal	tp,576b6 <_etext+0x537f2>
  c4:	6574                	flw	fa3,76(a0)
  c6:	6d2f7473          	csrrci	s0,0x6d2,30
void test_arith(uint32_t AA) {
  ca:	5f79                	li	t5,-2
  cc:	6972                	flw	fs2,28(sp)
  ce:	5f766373          	csrrsi	t1,0x5f7,12
  d2:	7270                	flw	fa2,100(a2)
  d4:	63656a6f          	jal	s4,5670a <_etext+0x52846>
    int32_t a = 10, b = 20, add_result, sub_result, xor_result, or_result, and_result;
  d8:	2f74                	.insn	2, 0x2f74
  da:	00637273          	csrrci	tp,0x6,6
  de:	74706f2f          	.insn	4, 0x74706f2f
    add_result = a + b + AA; // 40 
  e2:	7263732f          	.insn	4, 0x7263732f
  e6:	5f31                	li	t5,-20
  e8:	6972                	flw	fs2,28(sp)
  ea:	5f766373          	csrrsi	t1,0x5f7,12
  ee:	6f74                	flw	fa3,92(a4)
  f0:	722f6c6f          	jal	s8,f6812 <__stack_top+0x66812>
  f4:	7369                	lui	t1,0xffffa
  f6:	672d7663          	bgeu	s10,s2,762 <test_float_ops+0xc8>
    sub_result = add_result - b; // 20
  fa:	722f6363          	bltu	t5,sp,820 <test_float_ops+0x186>
  fe:	7369                	lui	t1,0xffffa
 100:	34367663          	bgeu	a2,gp,44c <test_muldiv+0xde>
 104:	752d                	lui	a0,0xfffeb
 106:	6b6e                	flw	fs6,216(sp)
    xor_result = a ^ sub_result; // 30
 108:	6f6e                	flw	ft10,216(sp)
 10a:	652d6e77          	.insn	4, 0x652d6e77
 10e:	666c                	flw	fa1,76(a2)
 110:	636e692f          	.insn	4, 0x636e692f
 114:	756c                	flw	fa1,108(a0)
    or_result  = xor_result | sub_result; // 30
 116:	6564                	flw	fs1,76(a0)
 118:	63616d2f          	.insn	4, 0x63616d2f
 11c:	6968                	flw	fa0,84(a0)
 11e:	656e                	flw	fa0,216(sp)
 120:	2f00                	.insn	2, 0x2f00
 122:	2f74706f          	j	47c18 <_etext+0x43d54>
    and_result = or_result & add_result; // 8
 126:	31726373          	csrrsi	t1,0x317,4
 12a:	725f 7369 7663      	.insn	6, 0x76637369725f
 130:	745f 6f6f 2f6c      	.insn	6, 0x2f6c6f6f745f
    if (add_result != 40 || sub_result != 20 || xor_result != 30 || or_result != 30 || and_result != 8) {
 136:	6972                	flw	fs2,28(sp)
 138:	2d766373          	csrrsi	t1,0x2d7,12
 13c:	2f636367          	.insn	4, 0x2f636367
 140:	6972                	flw	fs2,28(sp)
 142:	36766373          	csrrsi	t1,0x367,12
 146:	2d34                	.insn	2, 0x2d34
 148:	6e75                	lui	t3,0x1d
 14a:	776f6e6b          	.insn	4, 0x776f6e6b
 14e:	2d6e                	.insn	2, 0x2d6e
 150:	6c65                	lui	s8,0x19
 152:	2f66                	.insn	2, 0x2f66
 154:	6e69                	lui	t3,0x1a
 156:	64756c63          	bltu	a0,t2,7ae <test_float_ops+0x114>
 15a:	2f65                	jal	912 <test_float_ops+0x278>
 15c:	00737973          	csrrci	s2,0x7,6
 160:	6d6f682f          	.insn	4, 0x6d6f682f
 164:	2f65                	jal	91c <test_float_ops+0x282>
        halt(); // 如果结果不符合预期，则调用 halt 函数
 166:	797a                	flw	fs2,188(sp)
 168:	2f79                	jal	906 <test_float_ops+0x26c>
}
 16a:	6f636f63          	bltu	t1,s6,868 <test_float_ops+0x1ce>
 16e:	775f 726f 2f6b      	.insn	6, 0x2f6b726f775f
void test_shift() {
 174:	6f636f63          	bltu	t1,s6,872 <test_float_ops+0x1d8>
 178:	6554                	flw	fa3,12(a0)
    int32_t a = 8, b = 4, sub_result, xor_result, or_result, and_result, mul_result, div_result;
 17a:	4d2f7473          	csrrci	s0,0x4d2,30
 17e:	5679                	li	a2,-2
 180:	7865                	lui	a6,0xffff9
 182:	745f 7365 2f74      	.insn	6, 0x2f747365745f
    uint32_t ua = 8, ub = 4;
 188:	65726f63          	bltu	tp,s7,7e6 <test_float_ops+0x14c>
 18c:	745f 7365 2f74      	.insn	6, 0x2f747365745f
    asm("sll %0, %1, %2" : "=r" (sub_result) : "r" (a), "r" (b));
 192:	796d                	lui	s2,0xffffb
 194:	725f 7369 7663      	.insn	6, 0x76637369725f
 19a:	705f 6f72 656a      	.insn	6, 0x656a6f72705f
 1a0:	632f7463          	bgeu	t5,s2,7c8 <test_float_ops+0x12e>
    asm("srl %0, %1, %2" : "=r" (xor_result) : "r" (a), "r" (b));
 1a4:	696c                	flw	fa1,84(a0)
 1a6:	0062                	c.slli	zero,0x18
 1a8:	645f 6665 7561      	.insn	6, 0x75616665645f
 1ae:	746c                	flw	fa1,108(s0)
 1b0:	745f 7079 7365      	.insn	6, 0x73657079745f
    asm("sra %0, %1, %2" : "=r" (or_result)  : "r" (a), "r" (b));
 1b6:	682e                	flw	fa6,200(sp)
 1b8:	5f00                	lw	s0,56(a4)
 1ba:	69647473          	csrrci	s0,0x696,8
 1be:	746e                	flw	fs0,248(sp)
 1c0:	682e                	flw	fa6,200(sp)
    asm("slt %0, %1, %2" : "=r" (and_result): "r" (a), "r" (b));
 1c2:	7400                	flw	fs0,40(s0)
 1c4:	6e69                	lui	t3,0x1a
 1c6:	5f79                	li	t5,-2
 1c8:	74737973          	csrrci	s2,0x747,6
 1cc:	6d65                	lui	s10,0x19
 1ce:	682e                	flw	fa6,200(sp)
 1d0:	6100                	flw	fs0,0(a0)
    asm("sltu %0, %1, %2": "=r" (mul_result): "r" (ua), "r" (ub));
 1d2:	6372                	flw	ft6,28(sp)
 1d4:	5f68                	lw	a0,124(a4)
 1d6:	6574                	flw	fa3,76(a0)
 1d8:	755f7473          	csrrci	s0,0x755,30
 1dc:	6974                	flw	fa3,84(a0)
 1de:	2e6c                	.insn	2, 0x2e6c
 1e0:	0068                	addi	a0,sp,12
    asm("sltu %0, %1, %2": "=r" (div_result): "r" (ub), "r" (ua));
 1e2:	705f6373          	csrrsi	t1,0x705,30
 1e6:	6972                	flw	fs2,28(sp)
 1e8:	746e                	flw	fs0,248(sp)
 1ea:	682e                	flw	fa6,200(sp)
 1ec:	7600                	flw	fs0,40(a2)
 1ee:	7269                	lui	tp,0xffffa
 1f0:	5f74                	lw	a3,124(a4)
}
 1f2:	6175                	addi	sp,sp,368
 1f4:	7472                	flw	fs0,60(sp)
 1f6:	682e                	flw	fa6,200(sp)
 1f8:	2f00                	.insn	2, 0x2f00
void test_imm() {
 1fa:	6f68                	flw	fa0,92(a4)
 1fc:	656d                	lui	a0,0x1b
 1fe:	79797a2f          	.insn	4, 0x79797a2f
    int32_t a = 8, c = 15, add_result, xor_result, or_result, mul_result, and_result, div_result;
 202:	636f632f          	.insn	4, 0x636f632f
 206:	6f775f6f          	jal	t5,760fc <_etext+0x72238>
 20a:	6b72                	flw	fs6,28(sp)
    uint32_t ua = 8;
 20c:	636f632f          	.insn	4, 0x636f632f
 210:	7365546f          	jal	s0,55946 <_etext+0x51a82>
    asm("xori %0, %1, %2" : "=r" (add_result) : "r" (a), "i" (4));
 214:	2f74                	.insn	2, 0x2f74
 216:	794d                	lui	s2,0xffff3
 218:	6556                	flw	fa0,84(sp)
 21a:	5f78                	lw	a4,124(a4)
 21c:	6574                	flw	fa3,76(a0)
    asm("ori %0, %1, %2"  : "=r" (xor_result): "r" (a), "i" (4));
 21e:	632f7473          	csrrci	s0,0x632,30
 222:	5f65726f          	jal	tp,57818 <_etext+0x53954>
 226:	6574                	flw	fa3,76(a0)
 228:	6d2f7473          	csrrci	s0,0x6d2,30
    asm("andi %0, %1, %2" : "=r" (or_result) : "r" (a), "i" (4));
 22c:	5f79                	li	t5,-2
 22e:	6972                	flw	fs2,28(sp)
 230:	5f766373          	csrrsi	t1,0x5f7,12
    asm("xori %0, %1, %2" : "=r" (or_result) : "r" (ua), "i" (4));
 234:	7270                	flw	fa2,100(a2)
 236:	63656a6f          	jal	s4,5686c <_etext+0x529a8>
 23a:	2f74                	.insn	2, 0x2f74
 23c:	62696c63          	bltu	s2,t1,874 <test_float_ops+0x1da>
    asm("ori %0, %1, %2"  : "=r" (and_result): "r" (ua), "i" (4));
 240:	6372612f          	.insn	4, 0x6372612f
 244:	5f68                	lw	a0,124(a4)
 246:	6574                	flw	fa3,76(a0)
 248:	755f7473          	csrrci	s0,0x755,30
    asm("andi %0, %1, %2" : "=r" (mul_result): "r" (ua), "i" (4));
 24c:	6974                	flw	fa3,84(a0)
 24e:	2e6c                	.insn	2, 0x2e6c
 250:	682f0063          	beq	t5,sp,8d0 <test_float_ops+0x236>
 254:	2f656d6f          	jal	s10,5654a <_etext+0x52686>
    asm("xori %0, %1, %2" : "=r" (div_result): "r" (c), "i" (255));
 258:	797a                	flw	fs2,188(sp)
 25a:	2f79                	jal	9f8 <test_float_ops+0x35e>
 25c:	6f636f63          	bltu	t1,s6,95a <test_float_ops+0x2c0>
 260:	775f 726f 2f6b      	.insn	6, 0x2f6b726f775f
    asm("slli %0, %1, %2" : "=r" (add_result): "r" (a), "i" (2));
 266:	6f636f63          	bltu	t1,s6,964 <test_float_ops+0x2ca>
 26a:	6554                	flw	fa3,12(a0)
    asm("srli %0, %1, %2" : "=r" (and_result): "r" (a), "i" (2));
 26c:	4d2f7473          	csrrci	s0,0x4d2,30
 270:	5679                	li	a2,-2
 272:	7865                	lui	a6,0xffff9
 274:	745f 7365 2f74      	.insn	6, 0x2f747365745f
    a = -8;
 27a:	65726f63          	bltu	tp,s7,8d8 <test_float_ops+0x23e>
    asm("srai %0, %1, %2" : "=r" (mul_result): "r" (a), "i" (2));
 27e:	745f 7365 2f74      	.insn	6, 0x2f747365745f
 284:	796d                	lui	s2,0xffffb
    a = 8;
 286:	725f 7369 7663      	.insn	6, 0x76637369725f
    asm("slti %0, %1, %2" : "=r" (add_result): "r" (a), "i" (15));
 28c:	705f 6f72 656a      	.insn	6, 0x656a6f72705f
 292:	632f7463          	bgeu	t5,s2,8ba <test_float_ops+0x220>
 296:	696c                	flw	fa1,84(a0)
    asm("sltiu %0, %1, %2": "=r" (add_result): "r" (ua), "i" (15));
 298:	2f62                	.insn	2, 0x2f62
 29a:	705f6373          	csrrsi	t1,0x705,30
 29e:	6972                	flw	fs2,28(sp)
 2a0:	746e                	flw	fs0,248(sp)
 2a2:	632e                	flw	ft6,200(sp)
}
 2a4:	2f00                	.insn	2, 0x2f00
 2a6:	2f74706f          	j	47d9c <_etext+0x43ed8>
 2aa:	31726373          	csrrsi	t1,0x317,4
void test_memory() {
 2ae:	725f 7369 7663      	.insn	6, 0x76637369725f
    char memory[32] = {0xFF, 0xF7, 0x01, 0x02, 0x00};
 2b4:	745f 6f6f 2f6c      	.insn	6, 0x2f6c6f6f745f
 2ba:	6972                	flw	fs2,28(sp)
 2bc:	2d766373          	csrrsi	t1,0x2d7,12
 2c0:	2f636367          	.insn	4, 0x2f636367
 2c4:	696c                	flw	fa1,84(a0)
 2c6:	2f62                	.insn	2, 0x2f62
 2c8:	2f636367          	.insn	4, 0x2f636367
 2cc:	6972                	flw	fs2,28(sp)
 2ce:	36766373          	csrrsi	t1,0x367,12
 2d2:	2d34                	.insn	2, 0x2d34
 2d4:	6e75                	lui	t3,0x1d
 2d6:	776f6e6b          	.insn	4, 0x776f6e6b
    short memory_half[16] = {0xFFFF, 0x7FFF, 0x0001, 0xFF00};
 2da:	2d6e                	.insn	2, 0x2d6e
 2dc:	6c65                	lui	s8,0x19
 2de:	2f66                	.insn	2, 0x2f66
 2e0:	3331                	jal	ffffffec <__stack_top+0xfff6ffec>
 2e2:	322e                	.insn	2, 0x322e
 2e4:	302e                	.insn	2, 0x302e
 2e6:	636e692f          	.insn	4, 0x636e692f
 2ea:	756c                	flw	fa1,108(a0)
 2ec:	6564                	flw	fs1,76(a0)
 2ee:	2f00                	.insn	2, 0x2f00
 2f0:	2f74706f          	j	47de6 <_etext+0x43f22>
 2f4:	31726373          	csrrsi	t1,0x317,4
 2f8:	725f 7369 7663      	.insn	6, 0x76637369725f
 2fe:	745f 6f6f 2f6c      	.insn	6, 0x2f6c6f6f745f
 304:	6972                	flw	fs2,28(sp)
 306:	2d766373          	csrrsi	t1,0x2d7,12
 30a:	2f636367          	.insn	4, 0x2f636367
 30e:	6972                	flw	fs2,28(sp)
 310:	36766373          	csrrsi	t1,0x367,12
 314:	2d34                	.insn	2, 0x2d34
 316:	6e75                	lui	t3,0x1d
    asm("lb %0, 0(%1)" : "=r" (lb_result) : "r" (&memory[0]));
 318:	776f6e6b          	.insn	4, 0x776f6e6b
 31c:	2d6e                	.insn	2, 0x2d6e
 31e:	6c65                	lui	s8,0x19
 320:	2f66                	.insn	2, 0x2f66
 322:	6e69                	lui	t3,0x1a
    asm("lb %0, 1(%1)" : "=r" (lb_result) : "r" (&memory[1]));
 324:	64756c63          	bltu	a0,t2,97c <test_float_ops+0x2e2>
 328:	0065                	c.nop	25
 32a:	64647473          	csrrci	s0,hviprio1,8
 32e:	6665                	lui	a2,0x19
 330:	682e                	flw	fa6,200(sp)
    asm("lh %0, 0(%1)" : "=r" (lh_result) : "r" (&memory[0]));
 332:	7300                	flw	fs0,32(a4)
 334:	6474                	flw	fa3,76(s0)
 336:	7261                	lui	tp,0xffff8
 338:	00682e67          	.insn	4, 0x00682e67
 33c:	69727473          	csrrci	s0,0x697,4
    asm("lh %0, 2(%1)" : "=r" (lh_result) : "r" (&memory[2]));
 340:	676e                	flw	fa4,216(sp)
 342:	682e                	flw	fa6,200(sp)
 344:	2f00                	.insn	2, 0x2f00
 346:	6f68                	flw	fa0,92(a4)
 348:	656d                	lui	a0,0x1b
 34a:	79797a2f          	.insn	4, 0x79797a2f
    asm("lhu %0, 0(%1)": "=r" (lhu_result): "r" (&memory[0]));
 34e:	636f632f          	.insn	4, 0x636f632f
 352:	6f775f6f          	jal	t5,76248 <_etext+0x72384>
 356:	6b72                	flw	fs6,28(sp)
    asm("lhu %0, 2(%1)": "=r" (lhu_result): "r" (&memory[2]));
 358:	636f632f          	.insn	4, 0x636f632f
 35c:	7365546f          	jal	s0,55a92 <_etext+0x51bce>
 360:	2f74                	.insn	2, 0x2f74
 362:	794d                	lui	s2,0xffff3
 364:	6556                	flw	fa0,84(sp)
}
 366:	5f78                	lw	a4,124(a4)
 368:	6574                	flw	fa3,76(a0)
 36a:	632f7473          	csrrci	s0,0x632,30
void test_muldiv() {
 36e:	5f65726f          	jal	tp,57964 <_etext+0x53aa0>
 372:	6574                	flw	fa3,76(a0)
 374:	6d2f7473          	csrrci	s0,0x6d2,30
    int32_t a = 0x12345678, b = 0x87654321;
 378:	5f79                	li	t5,-2
 37a:	6972                	flw	fs2,28(sp)
 37c:	5f766373          	csrrsi	t1,0x5f7,12
 380:	7270                	flw	fa2,100(a2)
 382:	63656a6f          	jal	s4,569b8 <_etext+0x52af4>
 386:	2f74                	.insn	2, 0x2f74
 388:	62696c63          	bltu	s2,t1,9c0 <test_float_ops+0x326>
 38c:	6e69742f          	.insn	4, 0x6e69742f
    uint32_t ua = 0x12345678, ub = 0x87654321;
 390:	5f79                	li	t5,-2
 392:	74737973          	csrrci	s2,0x747,6
 396:	6d65                	lui	s10,0x19
 398:	632e                	flw	ft6,200(sp)
 39a:	2f00                	.insn	2, 0x2f00
 39c:	6f68                	flw	fa0,92(a4)
 39e:	656d                	lui	a0,0x1b
 3a0:	79797a2f          	.insn	4, 0x79797a2f
 3a4:	636f632f          	.insn	4, 0x636f632f
    asm("mulh %0, %1, %2"   : "=r"(mulh_result)   : "r"(a), "r"(b));
 3a8:	6f775f6f          	jal	t5,7629e <_etext+0x723da>
 3ac:	6b72                	flw	fs6,28(sp)
 3ae:	636f632f          	.insn	4, 0x636f632f
 3b2:	7365546f          	jal	s0,55ae8 <_etext+0x51c24>
    asm("mulhsu %0, %1, %2" : "=r"(mulhsu_result) : "r"(a), "r"(ub));
 3b6:	2f74                	.insn	2, 0x2f74
 3b8:	794d                	lui	s2,0xffff3
 3ba:	6556                	flw	fa0,84(sp)
 3bc:	5f78                	lw	a4,124(a4)
 3be:	6574                	flw	fa3,76(a0)
 3c0:	632f7473          	csrrci	s0,0x632,30
 3c4:	5f65726f          	jal	tp,579ba <_etext+0x53af6>
    asm("mulhu %0, %1, %2"  : "=r"(mulhu_result)  : "r"(ua), "r"(ub));
 3c8:	6574                	flw	fa3,76(a0)
 3ca:	6d2f7473          	csrrci	s0,0x6d2,30
 3ce:	5f79                	li	t5,-2
 3d0:	6972                	flw	fs2,28(sp)
 3d2:	5f766373          	csrrsi	t1,0x5f7,12
    a = -11; b = 7;
 3d6:	7270                	flw	fa2,100(a2)
 3d8:	63656a6f          	jal	s4,56a0e <_etext+0x52b4a>
 3dc:	2f74                	.insn	2, 0x2f74
 3de:	62696c63          	bltu	s2,t1,a16 <test_mtime_interrupt+0x1a>
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
 3e2:	7269762f          	.insn	4, 0x7269762f
 3e6:	5f74                	lw	a3,124(a4)
 3e8:	6175                	addi	sp,sp,368
 3ea:	7472                	flw	fs0,60(sp)
 3ec:	632e                	flw	ft6,200(sp)
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
    li t0, 0                  # 加载常数 0 到 t0
   0:	000c                	.insn	2, 0x000c
    mv ra, t0                 # x1: 返回地址寄存器（ra）
   2:	0000                	unimp
    mv s0, t0                 # x8: 帧指针（fp）
   4:	ffff                	.insn	2, 0xffff
    mv s1, t0
   6:	ffff                	.insn	2, 0xffff
    mv s2, t0
   8:	7c010003          	lb	zero,1984(sp)
    mv s4, t0
   c:	0d01                	addi	s10,s10,0 # 19000 <_etext+0x1513c>
    mv s5, t0
   e:	0002                	c.slli64	zero
    mv s6, t0
  10:	0024                	addi	s1,sp,8
    mv s7, t0
  12:	0000                	unimp
    mv s8, t0
  14:	0000                	unimp
    mv s9, t0
  16:	0000                	unimp
    mv s10, t0
  18:	0078                	addi	a4,sp,12
    mv s11, t0
  1a:	0000                	unimp
    mv a0, t0
  1c:	0052                	c.slli	zero,0x14
    mv a1, t0
  1e:	0000                	unimp
    mv a2, t0
  20:	0e42                	slli	t3,t3,0x10
    mv a3, t0
  22:	4410                	lw	a2,8(s0)
    mv a4, t0
  24:	0181                	addi	gp,gp,0 # 4e <_start+0x4e>
    mv a5, t0
  26:	0288                	addi	a0,sp,320
    mv a6, t0
  28:	0c42                	slli	s8,s8,0x10
    mv a7, t0
  2a:	0008                	.insn	2, 0x0008
    mv t1, t0
  2c:	4402                	lw	s0,0(sp)
    mv t2, t0
  2e:	42c1                	li	t0,16
    mv t3, t0
  30:	0cc8                	addi	a0,sp,596
    mv t4, t0
  32:	1002                	c.slli	zero,0x20
    mv t5, t0
  34:	0e42                	slli	t3,t3,0x10
    mv t6, t0
  36:	0000                	unimp
    la sp, __stack_top        # 将堆栈顶部地址加载到 sp 寄存器中
  38:	000c                	.insn	2, 0x000c
  3a:	0000                	unimp
  3c:	ffff                	.insn	2, 0xffff
  3e:	ffff                	.insn	2, 0xffff
    la t0, _sbss              # t0 = .bss 段起始地址
  40:	7c010003          	lb	zero,1984(sp)
  44:	0d01                	addi	s10,s10,0
  46:	0002                	c.slli64	zero
    la t1, _ebss              # t1 = .bss 段结束地址
  48:	0024                	addi	s1,sp,8
  4a:	0000                	unimp
  4c:	0038                	addi	a4,sp,8
  4e:	0000                	unimp
    bge t0, t1, .bss_done     # 如果 t0 >= t1，跳过清零
  50:	00ca                	slli	ra,ra,0x12
  52:	0000                	unimp
    sw zero, 0(t0)            # 将零存储到 .bss 的当前地址
  54:	00aa                	slli	ra,ra,0xa
  56:	0000                	unimp
    addi t0, t0, 4            # 移动到下一个 4 字节地址
  58:	0e42                	slli	t3,t3,0x10
    blt t0, t1, .bss_clear    # 如果 t0 < t1，继续清零
  5a:	4440                	lw	s0,12(s0)
  5c:	0181                	addi	gp,gp,0
    la   t0, vector_table             # vector_table为中断向量表基址
  5e:	0288                	addi	a0,sp,320
  60:	0c42                	slli	s8,s8,0x10
  62:	0008                	.insn	2, 0x0008
  64:	9c02                	jalr	s8
    li   t1, 1                        # 1 = vectored mode
  66:	42c1                	li	t0,16
    slli t1, t1, 0                    # MODE=1 (最低位)
  68:	0cc8                	addi	a0,sp,596
  6a:	4002                	.insn	2, 0x4002
    or   t0, t0, t1                   # base | 1
  6c:	0e42                	slli	t3,t3,0x10
  6e:	0000                	unimp
    csrw mtvec, t0
  70:	0020                	addi	s0,sp,8
  72:	0000                	unimp
    call main
  74:	0038                	addi	a4,sp,8
    j .Lhalt
  76:	0000                	unimp
int main() {
  78:	0174                	addi	a3,sp,140
  7a:	0000                	unimp
  7c:	0086                	slli	ra,ra,0x1
  7e:	0000                	unimp
    if (my_bss_var0 != 0 || my_bss_var1 != 0) {
  80:	0e42                	slli	t3,t3,0x10
  82:	4240                	lw	s0,4(a2)
  84:	0188                	addi	a0,sp,192
  86:	0c42                	slli	s8,s8,0x10
  88:	0008                	.insn	2, 0x0008
  8a:	7c02                	flw	fs8,32(sp)
  8c:	0cc8                	addi	a0,sp,596
  8e:	4002                	.insn	2, 0x4002
  90:	0e42                	slli	t3,t3,0x10
  92:	0000                	unimp
        while (1);
  94:	0020                	addi	s0,sp,8
    test_shift();
  96:	0000                	unimp
    test_muldiv();
  98:	0038                	addi	a4,sp,8
    test_memory();
  9a:	0000                	unimp
    test_branch();
  9c:	01fa                	slli	gp,gp,0x1e
    __asm__ volatile ("nop");
  9e:	0000                	unimp
    uart_puts(hello);
  a0:	00b2                	slli	ra,ra,0xc
  a2:	0000                	unimp
  a4:	0e42                	slli	t3,t3,0x10
  a6:	4240                	lw	s0,4(a2)
  a8:	0188                	addi	a0,sp,192
  aa:	0c42                	slli	s8,s8,0x10
  ac:	0008                	.insn	2, 0x0008
    sc_printf("Hello world\n");
  ae:	a802                	.insn	2, 0xa802
  b0:	0cc8                	addi	a0,sp,596
  b2:	4002                	.insn	2, 0x4002
  b4:	0e42                	slli	t3,t3,0x10
  b6:	0000                	unimp
  b8:	0020                	addi	s0,sp,8
    halt();
  ba:	0000                	unimp
  bc:	0038                	addi	a4,sp,8
    return 0;  // 这个返回值不会被使用，因为程序已 halt
  be:	0000                	unimp
}
  c0:	02ac                	addi	a1,sp,328
  c2:	0000                	unimp
  c4:	00c2                	slli	ra,ra,0x10
  c6:	0000                	unimp
  c8:	0e42                	slli	t3,t3,0x10
void test_arith(uint32_t AA) {
  ca:	4260                	lw	s0,68(a2)
  cc:	0188                	addi	a0,sp,192
  ce:	0c42                	slli	s8,s8,0x10
  d0:	0008                	.insn	2, 0x0008
  d2:	b802                	.insn	2, 0xb802
  d4:	0cc8                	addi	a0,sp,596
    int32_t a = 10, b = 20, add_result, sub_result, xor_result, or_result, and_result;
  d6:	6002                	flw	ft0,0(sp)
  d8:	0e42                	slli	t3,t3,0x10
  da:	0000                	unimp
  dc:	0024                	addi	s1,sp,8
  de:	0000                	unimp
  e0:	0038                	addi	a4,sp,8
    add_result = a + b + AA; // 40 
  e2:	0000                	unimp
  e4:	036e                	slli	t1,t1,0x1b
  e6:	0000                	unimp
  e8:	02a0                	addi	s0,sp,328
  ea:	0000                	unimp
  ec:	0e42                	slli	t3,t3,0x10
  ee:	4440                	lw	s0,12(s0)
  f0:	0181                	addi	gp,gp,0
  f2:	0288                	addi	a0,sp,320
  f4:	0c42                	slli	s8,s8,0x10
  f6:	0008                	.insn	2, 0x0008
    sub_result = add_result - b; // 20
  f8:	c1029203          	lh	tp,-1008(t0)
  fc:	c842                	sw	a6,16(sp)
  fe:	020c                	addi	a1,sp,256
 100:	4240                	lw	s0,4(a2)
 102:	000e                	c.slli	zero,0x3
 104:	0020                	addi	s0,sp,8
 106:	0000                	unimp
    xor_result = a ^ sub_result; // 30
 108:	0038                	addi	a4,sp,8
 10a:	0000                	unimp
 10c:	060e                	slli	a2,a2,0x3
 10e:	0000                	unimp
 110:	0036                	c.slli	zero,0xd
 112:	0000                	unimp
 114:	0e42                	slli	t3,t3,0x10
    or_result  = xor_result | sub_result; // 30
 116:	4220                	lw	s0,64(a2)
 118:	0188                	addi	a0,sp,192
 11a:	0c42                	slli	s8,s8,0x10
 11c:	0008                	.insn	2, 0x0008
 11e:	c86c                	sw	a1,84(s0)
 120:	020c                	addi	a1,sp,256
 122:	4220                	lw	s0,64(a2)
    and_result = or_result & add_result; // 8
 124:	000e                	c.slli	zero,0x3
 126:	0000                	unimp
 128:	0020                	addi	s0,sp,8
 12a:	0000                	unimp
 12c:	0038                	addi	a4,sp,8
 12e:	0000                	unimp
 130:	0644                	addi	s1,sp,772
    if (add_result != 40 || sub_result != 20 || xor_result != 30 || or_result != 30 || and_result != 8) {
 132:	0000                	unimp
 134:	0056                	c.slli	zero,0x15
 136:	0000                	unimp
 138:	0e42                	slli	t3,t3,0x10
 13a:	4230                	lw	a2,64(a2)
 13c:	0188                	addi	a0,sp,192
 13e:	0c42                	slli	s8,s8,0x10
 140:	0008                	.insn	2, 0x0008
 142:	4c02                	lw	s8,0(sp)
 144:	0cc8                	addi	a0,sp,596
 146:	3002                	.insn	2, 0x3002
 148:	0e42                	slli	t3,t3,0x10
 14a:	0000                	unimp
 14c:	0024                	addi	s1,sp,8
 14e:	0000                	unimp
 150:	0038                	addi	a4,sp,8
 152:	0000                	unimp
 154:	069a                	slli	a3,a3,0x6
 156:	0000                	unimp
 158:	0362                	slli	t1,t1,0x18
 15a:	0000                	unimp
 15c:	0e42                	slli	t3,t3,0x10
 15e:	01b0                	addi	a2,sp,200
 160:	8842                	mv	a6,a6
 162:	4201                	li	tp,0
 164:	080c                	addi	a1,sp,16
        halt(); // 如果结果不符合预期，则调用 halt 函数
 166:	0300                	addi	s0,sp,384
 168:	0358                	addi	a4,sp,388
}
 16a:	0cc8                	addi	a0,sp,596
 16c:	b002                	.insn	2, 0xb002
 16e:	4201                	li	tp,0
 170:	000e                	c.slli	zero,0x3
 172:	0000                	unimp
void test_shift() {
 174:	0024                	addi	s1,sp,8
 176:	0000                	unimp
 178:	0038                	addi	a4,sp,8
    int32_t a = 8, b = 4, sub_result, xor_result, or_result, and_result, mul_result, div_result;
 17a:	0000                	unimp
 17c:	09fc                	addi	a5,sp,220
 17e:	0000                	unimp
 180:	002a                	c.slli	zero,0xa
 182:	0000                	unimp
 184:	0e42                	slli	t3,t3,0x10
    uint32_t ua = 8, ub = 4;
 186:	4410                	lw	a2,8(s0)
 188:	0181                	addi	gp,gp,0
 18a:	0288                	addi	a0,sp,320
 18c:	0c42                	slli	s8,s8,0x10
 18e:	0008                	.insn	2, 0x0008
 190:	c15c                	sw	a5,4(a0)
    asm("sll %0, %1, %2" : "=r" (sub_result) : "r" (a), "r" (b));
 192:	c842                	sw	a6,16(sp)
 194:	020c                	addi	a1,sp,256
 196:	4210                	lw	a2,0(a2)
 198:	000e                	c.slli	zero,0x3
 19a:	0000                	unimp
 19c:	000c                	.insn	2, 0x000c
 19e:	0000                	unimp
 1a0:	ffff                	.insn	2, 0xffff
    asm("srl %0, %1, %2" : "=r" (xor_result) : "r" (a), "r" (b));
 1a2:	ffff                	.insn	2, 0xffff
 1a4:	7c010003          	lb	zero,1984(sp)
 1a8:	0d01                	addi	s10,s10,0
 1aa:	0002                	c.slli64	zero
 1ac:	0020                	addi	s0,sp,8
 1ae:	0000                	unimp
 1b0:	019c                	addi	a5,sp,192
    asm("sra %0, %1, %2" : "=r" (or_result)  : "r" (a), "r" (b));
 1b2:	0000                	unimp
 1b4:	0a26                	slli	s4,s4,0x9
 1b6:	0000                	unimp
 1b8:	005c                	addi	a5,sp,4
 1ba:	0000                	unimp
 1bc:	0e42                	slli	t3,t3,0x10
 1be:	4230                	lw	a2,64(a2)
 1c0:	0188                	addi	a0,sp,192
    asm("slt %0, %1, %2" : "=r" (and_result): "r" (a), "r" (b));
 1c2:	0c42                	slli	s8,s8,0x10
 1c4:	0008                	.insn	2, 0x0008
 1c6:	5202                	lw	tp,32(sp)
 1c8:	0cc8                	addi	a0,sp,596
 1ca:	3002                	.insn	2, 0x3002
 1cc:	0e42                	slli	t3,t3,0x10
 1ce:	0000                	unimp
 1d0:	0024                	addi	s1,sp,8
    asm("sltu %0, %1, %2": "=r" (mul_result): "r" (ua), "r" (ub));
 1d2:	0000                	unimp
 1d4:	019c                	addi	a5,sp,192
 1d6:	0000                	unimp
 1d8:	0a82                	c.slli64	s5
 1da:	0000                	unimp
 1dc:	007a                	c.slli	zero,0x1e
 1de:	0000                	unimp
 1e0:	0e42                	slli	t3,t3,0x10
    asm("sltu %0, %1, %2": "=r" (div_result): "r" (ub), "r" (ua));
 1e2:	4420                	lw	s0,72(s0)
 1e4:	0181                	addi	gp,gp,0
 1e6:	0288                	addi	a0,sp,320
 1e8:	0c42                	slli	s8,s8,0x10
 1ea:	0008                	.insn	2, 0x0008
 1ec:	6c02                	flw	fs8,0(sp)
 1ee:	42c1                	li	t0,16
 1f0:	0cc8                	addi	a0,sp,596
}
 1f2:	2002                	.insn	2, 0x2002
 1f4:	0e42                	slli	t3,t3,0x10
 1f6:	0000                	unimp
 1f8:	0024                	addi	s1,sp,8
void test_imm() {
 1fa:	0000                	unimp
 1fc:	019c                	addi	a5,sp,192
 1fe:	0000                	unimp
    int32_t a = 8, c = 15, add_result, xor_result, or_result, mul_result, and_result, div_result;
 200:	0afc                	addi	a5,sp,348
 202:	0000                	unimp
 204:	0020                	addi	s0,sp,8
 206:	0000                	unimp
 208:	0e42                	slli	t3,t3,0x10
 20a:	4420                	lw	s0,72(s0)
    uint32_t ua = 8;
 20c:	0181                	addi	gp,gp,0
 20e:	0288                	addi	a0,sp,320
 210:	0c42                	slli	s8,s8,0x10
    asm("xori %0, %1, %2" : "=r" (add_result) : "r" (a), "i" (4));
 212:	0008                	.insn	2, 0x0008
 214:	c152                	sw	s4,128(sp)
 216:	c842                	sw	a6,16(sp)
 218:	020c                	addi	a1,sp,256
 21a:	4220                	lw	s0,64(a2)
 21c:	000e                	c.slli	zero,0x3
    asm("ori %0, %1, %2"  : "=r" (xor_result): "r" (a), "i" (4));
 21e:	0000                	unimp
 220:	0028                	addi	a0,sp,8
 222:	0000                	unimp
 224:	019c                	addi	a5,sp,192
 226:	0000                	unimp
 228:	0b1c                	addi	a5,sp,400
    asm("andi %0, %1, %2" : "=r" (or_result) : "r" (a), "i" (4));
 22a:	0000                	unimp
 22c:	002e                	c.slli	zero,0xb
 22e:	0000                	unimp
 230:	0e42                	slli	t3,t3,0x10
 232:	4620                	lw	s0,72(a2)
    asm("xori %0, %1, %2" : "=r" (or_result) : "r" (ua), "i" (4));
 234:	0181                	addi	gp,gp,0
 236:	0288                	addi	a0,sp,320
 238:	0389                	addi	t2,t2,2
 23a:	0c42                	slli	s8,s8,0x10
 23c:	0008                	.insn	2, 0x0008
 23e:	c15c                	sw	a5,4(a0)
    asm("ori %0, %1, %2"  : "=r" (and_result): "r" (ua), "i" (4));
 240:	c842                	sw	a6,16(sp)
 242:	020c                	addi	a1,sp,256
 244:	4220                	lw	s0,64(a2)
 246:	42c9                	li	t0,18
 248:	000e                	c.slli	zero,0x3
 24a:	0000                	unimp
    asm("andi %0, %1, %2" : "=r" (mul_result): "r" (ua), "i" (4));
 24c:	0020                	addi	s0,sp,8
 24e:	0000                	unimp
 250:	019c                	addi	a5,sp,192
 252:	0000                	unimp
 254:	0b4a                	slli	s6,s6,0x12
    asm("xori %0, %1, %2" : "=r" (div_result): "r" (c), "i" (255));
 256:	0000                	unimp
 258:	0074                	addi	a3,sp,12
 25a:	0000                	unimp
 25c:	0e42                	slli	t3,t3,0x10
 25e:	4220                	lw	s0,64(a2)
 260:	0188                	addi	a0,sp,192
    asm("slli %0, %1, %2" : "=r" (add_result): "r" (a), "i" (2));
 262:	0c42                	slli	s8,s8,0x10
 264:	0008                	.insn	2, 0x0008
 266:	6a02                	flw	fs4,0(sp)
 268:	0cc8                	addi	a0,sp,596
 26a:	2002                	.insn	2, 0x2002
    asm("srli %0, %1, %2" : "=r" (and_result): "r" (a), "i" (2));
 26c:	0e42                	slli	t3,t3,0x10
 26e:	0000                	unimp
 270:	0020                	addi	s0,sp,8
 272:	0000                	unimp
 274:	019c                	addi	a5,sp,192
    a = -8;
 276:	0000                	unimp
 278:	0bbe                	slli	s7,s7,0xf
 27a:	0000                	unimp
    asm("srai %0, %1, %2" : "=r" (mul_result): "r" (a), "i" (2));
 27c:	0070                	addi	a2,sp,12
 27e:	0000                	unimp
 280:	0e42                	slli	t3,t3,0x10
 282:	4220                	lw	s0,64(a2)
 284:	0188                	addi	a0,sp,192
    a = 8;
 286:	0c42                	slli	s8,s8,0x10
 288:	0008                	.insn	2, 0x0008
 28a:	6602                	flw	fa2,0(sp)
    asm("slti %0, %1, %2" : "=r" (add_result): "r" (a), "i" (15));
 28c:	0cc8                	addi	a0,sp,596
 28e:	2002                	.insn	2, 0x2002
 290:	0e42                	slli	t3,t3,0x10
 292:	0000                	unimp
 294:	0040                	addi	s0,sp,4
 296:	0000                	unimp
    asm("sltiu %0, %1, %2": "=r" (add_result): "r" (ua), "i" (15));
 298:	019c                	addi	a5,sp,192
 29a:	0000                	unimp
 29c:	0c2e                	slli	s8,s8,0xb
 29e:	0000                	unimp
 2a0:	016e                	slli	sp,sp,0x1b
 2a2:	0000                	unimp
}
 2a4:	0e42                	slli	t3,t3,0x10
 2a6:	02d0                	addi	a2,sp,324
 2a8:	8160                	.insn	2, 0x8160
 2aa:	8801                	andi	s0,s0,0
void test_memory() {
 2ac:	9202                	jalr	tp
 2ae:	94049303          	lh	t1,-1728(s1) # 3940 <__floatsidf+0x2a>
    char memory[32] = {0xFF, 0xF7, 0x01, 0x02, 0x00};
 2b2:	9505                	srai	a0,a0,0x21
 2b4:	9606                	add	a2,a2,ra
 2b6:	42089707          	.insn	4, 0x42089707
 2ba:	080c                	addi	a1,sp,16
 2bc:	0300                	addi	s0,sp,384
 2be:	012a                	slli	sp,sp,0xa
 2c0:	44c1                	li	s1,16
 2c2:	0cc8                	addi	a0,sp,596
 2c4:	d002                	sw	zero,32(sp)
 2c6:	4402                	lw	s0,0(sp)
 2c8:	44d2                	lw	s1,20(sp)
 2ca:	44d444d3          	.insn	4, 0x44d444d3
 2ce:	44d5                	li	s1,21
 2d0:	44d6                	lw	s1,84(sp)
 2d2:	000e42d7          	.insn	4, 0x000e42d7
 2d6:	0000                	unimp
 2d8:	002c                	addi	a1,sp,8
    short memory_half[16] = {0xFFFF, 0x7FFF, 0x0001, 0xFF00};
 2da:	0000                	unimp
 2dc:	019c                	addi	a5,sp,192
 2de:	0000                	unimp
 2e0:	0d9c                	addi	a5,sp,720
 2e2:	0000                	unimp
 2e4:	023a                	slli	tp,tp,0xe
 2e6:	0000                	unimp
 2e8:	0e42                	slli	t3,t3,0x10
 2ea:	4870                	lw	a2,84(s0)
 2ec:	0181                	addi	gp,gp,0
 2ee:	0288                	addi	a0,sp,320
 2f0:	0392                	slli	t2,t2,0x4
 2f2:	0c420493          	addi	s1,tp,196 # ffff80c4 <__stack_top+0xfff680c4>
 2f6:	0008                	.insn	2, 0x0008
 2f8:	c1022403          	lw	s0,-1008(tp) # fffffc10 <__stack_top+0xfff6fc10>
 2fc:	c842                	sw	a6,16(sp)
 2fe:	020c                	addi	a1,sp,256
 300:	4270                	lw	a2,68(a2)
 302:	42d2                	lw	t0,20(sp)
 304:	000e42d3          	fadd.s	ft5,ft8,ft0,rmm
 308:	002c                	addi	a1,sp,8
 30a:	0000                	unimp
 30c:	019c                	addi	a5,sp,192
 30e:	0000                	unimp
 310:	0fd6                	slli	t6,t6,0x15
 312:	0000                	unimp
 314:	03a2                	slli	t2,t2,0x8
 316:	0000                	unimp
    asm("lb %0, 0(%1)" : "=r" (lb_result) : "r" (&memory[0]));
 318:	0e42                	slli	t3,t3,0x10
 31a:	4850                	lw	a2,20(s0)
 31c:	0181                	addi	gp,gp,0
 31e:	0288                	addi	a0,sp,320
 320:	0389                	addi	t2,t2,2
 322:	0492                	slli	s1,s1,0x4
    asm("lb %0, 1(%1)" : "=r" (lb_result) : "r" (&memory[1]));
 324:	0c42                	slli	s8,s8,0x10
 326:	0008                	.insn	2, 0x0008
 328:	c1038c03          	lb	s8,-1008(t2)
 32c:	c842                	sw	a6,16(sp)
 32e:	020c                	addi	a1,sp,256
 330:	4250                	lw	a2,4(a2)
    asm("lh %0, 0(%1)" : "=r" (lh_result) : "r" (&memory[0]));
 332:	42c9                	li	t0,18
 334:	42d2                	lw	t0,20(sp)
 336:	000e                	c.slli	zero,0x3
 338:	0024                	addi	s1,sp,8
 33a:	0000                	unimp
 33c:	019c                	addi	a5,sp,192
    asm("lh %0, 2(%1)" : "=r" (lh_result) : "r" (&memory[2]));
 33e:	0000                	unimp
 340:	1378                	addi	a4,sp,428
 342:	0000                	unimp
 344:	0050                	addi	a2,sp,4
 346:	0000                	unimp
 348:	0e42                	slli	t3,t3,0x10
 34a:	4450                	lw	a2,12(s0)
    asm("lhu %0, 0(%1)": "=r" (lhu_result): "r" (&memory[0]));
 34c:	0981                	addi	s3,s3,0
 34e:	0a88                	addi	a0,sp,336
 350:	0c42                	slli	s8,s8,0x10
 352:	2008                	.insn	2, 0x2008
 354:	4202                	lw	tp,0(sp)
 356:	42c1                	li	t0,16
    asm("lhu %0, 2(%1)": "=r" (lhu_result): "r" (&memory[2]));
 358:	0cc8                	addi	a0,sp,596
 35a:	5002                	.insn	2, 0x5002
 35c:	0e42                	slli	t3,t3,0x10
 35e:	0000                	unimp
 360:	000c                	.insn	2, 0x000c
 362:	0000                	unimp
 364:	ffff                	.insn	2, 0xffff
}
 366:	ffff                	.insn	2, 0xffff
 368:	7c010003          	lb	zero,1984(sp)
 36c:	0d01                	addi	s10,s10,0
void test_muldiv() {
 36e:	0002                	c.slli64	zero
 370:	0020                	addi	s0,sp,8
 372:	0000                	unimp
 374:	0360                	addi	s0,sp,396
    int32_t a = 0x12345678, b = 0x87654321;
 376:	0000                	unimp
 378:	13c8                	addi	a0,sp,484
 37a:	0000                	unimp
 37c:	001c                	.insn	2, 0x001c
 37e:	0000                	unimp
 380:	0e42                	slli	t3,t3,0x10
 382:	4220                	lw	s0,64(a2)
 384:	0188                	addi	a0,sp,192
 386:	0c42                	slli	s8,s8,0x10
 388:	0008                	.insn	2, 0x0008
 38a:	c852                	sw	s4,16(sp)
 38c:	020c                	addi	a1,sp,256
    uint32_t ua = 0x12345678, ub = 0x87654321;
 38e:	4220                	lw	s0,64(a2)
 390:	000e                	c.slli	zero,0x3
 392:	0000                	unimp
 394:	0020                	addi	s0,sp,8
 396:	0000                	unimp
 398:	0360                	addi	s0,sp,396
 39a:	0000                	unimp
 39c:	13e4                	addi	s1,sp,492
 39e:	0000                	unimp
 3a0:	003c                	addi	a5,sp,8
 3a2:	0000                	unimp
 3a4:	0e42                	slli	t3,t3,0x10
    asm("mulh %0, %1, %2"   : "=r"(mulh_result)   : "r"(a), "r"(b));
 3a6:	4230                	lw	a2,64(a2)
 3a8:	0188                	addi	a0,sp,192
 3aa:	0c42                	slli	s8,s8,0x10
 3ac:	0008                	.insn	2, 0x0008
 3ae:	c872                	sw	t3,16(sp)
 3b0:	020c                	addi	a1,sp,256
 3b2:	4230                	lw	a2,64(a2)
 3b4:	000e                	c.slli	zero,0x3
    asm("mulhsu %0, %1, %2" : "=r"(mulhsu_result) : "r"(a), "r"(ub));
 3b6:	0000                	unimp
 3b8:	0020                	addi	s0,sp,8
 3ba:	0000                	unimp
 3bc:	0360                	addi	s0,sp,396
 3be:	0000                	unimp
 3c0:	1420                	addi	s0,sp,552
 3c2:	0000                	unimp
 3c4:	001e                	c.slli	zero,0x7
    asm("mulhu %0, %1, %2"  : "=r"(mulhu_result)  : "r"(ua), "r"(ub));
 3c6:	0000                	unimp
 3c8:	0e42                	slli	t3,t3,0x10
 3ca:	4220                	lw	s0,64(a2)
 3cc:	0188                	addi	a0,sp,192
 3ce:	0c42                	slli	s8,s8,0x10
 3d0:	0008                	.insn	2, 0x0008
 3d2:	c854                	sw	a3,20(s0)
 3d4:	020c                	addi	a1,sp,256
    a = -11; b = 7;
 3d6:	4220                	lw	s0,64(a2)
 3d8:	000e                	c.slli	zero,0x3
 3da:	0000                	unimp
 3dc:	0020                	addi	s0,sp,8
 3de:	0000                	unimp
 3e0:	0360                	addi	s0,sp,396
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
 3e2:	0000                	unimp
 3e4:	143e                	slli	s0,s0,0x2f
 3e6:	0000                	unimp
 3e8:	0026                	c.slli	zero,0x9
 3ea:	0000                	unimp
 3ec:	0e42                	slli	t3,t3,0x10
 3ee:	4230                	lw	a2,64(a2)
 3f0:	0188                	addi	a0,sp,192
    if (mul_result != a * b) halt();  // 简单断言
 3f2:	0c42                	slli	s8,s8,0x10
 3f4:	0008                	.insn	2, 0x0008
 3f6:	c85c                	sw	a5,20(s0)
 3f8:	020c                	addi	a1,sp,256
 3fa:	4230                	lw	a2,64(a2)
 3fc:	000e                	c.slli	zero,0x3
 3fe:	0000                	unimp
 400:	0020                	addi	s0,sp,8
 402:	0000                	unimp
 404:	0360                	addi	s0,sp,396
 406:	0000                	unimp
 408:	1464                	addi	s1,sp,556
    a = 0x7fffffff; b = 2;
 40a:	0000                	unimp
 40c:	001e                	c.slli	zero,0x7
 40e:	0000                	unimp
 410:	0e42                	slli	t3,t3,0x10
 412:	4220                	lw	s0,64(a2)
 414:	0188                	addi	a0,sp,192
 416:	0c42                	slli	s8,s8,0x10
 418:	0008                	.insn	2, 0x0008
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(a), "r"(b));
 41a:	c854                	sw	a3,20(s0)
 41c:	020c                	addi	a1,sp,256
 41e:	4220                	lw	s0,64(a2)
 420:	000e                	c.slli	zero,0x3
 422:	0000                	unimp
 424:	0020                	addi	s0,sp,8
 426:	0000                	unimp
 428:	0360                	addi	s0,sp,396
    if (mul_result != (a * b)) halt();
 42a:	0000                	unimp
 42c:	1482                	slli	s1,s1,0x20
 42e:	0000                	unimp
 430:	0026                	c.slli	zero,0x9
 432:	0000                	unimp
 434:	0e42                	slli	t3,t3,0x10
 436:	4230                	lw	a2,64(a2)
 438:	0188                	addi	a0,sp,192
 43a:	0c42                	slli	s8,s8,0x10
 43c:	0008                	.insn	2, 0x0008
 43e:	c85c                	sw	a5,20(s0)
 440:	020c                	addi	a1,sp,256
    a = -10; b = 3;
 442:	4230                	lw	a2,64(a2)
 444:	000e                	c.slli	zero,0x3
 446:	0000                	unimp
 448:	0018                	.insn	2, 0x0018
 44a:	0000                	unimp
 44c:	0360                	addi	s0,sp,396
    ua = 10; ub = 3;
 44e:	0000                	unimp
 450:	14a8                	addi	a0,sp,616
 452:	0000                	unimp
 454:	000a                	c.slli	zero,0x2
 456:	0000                	unimp
 458:	0e42                	slli	t3,t3,0x10
    asm("div %0, %1, %2"  : "=r"(div_result)  : "r"(a), "r"(b));
 45a:	4210                	lw	a2,0(a2)
 45c:	0188                	addi	a0,sp,192
 45e:	0c42                	slli	s8,s8,0x10
 460:	0008                	.insn	2, 0x0008
 462:	0000                	unimp
 464:	0020                	addi	s0,sp,8
 466:	0000                	unimp
 468:	0360                	addi	s0,sp,396
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
 46a:	0000                	unimp
 46c:	14b2                	slli	s1,s1,0x2c
 46e:	0000                	unimp
 470:	0016                	c.slli	zero,0x5
 472:	0000                	unimp
 474:	0e42                	slli	t3,t3,0x10
 476:	4220                	lw	s0,64(a2)
 478:	0188                	addi	a0,sp,192
    if (div_result != (a / b)) halt();   // -10 / 3 == -3
 47a:	0c42                	slli	s8,s8,0x10
 47c:	0008                	.insn	2, 0x0008
 47e:	c84c                	sw	a1,20(s0)
 480:	020c                	addi	a1,sp,256
 482:	4220                	lw	s0,64(a2)
 484:	000e                	c.slli	zero,0x3
 486:	0000                	unimp
 488:	0020                	addi	s0,sp,8
 48a:	0000                	unimp
 48c:	0360                	addi	s0,sp,396
 48e:	0000                	unimp
 490:	14c8                	addi	a0,sp,612
    if (divu_result != (ua / ub)) halt(); // 10 / 3 == 3
 492:	0000                	unimp
 494:	001a                	c.slli	zero,0x6
 496:	0000                	unimp
 498:	0e42                	slli	t3,t3,0x10
 49a:	4220                	lw	s0,64(a2)
 49c:	0188                	addi	a0,sp,192
 49e:	0c42                	slli	s8,s8,0x10
 4a0:	0008                	.insn	2, 0x0008
 4a2:	c850                	sw	a2,20(s0)
 4a4:	020c                	addi	a1,sp,256
 4a6:	4220                	lw	s0,64(a2)
 4a8:	000e                	c.slli	zero,0x3
    asm("rem %0, %1, %2"  : "=r"(rem_result)  : "r"(a), "r"(b));
 4aa:	0000                	unimp
 4ac:	0020                	addi	s0,sp,8
 4ae:	0000                	unimp
 4b0:	0360                	addi	s0,sp,396
 4b2:	0000                	unimp
 4b4:	14e2                	slli	s1,s1,0x38
 4b6:	0000                	unimp
 4b8:	001a                	c.slli	zero,0x6
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
 4ba:	0000                	unimp
 4bc:	0e42                	slli	t3,t3,0x10
 4be:	4220                	lw	s0,64(a2)
 4c0:	0188                	addi	a0,sp,192
 4c2:	0c42                	slli	s8,s8,0x10
 4c4:	0008                	.insn	2, 0x0008
 4c6:	c850                	sw	a2,20(s0)
 4c8:	020c                	addi	a1,sp,256
    if (rem_result != (a % b)) halt();   // -10 % 3 == -1
 4ca:	4220                	lw	s0,64(a2)
 4cc:	000e                	c.slli	zero,0x3
 4ce:	0000                	unimp
 4d0:	0020                	addi	s0,sp,8
 4d2:	0000                	unimp
 4d4:	0360                	addi	s0,sp,396
 4d6:	0000                	unimp
 4d8:	14fc                	addi	a5,sp,620
 4da:	0000                	unimp
 4dc:	0016                	c.slli	zero,0x5
 4de:	0000                	unimp
 4e0:	0e42                	slli	t3,t3,0x10
    if (remu_result != (ua % ub)) halt(); // 10 % 3 == 1
 4e2:	4220                	lw	s0,64(a2)
 4e4:	0188                	addi	a0,sp,192
 4e6:	0c42                	slli	s8,s8,0x10
 4e8:	0008                	.insn	2, 0x0008
 4ea:	c84c                	sw	a1,20(s0)
 4ec:	020c                	addi	a1,sp,256
 4ee:	4220                	lw	s0,64(a2)
 4f0:	000e                	c.slli	zero,0x3
 4f2:	0000                	unimp
 4f4:	0020                	addi	s0,sp,8
 4f6:	0000                	unimp
 4f8:	0360                	addi	s0,sp,396
    a = 123; b = 0;
 4fa:	0000                	unimp
 4fc:	1512                	slli	a0,a0,0x24
 4fe:	0000                	unimp
 500:	0016                	c.slli	zero,0x5
 502:	0000                	unimp
 504:	0e42                	slli	t3,t3,0x10
    asm("div %0, %1, %2"  : "=r"(div_result) : "r"(a), "r"(b));
 506:	4220                	lw	s0,64(a2)
 508:	0188                	addi	a0,sp,192
 50a:	0c42                	slli	s8,s8,0x10
 50c:	0008                	.insn	2, 0x0008
 50e:	c84c                	sw	a1,20(s0)
 510:	020c                	addi	a1,sp,256
 512:	4220                	lw	s0,64(a2)
 514:	000e                	c.slli	zero,0x3
    asm("rem %0, %1, %2"  : "=r"(rem_result) : "r"(a), "r"(b));
 516:	0000                	unimp
 518:	0020                	addi	s0,sp,8
 51a:	0000                	unimp
 51c:	0360                	addi	s0,sp,396
 51e:	0000                	unimp
 520:	1528                	addi	a0,sp,680
 522:	0000                	unimp
 524:	0022                	c.slli	zero,0x8
    ua = 123; ub = 0;
 526:	0000                	unimp
 528:	0e42                	slli	t3,t3,0x10
 52a:	4220                	lw	s0,64(a2)
 52c:	0188                	addi	a0,sp,192
 52e:	0c42                	slli	s8,s8,0x10
 530:	0008                	.insn	2, 0x0008
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
 532:	c858                	sw	a4,20(s0)
 534:	020c                	addi	a1,sp,256
 536:	4220                	lw	s0,64(a2)
 538:	000e                	c.slli	zero,0x3
 53a:	0000                	unimp
 53c:	0020                	addi	s0,sp,8
 53e:	0000                	unimp
 540:	0360                	addi	s0,sp,396
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
 542:	0000                	unimp
 544:	154a                	slli	a0,a0,0x32
 546:	0000                	unimp
 548:	0010                	.insn	2, 0x0010
 54a:	0000                	unimp
 54c:	0e42                	slli	t3,t3,0x10
 54e:	4210                	lw	a2,0(a2)
 550:	0188                	addi	a0,sp,192
    a = (int32_t)0x80000000; b = -1;
 552:	0c42                	slli	s8,s8,0x10
 554:	0008                	.insn	2, 0x0008
 556:	c846                	sw	a7,16(sp)
 558:	020c                	addi	a1,sp,256
 55a:	4210                	lw	a2,0(a2)
 55c:	000e                	c.slli	zero,0x3
 55e:	0000                	unimp
    asm("div %0, %1, %2"  : "=r"(div_result) : "r"(a), "r"(b));
 560:	0024                	addi	s1,sp,8
 562:	0000                	unimp
 564:	0360                	addi	s0,sp,396
 566:	0000                	unimp
 568:	155a                	slli	a0,a0,0x36
 56a:	0000                	unimp
 56c:	00b4                	addi	a3,sp,72
 56e:	0000                	unimp
    asm("rem %0, %1, %2"  : "=r"(rem_result) : "r"(a), "r"(b));
 570:	0e42                	slli	t3,t3,0x10
 572:	4430                	lw	a2,72(s0)
 574:	0181                	addi	gp,gp,0
 576:	0288                	addi	a0,sp,320
 578:	0c42                	slli	s8,s8,0x10
 57a:	0008                	.insn	2, 0x0008
 57c:	a602                	.insn	2, 0xa602
 57e:	42c1                	li	t0,16
    ua = 0xFFFFFFFE; ub = 2;
 580:	0cc8                	addi	a0,sp,596
 582:	3002                	.insn	2, 0x3002
 584:	0e42                	slli	t3,t3,0x10
 586:	0000                	unimp
 588:	0024                	addi	s1,sp,8
 58a:	0000                	unimp
    asm("mul %0, %1, %2" : "=r"(mul_result) : "r"(ua), "r"(ub));
 58c:	0360                	addi	s0,sp,396
 58e:	0000                	unimp
 590:	160e                	slli	a2,a2,0x23
 592:	0000                	unimp
 594:	001c                	.insn	2, 0x001c
 596:	0000                	unimp
 598:	0e42                	slli	t3,t3,0x10
 59a:	4410                	lw	a2,8(s0)
    if (mul_result != (int32_t)(ua * ub)) halt();
 59c:	0181                	addi	gp,gp,0
 59e:	0288                	addi	a0,sp,320
 5a0:	0c42                	slli	s8,s8,0x10
 5a2:	0008                	.insn	2, 0x0008
 5a4:	c14e                	sw	s3,128(sp)
 5a6:	c842                	sw	a6,16(sp)
 5a8:	020c                	addi	a1,sp,256
 5aa:	4210                	lw	a2,0(a2)
 5ac:	000e                	c.slli	zero,0x3
 5ae:	0000                	unimp
 5b0:	0024                	addi	s1,sp,8
 5b2:	0000                	unimp
    asm("divu %0, %1, %2" : "=r"(divu_result) : "r"(ua), "r"(ub));
 5b4:	0360                	addi	s0,sp,396
 5b6:	0000                	unimp
 5b8:	162a                	slli	a2,a2,0x2a
 5ba:	0000                	unimp
 5bc:	0032                	c.slli	zero,0xc
 5be:	0000                	unimp
 5c0:	0e42                	slli	t3,t3,0x10
 5c2:	4420                	lw	s0,72(s0)
    asm("remu %0, %1, %2" : "=r"(remu_result) : "r"(ua), "r"(ub));
 5c4:	0181                	addi	gp,gp,0
 5c6:	0288                	addi	a0,sp,320
 5c8:	0c42                	slli	s8,s8,0x10
 5ca:	0008                	.insn	2, 0x0008
 5cc:	c164                	sw	s1,68(a0)
 5ce:	c842                	sw	a6,16(sp)
 5d0:	020c                	addi	a1,sp,256
 5d2:	4220                	lw	s0,64(a2)
    if (divu_result != (ua / ub)) halt();
 5d4:	000e                	c.slli	zero,0x3
 5d6:	0000                	unimp
 5d8:	0024                	addi	s1,sp,8
 5da:	0000                	unimp
 5dc:	0360                	addi	s0,sp,396
 5de:	0000                	unimp
 5e0:	165c                	addi	a5,sp,804
 5e2:	0000                	unimp
 5e4:	001c                	.insn	2, 0x001c
 5e6:	0000                	unimp
 5e8:	0e42                	slli	t3,t3,0x10
 5ea:	4410                	lw	a2,8(s0)
    if (remu_result != (ua % ub)) halt();
 5ec:	0181                	addi	gp,gp,0
 5ee:	0288                	addi	a0,sp,320
 5f0:	0c42                	slli	s8,s8,0x10
 5f2:	0008                	.insn	2, 0x0008
 5f4:	c14e                	sw	s3,128(sp)
 5f6:	c842                	sw	a6,16(sp)
 5f8:	020c                	addi	a1,sp,256
 5fa:	4210                	lw	a2,0(a2)
 5fc:	000e                	c.slli	zero,0x3
 5fe:	0000                	unimp
 600:	000c                	.insn	2, 0x000c
 602:	0000                	unimp
}
 604:	ffff                	.insn	2, 0xffff
 606:	ffff                	.insn	2, 0xffff
 608:	7c010003          	lb	zero,1984(sp)
 60c:	0d01                	addi	s10,s10,0
void test_branch() {
 60e:	0002                	c.slli64	zero
 610:	0020                	addi	s0,sp,8
 612:	0000                	unimp
    uint32_t ua = 10, ub = 20;
 614:	0600                	addi	s0,sp,768
 616:	0000                	unimp
 618:	1678                	addi	a4,sp,812
 61a:	0000                	unimp
 61c:	0020                	addi	s0,sp,8
 61e:	0000                	unimp
    asm(
 620:	0e42                	slli	t3,t3,0x10
 622:	4220                	lw	s0,64(a2)
 624:	0188                	addi	a0,sp,192
 626:	0c42                	slli	s8,s8,0x10
 628:	0008                	.insn	2, 0x0008
 62a:	c856                	sw	s5,16(sp)
    asm(
 62c:	020c                	addi	a1,sp,256
    asm(
 62e:	4220                	lw	s0,64(a2)
 630:	000e                	c.slli	zero,0x3
 632:	0000                	unimp
 634:	0024                	addi	s1,sp,8
 636:	0000                	unimp
 638:	0600                	addi	s0,sp,768
    asm(
 63a:	0000                	unimp
}
 63c:	1698                	addi	a4,sp,864
 63e:	0000                	unimp
 640:	0038                	addi	a4,sp,8
 642:	0000                	unimp
void test_csr() {
 644:	0e42                	slli	t3,t3,0x10
 646:	4420                	lw	s0,72(s0)
 648:	0181                	addi	gp,gp,0
    uint32_t old_mstatus = read_csr(mstatus); 
 64a:	0288                	addi	a0,sp,320
 64c:	0c42                	slli	s8,s8,0x10
 64e:	0008                	.insn	2, 0x0008
 650:	c16a                	sw	s10,128(sp)
 652:	c842                	sw	a6,16(sp)
 654:	020c                	addi	a1,sp,256
 656:	4220                	lw	s0,64(a2)
 658:	000e                	c.slli	zero,0x3
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
    li t0, 0                  # 加载常数 0 到 t0
   0:	00000013          	nop
    mv s0, t0                 # x8: 帧指针（fp）
   4:	0005                	c.nop	1
    mv s1, t0
   6:	0004                	.insn	2, 0x0004
    mv s2, t0
   8:	0000                	unimp
    mv s3, t0
   a:	0000                	unimp
    mv s4, t0
   c:	bc04                	.insn	2, 0xbc04
    mv s5, t0
   e:	04048203          	lb	tp,64(s1)
    mv s7, t0
  12:	0484                	addi	s1,sp,576
    mv s8, t0
  14:	04bc                	addi	a5,sp,584
	...
