# Tutorials

## Tut 1

Q1a: RISC, since is 1 instruction in few cycles  
Q1b: CISC, since is multi op in 1 instruction  
Q1c: RISC, since is 1 instruction  
Q1d: CISC, since is multi clock in 1 instruction

Q2a: SISD  
Q2b: SIMD  
Q2c: MIMD  

Q3:

Rating 1,2,3 - 1 best, 3 worst

CPU A:  
- Von Neuman  
- System cost

CPU B:  
- Harvard

CPU C:  
- Harvard

Q4a: Arch 1 since have 22 parallel busses  
Q4b: none. need 1 clock to read info, and 1 clock to store info assuming no need clock cycle to process  
Q4c: Arch 3, can read output in one cycle rather than write back to registers and read again from registers like arch 1 and 2

**ANS KEY:**
Q1: CISC, CISC, RISC, CISC

Q2: SISD, SIMD, MIMD

Q3:  
Rating 1,2,3 - 1 best, 3 worst

- System cost: based on num buses and separate meory spaces  
- Device cost: approx system cost  
- Ease of programming: von Neuman, no separation of memory space/unique memory address. Easier to fetch next instruction if all in same memory.  
- Pin count: tied to number of buses  
- Performance, Pure harvard is faster since instruction and data can be fetched separately in one cycle

CPU A:  
- Von Neuman  
- System cost 1=cheap: 1
- Device cost 1=cheap: 1
- Ease of programming 1=easiest: 1
- Pin count 1=lowest: 1
- performance 1=best: 2

CPU B:  
- Harvard
- System cost 1=cheap: 2
- Device cost 1=cheap: 2
- Ease of programming 1=easiest: 2
- Pin count 1=lowest: 1
- performance 1=best: 2

CPU C:  
- Harvard
- System cost 1=cheap: 3
- Device cost 1=cheap: 3
- Ease of programming 1=easiest: 2
- Pin count 1=lowest: 2
- performance 1=best: 1

Q3 Extension: Arch CPU C

Q4:  
Arch 1: 2 bus to ALU, results can be sent back using both  
Arch 2 one bus for all inputs and all outputs  
Arch 3: one bus for all input and output. ALU has a bus from output back to one input

4a : Arch 1  
4b : None  
4c : Arch 3 has dedicated bus for this but arch 1 is almost the same. Arch 2 is less effecient than both


## Tut2 ANS

for subtraction: assume CPU perform 2's complement addition and the status flags will set/clear based on addition

Q1a:

|$^1$| | | | | | | | |
|----|-|-|-|-|-|-|-|-|
|    |1|0|0|1|1|0|0|1|
|  + |1|1|0|0|0|0|0|0|
| [1]|0|1|0|1|1|0|0|1|
C = 1, V = 1
is overflow since (A(Sign) and B(Sign)) != C(Sign)

Q1b:

|$^1$|$^1$|$^1$|$^1$| | | |$^1$| |
|----|----|----|----|-|-|-|----|-|
|    |  1 |  0 |  1 |1|0|1|  0 |1|
|  + |  1 |  1 |  0 |1|0|0|  0 |1|
| [1]|  1 |  0 |  0 |0|0|1|  1 |0|
C = 1, n = 1

Q1c:
0xFF + 0x01
|$^1$|$^1$|$^1$|$^1$|$^1$|$^1$|$^1$|$^1$| |
|----|----|----|----|----|----|----|----|-|
|    |  1 |  1 |  1 |  1 |  1 |  1 |  1 |1|
|  + |  0 |  0 |  0 |  0 |  0 |  0 |  0 |1|
| [1]|  0 |  0 |  0 |  0 |  0 |  0 |  0 |0|
C = 1, Z = 1 (WHY NO OVERFLOW?)
is not overflow since (A(Sign) != B(Sign))

Q1d:
0x26 + 0x54
|    |$^1$|$^1$|$^1$|$^1$|$^1$|$^1$|    | |
|----|----|----|----|----|----|----|----|-|
|    |  0 |  0 |  1 |  0 |  0 |  1 |  1 |0|
|  + |  0 |  1 |  0 |  1 |  1 |  0 |  1 |0|
| [0]|  1 |  0 |  0 |  0 |  0 |  0 |  0 |0|
V = 1, N = 1

Q1e:
1010 1010 - 1010 1010  
2's comp:
1010 1010 -1 = 1010 1001
= 0101 0110

|$^1$|$^1$|$^1$|$^1$|$^1$|$^1$|$^1$|    | |
|----|----|----|----|----|----|----|----|-|
|    |  1 |  0 |  1 |  0 |  1 |  0 |  1 |0|
|  + |  0 |  1 |  0 |  1 |  0 |  1 |  1 |0|
| [1]|  0 |  0 |  0 |  0 |  0 |  0 |  0 |0|
z = 1,, c = 1
is not overflow since (A(Sign) != B(Sign))

Q1f:
0011 0010 - 0100 1100  
2's comp:
0100 1100 - 1 = 0100 1011
= 1011 0100

|    |    |$^1$|$^1$|    |    |    |    | |
|----|----|----|----|----|----|----|----|-|
|    |  0 |  0 |  1 |  1 |  0 |  0 |  1 |0|
|  + |  1 |  0 |  1 |  1 |  0 |  1 |  0 |0|
| [0]|  1 |  1 |  1 |  0 |  0 |  1 |  1 |0|
N = 1
is not overflow since (A(Sign) != B(Sign))

Q1g:
0xCF - 0x89 = 1100 1111 - 1000 1001
2's comp:
1000 1001 - 1 = 1000 1000
= 0111 0111

|$^1$|$^1$|$^1$|$^1$|$^1$|$^1$|$^1$|$^1$| |
|----|----|----|----|----|----|----|----|-|
|    |  1 |  1 |  0 |  0 |  1 |  1 |  1 |1|
|  + |  0 |  1 |  1 |  1 |  0 |  1 |  1 |1|
| [1]|  0 |  1 |  0 |  0 |  0 |  1 |  1 |0|
C = 1
is not overflow since (A(Sign) != B(Sign))

Q1h:
0x83 - 0x11 = 1000 0011 - 0001 0001
2's comp:
0001 0001 - 1 = 0001 0000
= 1110 1111

|$^1$|    |   |    |$^1$|$^1$|$^1$|$^1$| |
|----|----|----|----|----|----|----|----|-|
|    |  1 |  0 |  0 |  0 |  0 |  0 |  1 |1|
|  + |  1 |  1 |  1 |  0 |  1 |  1 |  1 |1|
| [1]|  0 |  1 |  1 |  1 |  0 |  0 |  1 |0|
v = 1, c = 1
is overflow since (A(Sign) and B(Sign)) != C(Sign)

-----------------

Q2a
R5 = 0000 0110 = #6
R6 = 0000 0110 = #6

Note:  
MOV.b #6,R5 can be considered direct address

Q2b
Z means off
|Instruction|Step|PC |   IR    |Data Bus |Address Bus|R5 |R6 |
|:---------:|:--:|:-:|:-------:|:-------:|:---------:|:-:|:-:|
|MOV #6, R5 |  0 | 0 |    0    |    Z    |     Z     | 0 | 0 |
|           |  1 | 0 |    0    |MOV #6,R5|     0     | 0 | 0 |
|           |  2 | 0 |MOV #6,R5|    Z    |     Z     | 0 | 0 |
|           |  3 | 1 |MOV #6,R5|    6    |     Z     | 0 | 0 |
|           |  4 | 1 |MOV #6,R5|    Z    |     Z     | 6 | 0 |
|           |  5 | 0 |MOV #6,R5|    Z    |     1     | 6 | 0 |
|-----------|----|---|---------|---------|-----------|---|---|
|ADD R5,R6  |  6 | 0 |MOV #6,R5|ADD R5,R6|     1     | 6 | 0 |
|           |  7 | 0 |ADD R5,R6|    Z    |     Z     | 6 | 0 |
|           |  8 | 0 |ADD R5,R6|    6    |     Z     | 6 | 0 |
|           |  9 | 0 |ADD R5,R6|    0    |     Z     | 6 | 0 |
|           | 10 | 0 |ADD R5,R6|    6    |     Z     | 6 | 6 |

Note, registers do not have addresses. only memory has addresses  
in ASM, even if you write R5 and R6 as src and dst in the instruction, they dont actually have an address since is register

Q2c

Cannot be MSP430 since MSP430 instructions are always stored as even addresses

---------------

Q3a
|Address |Content|
|--------|-------|
|0x00220B| 0x56  |
|0x00220A| 0xB6  |
|0x002209| 0xa5  |
|0x002208| 0x31  |
|0x002207| 0x31  |
|0x002206| 0x30  |
|0x002205| 0x31  |
|0x002204| 0x54  |
|0x002203| 0x43  |
|0x002202| 0x49  |
|0x002201| 0xBB  |
|0x002200| 0xE7  |

Q3b
(i) H`31
(i1) H`3154
(iii) H\`31 H\`31 H\`30 H\`31 H\`54 H\`43 H\`49  

31 = 0011 0001 = 1
31 = 0011 0001 = 1
30 = 0011 0000 = 0
31 = 0011 0001 = 1
54 = 0101 0100 = T
43 = 0100 0011 = C
49 = 0100 1001 = I


## Tut3

1.
Assume MSP430
a. R11 0x0034
R0 = 0x4432

b. R11 0x3002
R0 = 0x4432

c. R11 0xFFFF
R0 = 0x4434

d. R11 0xFACE
R0 = 0x4434

e. R11 0xFACE
R0 = 0x4432

f. R11 0xFACE
R12 0x3004
R0 = 0x4432

g. R11 0x0078
R0 = 0x4434

b. 0x3002 =  0x78
0x3003 = 0x00
R0 = 0x4436

2.
a.
ADD.W R10,R9
0101 1010 0 0 00 1001
0x5A09

b.
MOV.W #0,R9
0100 0011 0 0 00 1001 
0x4309

c.
MOV.B &5566H,R9
0100 0010 0 1 01 1001
0101 0101 0110 0110
0x4259
0x5566

d,
MOV.W &2233H,&5566h
0100 0010 1 0 01 0010
0010 0010 0011 0011
0101 0101 0011 0011
0x4292
0x2233
0x5566

e.
PUSH.W R1
0001 0010 0 0 00 0001
0x1201

f.
RETI
0001 0011 0000 0000
0x1300

3.
mov.w R10,R11
size 1 word
Fetch 1 cycle
decode 0
exec 0
write 0

mov.w @R10,R11
size 1 word
Fetch 2 cycle
decode 0
exec 1 cycle
write 0

a. need extra exec cycle as need read data from memory at addr (Value of R10)

b.
fig q3a uses 6 words 12 byte, and 9 cycles to complete
fig q3b uses 4 words 8 byte and only 5 cycles to complete

c.
MSP430 reduces the size of the instruction from 2 word to 1 word with the constant generator and reduces the number of cycles to execute from 2 to 1.
Without the constant generator, the instruction will need to store the value of #0 in the next mem addr after the inst.
It reduces the exec cycles as reading from the constant generator uses 0 cycles but reading the value from memory uses 1 cycle

## Quiz 1:

- 16bit RISC
- PUSH #1000h, SP @ 1234, Value of R1 i.e. SP after exec = 1232
- R0 = PC
- Instructions len = even, 2,4,6
- according to quick reference : [0100][1010][0][1][00][1011] = 4A4B
- 16 bit data bus
- mov.b R9, R10,
- - where R9=0x1234, R10=0x6789:
- - when move byte, use lower byte and zero upper byte
- 1234 stored at 2000H: 
- - 2000H = 34H 
- - 2001H = 12H

## Lab 2

1. Task 1
   - mov.b # -1, R5 R5 = 0x00FF
   - mov.w # -1, R6 R6 = 0xFFFF
   - mov.w # -1234, R7 R7 = 0xEDCC
   - mov.w # -1234h, R8 R8 = 0xEDCC
   - mov.w # 'ABC', R9 R9 = ????
2. Task 2
   - mov.b # -1, R5 R5 = 0x00FF
   - mov.w # -1, R6 R6 = 0xFFFF
   - mov.w # -1234, R7 R7 = 0xFB2E         This is because no h suffix, so -1234 is decimal which gets converted to binary
   - mov.w # -1234h, R8 R8 = 0xEDCC
   - mov.w # 'ABC', R9 R9 = 0x4241         0x41 is 65 which in ASCII is A, wince is word only able to store 'AB', C is dropped
3. Task 3
    mov.b #01h, &2400h
    mov.b #0Ah, &2401h
    mov.w #1234h, &2402h
    mov.w #5678h, &2403h
    mov.w #9ABCh, &2404h

    0x2405: 0x9A
    0x2404: 0xBC
    0x2403: 0x12 then 0x56
    0x2402: 0x34 then 0x78
    0x2401: 0x00
    0x2400: 0x01 then 0x0A
    
4. Task 4
    mov.b #01h, &2400h
    mov.b #0Ah, &2401h
    mov.w #1234h, &2402h
    mov.w #5678h, &2403h
    mov.w #9ABCh, &2404h

    0x2405: 0x9A
    0x2404: 0xBC
    0x2403: 0x12 then 0x56
    0x2402: 0x34 then 0x78
    0x2401: 0x0A                Can address odd addr if doing byte op
    0x2400: 0x01
5. Task 5
   add.w R1, R2 = 0101 0001 0000 0010, 2 byte
   mov.w #1234h, R1 = 0100 0000 0011 0001    0001 0010 0011 0100, 4 byte
   sub.b #5566h, &3000h = 1000 0000 1111 0010    0101 0101 0110 0110    0011 0000 0000 0000
6. Task 6
    add.w R1, R2 = 0101 0001 0000 0010, 2 byte, 0x5102
   mov.w #1234h, R1 = 0100 0000 0011 0001    0001 0010 0011 0100, 4 byte, 0x4031 0x1234
   sub.b #5566h, &3000h = 1000 0000 1111 0010    0101 0101 0110 0110    0011 0000 0000 0000, 6 byte, 0x80F2 0x5566 0x3000


## Lab 4

