5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (generate6.vcd) 2 -o (generate6.cdd) 2 -v (generate6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate6.v 1 25 1
3 1 main.$u0 "main.$u0" 0 generate6.v 0 23 1
3 1 main.U[0] "main.U[0]" 0 generate6.v 6 13 1
2 1 3d 8 d0011 1 5002 0 0 1 18 0 1 0 0 0 0 V
1 i 3 4 30c0009 1 0 31 0 32 17 0 0 0 0 0 0
1 a 2 7 107000f 1 0 1 0 2 17 0 3 0 0 0 0
4 1 8 13 1 0 0 1
3 1 main.U[0].V "main.U[0].V" 0 generate6.v 8 12 1
2 2 0 9 110014 1 21004 0 0 2 16 0 0
2 3 1 9 d000d 0 1410 0 0 2 1 a
2 4 37 9 d0014 1 16 2 3
2 5 0 10 e000f 1 1008 0 0 32 48 a 0
2 6 2c 10 d000f 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 1 11 110011 1 1004 0 0 32 1 i
2 8 1 11 d000d 0 1410 0 0 2 1 a
2 9 37 11 d0011 1 6 7 8
4 4 9 13 11 6 6 4
4 6 10 13 0 9 0 4
4 9 11 13 0 0 0 4
3 1 main.U[2] "main.U[2]" 0 generate6.v 6 13 1
2 10 3d 8 d0011 1 5002 0 0 1 18 0 1 0 0 0 0 V
1 i 5 4 30c0009 1 0 31 0 32 17 2 0 0 2 0 0
1 a 4 7 107000f 1 0 1 0 2 17 0 3 0 2 0 0
4 10 8 13 1 0 0 10
3 1 main.U[2].V "main.U[2].V" 0 generate6.v 8 12 1
2 11 0 9 110014 1 21004 0 0 2 16 0 0
2 12 1 9 d000d 0 1410 0 0 2 1 a
2 13 37 9 d0014 1 16 11 12
2 14 0 10 e000f 1 1008 0 0 32 48 a 0
2 15 2c 10 d000f 2 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 1 11 110011 1 1008 0 0 32 1 i
2 17 1 11 d000d 0 1410 0 0 2 1 a
2 18 37 11 d0011 1 1a 16 17
4 13 9 13 11 15 15 13
4 15 10 13 0 18 0 13
4 18 11 13 0 0 0 13
