// Seed: 1259287778
module module_0 (
    output wand  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output wor   id_5,
    output uwire id_6,
    output wand  id_7
);
  wire id_9 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_8 = 32'd22
) (
    input supply1 _id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output tri1 id_6
);
  logic _id_8;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_3,
      id_2,
      id_1,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_6 = 0;
  wire [id_0 : id_8  ==  -1] id_9 = id_2;
  wire id_10 = id_8;
endmodule
