Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jan  9 16:44:43 2018
| Host         : FREISMUTHDESK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PicoRV32_BD_wrapper_timing_summary_routed.rpt -rpx PicoRV32_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PicoRV32_BD_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.986        0.000                      0                10503        0.114        0.000                      0                10503        3.750        0.000                       0                  1991  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.986        0.000                      0                10503        0.114        0.000                      0                10503        3.750        0.000                       0                  1991  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 1.754ns (24.529%)  route 5.397ns (75.471%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.751     3.045    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X19Y35         FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/Q
                         net (fo=1024, routed)        2.515     6.016    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/A3
    SLICE_X0Y19          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     6.140 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.140    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/OD
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I0_O)      0.241     6.381 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/F7.B/O
                         net (fo=1, routed)           0.000     6.381    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/O0
    SLICE_X0Y19          MUXF8 (Prop_muxf8_I0_O)      0.098     6.479 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/F8/O
                         net (fo=1, routed)           0.817     7.297    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.319     7.616 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata[4]_i_3/O
                         net (fo=1, routed)           0.000     7.616    PicoRV32_BD_i/Memory_0/inst/mem_rdata[4]_i_3_n_0
    SLICE_X3Y18          MUXF7 (Prop_muxf7_I1_O)      0.217     7.833 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata_reg[4]_i_1/O
                         net (fo=2, routed)           0.743     8.576    PicoRV32_BD_i/Memory_0/inst/mem_rdata0[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.299     8.875 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_4_4_i_1/O
                         net (fo=32, routed)          1.320    10.196    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_4_4/D
    SLICE_X0Y16          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.652    12.832    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_4_4/WCLK
    SLICE_X0Y16          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_4_4/RAMS64E_A/CLK
                         clock pessimism              0.230    13.061    
                         clock uncertainty           -0.154    12.907    
    SLICE_X0Y16          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    12.182    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 1.754ns (24.607%)  route 5.374ns (75.393%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.751     3.045    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X19Y35         FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/Q
                         net (fo=1024, routed)        2.515     6.016    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/A3
    SLICE_X0Y19          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     6.140 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.140    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/OD
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I0_O)      0.241     6.381 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/F7.B/O
                         net (fo=1, routed)           0.000     6.381    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/O0
    SLICE_X0Y19          MUXF8 (Prop_muxf8_I0_O)      0.098     6.479 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/F8/O
                         net (fo=1, routed)           0.817     7.297    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.319     7.616 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata[4]_i_3/O
                         net (fo=1, routed)           0.000     7.616    PicoRV32_BD_i/Memory_0/inst/mem_rdata[4]_i_3_n_0
    SLICE_X3Y18          MUXF7 (Prop_muxf7_I1_O)      0.217     7.833 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata_reg[4]_i_1/O
                         net (fo=2, routed)           0.743     8.576    PicoRV32_BD_i/Memory_0/inst/mem_rdata0[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.299     8.875 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_4_4_i_1/O
                         net (fo=32, routed)          1.298    10.173    PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_4_4/D
    SLICE_X2Y15          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.653    12.832    PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_4_4/WCLK
    SLICE_X2Y15          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_4_4/RAMS64E_A/CLK
                         clock pessimism              0.230    13.062    
                         clock uncertainty           -0.154    12.908    
    SLICE_X2Y15          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    12.183    PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.183    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 1.754ns (24.727%)  route 5.340ns (75.274%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.751     3.045    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X19Y35         FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/Q
                         net (fo=1024, routed)        2.515     6.016    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/A3
    SLICE_X0Y19          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     6.140 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.140    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/OD
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I0_O)      0.241     6.381 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/F7.B/O
                         net (fo=1, routed)           0.000     6.381    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/O0
    SLICE_X0Y19          MUXF8 (Prop_muxf8_I0_O)      0.098     6.479 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/F8/O
                         net (fo=1, routed)           0.817     7.297    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.319     7.616 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata[4]_i_3/O
                         net (fo=1, routed)           0.000     7.616    PicoRV32_BD_i/Memory_0/inst/mem_rdata[4]_i_3_n_0
    SLICE_X3Y18          MUXF7 (Prop_muxf7_I1_O)      0.217     7.833 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata_reg[4]_i_1/O
                         net (fo=2, routed)           0.743     8.576    PicoRV32_BD_i/Memory_0/inst/mem_rdata0[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.299     8.875 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_4_4_i_1/O
                         net (fo=32, routed)          1.264    10.139    PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_4_4/D
    SLICE_X0Y15          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.653    12.832    PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_4_4/WCLK
    SLICE_X0Y15          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_4_4/RAMS64E_A/CLK
                         clock pessimism              0.230    13.062    
                         clock uncertainty           -0.154    12.908    
    SLICE_X0Y15          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    12.183    PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.183    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 1.754ns (24.742%)  route 5.335ns (75.258%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.751     3.045    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X19Y35         FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/Q
                         net (fo=1024, routed)        2.515     6.016    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/A3
    SLICE_X0Y19          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     6.140 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.140    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/OD
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I0_O)      0.241     6.381 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/F7.B/O
                         net (fo=1, routed)           0.000     6.381    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/O0
    SLICE_X0Y19          MUXF8 (Prop_muxf8_I0_O)      0.098     6.479 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/F8/O
                         net (fo=1, routed)           0.817     7.297    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.319     7.616 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata[4]_i_3/O
                         net (fo=1, routed)           0.000     7.616    PicoRV32_BD_i/Memory_0/inst/mem_rdata[4]_i_3_n_0
    SLICE_X3Y18          MUXF7 (Prop_muxf7_I1_O)      0.217     7.833 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata_reg[4]_i_1/O
                         net (fo=2, routed)           0.743     8.576    PicoRV32_BD_i/Memory_0/inst/mem_rdata0[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.299     8.875 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_4_4_i_1/O
                         net (fo=32, routed)          1.259    10.134    PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_4_4/D
    SLICE_X0Y18          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.649    12.828    PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_4_4/WCLK
    SLICE_X0Y18          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_4_4/RAMS64E_A/CLK
                         clock pessimism              0.230    13.058    
                         clock uncertainty           -0.154    12.904    
    SLICE_X0Y18          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    12.179    PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 1.749ns (24.822%)  route 5.297ns (75.178%))
  Logic Levels:           6  (LUT3=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.751     3.045    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X17Y36         FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[2]/Q
                         net (fo=1024, routed)        2.182     5.683    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17/A2
    SLICE_X4Y27          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     5.807 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.807    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17/OD
    SLICE_X4Y27          MUXF7 (Prop_muxf7_I0_O)      0.241     6.048 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17/F7.B/O
                         net (fo=1, routed)           0.000     6.048    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17/O0
    SLICE_X4Y27          MUXF8 (Prop_muxf8_I0_O)      0.098     6.146 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17/F8/O
                         net (fo=1, routed)           1.047     7.193    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.319     7.512 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata[17]_i_2/O
                         net (fo=1, routed)           0.000     7.512    PicoRV32_BD_i/Memory_0/inst/mem_rdata[17]_i_2_n_0
    SLICE_X9Y26          MUXF7 (Prop_muxf7_I0_O)      0.212     7.724 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata_reg[17]_i_1/O
                         net (fo=2, routed)           0.944     8.667    PicoRV32_BD_i/Memory_0/inst/mem_rdata0[17]
    SLICE_X15Y32         LUT3 (Prop_lut3_I2_O)        0.299     8.966 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_17_17_i_1/O
                         net (fo=32, routed)          1.125    10.091    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17/D
    SLICE_X4Y27          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.644    12.823    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17/WCLK
    SLICE_X4Y27          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17/RAMS64E_A/CLK
                         clock pessimism              0.230    13.053    
                         clock uncertainty           -0.154    12.899    
    SLICE_X4Y27          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    12.174    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Memory_0/inst/mem_reg_1280_1535_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 1.754ns (24.990%)  route 5.265ns (75.010%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.751     3.045    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X19Y35         FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/Q
                         net (fo=1024, routed)        2.515     6.016    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/A3
    SLICE_X0Y19          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     6.140 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.140    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/OD
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I0_O)      0.241     6.381 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/F7.B/O
                         net (fo=1, routed)           0.000     6.381    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/O0
    SLICE_X0Y19          MUXF8 (Prop_muxf8_I0_O)      0.098     6.479 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4/F8/O
                         net (fo=1, routed)           0.817     7.297    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_4_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.319     7.616 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata[4]_i_3/O
                         net (fo=1, routed)           0.000     7.616    PicoRV32_BD_i/Memory_0/inst/mem_rdata[4]_i_3_n_0
    SLICE_X3Y18          MUXF7 (Prop_muxf7_I1_O)      0.217     7.833 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata_reg[4]_i_1/O
                         net (fo=2, routed)           0.743     8.576    PicoRV32_BD_i/Memory_0/inst/mem_rdata0[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.299     8.875 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_4_4_i_1/O
                         net (fo=32, routed)          1.189    10.064    PicoRV32_BD_i/Memory_0/inst/mem_reg_1280_1535_4_4/D
    SLICE_X2Y17          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1280_1535_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.651    12.830    PicoRV32_BD_i/Memory_0/inst/mem_reg_1280_1535_4_4/WCLK
    SLICE_X2Y17          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1280_1535_4_4/RAMS64E_A/CLK
                         clock pessimism              0.230    13.060    
                         clock uncertainty           -0.154    12.906    
    SLICE_X2Y17          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    12.181    PicoRV32_BD_i/Memory_0/inst/mem_reg_1280_1535_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Memory_0/inst/mem_reg_1024_1279_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 1.749ns (25.024%)  route 5.240ns (74.976%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.751     3.045    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X19Y35         FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/Q
                         net (fo=1024, routed)        2.655     6.156    PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5/A3
    SLICE_X2Y19          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     6.280 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.280    PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5/OD
    SLICE_X2Y19          MUXF7 (Prop_muxf7_I0_O)      0.241     6.521 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5/F7.B/O
                         net (fo=1, routed)           0.000     6.521    PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5/O0
    SLICE_X2Y19          MUXF8 (Prop_muxf8_I0_O)      0.098     6.619 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5/F8/O
                         net (fo=1, routed)           0.559     7.178    PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.319     7.497 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata[5]_i_2/O
                         net (fo=1, routed)           0.000     7.497    PicoRV32_BD_i/Memory_0/inst/mem_rdata[5]_i_2_n_0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     7.709 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata_reg[5]_i_1/O
                         net (fo=2, routed)           0.743     8.453    PicoRV32_BD_i/Memory_0/inst/mem_rdata0[5]
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.299     8.752 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_5_5_i_1/O
                         net (fo=32, routed)          1.283    10.034    PicoRV32_BD_i/Memory_0/inst/mem_reg_1024_1279_5_5/D
    SLICE_X2Y20          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1024_1279_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.648    12.827    PicoRV32_BD_i/Memory_0/inst/mem_reg_1024_1279_5_5/WCLK
    SLICE_X2Y20          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1024_1279_5_5/RAMS64E_A/CLK
                         clock pessimism              0.230    13.057    
                         clock uncertainty           -0.154    12.903    
    SLICE_X2Y20          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    12.178    PicoRV32_BD_i/Memory_0/inst/mem_reg_1024_1279_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.178    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 1.749ns (25.013%)  route 5.243ns (74.987%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.751     3.045    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X19Y35         FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/Q
                         net (fo=1024, routed)        2.655     6.156    PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5/A3
    SLICE_X2Y19          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     6.280 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.280    PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5/OD
    SLICE_X2Y19          MUXF7 (Prop_muxf7_I0_O)      0.241     6.521 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5/F7.B/O
                         net (fo=1, routed)           0.000     6.521    PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5/O0
    SLICE_X2Y19          MUXF8 (Prop_muxf8_I0_O)      0.098     6.619 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5/F8/O
                         net (fo=1, routed)           0.559     7.178    PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_5_5_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.319     7.497 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata[5]_i_2/O
                         net (fo=1, routed)           0.000     7.497    PicoRV32_BD_i/Memory_0/inst/mem_rdata[5]_i_2_n_0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     7.709 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata_reg[5]_i_1/O
                         net (fo=2, routed)           0.743     8.453    PicoRV32_BD_i/Memory_0/inst/mem_rdata0[5]
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.299     8.752 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_5_5_i_1/O
                         net (fo=32, routed)          1.286    10.037    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_5_5/D
    SLICE_X2Y16          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.652    12.832    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_5_5/WCLK
    SLICE_X2Y16          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_5_5/RAMS64E_A/CLK
                         clock pessimism              0.230    13.061    
                         clock uncertainty           -0.154    12.907    
    SLICE_X2Y16          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    12.182    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 1.749ns (25.328%)  route 5.156ns (74.672%))
  Logic Levels:           6  (LUT3=1 LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.751     3.045    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X17Y36         FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[2]/Q
                         net (fo=1024, routed)        1.996     5.497    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_11_11/A2
    SLICE_X8Y16          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     5.621 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.621    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_11_11/OD
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.241     5.862 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_11_11/F7.B/O
                         net (fo=1, routed)           0.000     5.862    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_11_11/O0
    SLICE_X8Y16          MUXF8 (Prop_muxf8_I0_O)      0.098     5.960 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_11_11/F8/O
                         net (fo=1, routed)           0.789     6.749    PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_11_11_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I0_O)        0.319     7.068 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata[11]_i_2/O
                         net (fo=1, routed)           0.000     7.068    PicoRV32_BD_i/Memory_0/inst/mem_rdata[11]_i_2_n_0
    SLICE_X11Y18         MUXF7 (Prop_muxf7_I0_O)      0.212     7.280 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata_reg[11]_i_1/O
                         net (fo=2, routed)           1.041     8.321    PicoRV32_BD_i/Memory_0/inst/mem_rdata0[11]
    SLICE_X15Y32         LUT3 (Prop_lut3_I2_O)        0.299     8.620 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_11_11_i_1/O
                         net (fo=32, routed)          1.330     9.950    PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_11_11/D
    SLICE_X10Y16         RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.574    12.753    PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_11_11/WCLK
    SLICE_X10Y16         RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_11_11/RAMS64E_A/CLK
                         clock pessimism              0.230    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X10Y16         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    12.104    PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.104    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Memory_0/inst/mem_reg_256_511_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 1.754ns (25.173%)  route 5.214ns (74.827%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.751     3.045    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X19Y35         FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_addr_memory_reg[3]/Q
                         net (fo=1024, routed)        2.351     5.852    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_3_3/A3
    SLICE_X4Y22          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     5.976 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.976    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_3_3/OD
    SLICE_X4Y22          MUXF7 (Prop_muxf7_I0_O)      0.241     6.217 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_3_3/F7.B/O
                         net (fo=1, routed)           0.000     6.217    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_3_3/O0
    SLICE_X4Y22          MUXF8 (Prop_muxf8_I0_O)      0.098     6.315 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_3_3/F8/O
                         net (fo=1, routed)           0.868     7.184    PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_3_3_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.319     7.503 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata[3]_i_3/O
                         net (fo=1, routed)           0.000     7.503    PicoRV32_BD_i/Memory_0/inst/mem_rdata[3]_i_3_n_0
    SLICE_X3Y21          MUXF7 (Prop_muxf7_I1_O)      0.217     7.720 r  PicoRV32_BD_i/Memory_0/inst/mem_rdata_reg[3]_i_1/O
                         net (fo=2, routed)           0.887     8.607    PicoRV32_BD_i/Memory_0/inst/mem_rdata0[3]
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.299     8.906 r  PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_3_3_i_1/O
                         net (fo=32, routed)          1.107    10.013    PicoRV32_BD_i/Memory_0/inst/mem_reg_256_511_3_3/D
    SLICE_X0Y21          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_256_511_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        1.647    12.826    PicoRV32_BD_i/Memory_0/inst/mem_reg_256_511_3_3/WCLK
    SLICE_X0Y21          RAMS64E                                      r  PicoRV32_BD_i/Memory_0/inst/mem_reg_256_511_3_3/RAMS64E_A/CLK
                         clock pessimism              0.230    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X0Y21          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    12.177    PicoRV32_BD_i/Memory_0/inst/mem_reg_256_511_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.177    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  2.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.592     0.928    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X26Y49         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[18]/Q
                         net (fo=2, routed)           0.127     1.218    PicoRV32_BD_i/picorv32_0/inst/count_instr_reg_n_0_[18]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.374 r  PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.375    PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[16]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.428 r  PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.428    PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[20]_i_1_n_7
    SLICE_X26Y50         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.844     1.210    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X26Y50         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[20]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.314    PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.592     0.928    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X27Y49         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[39]/Q
                         net (fo=2, routed)           0.120     1.189    PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[39]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.349 r  PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.350    PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[36]_i_1_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.404 r  PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.404    PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[40]_i_1_n_7
    SLICE_X27Y50         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.844     1.210    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X27Y50         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[40]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.105     1.285    PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/reg_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.626     0.962    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X5Y49          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.103 r  PicoRV32_BD_i/picorv32_0/inst/reg_out_reg[31]/Q
                         net (fo=4, routed)           0.068     1.171    PicoRV32_BD_i/picorv32_0/inst/reg_out_reg_n_0_[31]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.045     1.216 r  PicoRV32_BD_i/picorv32_0/inst/mem_la_addr[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.216    PicoRV32_BD_i/picorv32_0/inst/mem_la_addr[29]
    SLICE_X4Y49          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.895     1.261    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X4Y49          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[31]/C
                         clock pessimism             -0.286     0.975    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.120     1.095    PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.592     0.928    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X26Y49         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[18]/Q
                         net (fo=2, routed)           0.127     1.218    PicoRV32_BD_i/picorv32_0/inst/count_instr_reg_n_0_[18]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.374 r  PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.375    PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[16]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.441 r  PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.441    PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[20]_i_1_n_5
    SLICE_X26Y50         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.844     1.210    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X26Y50         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[22]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.314    PicoRV32_BD_i/picorv32_0/inst/count_instr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.592     0.928    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X27Y49         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[39]/Q
                         net (fo=2, routed)           0.120     1.189    PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[39]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.349 r  PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.350    PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[36]_i_1_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.414 r  PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.414    PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[40]_i_1_n_5
    SLICE_X27Y50         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.844     1.210    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X27Y50         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[42]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.105     1.285    PicoRV32_BD_i/picorv32_0/inst/count_cycle_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.266%)  route 0.341ns (70.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.595     0.931    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X9Y40          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.341     1.412    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/ADDRD0
    SLICE_X10Y45         RAMD32                                       r  PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.865     1.231    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/WCLK
    SLICE_X10Y45         RAMD32                                       r  PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.277    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.266%)  route 0.341ns (70.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.595     0.931    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X9Y40          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.341     1.412    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/ADDRD0
    SLICE_X10Y45         RAMD32                                       r  PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.865     1.231    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/WCLK
    SLICE_X10Y45         RAMD32                                       r  PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.277    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.266%)  route 0.341ns (70.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.595     0.931    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X9Y40          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.341     1.412    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/ADDRD0
    SLICE_X10Y45         RAMD32                                       r  PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.865     1.231    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/WCLK
    SLICE_X10Y45         RAMD32                                       r  PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.277    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.266%)  route 0.341ns (70.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.595     0.931    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X9Y40          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.341     1.412    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/ADDRD0
    SLICE_X10Y45         RAMD32                                       r  PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.865     1.231    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/WCLK
    SLICE_X10Y45         RAMD32                                       r  PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.277    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.266%)  route 0.341ns (70.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.595     0.931    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X9Y40          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  PicoRV32_BD_i/picorv32_0/inst/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.341     1.412    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/ADDRD0
    SLICE_X10Y45         RAMD32                                       r  PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1990, routed)        0.865     1.231    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/WCLK
    SLICE_X10Y45         RAMD32                                       r  PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.277    PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y41     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y41     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y41     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y41     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y42     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y42     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y42     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y38     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y42     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[20]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y24    PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_20_20/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y24    PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_20_20/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y24    PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_20_20/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y33     PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_21_21/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y33     PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_21_21/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y33     PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_21_21/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y33     PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_21_21/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y33     PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_21_21/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y33     PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_21_21/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y28    PicoRV32_BD_i/Memory_0/inst/mem_reg_1024_1279_16_16/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y24    PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y24    PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y24    PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25    PicoRV32_BD_i/Memory_0/inst/mem_reg_1024_1279_17_17/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25    PicoRV32_BD_i/Memory_0/inst/mem_reg_1024_1279_17_17/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25    PicoRV32_BD_i/Memory_0/inst/mem_reg_1024_1279_17_17/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25    PicoRV32_BD_i/Memory_0/inst/mem_reg_1024_1279_17_17/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X18Y39    PicoRV32_BD_i/Memory_0/inst/mem_reg_1280_1535_13_13/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X18Y39    PicoRV32_BD_i/Memory_0/inst/mem_reg_1280_1535_13_13/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X18Y39    PicoRV32_BD_i/Memory_0/inst/mem_reg_1280_1535_13_13/RAMS64E_C/CLK



