<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="utf-8">
<title>riscv_vmem_rv32</title></head>
<body>
<h1>riscv_vmem_rv32.sail (0/0) -</h1>
<code style="display: block">
/*&nbsp;RV32&nbsp;Supervisor-mode&nbsp;address&nbsp;translation&nbsp;and&nbsp;page-table&nbsp;walks.&nbsp;*/<br>
<br>
/*&nbsp;Define&nbsp;the&nbsp;architectural&nbsp;satp&nbsp;and&nbsp;its&nbsp;legalizer.&nbsp;*/<br>
<br>
register&nbsp;satp&nbsp;:&nbsp;xlenbits<br>
<br>
function&nbsp;legalize_satp(a&nbsp;:&nbsp;Architecture,&nbsp;o&nbsp;:&nbsp;xlenbits,&nbsp;v&nbsp;:&nbsp;xlenbits)&nbsp;-&gt;&nbsp;xlenbits&nbsp;=<br>
&nbsp;&nbsp;legalize_satp32(a,&nbsp;o,&nbsp;v)<br>
<br>
/*&nbsp;Compute&nbsp;the&nbsp;address&nbsp;translation&nbsp;mode.&nbsp;*/<br>
<br>
val&nbsp;translationMode&nbsp;:&nbsp;(Privilege)&nbsp;-&gt;&nbsp;SATPMode&nbsp;effect&nbsp;{rreg,&nbsp;escape}<br>
function&nbsp;translationMode(priv)&nbsp;=&nbsp;{<br>
&nbsp;&nbsp;if&nbsp;priv&nbsp;==&nbsp;Machine&nbsp;then&nbsp;Sbare<br>
&nbsp;&nbsp;else&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;arch&nbsp;=&nbsp;architecture(get_mstatus_SXL(mstatus));<br>
&nbsp;&nbsp;&nbsp;&nbsp;match&nbsp;arch&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Some(RV32)&nbsp;=&gt;&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;s&nbsp;=&nbsp;Mk_Satp32(satp[31..0]);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;s.Mode()&nbsp;==&nbsp;0b0&nbsp;then&nbsp;Sbare&nbsp;else&nbsp;Sv32<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;},<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;_&nbsp;&nbsp;&nbsp;&nbsp;=&gt;&nbsp;internal_error(&quot;unsupported&nbsp;address&nbsp;translation&nbsp;arch&quot;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
}<br>
<br>
/*&nbsp;Top-level&nbsp;address&nbsp;translation&nbsp;dispatcher&nbsp;*/<br>
<br>
val&nbsp;translateAddr&nbsp;:&nbsp;(xlenbits,&nbsp;AccessType(ext_access_type))&nbsp;-&gt;&nbsp;TR_Result(xlenbits,&nbsp;ExceptionType)&nbsp;effect&nbsp;{escape,&nbsp;rmem,&nbsp;rmemt,&nbsp;rreg,&nbsp;wmv,&nbsp;wmvt,&nbsp;wreg}<br>
function&nbsp;translateAddr(vAddr,&nbsp;ac)&nbsp;=&nbsp;{<br>
&nbsp;&nbsp;let&nbsp;effPriv&nbsp;:&nbsp;Privilege&nbsp;=&nbsp;effectivePrivilege(ac,&nbsp;mstatus,&nbsp;cur_privilege);<br>
&nbsp;&nbsp;let&nbsp;mxr&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;bool&nbsp;&nbsp;&nbsp;=&nbsp;mstatus.MXR()&nbsp;==&nbsp;0b1;<br>
&nbsp;&nbsp;let&nbsp;do_sum&nbsp;:&nbsp;bool&nbsp;&nbsp;&nbsp;=&nbsp;mstatus.SUM()&nbsp;==&nbsp;0b1;<br>
&nbsp;&nbsp;let&nbsp;mode&nbsp;:&nbsp;SATPMode&nbsp;=&nbsp;translationMode(effPriv);<br>
<br>
&nbsp;&nbsp;let&nbsp;asid&nbsp;=&nbsp;curAsid32(satp);<br>
&nbsp;&nbsp;let&nbsp;ptb&nbsp;&nbsp;=&nbsp;curPTB32(satp);<br>
<br>
&nbsp;&nbsp;/*&nbsp;PTW&nbsp;extensions:&nbsp;initialize&nbsp;the&nbsp;PTW&nbsp;extension&nbsp;state&nbsp;*/<br>
&nbsp;&nbsp;let&nbsp;ext_ptw&nbsp;:&nbsp;ext_ptw&nbsp;=&nbsp;init_ext_ptw;<br>
<br>
&nbsp;&nbsp;match&nbsp;mode&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;Sbare&nbsp;=&gt;&nbsp;TR_Address(vAddr,&nbsp;ext_ptw),<br>
&nbsp;&nbsp;&nbsp;&nbsp;Sv32&nbsp;&nbsp;=&gt;&nbsp;match&nbsp;translate32(asid,&nbsp;ptb,&nbsp;vAddr,&nbsp;ac,&nbsp;effPriv,&nbsp;mxr,&nbsp;do_sum,&nbsp;SV32_LEVELS&nbsp;-&nbsp;1,&nbsp;ext_ptw)&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TR_Address(pa,&nbsp;ext_ptw)&nbsp;=&gt;&nbsp;TR_Address(to_phys_addr(pa),&nbsp;ext_ptw),<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TR_Failure(f,&nbsp;ext_ptw)&nbsp;&nbsp;=&gt;&nbsp;TR_Failure(translationException(ac,&nbsp;f),&nbsp;ext_ptw)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;},<br>
&nbsp;&nbsp;&nbsp;&nbsp;_&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;=&gt;&nbsp;internal_error(&quot;unsupported&nbsp;address&nbsp;translation&nbsp;scheme&quot;)<br>
&nbsp;&nbsp;}<br>
}<br>
<br>
val&nbsp;flush_TLB&nbsp;:&nbsp;(option(xlenbits),&nbsp;option(xlenbits))&nbsp;-&gt;&nbsp;unit&nbsp;effect&nbsp;{rreg,&nbsp;wreg}<br>
function&nbsp;flush_TLB(asid_xlen,&nbsp;addr_xlen)&nbsp;-&gt;&nbsp;unit&nbsp;=&nbsp;{<br>
&nbsp;&nbsp;let&nbsp;asid&nbsp;:&nbsp;option(asid32)&nbsp;=<br>
&nbsp;&nbsp;&nbsp;&nbsp;match&nbsp;(asid_xlen)&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;None()&nbsp;&nbsp;=&gt;&nbsp;None(),<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Some(a)&nbsp;=&gt;&nbsp;Some(a[8&nbsp;&nbsp;..&nbsp;0])<br>
&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;flush_TLB32(asid,&nbsp;addr_xlen)<br>
}<br>
<br>
function&nbsp;init_vmem&nbsp;()&nbsp;-&gt;&nbsp;unit&nbsp;=&nbsp;{<br>
&nbsp;&nbsp;init_vmem_sv32()<br>
}<br>
</code>
</body>
</html>