Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  3 15:09:53 2023
| Host         : marcel_002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.753       -2.887                      4                  174        0.085        0.000                      0                  174        0.833        0.000                       0                   135  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk          {0.000 10.000}       20.000          50.000          
  pixel_clk      {0.000 6.667}        13.333          75.000          
  pll_clkfb_out  {0.000 10.000}       20.000          50.000          
  ser_clk        {0.000 1.333}        2.667           375.000         
virtual_ser_clk  {0.000 1.333}        2.667           374.953         
virtual_sys_clk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                            7.000        0.000                       0                     1  
  pixel_clk            8.916        0.000                      0                  123        0.176        0.000                      0                  123        6.167        0.000                       0                   105  
  pll_clkfb_out                                                                                                                                                   18.408        0.000                       0                     3  
  ser_clk              0.484        0.000                      0                   28        0.169        0.000                      0                   28        0.833        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pixel_clk        ser_clk                0.046        0.000                      0                   20        0.085        0.000                      0                   20  
ser_clk          virtual_ser_clk       -0.753       -2.887                      4                    4        0.945        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pixel_clk          pixel_clk                9.596        0.000                      0                   19        1.610        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.873ns (20.890%)  route 3.306ns (79.110%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.734    -1.601    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y116       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.222 r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/Q
                         net (fo=5, routed)           0.798    -0.424    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[0]
    SLICE_X107Y115       LUT4 (Prop_lut4_I1_O)        0.121    -0.303 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.937     0.634    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.268     0.902 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.833     1.736    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X109Y118       LUT2 (Prop_lut2_I1_O)        0.105     1.841 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.738     2.578    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X109Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[10]/C
                         clock pessimism             -0.402    11.704    
                         clock uncertainty           -0.041    11.663    
    SLICE_X109Y120       FDCE (Setup_fdce_C_CE)      -0.168    11.495    u_display_hvscan/u1_display_control/vs_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.873ns (20.890%)  route 3.306ns (79.110%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.734    -1.601    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y116       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.222 r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/Q
                         net (fo=5, routed)           0.798    -0.424    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[0]
    SLICE_X107Y115       LUT4 (Prop_lut4_I1_O)        0.121    -0.303 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.937     0.634    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.268     0.902 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.833     1.736    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X109Y118       LUT2 (Prop_lut2_I1_O)        0.105     1.841 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.738     2.578    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X109Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[11]/C
                         clock pessimism             -0.402    11.704    
                         clock uncertainty           -0.041    11.663    
    SLICE_X109Y120       FDCE (Setup_fdce_C_CE)      -0.168    11.495    u_display_hvscan/u1_display_control/vs_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.873ns (20.890%)  route 3.306ns (79.110%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.734    -1.601    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y116       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.222 r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/Q
                         net (fo=5, routed)           0.798    -0.424    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[0]
    SLICE_X107Y115       LUT4 (Prop_lut4_I1_O)        0.121    -0.303 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.937     0.634    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.268     0.902 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.833     1.736    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X109Y118       LUT2 (Prop_lut2_I1_O)        0.105     1.841 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.738     2.578    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X109Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
                         clock pessimism             -0.402    11.704    
                         clock uncertainty           -0.041    11.663    
    SLICE_X109Y120       FDCE (Setup_fdce_C_CE)      -0.168    11.495    u_display_hvscan/u1_display_control/vs_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.873ns (20.890%)  route 3.306ns (79.110%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.734    -1.601    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y116       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.222 r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/Q
                         net (fo=5, routed)           0.798    -0.424    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[0]
    SLICE_X107Y115       LUT4 (Prop_lut4_I1_O)        0.121    -0.303 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.937     0.634    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.268     0.902 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.833     1.736    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X109Y118       LUT2 (Prop_lut2_I1_O)        0.105     1.841 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.738     2.578    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X109Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[14]/C
                         clock pessimism             -0.402    11.704    
                         clock uncertainty           -0.041    11.663    
    SLICE_X109Y120       FDCE (Setup_fdce_C_CE)      -0.168    11.495    u_display_hvscan/u1_display_control/vs_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.873ns (20.890%)  route 3.306ns (79.110%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.734    -1.601    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y116       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.222 r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/Q
                         net (fo=5, routed)           0.798    -0.424    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[0]
    SLICE_X107Y115       LUT4 (Prop_lut4_I1_O)        0.121    -0.303 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.937     0.634    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.268     0.902 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.833     1.736    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X109Y118       LUT2 (Prop_lut2_I1_O)        0.105     1.841 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.738     2.578    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X109Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
                         clock pessimism             -0.402    11.704    
                         clock uncertainty           -0.041    11.663    
    SLICE_X109Y120       FDCE (Setup_fdce_C_CE)      -0.168    11.495    u_display_hvscan/u1_display_control/vs_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.873ns (20.890%)  route 3.306ns (79.110%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.734    -1.601    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y116       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.222 r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/Q
                         net (fo=5, routed)           0.798    -0.424    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[0]
    SLICE_X107Y115       LUT4 (Prop_lut4_I1_O)        0.121    -0.303 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.937     0.634    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.268     0.902 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.833     1.736    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X109Y118       LUT2 (Prop_lut2_I1_O)        0.105     1.841 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.738     2.578    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X109Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[8]/C
                         clock pessimism             -0.402    11.704    
                         clock uncertainty           -0.041    11.663    
    SLICE_X109Y120       FDCE (Setup_fdce_C_CE)      -0.168    11.495    u_display_hvscan/u1_display_control/vs_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             9.040ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.873ns (21.527%)  route 3.182ns (78.473%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.734    -1.601    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y116       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.222 r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/Q
                         net (fo=5, routed)           0.798    -0.424    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[0]
    SLICE_X107Y115       LUT4 (Prop_lut4_I1_O)        0.121    -0.303 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.937     0.634    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.268     0.902 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.833     1.736    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X109Y118       LUT2 (Prop_lut2_I1_O)        0.105     1.841 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.614     2.455    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X107Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X107Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[13]/C
                         clock pessimism             -0.402    11.704    
                         clock uncertainty           -0.041    11.663    
    SLICE_X107Y120       FDCE (Setup_fdce_C_CE)      -0.168    11.495    u_display_hvscan/u1_display_control/vs_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                  9.040    

Slack (MET) :             9.040ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.873ns (21.527%)  route 3.182ns (78.473%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.734    -1.601    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y116       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.222 r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/Q
                         net (fo=5, routed)           0.798    -0.424    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[0]
    SLICE_X107Y115       LUT4 (Prop_lut4_I1_O)        0.121    -0.303 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.937     0.634    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.268     0.902 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.833     1.736    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X109Y118       LUT2 (Prop_lut2_I1_O)        0.105     1.841 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.614     2.455    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X107Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X107Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[15]/C
                         clock pessimism             -0.402    11.704    
                         clock uncertainty           -0.041    11.663    
    SLICE_X107Y120       FDCE (Setup_fdce_C_CE)      -0.168    11.495    u_display_hvscan/u1_display_control/vs_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                  9.040    

Slack (MET) :             9.040ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.873ns (21.527%)  route 3.182ns (78.473%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.734    -1.601    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y116       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.222 r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/Q
                         net (fo=5, routed)           0.798    -0.424    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[0]
    SLICE_X107Y115       LUT4 (Prop_lut4_I1_O)        0.121    -0.303 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.937     0.634    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.268     0.902 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.833     1.736    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X109Y118       LUT2 (Prop_lut2_I1_O)        0.105     1.841 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.614     2.455    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X107Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X107Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[5]/C
                         clock pessimism             -0.402    11.704    
                         clock uncertainty           -0.041    11.663    
    SLICE_X107Y120       FDCE (Setup_fdce_C_CE)      -0.168    11.495    u_display_hvscan/u1_display_control/vs_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                  9.040    

Slack (MET) :             9.040ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.873ns (21.527%)  route 3.182ns (78.473%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.734    -1.601    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y116       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.222 r  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/Q
                         net (fo=5, routed)           0.798    -0.424    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[0]
    SLICE_X107Y115       LUT4 (Prop_lut4_I1_O)        0.121    -0.303 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.937     0.634    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X107Y117       LUT6 (Prop_lut6_I5_O)        0.268     0.902 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.833     1.736    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X109Y118       LUT2 (Prop_lut2_I1_O)        0.105     1.841 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.614     2.455    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X107Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X107Y120       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[6]/C
                         clock pessimism             -0.402    11.704    
                         clock uncertainty           -0.041    11.663    
    SLICE_X107Y120       FDCE (Setup_fdce_C_CE)      -0.168    11.495    u_display_hvscan/u1_display_control/vs_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                  9.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/c0_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.189ns (63.869%)  route 0.107ns (36.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y115       FDCE                                         r  u_HDMI/u_encoder_0/c0_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.141    -0.275 f  u_HDMI/u_encoder_0/c0_reg2_reg/Q
                         net (fo=6, routed)           0.107    -0.168    u_HDMI/u_encoder_0/c0_reg2
    SLICE_X111Y115       LUT5 (Prop_lut5_I0_O)        0.048    -0.120 r  u_HDMI/u_encoder_0/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    u_HDMI/u_encoder_0/q[2]_i_1_n_0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.988    -0.183    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[2]/C
                         clock pessimism             -0.220    -0.403    
    SLICE_X111Y115       FDCE (Hold_fdce_C_D)         0.107    -0.296    u_HDMI/u_encoder_0/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/c0_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.190ns (63.776%)  route 0.108ns (36.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y115       FDCE                                         r  u_HDMI/u_encoder_0/c0_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.141    -0.275 f  u_HDMI/u_encoder_0/c0_reg2_reg/Q
                         net (fo=6, routed)           0.108    -0.167    u_HDMI/u_encoder_0/c0_reg2
    SLICE_X111Y115       LUT5 (Prop_lut5_I0_O)        0.049    -0.118 r  u_HDMI/u_encoder_0/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.118    u_HDMI/u_encoder_0/q[4]_i_1__0_n_0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.988    -0.183    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[4]/C
                         clock pessimism             -0.220    -0.403    
    SLICE_X111Y115       FDCE (Hold_fdce_C_D)         0.107    -0.296    u_HDMI/u_encoder_0/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.255%)  route 0.140ns (49.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.707    -0.423    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[14]/Q
                         net (fo=1, routed)           0.140    -0.143    u_HDMI/u_encoder_1/rgb_data[0]
    SLICE_X108Y120       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.980    -0.191    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y120       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[1]/C
                         clock pessimism             -0.217    -0.408    
    SLICE_X108Y120       FDCE (Hold_fdce_C_D)         0.085    -0.323    u_HDMI/u_encoder_1/d_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/c0_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.283%)  route 0.108ns (36.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y115       FDCE                                         r  u_HDMI/u_encoder_0/c0_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_HDMI/u_encoder_0/c0_reg2_reg/Q
                         net (fo=6, routed)           0.108    -0.167    u_HDMI/u_encoder_0/c0_reg2
    SLICE_X111Y115       LUT5 (Prop_lut5_I1_O)        0.045    -0.122 r  u_HDMI/u_encoder_0/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.122    u_HDMI/u_encoder_0/q[3]_i_1__0_n_0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.988    -0.183    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[3]/C
                         clock pessimism             -0.220    -0.403    
    SLICE_X111Y115       FDCE (Hold_fdce_C_D)         0.092    -0.311    u_HDMI/u_encoder_0/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/c0_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.499%)  route 0.107ns (36.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y115       FDCE                                         r  u_HDMI/u_encoder_0/c0_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_HDMI/u_encoder_0/c0_reg2_reg/Q
                         net (fo=6, routed)           0.107    -0.168    u_HDMI/u_encoder_0/c0_reg2
    SLICE_X111Y115       LUT5 (Prop_lut5_I1_O)        0.045    -0.123 r  u_HDMI/u_encoder_0/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    u_HDMI/u_encoder_0/q[1]_i_1_n_0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.988    -0.183    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[1]/C
                         clock pessimism             -0.220    -0.403    
    SLICE_X111Y115       FDCE (Hold_fdce_C_D)         0.091    -0.312    u_HDMI/u_encoder_0/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.066%)  route 0.119ns (38.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.712    -0.418    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y117       FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  u_HDMI/u_encoder_0/cnt_reg[4]/Q
                         net (fo=9, routed)           0.119    -0.159    u_HDMI/u_encoder_0/cnt_reg_n_0_[4]
    SLICE_X111Y117       LUT4 (Prop_lut4_I1_O)        0.045    -0.114 r  u_HDMI/u_encoder_0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    u_HDMI/u_encoder_0/cnt[1]_i_1_n_0
    SLICE_X111Y117       FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.986    -0.185    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X111Y117       FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[1]/C
                         clock pessimism             -0.220    -0.405    
    SLICE_X111Y117       FDCE (Hold_fdce_C_D)         0.091    -0.314    u_HDMI/u_encoder_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/px_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.596%)  route 0.143ns (43.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_display_hvscan/u1_display_control/CLK
    SLICE_X110Y121       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u_display_hvscan/u1_display_control/px_reg[10]/Q
                         net (fo=6, routed)           0.143    -0.139    u_display_hvscan/u1_display_control/px[10]
    SLICE_X109Y121       LUT5 (Prop_lut5_I0_O)        0.045    -0.094 r  u_display_hvscan/u1_display_control/rgb_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]_0[4]
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/C
                         clock pessimism             -0.197    -0.389    
    SLICE_X109Y121       FDCE (Hold_fdce_C_D)         0.092    -0.297    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_2/d_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.227ns (59.661%)  route 0.153ns (40.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.707    -0.423    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDCE (Prop_fdce_C_Q)         0.128    -0.295 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/Q
                         net (fo=1, routed)           0.153    -0.142    u_display_hvscan/u2_display_buffer/rgb_data[20]
    SLICE_X112Y120       LUT2 (Prop_lut2_I1_O)        0.099    -0.043 r  u_display_hvscan/u2_display_buffer/d_reg1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.043    u_HDMI/u_encoder_2/d_reg1_reg[6]_0[0]
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.983    -0.188    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[4]/C
                         clock pessimism             -0.197    -0.385    
    SLICE_X112Y120       FDCE (Hold_fdce_C_D)         0.121    -0.264    u_HDMI/u_encoder_2/d_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/px_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.190ns (52.369%)  route 0.173ns (47.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_display_hvscan/u1_display_control/CLK
    SLICE_X110Y121       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDCE (Prop_fdce_C_Q)         0.141    -0.281 f  u_display_hvscan/u1_display_control/px_reg[6]/Q
                         net (fo=6, routed)           0.173    -0.109    u_display_hvscan/u1_display_control/px[6]
    SLICE_X109Y121       LUT5 (Prop_lut5_I0_O)        0.049    -0.060 r  u_display_hvscan/u1_display_control/rgb_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]_0[0]
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[7]/C
                         clock pessimism             -0.197    -0.389    
    SLICE_X109Y121       FDCE (Hold_fdce_C_D)         0.107    -0.282    u_display_hvscan/u2_display_buffer/rgb_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/de_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.338%)  route 0.153ns (44.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDCE (Prop_fdce_C_Q)         0.141    -0.281 f  u_display_hvscan/u1_display_control/de_reg/Q
                         net (fo=11, routed)          0.153    -0.129    u_HDMI/u_encoder_1/de
    SLICE_X111Y123       LUT4 (Prop_lut4_I3_O)        0.048    -0.081 r  u_HDMI/u_encoder_1/q[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.081    u_HDMI/u_encoder_1/q[8]_i_1__1_n_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[8]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X111Y123       FDCE (Hold_fdce_C_D)         0.107    -0.304    u_HDMI/u_encoder_1/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         13.333      11.741     BUFGCTRL_X0Y17  clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X110Y115  display_en_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X107Y115  u_HDMI/u_encoder_0/c0_reg1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X110Y118  u_HDMI/u_encoder_0/c1_reg2_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X111Y117  u_HDMI/u_encoder_0/cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X110Y118  u_HDMI/u_encoder_0/cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X110Y116  u_HDMI/u_encoder_0/cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X110Y117  u_HDMI/u_encoder_0/cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X110Y120  u_HDMI/u_encoder_0/d_reg1_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       13.333      146.667    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X107Y115  u_HDMI/u_encoder_0/c0_reg1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_0/c1_reg2_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_0/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_0/q_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y116  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y116  u_display_hvscan/u1_display_control/hs_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X107Y116  u_display_hvscan/u1_display_control/hs_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X107Y116  u_display_hvscan/u1_display_control/hs_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X107Y116  u_display_hvscan/u1_display_control/hs_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y116  u_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y115  display_en_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_0/c1_reg2_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X111Y117  u_HDMI/u_encoder_0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_0/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y116  u_HDMI/u_encoder_0/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y117  u_HDMI/u_encoder_0/cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y120  u_HDMI/u_encoder_0/d_reg1_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X111Y115  u_HDMI/u_encoder_0/q_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X111Y115  u_HDMI/u_encoder_0/q_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X111Y115  u_HDMI/u_encoder_0/q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb_out
  To Clock:  pll_clkfb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb_out
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clkout_fb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ser_clk
  To Clock:  ser_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.643ns (30.322%)  route 1.478ns (69.678%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.738    -1.597    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_fdce_C_Q)         0.433    -1.164 r  u_HDMI/u_serializer_0/counter_reg[1]/Q
                         net (fo=4, routed)           0.826    -0.338    u_HDMI/u_encoder_0/dout_even_reg[1]
    SLICE_X111Y115       LUT5 (Prop_lut5_I1_O)        0.105    -0.233 r  u_HDMI/u_encoder_0/dout_even_i_2/O
                         net (fo=1, routed)           0.652     0.419    u_HDMI/u_serializer_0/dout_even_reg_0
    SLICE_X112Y115       LUT5 (Prop_lut5_I2_O)        0.105     0.524 r  u_HDMI/u_serializer_0/dout_even_i_1/O
                         net (fo=1, routed)           0.000     0.524    u_HDMI/u_serializer_0/dout_even_reg0
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
                         clock pessimism             -0.375     1.070    
                         clock uncertainty           -0.139     0.931    
    SLICE_X112Y115       FDCE (Setup_fdce_C_D)        0.076     1.007    u_HDMI/u_serializer_0/dout_even_reg
  -------------------------------------------------------------------
                         required time                          1.007    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.589ns (29.453%)  route 1.411ns (70.547%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.605ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.730    -1.605    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y122       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.379    -1.226 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.833    -0.392    u_HDMI/u_encoder_1/Q[1]
    SLICE_X112Y123       LUT6 (Prop_lut6_I2_O)        0.105    -0.287 r  u_HDMI/u_encoder_1/dout_even_i_2__0/O
                         net (fo=1, routed)           0.578     0.290    u_HDMI/u_encoder_1/dout_even_i_2__0_n_0
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.105     0.395 r  u_HDMI/u_encoder_1/dout_even_i_1__1/O
                         net (fo=1, routed)           0.000     0.395    u_HDMI/u_serializer_1/dout_even_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism             -0.401     1.036    
                         clock uncertainty           -0.139     0.897    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.030     0.927    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.927    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.589ns (30.123%)  route 1.366ns (69.877%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.728    -1.607    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.379    -1.228 r  u_HDMI/u_serializer_1/counter_reg[0]/Q
                         net (fo=5, routed)           0.716    -0.512    u_HDMI/u_encoder_1/Q[0]
    SLICE_X112Y123       LUT6 (Prop_lut6_I4_O)        0.105    -0.407 r  u_HDMI/u_encoder_1/dout_odd_i_2/O
                         net (fo=1, routed)           0.650     0.244    u_HDMI/u_encoder_1/dout_odd_i_2_n_0
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.105     0.349 r  u_HDMI/u_encoder_1/dout_odd_i_1__1/O
                         net (fo=1, routed)           0.000     0.349    u_HDMI/u_serializer_1/dout_odd_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism             -0.377     1.060    
                         clock uncertainty           -0.139     0.921    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.032     0.953    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.953    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.643ns (34.002%)  route 1.248ns (65.998%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 1.444 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.736    -1.599    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDCE (Prop_fdce_C_Q)         0.433    -1.166 r  u_HDMI/u_serializer_2/counter_reg[1]/Q
                         net (fo=5, routed)           0.690    -0.476    u_HDMI/u_encoder_2/dout_even_reg[1]
    SLICE_X112Y116       LUT5 (Prop_lut5_I1_O)        0.105    -0.371 r  u_HDMI/u_encoder_2/dout_odd_i_2__0/O
                         net (fo=1, routed)           0.558     0.187    u_HDMI/u_encoder_2/dout_odd_i_2__0_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I2_O)        0.105     0.292 r  u_HDMI/u_encoder_2/dout_odd_i_1__2/O
                         net (fo=1, routed)           0.000     0.292    u_HDMI/u_serializer_2/dout_odd_reg0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.563     1.444    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism             -0.376     1.068    
                         clock uncertainty           -0.139     0.929    
    SLICE_X112Y117       FDCE (Setup_fdce_C_D)        0.076     1.005    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          1.005    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/dout_even_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.379ns (37.711%)  route 0.626ns (62.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 1.423 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.728    -1.607    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.379    -1.228 r  u_HDMI/u_serializer_1/dout_even_reg/Q
                         net (fo=1, routed)           0.626    -0.602    u_HDMI/u_serializer_1/dout_even
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.542     1.423    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
                         clock pessimism             -0.438     0.985    
                         clock uncertainty           -0.139     0.846    
    OLOGIC_X1Y130        ODDR (Setup_oddr_C_D1)      -0.707     0.139    u_HDMI/u_serializer_1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.379ns (38.078%)  route 0.616ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 1.423 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.728    -1.607    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.379    -1.228 r  u_HDMI/u_serializer_1/dout_odd_reg/Q
                         net (fo=1, routed)           0.616    -0.611    u_HDMI/u_serializer_1/dout_odd
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.542     1.423    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
                         clock pessimism             -0.438     0.985    
                         clock uncertainty           -0.139     0.846    
    OLOGIC_X1Y130        ODDR (Setup_oddr_C_D2)      -0.707     0.139    u_HDMI/u_serializer_1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_3/dout_even_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.433ns (44.229%)  route 0.546ns (55.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 1.422 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.734    -1.601    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y119       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDCE (Prop_fdce_C_Q)         0.433    -1.168 r  u_HDMI/u_serializer_3/dout_even_reg/Q
                         net (fo=1, routed)           0.546    -0.622    u_HDMI/u_serializer_3/dout_even
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.541     1.422    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
                         clock pessimism             -0.438     0.984    
                         clock uncertainty           -0.139     0.845    
    OLOGIC_X1Y122        ODDR (Setup_oddr_C_D1)      -0.707     0.138    u_HDMI/u_serializer_3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_3/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.433ns (44.526%)  route 0.539ns (55.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 1.422 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.734    -1.601    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y119       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDCE (Prop_fdce_C_Q)         0.433    -1.168 r  u_HDMI/u_serializer_3/dout_odd_reg/Q
                         net (fo=1, routed)           0.539    -0.628    u_HDMI/u_serializer_3/dout_odd
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.541     1.422    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
                         clock pessimism             -0.438     0.984    
                         clock uncertainty           -0.139     0.845    
    OLOGIC_X1Y122        ODDR (Setup_oddr_C_D2)      -0.707     0.138    u_HDMI/u_serializer_3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.433ns (45.141%)  route 0.526ns (54.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 1.428 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.738    -1.597    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_fdce_C_Q)         0.433    -1.164 r  u_HDMI/u_serializer_0/dout_odd_reg/Q
                         net (fo=1, routed)           0.526    -0.637    u_HDMI/u_serializer_0/dout_odd
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.547     1.428    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
                         clock pessimism             -0.438     0.990    
                         clock uncertainty           -0.139     0.851    
    OLOGIC_X1Y114        ODDR (Setup_oddr_C_D2)      -0.707     0.144    u_HDMI/u_serializer_0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.643ns (35.921%)  route 1.147ns (64.079%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 1.444 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.736    -1.599    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDCE (Prop_fdce_C_Q)         0.433    -1.166 r  u_HDMI/u_serializer_2/counter_reg[1]/Q
                         net (fo=5, routed)           0.679    -0.487    u_HDMI/u_encoder_2/dout_even_reg[1]
    SLICE_X112Y116       LUT5 (Prop_lut5_I1_O)        0.105    -0.382 r  u_HDMI/u_encoder_2/dout_even_i_2__1/O
                         net (fo=1, routed)           0.468     0.086    u_HDMI/u_encoder_2/dout_even_i_2__1_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I2_O)        0.105     0.191 r  u_HDMI/u_encoder_2/dout_even_i_1__2/O
                         net (fo=1, routed)           0.000     0.191    u_HDMI/u_serializer_2/dout_even_reg0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.563     1.444    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
                         clock pessimism             -0.376     1.068    
                         clock uncertainty           -0.139     0.929    
    SLICE_X112Y117       FDCE (Setup_fdce_C_D)        0.072     1.001    u_HDMI/u_serializer_2/dout_even_reg
  -------------------------------------------------------------------
                         required time                          1.001    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.505%)  route 0.115ns (35.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.714    -0.416    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_fdce_C_Q)         0.164    -0.252 r  u_HDMI/u_serializer_0/counter_reg[1]/Q
                         net (fo=4, routed)           0.115    -0.137    u_HDMI/u_serializer_0/Q[1]
    SLICE_X113Y115       LUT5 (Prop_lut5_I1_O)        0.045    -0.092 r  u_HDMI/u_serializer_0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    u_HDMI/u_serializer_0/counter[0]_i_1_n_0
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_0/CLK
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
                         clock pessimism             -0.220    -0.403    
                         clock uncertainty            0.050    -0.353    
    SLICE_X113Y115       FDCE (Hold_fdce_C_D)         0.092    -0.261    u_HDMI/u_serializer_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.704%)  route 0.114ns (35.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.714    -0.416    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_fdce_C_Q)         0.164    -0.252 r  u_HDMI/u_serializer_0/counter_reg[1]/Q
                         net (fo=4, routed)           0.114    -0.138    u_HDMI/u_serializer_0/Q[1]
    SLICE_X113Y115       LUT5 (Prop_lut5_I1_O)        0.045    -0.093 r  u_HDMI/u_serializer_0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    u_HDMI/u_serializer_0/counter[2]_i_1_n_0
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_0/CLK
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C
                         clock pessimism             -0.220    -0.403    
                         clock uncertainty            0.050    -0.353    
    SLICE_X113Y115       FDCE (Hold_fdce_C_D)         0.091    -0.262    u_HDMI/u_serializer_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.849%)  route 0.172ns (45.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.710    -0.420    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y119       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDCE (Prop_fdce_C_Q)         0.164    -0.256 r  u_HDMI/u_serializer_3/counter_reg[0]/Q
                         net (fo=4, routed)           0.172    -0.084    u_HDMI/u_serializer_3/counter[0]
    SLICE_X112Y118       LUT4 (Prop_lut4_I2_O)        0.045    -0.039 r  u_HDMI/u_serializer_3/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.039    u_HDMI/u_serializer_3/counter[1]_i_1__0_n_0
    SLICE_X112Y118       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.985    -0.186    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y118       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
                         clock pessimism             -0.219    -0.405    
                         clock uncertainty            0.050    -0.355    
    SLICE_X112Y118       FDCE (Hold_fdce_C_D)         0.120    -0.235    u_HDMI/u_serializer_3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.584%)  route 0.168ns (47.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.706    -0.424    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  u_HDMI/u_serializer_1/counter_reg[2]/Q
                         net (fo=4, routed)           0.168    -0.116    u_HDMI/u_serializer_1/Q[2]
    SLICE_X113Y123       LUT5 (Prop_lut5_I3_O)        0.045    -0.071 r  u_HDMI/u_serializer_1/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.071    u_HDMI/u_serializer_1/counter[2]_i_1__1_n_0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C
                         clock pessimism             -0.232    -0.424    
                         clock uncertainty            0.050    -0.374    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092    -0.282    u_HDMI/u_serializer_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.708    -0.422    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y122       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.167    -0.114    u_HDMI/u_serializer_1/Q[1]
    SLICE_X113Y122       LUT4 (Prop_lut4_I1_O)        0.045    -0.069 r  u_HDMI/u_serializer_1/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.069    u_HDMI/u_serializer_1/counter[1]_i_1__1_n_0
    SLICE_X113Y122       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.981    -0.190    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y122       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
                         clock pessimism             -0.232    -0.422    
                         clock uncertainty            0.050    -0.372    
    SLICE_X113Y122       FDCE (Hold_fdce_C_D)         0.091    -0.281    u_HDMI/u_serializer_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.369%)  route 0.190ns (47.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.711    -0.419    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y118       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDCE (Prop_fdce_C_Q)         0.164    -0.255 f  u_HDMI/u_serializer_3/counter_reg[1]/Q
                         net (fo=5, routed)           0.190    -0.065    u_HDMI/u_serializer_3/counter[1]
    SLICE_X112Y119       LUT4 (Prop_lut4_I2_O)        0.045    -0.020 r  u_HDMI/u_serializer_3/dout_odd_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    u_HDMI/u_serializer_3/dout_odd_reg0
    SLICE_X112Y119       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.984    -0.187    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y119       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C
                         clock pessimism             -0.219    -0.406    
                         clock uncertainty            0.050    -0.356    
    SLICE_X112Y119       FDCE (Hold_fdce_C_D)         0.121    -0.235    u_HDMI/u_serializer_3/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.108%)  route 0.192ns (47.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.711    -0.419    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y118       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDCE (Prop_fdce_C_Q)         0.164    -0.255 f  u_HDMI/u_serializer_3/counter_reg[1]/Q
                         net (fo=5, routed)           0.192    -0.063    u_HDMI/u_serializer_3/counter[1]
    SLICE_X112Y119       LUT5 (Prop_lut5_I3_O)        0.045    -0.018 r  u_HDMI/u_serializer_3/dout_even_i_1__0/O
                         net (fo=1, routed)           0.000    -0.018    u_HDMI/u_serializer_3/dout_even_reg0
    SLICE_X112Y119       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.984    -0.187    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y119       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/C
                         clock pessimism             -0.219    -0.406    
                         clock uncertainty            0.050    -0.356    
    SLICE_X112Y119       FDCE (Hold_fdce_C_D)         0.121    -0.235    u_HDMI/u_serializer_3/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.881%)  route 0.180ns (49.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.714    -0.416    u_HDMI/u_serializer_2/CLK
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_HDMI/u_serializer_2/counter_reg[2]/Q
                         net (fo=4, routed)           0.180    -0.096    u_HDMI/u_serializer_2/Q[2]
    SLICE_X113Y115       LUT5 (Prop_lut5_I3_O)        0.045    -0.051 r  u_HDMI/u_serializer_2/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.051    u_HDMI/u_serializer_2/counter[2]_i_1__2_n_0
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_2/CLK
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
                         clock pessimism             -0.233    -0.416    
                         clock uncertainty            0.050    -0.366    
    SLICE_X113Y115       FDCE (Hold_fdce_C_D)         0.092    -0.274    u_HDMI/u_serializer_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.742%)  route 0.181ns (49.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.714    -0.416    u_HDMI/u_serializer_2/CLK
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.141    -0.275 f  u_HDMI/u_serializer_2/counter_reg[2]/Q
                         net (fo=4, routed)           0.181    -0.095    u_HDMI/u_serializer_2/Q[2]
    SLICE_X113Y115       LUT5 (Prop_lut5_I2_O)        0.045    -0.050 r  u_HDMI/u_serializer_2/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.050    u_HDMI/u_serializer_2/counter[0]_i_1__2_n_0
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_2/CLK
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/C
                         clock pessimism             -0.233    -0.416    
                         clock uncertainty            0.050    -0.366    
    SLICE_X113Y115       FDCE (Hold_fdce_C_D)         0.092    -0.274    u_HDMI/u_serializer_2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.053%)  route 0.227ns (54.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.714    -0.416    u_HDMI/u_serializer_2/CLK
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_HDMI/u_serializer_2/counter_reg[0]/Q
                         net (fo=5, routed)           0.227    -0.049    u_HDMI/u_serializer_2/Q[0]
    SLICE_X112Y117       LUT4 (Prop_lut4_I2_O)        0.045    -0.004 r  u_HDMI/u_serializer_2/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.004    u_HDMI/u_serializer_2/counter[1]_i_1__2_n_0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.986    -0.185    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
                         clock pessimism             -0.219    -0.404    
                         clock uncertainty            0.050    -0.354    
    SLICE_X112Y117       FDCE (Hold_fdce_C_D)         0.121    -0.233    u_HDMI/u_serializer_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ser_clk
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.667       1.074      BUFGCTRL_X0Y16  clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y114   u_HDMI/u_serializer_0/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y116   u_HDMI/u_serializer_2/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y130   u_HDMI/u_serializer_1/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y122   u_HDMI/u_serializer_3/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X113Y115  u_HDMI/u_serializer_0/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X112Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X113Y115  u_HDMI/u_serializer_0/counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X112Y115  u_HDMI/u_serializer_0/dout_even_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.667       157.333    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X113Y115  u_HDMI/u_serializer_0/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X113Y115  u_HDMI/u_serializer_0/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X113Y115  u_HDMI/u_serializer_0/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X113Y115  u_HDMI/u_serializer_0/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y115  u_HDMI/u_serializer_0/dout_even_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y115  u_HDMI/u_serializer_0/dout_even_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y115  u_HDMI/u_serializer_0/dout_odd_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y115  u_HDMI/u_serializer_0/dout_odd_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X113Y115  u_HDMI/u_serializer_0/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X113Y115  u_HDMI/u_serializer_0/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X113Y115  u_HDMI/u_serializer_0/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X113Y115  u_HDMI/u_serializer_0/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y115  u_HDMI/u_serializer_0/dout_even_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y115  u_HDMI/u_serializer_0/dout_even_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y115  u_HDMI/u_serializer_0/dout_odd_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X112Y115  u_HDMI/u_serializer_0/dout_odd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  ser_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.735ns (35.513%)  route 1.335ns (64.487%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.728    -1.607    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDCE (Prop_fdce_C_Q)         0.398    -1.209 r  u_HDMI/u_encoder_1/q_reg[7]/Q
                         net (fo=1, routed)           0.684    -0.524    u_HDMI/u_encoder_1/grn_out[7]
    SLICE_X112Y123       LUT6 (Prop_lut6_I0_O)        0.232    -0.292 r  u_HDMI/u_encoder_1/dout_odd_i_2/O
                         net (fo=1, routed)           0.650     0.358    u_HDMI/u_encoder_1/dout_odd_i_2_n_0
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.105     0.463 r  u_HDMI/u_encoder_1/dout_odd_i_1__1/O
                         net (fo=1, routed)           0.000     0.463    u_HDMI/u_serializer_1/dout_odd_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism             -0.700     0.737    
                         clock uncertainty           -0.261     0.477    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.032     0.509    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.695ns (34.428%)  route 1.324ns (65.572%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  u_HDMI/u_encoder_0/q_reg[2]/Q
                         net (fo=1, routed)           0.672    -0.577    u_HDMI/u_encoder_0/blu_out[2]
    SLICE_X111Y115       LUT5 (Prop_lut5_I2_O)        0.242    -0.335 r  u_HDMI/u_encoder_0/dout_even_i_2/O
                         net (fo=1, routed)           0.652     0.317    u_HDMI/u_serializer_0/dout_even_reg_0
    SLICE_X112Y115       LUT5 (Prop_lut5_I2_O)        0.105     0.422 r  u_HDMI/u_serializer_0/dout_even_i_1/O
                         net (fo=1, routed)           0.000     0.422    u_HDMI/u_serializer_0/dout_even_reg0
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.261     0.485    
    SLICE_X112Y115       FDCE (Setup_fdce_C_D)        0.076     0.561    u_HDMI/u_serializer_0/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.484ns (24.515%)  route 1.490ns (75.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 1.444 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X113Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          1.490     0.268    u_HDMI/u_encoder_2/ser_en
    SLICE_X112Y117       LUT5 (Prop_lut5_I0_O)        0.105     0.373 r  u_HDMI/u_encoder_2/dout_even_i_1__2/O
                         net (fo=1, routed)           0.000     0.373    u_HDMI/u_serializer_2/dout_even_reg0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.563     1.444    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
                         clock pessimism             -0.700     0.744    
                         clock uncertainty           -0.261     0.484    
    SLICE_X112Y117       FDCE (Setup_fdce_C_D)        0.072     0.556    u_HDMI/u_serializer_2/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_2/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.643ns (32.998%)  route 1.306ns (67.002%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 1.444 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.433    -1.165 r  u_HDMI/u_encoder_2/q_reg[7]/Q
                         net (fo=1, routed)           0.747    -0.417    u_HDMI/u_encoder_2/red_out[7]
    SLICE_X112Y116       LUT5 (Prop_lut5_I0_O)        0.105    -0.312 r  u_HDMI/u_encoder_2/dout_odd_i_2__0/O
                         net (fo=1, routed)           0.558     0.246    u_HDMI/u_encoder_2/dout_odd_i_2__0_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I2_O)        0.105     0.351 r  u_HDMI/u_encoder_2/dout_odd_i_1__2/O
                         net (fo=1, routed)           0.000     0.351    u_HDMI/u_serializer_2/dout_odd_reg0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.563     1.444    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism             -0.700     0.744    
                         clock uncertainty           -0.261     0.484    
    SLICE_X112Y117       FDCE (Setup_fdce_C_D)        0.076     0.560    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.484ns (25.584%)  route 1.408ns (74.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X113Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          1.408     0.185    u_HDMI/u_serializer_0/ser_en
    SLICE_X113Y115       LUT5 (Prop_lut5_I4_O)        0.105     0.290 r  u_HDMI/u_serializer_0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.290    u_HDMI/u_serializer_0/counter[2]_i_1_n_0
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_0/CLK
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.261     0.485    
    SLICE_X113Y115       FDCE (Setup_fdce_C_D)        0.030     0.515    u_HDMI/u_serializer_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.484ns (25.624%)  route 1.405ns (74.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X113Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          1.405     0.182    u_HDMI/u_serializer_0/ser_en
    SLICE_X113Y115       LUT5 (Prop_lut5_I4_O)        0.105     0.287 r  u_HDMI/u_serializer_0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.287    u_HDMI/u_serializer_0/counter[0]_i_1_n_0
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_0/CLK
    SLICE_X113Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.261     0.485    
    SLICE_X113Y115       FDCE (Setup_fdce_C_D)        0.032     0.517    u_HDMI/u_serializer_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_1/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.589ns (31.388%)  route 1.288ns (68.612%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.728    -1.607    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.379    -1.228 r  u_HDMI/u_encoder_1/q_reg[2]/Q
                         net (fo=1, routed)           0.710    -0.518    u_HDMI/u_encoder_1/grn_out[2]
    SLICE_X112Y123       LUT6 (Prop_lut6_I3_O)        0.105    -0.413 r  u_HDMI/u_encoder_1/dout_even_i_2__0/O
                         net (fo=1, routed)           0.578     0.165    u_HDMI/u_encoder_1/dout_even_i_2__0_n_0
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.105     0.270 r  u_HDMI/u_encoder_1/dout_even_i_1__1/O
                         net (fo=1, routed)           0.000     0.270    u_HDMI/u_serializer_1/dout_even_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism             -0.700     0.737    
                         clock uncertainty           -0.261     0.477    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.030     0.507    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.589ns (31.255%)  route 1.296ns (68.745%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X113Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.774    -0.448    u_HDMI/u_serializer_0/ser_en
    SLICE_X112Y115       LUT2 (Prop_lut2_I1_O)        0.105    -0.343 r  u_HDMI/u_serializer_0/dout_odd_i_2__1/O
                         net (fo=1, routed)           0.521     0.178    u_HDMI/u_serializer_0/dout_odd_i_2__1_n_0
    SLICE_X112Y115       LUT6 (Prop_lut6_I0_O)        0.105     0.283 r  u_HDMI/u_serializer_0/dout_odd_i_1/O
                         net (fo=1, routed)           0.000     0.283    u_HDMI/u_serializer_0/dout_odd_reg0
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.261     0.485    
    SLICE_X112Y115       FDCE (Setup_fdce_C_D)        0.074     0.559    u_HDMI/u_serializer_0/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.484ns (25.796%)  route 1.392ns (74.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 1.444 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X113Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          1.392     0.170    u_HDMI/u_serializer_2/ser_en
    SLICE_X112Y117       LUT4 (Prop_lut4_I3_O)        0.105     0.275 r  u_HDMI/u_serializer_2/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.275    u_HDMI/u_serializer_2/counter[1]_i_1__2_n_0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.563     1.444    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
                         clock pessimism             -0.700     0.744    
                         clock uncertainty           -0.261     0.484    
    SLICE_X112Y117       FDCE (Setup_fdce_C_D)        0.074     0.558    u_HDMI/u_serializer_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.590ns (31.799%)  route 1.265ns (68.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 1.443 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  display_en_reg/Q
                         net (fo=87, routed)          1.265     0.017    u_HDMI/u_serializer_3/display_en
    SLICE_X112Y118       LUT4 (Prop_lut4_I0_O)        0.242     0.259 r  u_HDMI/u_serializer_3/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.259    u_HDMI/u_serializer_3/counter[1]_i_1__0_n_0
    SLICE_X112Y118       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.562     1.443    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y118       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
                         clock pessimism             -0.700     0.743    
                         clock uncertainty           -0.261     0.483    
    SLICE_X112Y118       FDCE (Setup_fdce_C_D)        0.072     0.555    u_HDMI/u_serializer_3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_2/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.254ns (34.295%)  route 0.487ns (65.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.164    -0.253 r  u_HDMI/u_encoder_2/q_reg[7]/Q
                         net (fo=1, routed)           0.266     0.013    u_HDMI/u_encoder_2/red_out[7]
    SLICE_X112Y116       LUT5 (Prop_lut5_I0_O)        0.045     0.058 r  u_HDMI/u_encoder_2/dout_odd_i_2__0/O
                         net (fo=1, routed)           0.220     0.278    u_HDMI/u_encoder_2/dout_odd_i_2__0_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I2_O)        0.045     0.323 r  u_HDMI/u_encoder_2/dout_odd_i_1__2/O
                         net (fo=1, routed)           0.000     0.323    u_HDMI/u_serializer_2/dout_odd_reg0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.986    -0.185    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism              0.092    -0.093    
                         clock uncertainty            0.211     0.117    
    SLICE_X112Y117       FDCE (Hold_fdce_C_D)         0.121     0.238    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.254ns (35.415%)  route 0.463ns (64.585%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.706    -0.424    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDCE (Prop_fdce_C_Q)         0.164    -0.260 r  u_HDMI/u_encoder_1/q_reg[0]/Q
                         net (fo=2, routed)           0.223    -0.038    u_HDMI/u_encoder_1/grn_out[0]
    SLICE_X112Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.007 r  u_HDMI/u_encoder_1/dout_even_i_2__0/O
                         net (fo=1, routed)           0.241     0.248    u_HDMI/u_encoder_1/dout_even_i_2__0_n_0
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.045     0.293 r  u_HDMI/u_encoder_1/dout_even_i_1__1/O
                         net (fo=1, routed)           0.000     0.293    u_HDMI/u_serializer_1/dout_even_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism              0.092    -0.100    
                         clock uncertainty            0.211     0.110    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.091     0.201    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.226ns (29.488%)  route 0.540ns (70.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.711    -0.419    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y118       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDCE (Prop_fdce_C_Q)         0.128    -0.291 r  u_HDMI/u_encoder_0/q_reg[9]/Q
                         net (fo=1, routed)           0.540     0.249    u_HDMI/u_serializer_0/dout_odd_reg_0[3]
    SLICE_X112Y115       LUT6 (Prop_lut6_I5_O)        0.098     0.347 r  u_HDMI/u_serializer_0/dout_odd_i_1/O
                         net (fo=1, routed)           0.000     0.347    u_HDMI/u_serializer_0/dout_odd_reg0
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
                         clock pessimism              0.092    -0.091    
                         clock uncertainty            0.211     0.119    
    SLICE_X112Y115       FDCE (Hold_fdce_C_D)         0.121     0.240    u_HDMI/u_serializer_0/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.226ns (29.389%)  route 0.543ns (70.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y116       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDCE (Prop_fdce_C_Q)         0.128    -0.289 r  u_HDMI/u_encoder_0/q_reg[8]/Q
                         net (fo=1, routed)           0.543     0.254    u_HDMI/u_serializer_0/dout_odd_reg_0[2]
    SLICE_X112Y115       LUT5 (Prop_lut5_I4_O)        0.098     0.352 r  u_HDMI/u_serializer_0/dout_even_i_1/O
                         net (fo=1, routed)           0.000     0.352    u_HDMI/u_serializer_0/dout_even_reg0
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_0/CLK
    SLICE_X112Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
                         clock pessimism              0.092    -0.091    
                         clock uncertainty            0.211     0.119    
    SLICE_X112Y115       FDCE (Hold_fdce_C_D)         0.121     0.240    u_HDMI/u_serializer_0/dout_even_reg
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_2/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.247ns (32.143%)  route 0.521ns (67.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.148    -0.269 r  u_HDMI/u_encoder_2/q_reg[8]/Q
                         net (fo=1, routed)           0.521     0.252    u_HDMI/u_encoder_2/red_out[8]
    SLICE_X112Y117       LUT5 (Prop_lut5_I4_O)        0.099     0.351 r  u_HDMI/u_encoder_2/dout_even_i_1__2/O
                         net (fo=1, routed)           0.000     0.351    u_HDMI/u_serializer_2/dout_even_reg0
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.986    -0.185    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y117       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
                         clock pessimism              0.092    -0.093    
                         clock uncertainty            0.211     0.117    
    SLICE_X112Y117       FDCE (Hold_fdce_C_D)         0.120     0.237    u_HDMI/u_serializer_2/dout_even_reg
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.226ns (29.358%)  route 0.544ns (70.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.706    -0.424    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.128    -0.296 r  u_HDMI/u_encoder_1/q_reg[9]/Q
                         net (fo=1, routed)           0.544     0.247    u_HDMI/u_encoder_1/grn_out[9]
    SLICE_X113Y123       LUT5 (Prop_lut5_I4_O)        0.098     0.345 r  u_HDMI/u_encoder_1/dout_odd_i_1__1/O
                         net (fo=1, routed)           0.000     0.345    u_HDMI/u_serializer_1/dout_odd_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism              0.092    -0.100    
                         clock uncertainty            0.211     0.110    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092     0.202    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.715%)  route 0.633ns (77.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X113Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.633     0.352    u_HDMI/u_serializer_3/ser_en
    SLICE_X112Y119       LUT4 (Prop_lut4_I0_O)        0.045     0.397 r  u_HDMI/u_serializer_3/dout_odd_i_1__0/O
                         net (fo=1, routed)           0.000     0.397    u_HDMI/u_serializer_3/dout_odd_reg0
    SLICE_X112Y119       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.984    -0.187    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y119       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C
                         clock pessimism              0.092    -0.095    
                         clock uncertainty            0.211     0.115    
    SLICE_X112Y119       FDCE (Hold_fdce_C_D)         0.121     0.236    u_HDMI/u_serializer_3/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.227ns (27.453%)  route 0.600ns (72.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.128    -0.288 r  display_en_reg/Q
                         net (fo=87, routed)          0.600     0.312    u_HDMI/u_serializer_3/display_en
    SLICE_X112Y119       LUT5 (Prop_lut5_I0_O)        0.099     0.411 r  u_HDMI/u_serializer_3/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.411    u_HDMI/u_serializer_3/counter[0]_i_1__0_n_0
    SLICE_X112Y119       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.984    -0.187    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y119       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
                         clock pessimism              0.092    -0.095    
                         clock uncertainty            0.211     0.115    
    SLICE_X112Y119       FDCE (Hold_fdce_C_D)         0.120     0.235    u_HDMI/u_serializer_3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.110%)  route 0.619ns (76.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X113Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.619     0.338    u_HDMI/u_serializer_1/ser_en
    SLICE_X113Y123       LUT5 (Prop_lut5_I4_O)        0.045     0.383 r  u_HDMI/u_serializer_1/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.383    u_HDMI/u_serializer_1/counter[0]_i_1__1_n_0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C
                         clock pessimism              0.092    -0.100    
                         clock uncertainty            0.211     0.110    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092     0.202    u_HDMI/u_serializer_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.025%)  route 0.622ns (76.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X113Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.622     0.341    u_HDMI/u_serializer_1/ser_en
    SLICE_X113Y123       LUT5 (Prop_lut5_I4_O)        0.045     0.386 r  u_HDMI/u_serializer_1/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.386    u_HDMI/u_serializer_1/counter[2]_i_1__1_n_0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C
                         clock pessimism              0.092    -0.100    
                         clock uncertainty            0.211     0.110    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092     0.202    u_HDMI/u_serializer_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  ser_clk
  To Clock:  virtual_ser_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.753ns,  Total Violation       -2.887ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.753ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_1_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            1.334ns  (virtual_ser_clk rise@2.667ns - ser_clk fall@1.333ns)
  Data Path Delay:        1.184ns  (logic 1.183ns (99.916%)  route 0.001ns (0.084%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.667 - 2.667 ) 
    Source Clock Delay      (SCD):    -0.191ns = ( 1.142 - 1.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.980     1.142    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         f  u_HDMI/u_serializer_1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.204     1.346 r  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.347    u_HDMI/u_serializer_1/dout
    K19                  OBUFDS (Prop_obufds_I_O)     0.979     2.326 r  u_HDMI/u_serializer_1/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.326    tmds_data_1_p
    K19                                                               r  tmds_data_1_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      2.667     2.667 r  
                         ideal clock network latency
                                                      0.000     2.667    
                         clock pessimism              0.000     2.667    
                         clock uncertainty           -0.093     2.574    
                         output delay                -1.000     1.574    
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                 -0.753    

Slack (VIOLATED) :        -0.719ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_2_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            1.334ns  (virtual_ser_clk rise@2.667ns - ser_clk fall@1.333ns)
  Data Path Delay:        1.146ns  (logic 1.145ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.667 - 2.667 ) 
    Source Clock Delay      (SCD):    -0.187ns = ( 1.146 - 1.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.984     1.146    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         f  u_HDMI/u_serializer_2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.204     1.350 r  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.351    u_HDMI/u_serializer_2/dout
    J20                  OBUFDS (Prop_obufds_I_O)     0.941     2.292 r  u_HDMI/u_serializer_2/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.292    tmds_data_2_p
    J20                                                               r  tmds_data_2_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      2.667     2.667 r  
                         ideal clock network latency
                                                      0.000     2.667    
                         clock pessimism              0.000     2.667    
                         clock uncertainty           -0.093     2.574    
                         output delay                -1.000     1.574    
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                 -0.719    

Slack (VIOLATED) :        -0.717ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_3/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_clk_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            1.334ns  (virtual_ser_clk rise@2.667ns - ser_clk fall@1.333ns)
  Data Path Delay:        1.149ns  (logic 1.148ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.667 - 2.667 ) 
    Source Clock Delay      (SCD):    -0.192ns = ( 1.141 - 1.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.979     1.141    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         f  u_HDMI/u_serializer_3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.204     1.345 r  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.346    u_HDMI/u_serializer_3/dout
    J18                  OBUFDS (Prop_obufds_I_O)     0.944     2.291 r  u_HDMI/u_serializer_3/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.291    tmds_clk_p
    J18                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      2.667     2.667 r  
                         ideal clock network latency
                                                      0.000     2.667    
                         clock pessimism              0.000     2.667    
                         clock uncertainty           -0.093     2.574    
                         output delay                -1.000     1.574    
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -2.291    
  -------------------------------------------------------------------
                         slack                                 -0.717    

Slack (VIOLATED) :        -0.699ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_0_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            1.334ns  (virtual_ser_clk rise@2.667ns - ser_clk fall@1.333ns)
  Data Path Delay:        1.126ns  (logic 1.125ns (99.911%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.667 - 2.667 ) 
    Source Clock Delay      (SCD):    -0.187ns = ( 1.146 - 1.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.984     1.146    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         f  u_HDMI/u_serializer_0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.204     1.350 r  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.351    u_HDMI/u_serializer_0/dout
    G19                  OBUFDS (Prop_obufds_I_O)     0.921     2.272 r  u_HDMI/u_serializer_0/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.272    tmds_data_0_p
    G19                                                               r  tmds_data_0_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      2.667     2.667 r  
                         ideal clock network latency
                                                      0.000     2.667    
                         clock pessimism              0.000     2.667    
                         clock uncertainty           -0.093     2.574    
                         output delay                -1.000     1.574    
  -------------------------------------------------------------------
                         required time                          1.574    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 -0.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_0_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.961ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.707    -0.423    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.177    -0.246 r  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.245    u_HDMI/u_serializer_0/dout
    G19                  OBUFDS (Prop_obufds_I_O)     0.784     0.538 r  u_HDMI/u_serializer_0/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.538    tmds_data_0_p
    G19                                                               r  tmds_data_0_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.093     0.093    
                         output delay                -0.500    -0.407    
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_clk_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.702    -0.428    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.177    -0.251 r  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.250    u_HDMI/u_serializer_3/dout
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     0.557 r  u_HDMI/u_serializer_3/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.557    tmds_clk_p
    J18                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.093     0.093    
                         output delay                -0.500    -0.407    
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_2_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.981ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.707    -0.423    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.177    -0.246 r  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.245    u_HDMI/u_serializer_2/dout
    J20                  OBUFDS (Prop_obufds_I_O)     0.804     0.558 r  u_HDMI/u_serializer_2/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.558    tmds_data_2_p
    J20                                                               r  tmds_data_2_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.093     0.093    
                         output delay                -0.500    -0.407    
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_1/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_1_p
                            (output port clocked by virtual_ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             virtual_ser_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.703    -0.427    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.177    -0.250 r  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.249    u_HDMI/u_serializer_1/dout
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     0.592 r  u_HDMI/u_serializer_1/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.592    tmds_data_1_p
    K19                                                               r  tmds_data_1_p (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_ser_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.093     0.093    
                         output delay                -0.500    -0.407    
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.999    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.590ns (17.509%)  route 2.780ns (82.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  display_en_reg/Q
                         net (fo=87, routed)          1.840     0.591    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.242     0.833 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.940     1.773    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X108Y120       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y120       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[1]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X108Y120       FDCE (Recov_fdce_C_CLR)     -0.258    11.369    u_HDMI/u_encoder_1/d_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -1.773    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.590ns (17.509%)  route 2.780ns (82.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  display_en_reg/Q
                         net (fo=87, routed)          1.840     0.591    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.242     0.833 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.940     1.773    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X108Y120       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y120       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X108Y120       FDCE (Recov_fdce_C_CLR)     -0.258    11.369    u_HDMI/u_encoder_1/d_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -1.773    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.590ns (17.509%)  route 2.780ns (82.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  display_en_reg/Q
                         net (fo=87, routed)          1.840     0.591    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.242     0.833 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.940     1.773    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X108Y120       FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y120       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[1]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X108Y120       FDCE (Recov_fdce_C_CLR)     -0.258    11.369    u_HDMI/u_encoder_1/d_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -1.773    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[3]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.590ns (17.509%)  route 2.780ns (82.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  display_en_reg/Q
                         net (fo=87, routed)          1.840     0.591    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.242     0.833 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.940     1.773    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X108Y120       FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X108Y120       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[3]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X108Y120       FDCE (Recov_fdce_C_CLR)     -0.258    11.369    u_HDMI/u_encoder_1/d_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -1.773    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.667ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.590ns (18.082%)  route 2.673ns (81.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  display_en_reg/Q
                         net (fo=87, routed)          1.840     0.591    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.242     0.833 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.833     1.666    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X110Y122       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X110Y122       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[1]/C
                         clock pessimism             -0.401    11.705    
                         clock uncertainty           -0.041    11.664    
    SLICE_X110Y122       FDCE (Recov_fdce_C_CLR)     -0.331    11.333    u_HDMI/u_encoder_1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  9.667    

Slack (MET) :             9.805ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[4]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.590ns (18.660%)  route 2.572ns (81.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  display_en_reg/Q
                         net (fo=87, routed)          1.840     0.591    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.242     0.833 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.732     1.565    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[4]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.292    11.370    u_HDMI/u_encoder_1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         11.370    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                  9.805    

Slack (MET) :             9.805ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[7]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.590ns (18.660%)  route 2.572ns (81.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  display_en_reg/Q
                         net (fo=87, routed)          1.840     0.591    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.242     0.833 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.732     1.565    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[7]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.292    11.370    u_HDMI/u_encoder_1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         11.370    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                  9.805    

Slack (MET) :             9.839ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg1_reg/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.590ns (18.660%)  route 2.572ns (81.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  display_en_reg/Q
                         net (fo=87, routed)          1.840     0.591    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.242     0.833 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.732     1.565    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/de_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/de_reg1_reg/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.258    11.404    u_HDMI/u_encoder_1/de_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                  9.839    

Slack (MET) :             9.839ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg2_reg/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.590ns (18.660%)  route 2.572ns (81.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  display_en_reg/Q
                         net (fo=87, routed)          1.840     0.591    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.242     0.833 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.732     1.565    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/de_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/de_reg2_reg/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.258    11.404    u_HDMI/u_encoder_1/de_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                  9.839    

Slack (MET) :             9.839ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[0]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.590ns (18.660%)  route 2.572ns (81.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  display_en_reg/Q
                         net (fo=87, routed)          1.840     0.591    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.242     0.833 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.732     1.565    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[0]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.258    11.404    u_HDMI/u_encoder_1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                  9.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[2]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.227ns (14.907%)  route 1.296ns (85.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.128    -0.288 r  display_en_reg/Q
                         net (fo=87, routed)          1.044     0.755    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.099     0.854 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.252     1.106    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[2]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X111Y123       FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    u_HDMI/u_encoder_1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[1]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.227ns (14.907%)  route 1.296ns (85.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.128    -0.288 r  display_en_reg/Q
                         net (fo=87, routed)          1.044     0.755    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.099     0.854 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.252     1.106    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[1]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X111Y123       FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    u_HDMI/u_encoder_1/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[2]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.227ns (14.907%)  route 1.296ns (85.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.128    -0.288 r  display_en_reg/Q
                         net (fo=87, routed)          1.044     0.755    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.099     0.854 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.252     1.106    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[2]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X111Y123       FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    u_HDMI/u_encoder_1/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[6]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.227ns (14.907%)  route 1.296ns (85.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.128    -0.288 r  display_en_reg/Q
                         net (fo=87, routed)          1.044     0.755    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.099     0.854 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.252     1.106    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[6]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X111Y123       FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    u_HDMI/u_encoder_1/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[8]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.227ns (14.907%)  route 1.296ns (85.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.128    -0.288 r  display_en_reg/Q
                         net (fo=87, routed)          1.044     0.755    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.099     0.854 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.252     1.106    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[8]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X111Y123       FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    u_HDMI/u_encoder_1/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[9]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.227ns (14.907%)  route 1.296ns (85.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.128    -0.288 r  display_en_reg/Q
                         net (fo=87, routed)          1.044     0.755    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.099     0.854 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.252     1.106    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[9]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X111Y123       FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    u_HDMI/u_encoder_1/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.227ns (14.641%)  route 1.323ns (85.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.128    -0.288 r  display_en_reg/Q
                         net (fo=87, routed)          1.044     0.755    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.099     0.854 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.280     1.134    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y122       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.981    -0.190    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[3]/C
                         clock pessimism             -0.219    -0.409    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.476    u_HDMI/u_encoder_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[4]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.227ns (14.641%)  route 1.323ns (85.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.128    -0.288 r  display_en_reg/Q
                         net (fo=87, routed)          1.044     0.755    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.099     0.854 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.280     1.134    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y122       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.981    -0.190    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[4]/C
                         clock pessimism             -0.219    -0.409    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.476    u_HDMI/u_encoder_1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg1_reg/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.227ns (14.154%)  route 1.377ns (85.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.128    -0.288 r  display_en_reg/Q
                         net (fo=87, routed)          1.044     0.755    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.099     0.854 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.333     1.187    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/de_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/de_reg1_reg/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067    -0.478    u_HDMI/u_encoder_1/de_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg2_reg/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.227ns (14.154%)  route 1.377ns (85.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    pixel_clk
    SLICE_X110Y115       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.128    -0.288 r  display_en_reg/Q
                         net (fo=87, routed)          1.044     0.755    u_HDMI/u_encoder_1/display_en
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.099     0.854 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.333     1.187    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/de_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/de_reg2_reg/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067    -0.478    u_HDMI/u_encoder_1/de_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.666    





