ine DPM_TABLE_407__DefaultTdp_MASK 0xffff0000
#define DPM_TABLE_407__DefaultTdp__SHIFT 0x10
#define DPM_TABLE_408__FpsLowThreshold_MASK 0xffff
#define DPM_TABLE_408__FpsLowThreshold__SHIFT 0x0
#define DPM_TABLE_408__FpsHighThreshold_MASK 0xffff0000
#define DPM_TABLE_408__FpsHighThreshold__SHIFT 0x10
#define DPM_TABLE_409__BAPMTI_R_0_1_0_MASK 0xffff
#define DPM_TABLE_409__BAPMTI_R_0_1_0__SHIFT 0x0
#define DPM_TABLE_409__BAPMTI_R_0_0_0_MASK 0xffff0000
#define DPM_TABLE_409__BAPMTI_R_0_0_0__SHIFT 0x10
#define DPM_TABLE_410__BAPMTI_R_1_0_0_MASK 0xffff
#define DPM_TABLE_410__BAPMTI_R_1_0_0__SHIFT 0x0
#define DPM_TABLE_410__BAPMTI_R_0_2_0_MASK 0xffff0000
#define DPM_TABLE_410__BAPMTI_R_0_2_0__SHIFT 0x10
#define DPM_TABLE_411__BAPMTI_R_1_2_0_MASK 0xffff
#define DPM_TABLE_411__BAPMTI_R_1_2_0__SHIFT 0x0
#define DPM_TABLE_411__BAPMTI_R_1_1_0_MASK 0xffff0000
#define DPM_TABLE_411__BAPMTI_R_1_1_0__SHIFT 0x10
#define DPM_TABLE_412__BAPMTI_R_2_1_0_MASK 0xffff
#define DPM_TABLE_412__BAPMTI_R_2_1_0__SHIFT 0x0
#define DPM_TABLE_412__BAPMTI_R_2_0_0_MASK 0xffff0000
#define DPM_TABLE_412__BAPMTI_R_2_0_0__SHIFT 0x10
#define DPM_TABLE_413__BAPMTI_R_3_0_0_MASK 0xffff
#define DPM_TABLE_413__BAPMTI_R_3_0_0__SHIFT 0x0
#define DPM_TABLE_413__BAPMTI_R_2_2_0_MASK 0xffff0000
#define DPM_TABLE_413__BAPMTI_R_2_2_0__SHIFT 0x10
#define DPM_TABLE_414__BAPMTI_R_3_2_0_MASK 0xffff
#define DPM_TABLE_414__BAPMTI_R_3_2_0__SHIFT 0x0
#define DPM_TABLE_414__BAPMTI_R_3_1_0_MASK 0xffff0000
#define DPM_TABLE_414__BAPMTI_R_3_1_0__SHIFT 0x10
#define DPM_TABLE_415__BAPMTI_R_4_1_0_MASK 0xffff
#define DPM_TABLE_415__BAPMTI_R_4_1_0__SHIFT 0x0
#define DPM_TABLE_415__BAPMTI_R_4_0_0_MASK 0xffff0000
#define DPM_TABLE_415__BAPMTI_R_4_0_0__SHIFT 0x10
#define DPM_TABLE_416__BAPMTI_RC_0_0_0_MASK 0xffff
#define DPM_TABLE_416__BAPMTI_RC_0_0_0__SHIFT 0x0
#define DPM_TABLE_416__BAPMTI_R_4_2_0_MASK 0xffff0000
#define DPM_TABLE_416__BAPMTI_R_4_2_0__SHIFT 0x10
#define DPM_TABLE_417__BAPMTI_RC_0_2_0_MASK 0xffff
#define DPM_TABLE_417__BAPMTI_RC_0_2_0__SHIFT 0x0
#define DPM_TABLE_417__BAPMTI_RC_0_1_0_MASK 0xffff0000
#define DPM_TABLE_417__BAPMTI_RC_0_1_0__SHIFT 0x10
#define DPM_TABLE_418__BAPMTI_RC_1_1_0_MASK 0xffff
#define DPM_TABLE_418__BAPMTI_RC_1_1_0__SHIFT 0x0
#define DPM_TABLE_418__BAPMTI_RC_1_0_0_MASK 0xffff0000
#define DPM_TABLE_418__BAPMTI_RC_1_0_0__SHIFT 0x10
#define DPM_TABLE_419__BAPMTI_RC_2_0_0_MASK 0xffff
#define DPM_TABLE_419__BAPMTI_RC_2_0_0__SHIFT 0x0
#define DPM_TABLE_419__BAPMTI_RC_1_2_0_MASK 0xffff0000
#define DPM_TABLE_419__BAPMTI_RC_1_2_0__SHIFT 0x10
#define DPM_TABLE_420__BAPMTI_RC_2_2_0_MASK 0xffff
#define DPM_TABLE_420__BAPMTI_RC_2_2_0__SHIFT 0x0
#define DPM_TABLE_420__BAPMTI_RC_2_1_0_MASK 0xffff0000
#define DPM_TABLE_420__BAPMTI_RC_2_1_0__SHIFT 0x10
#define DPM_TABLE_421__BAPMTI_RC_3_1_0_MASK 0xffff
#define DPM_TABLE_421__BAPMTI_RC_3_1_0__SHIFT 0x0
#define DPM_TABLE_421__BAPMTI_RC_3_0_0_MASK 0xffff0000
#define DPM_TABLE_421__BAPMTI_RC_3_0_0__SHIFT 0x10
#define DPM_TABLE_422__BAPMTI_RC_4_0_0_MASK 0xffff
#define DPM_TABLE_422__BAPMTI_RC_4_0_0__SHIFT 0x0
#define DPM_TABLE_422__BAPMTI_RC_3_2_0_MASK 0xffff0000
#define DPM_TABLE_422__BAPMTI_RC_3_2_0__SHIFT 0x10
#define DPM_TABLE_423__BAPMTI_RC_4_2_0_MASK 0xffff
#define DPM_TABLE_423__BAPMTI_RC_4_2_0__SHIFT 0x0
#define DPM_TABLE_423__BAPMTI_RC_4_1_0_MASK 0xffff0000
#define DPM_TABLE_423__BAPMTI_RC_4_1_0__SHIFT 0x10
#define DPM_TABLE_424__GpuTjHyst_MASK 0xff
#define DPM_TABLE_424__GpuTjHyst__SHIFT 0x0
#define DPM_TABLE_424__GpuTjMax_MASK 0xff00
#define DPM_TABLE_424__GpuTjMax__SHIFT 0x8
#define DPM_TABLE_424__DTETjOffset_MASK 0xff0000
#define DPM_TABLE_424__DTETjOffset__SHIFT 0x10
#define DPM_TABLE_424__DTEAmbientTempBase_MASK 0xff000000
#define DPM_TABLE_424__DTEAmbientTempBase__SHIFT 0x18
#define DPM_TABLE_425__BootVoltage_Phases_MASK 0xff
#define DPM_TABLE_425__BootVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_425__BootVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_425__BootVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_425__BootVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_425__BootVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_425__BootVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_425__BootVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_426__BAPM_TEMP_GRADIENT_MASK 0xffffffff
#define DPM_TABLE_426__BAPM_TEMP_GRADIENT__SHIFT 0x0
#define DPM_TABLE_427__LowSclkInterruptThreshold_MASK 0xffffffff
#define DPM_TABLE_427__LowSclkInterruptThreshold__SHIFT 0x0
#define DPM_TABLE_428__VddGfxReChkWait_MASK 0xffffffff
#define DPM_TABLE_428__VddGfxReChkWait__SHIFT 0x0
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_padding_1_MASK 0xff
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_padding_1__SHIFT 0x0
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_padding_0_MASK 0xff00
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_padding_0__SHIFT 0x8
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_maxVID_MASK 0xff0000
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_maxVID__SHIFT 0x10
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_minVID_MASK 0xff000000
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_minVID__SHIFT 0x18
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_3_MASK 0xff
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_3__SHIFT 0x0
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_2_MASK 0xff00
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_2__SHIFT 0x8
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_1_MASK 0xff0000
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_1__SHIFT 0x10
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_0_MASK 0xff000000
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_0__SHIFT 0x18
#define DPM_TABLE_431__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_7_MASK 0xff
#define DPM_TABLE_431__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_7__SHIFT 0x0
#define DPM_TABLE_431__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_s