Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.eth_conf
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.eth_mac_sync_block
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.eth_mac_reset_sync
Compiling module xil_defaultlib.eth_mac_example_design_resets
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.eth_mac_eth_mac_block_sync_block...
Compiling module xil_defaultlib.eth_mac_eth_mac_block_sync_block...
Compiling module xil_defaultlib.eth_mac_eth_mac_block_sync_block...
Compiling module xil_defaultlib.eth_mac_eth_mac_clk_en_gen
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_CC8CE_13
Compiling module xil_defaultlib.eth_mac_CC8CE_14
Compiling module xil_defaultlib.eth_mac_CC8CE_15
Compiling module xil_defaultlib.eth_mac_CC8CE_16
Compiling module xil_defaultlib.eth_mac_CC2CE_17
Compiling module xil_defaultlib.eth_mac_CRC_64_32_9
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_CRC32_8_12
Compiling module xil_defaultlib.eth_mac_PARAM_CHECK
Compiling module xil_defaultlib.eth_mac_DECODE_FRAME
Compiling module xil_defaultlib.eth_mac_STATE_MACHINES
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_CC8CE
Compiling module xil_defaultlib.eth_mac_CC8CE_6
Compiling module xil_defaultlib.eth_mac_CC8CE_7
Compiling module xil_defaultlib.eth_mac_CC8CE_8
Compiling module xil_defaultlib.eth_mac_CC2CE
Compiling module xil_defaultlib.eth_mac_CRC_64_32
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_CRC32_8
Compiling module xil_defaultlib.eth_mac_TX_STATE_MACH
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module xil_defaultlib.eth_mac_tri_mode_ethernet_mac_v9...
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.IDELAYE2_default
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.eth_mac_eth_mac_rgmii_v2_0_if
Compiling module xil_defaultlib.eth_mac_eth_mac_block_sync_block
Compiling module xil_defaultlib.eth_mac_eth_mac_block_sync_block...
Compiling module xil_defaultlib.eth_mac_eth_mac_block
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.BUFGCTRL(PRESELECT_I0="TRUE")
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=8.0,CLK...
Compiling module xil_defaultlib.eth_mac_eth_mac_support_clocking
Compiling module xil_defaultlib.eth_mac_eth_mac_block_reset_sync
Compiling module xil_defaultlib.eth_mac_eth_mac_block_reset_sync...
Compiling module xil_defaultlib.eth_mac_eth_mac_block_sync_block...
Compiling module xil_defaultlib.eth_mac_eth_mac_support_resets
Compiling module xil_defaultlib.eth_mac_eth_mac_support
Compiling module xil_defaultlib.eth_mac
Compiling module xil_defaultlib.eth_mac_bram_tdp(DATA_WIDTH=9)
Compiling module xil_defaultlib.eth_mac_tx_client_fifo(FULL_DUPL...
Compiling module xil_defaultlib.eth_mac_rx_client_fifo
Compiling module xil_defaultlib.eth_mac_ten_100_1g_eth_fifo
Compiling module xil_defaultlib.eth_mac_fifo_block
Compiling module xil_defaultlib.eth_mac_axi_pat_gen_default
Compiling module xil_defaultlib.eth_mac_axi_pat_check_default
Compiling module xil_defaultlib.eth_mac_axi_mux
Compiling module xil_defaultlib.eth_mac_axi_pipe_default
Compiling module xil_defaultlib.eth_mac_address_swap_default
Compiling module xil_defaultlib.eth_mac_basic_pat_gen
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.rgmii_model_default
WARNING: [XSIM 43-3373] "C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/rgmii_model.sv" Line 42. System function $fgets is used as system task. This system function should have a LHS e.g. x=$fgets().
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
