/*
 * Copyright (c) @CompanyNameMagicTag 2021-2023. All rights reserved.
 * 功能说明   : wifi定制化配置列表
 * 作者       :
 * 创建日期   : 2020年5月20日
 */

/* 头文件包含 */
#include "hisi_customize_wifi_mp16.h"
#include "hisi_customize_wifi.h"
#include "hisi_ini.h"
#include "plat_type.h"
#include "oam_ext_if.h"
#include "oam_ext_if.h"

#undef THIS_FILE_ID
#define THIS_FILE_ID OAM_FILE_ID_HISI_CUSTOMIZE_WIFI_POW_C

wlan_cust_cfg_cmd g_wifi_cfg_dyn_pow[WLAN_CFG_DYN_POW_PARAMS_BUTT] = {
    /* 产侧nvram参数 */
    {"nvram_pa2gccka0",  WLAN_CFG_DYN_POW_RATIO_PA2GCCKA0,
     &g_cust_dyn_pow.pa2gccka_para[WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa2gccka_para[WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) / sizeof(g_cust_dyn_pow.pa2gccka_para[WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa2ga0",     WLAN_CFG_DYN_POW_RATIO_PA2GA0,
     &g_cust_dyn_pow.pa2ga_para[WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa2ga_para[WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) / sizeof(g_cust_dyn_pow.pa2ga_para[WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa2g40a0",   WLAN_CFG_DYN_POW_RATIO_PA2G40A0,
     &g_cust_dyn_pow.pa2g40a_para[WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa2g40a_para[WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) / sizeof(g_cust_dyn_pow.pa2g40a_para[WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga0",     WLAN_CFG_DYN_POW_RATIO_PA5GA0,
     &g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_ZERO][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_ZERO][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2),
     RF_DYN_POW_BAND_NUM * sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_ZERO][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2),
     OAL_FALSE},
    {"nvram_pa5ga0_low", WLAN_CFG_DYN_POW_RATIO_PA5GA0_LOW,
     &g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_ZERO][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_ZERO][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2),
     RF_DYN_POW_BAND_NUM * sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_ZERO][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga0_band1", WLAN_CFG_DYN_POW_RATIO_PA5GA0_BAND1,
     &g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_ZERO][WLAN_RF_DYN_POW_BAND_1].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_ZERO][WLAN_RF_DYN_POW_BAND_1].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_ZERO][WLAN_RF_DYN_POW_BAND_1].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga0_band1_low", WLAN_CFG_DYN_POW_RATIO_PA5GA0_BAND1_LOW,
     &g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_ZERO][WLAN_RF_DYN_POW_BAND_1].l_pow_par2,
     sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_ZERO][WLAN_RF_DYN_POW_BAND_1].l_pow_par2), OAL_FALSE},

    {"nvram_pa2gccka1",  WLAN_CFG_DYN_POW_RATIO_PA2GCCKA1,
     &g_cust_dyn_pow.pa2gccka_para[WLAN_RF_CHANNEL_ONE].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa2gccka_para[WLAN_RF_CHANNEL_ONE].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) / sizeof(g_cust_dyn_pow.pa2gccka_para[WLAN_RF_CHANNEL_ONE].l_pow_par2), OAL_FALSE},
    {"nvram_pa2ga1", WLAN_CFG_DYN_POW_RATIO_PA2GA1, &g_cust_dyn_pow.pa2ga_para[WLAN_RF_CHANNEL_ONE].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa2ga_para[WLAN_RF_CHANNEL_ONE].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) / sizeof(g_cust_dyn_pow.pa2ga_para[WLAN_RF_CHANNEL_ONE].l_pow_par2), OAL_FALSE},
    {"nvram_pa2g40a1", WLAN_CFG_DYN_POW_RATIO_PA2G40A1, &g_cust_dyn_pow.pa2g40a_para[WLAN_RF_CHANNEL_ONE].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa2g40a_para[WLAN_RF_CHANNEL_ONE].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) / sizeof(g_cust_dyn_pow.pa2g40a_para[WLAN_RF_CHANNEL_ONE].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga1", WLAN_CFG_DYN_POW_RATIO_PA5GA1,
     &g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_ONE][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_ONE][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2),
     RF_DYN_POW_BAND_NUM * sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_ONE][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga1_low", WLAN_CFG_DYN_POW_RATIO_PA5GA1_LOW,
     &g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_ONE][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_ONE][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2),
     RF_DYN_POW_BAND_NUM * sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_ONE][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga1_band1", WLAN_CFG_DYN_POW_RATIO_PA5GA1_BAND1,
     &g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_ONE][WLAN_RF_DYN_POW_BAND_1].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_ONE][WLAN_RF_DYN_POW_BAND_1].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_ONE][WLAN_RF_DYN_POW_BAND_1].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga1_band1_low", WLAN_CFG_DYN_POW_RATIO_PA5GA1_BAND1_LOW,
     &g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_ONE][WLAN_RF_DYN_POW_BAND_1].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_ONE][WLAN_RF_DYN_POW_BAND_1].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_ONE][WLAN_RF_DYN_POW_BAND_1].l_pow_par2), OAL_FALSE},
    {"nvram_pa2gccka2",  WLAN_CFG_DYN_POW_RATIO_PA2GCCKA2,
     &g_cust_dyn_pow.pa2gccka_para[WLAN_RF_CHANNEL_TWO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa2gccka_para[WLAN_RF_CHANNEL_TWO].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) / sizeof(g_cust_dyn_pow.pa2gccka_para[WLAN_RF_CHANNEL_TWO].l_pow_par2), OAL_FALSE},
    {"nvram_pa2ga2",     WLAN_CFG_DYN_POW_RATIO_PA2GA2,
     &g_cust_dyn_pow.pa2ga_para[WLAN_RF_CHANNEL_TWO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa2ga_para[WLAN_RF_CHANNEL_TWO].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) / sizeof(g_cust_dyn_pow.pa2ga_para[WLAN_RF_CHANNEL_TWO].l_pow_par2), OAL_FALSE},
    {"nvram_pa2g40a2",   WLAN_CFG_DYN_POW_RATIO_PA2G40A2,
     &g_cust_dyn_pow.pa2g40a_para[WLAN_RF_CHANNEL_TWO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa2g40a_para[WLAN_RF_CHANNEL_TWO].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) / sizeof(g_cust_dyn_pow.pa2g40a_para[WLAN_RF_CHANNEL_TWO].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga2",     WLAN_CFG_DYN_POW_RATIO_PA5GA2,
     &g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_TWO][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_TWO][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2),
     RF_DYN_POW_BAND_NUM * sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_TWO][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga2_low", WLAN_CFG_DYN_POW_RATIO_PA5GA2_LOW,
     &g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_TWO][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_TWO][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2),
     RF_DYN_POW_BAND_NUM * sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_TWO][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga2_band1",     WLAN_CFG_DYN_POW_RATIO_PA5GA2_BAND1,
     &g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_TWO][WLAN_RF_DYN_POW_BAND_1].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_TWO][WLAN_RF_DYN_POW_BAND_1].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_TWO][WLAN_RF_DYN_POW_BAND_1].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga2_band1_low", WLAN_CFG_DYN_POW_RATIO_PA5GA2_BAND1_LOW,
     &g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_TWO][WLAN_RF_DYN_POW_BAND_1].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_TWO][WLAN_RF_DYN_POW_BAND_1].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_TWO][WLAN_RF_DYN_POW_BAND_1].l_pow_par2), OAL_FALSE},
    {"nvram_pa2gccka3",  WLAN_CFG_DYN_POW_RATIO_PA2GCCKA3,
     &g_cust_dyn_pow.pa2gccka_para[WLAN_RF_CHANNEL_THREE].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa2gccka_para[WLAN_RF_CHANNEL_THREE].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) / sizeof(g_cust_dyn_pow.pa2gccka_para[WLAN_RF_CHANNEL_THREE].l_pow_par2), OAL_FALSE},
    {"nvram_pa2ga3",     WLAN_CFG_DYN_POW_RATIO_PA2GA3,
     &g_cust_dyn_pow.pa2ga_para[WLAN_RF_CHANNEL_THREE].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa2ga_para[WLAN_RF_CHANNEL_THREE].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) / sizeof(g_cust_dyn_pow.pa2ga_para[WLAN_RF_CHANNEL_THREE].l_pow_par2), OAL_FALSE},
    {"nvram_pa2g40a3",   WLAN_CFG_DYN_POW_RATIO_PA2G40A3,
     &g_cust_dyn_pow.pa2g40a_para[WLAN_RF_CHANNEL_THREE].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa2g40a_para[WLAN_RF_CHANNEL_THREE].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) / sizeof(g_cust_dyn_pow.pa2g40a_para[WLAN_RF_CHANNEL_THREE].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga3",     WLAN_CFG_DYN_POW_RATIO_PA5GA3,
     &g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_THREE][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_THREE][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2),
     RF_DYN_POW_BAND_NUM * sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_THREE][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga3_low", WLAN_CFG_DYN_POW_RATIO_PA5GA3_LOW,
     &g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_THREE][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_THREE][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2),
     RF_DYN_POW_BAND_NUM * sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_THREE][WLAN_RF_DYN_POW_BAND_2_3].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga3_band1",     WLAN_CFG_DYN_POW_RATIO_PA5GA3_BAND1,
     &g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_THREE][WLAN_RF_DYN_POW_BAND_1].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_THREE][WLAN_RF_DYN_POW_BAND_1].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_para[WLAN_RF_CHANNEL_THREE][WLAN_RF_DYN_POW_BAND_1].l_pow_par2), OAL_FALSE},
    {"nvram_pa5ga3_band1_low", WLAN_CFG_DYN_POW_RATIO_PA5GA3_BAND1_LOW,
     &g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_THREE][WLAN_RF_DYN_POW_BAND_1].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_THREE][WLAN_RF_DYN_POW_BAND_1].l_pow_par2),
     sizeof(hal_pwr_fit_para_stru) /
     sizeof(g_cust_dyn_pow.pa5ga_low_para[WLAN_RF_CHANNEL_THREE][WLAN_RF_DYN_POW_BAND_1].l_pow_par2), OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"nvram_pa6g_band0", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND0,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX0][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX0][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX0][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band1", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND1,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX1][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX1][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX1][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band2", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND2,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX2][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX2][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX2][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band3", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND3,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX3][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX3][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX3][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band4", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND4,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX4][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX4][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX4][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band5", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND5,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX5][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX5][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX5][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band6", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND6,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX6][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX6][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX6][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band7", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND7,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX7][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX7][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX7][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band8", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND8,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX8][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX8][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX8][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band9", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND9,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX9][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX9][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX9][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band10", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND10,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX10][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX10][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX10][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band11", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND11,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX11][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX11][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX11][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band12", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND12,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX12][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX12][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX12][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band13", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND13,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX13][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX13][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX13][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
    {"nvram_pa6g_band14", WLAN_CFG_DYN_POW_RATIO_PA6G_BAND14,
     &g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX14][WLAN_RF_CHANNEL_ZERO].l_pow_par2,
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX14][WLAN_RF_CHANNEL_ZERO].l_pow_par2),
     (sizeof(hal_pwr_fit_para_stru) * HD_EVENT_RF_NUM) /
     sizeof(g_cust_dyn_pow.pa6ga_para[WLAN_6G_BAND_IDX14][WLAN_RF_CHANNEL_ZERO].l_pow_par2), OAL_FALSE},
#endif
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_2GCCK_C0, NULL, 0, 0, OAL_FALSE},
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_2G20_C0, NULL, 0, 0, OAL_FALSE},
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_2G40_C0, NULL, 0, 0, OAL_FALSE},
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_5G160_C0, NULL, 0, 0, OAL_FALSE},

    {NULL, WLAN_CFG_DYN_POW_MUFREQ_2GCCK_C1, NULL, 0, 0, OAL_FALSE},
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_2G20_C1, NULL, 0, 0, OAL_FALSE},
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_2G40_C1, NULL, 0, 0, OAL_FALSE},
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_5G160_C1, NULL, 0, 0, OAL_FALSE},

    {NULL, WLAN_CFG_DYN_POW_MUFREQ_2GCCK_C2, NULL, 0, 0, OAL_FALSE},
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_2G20_C2, NULL, 0, 0, OAL_FALSE},
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_2G40_C2, NULL, 0, 0, OAL_FALSE},
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_5G160_C2, NULL, 0, 0, OAL_FALSE},

    {NULL, WLAN_CFG_DYN_POW_MUFREQ_2GCCK_C3, NULL, 0, 0, OAL_FALSE},
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_2G20_C3, NULL, 0, 0, OAL_FALSE},
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_2G40_C3, NULL, 0, 0, OAL_FALSE},
    {NULL, WLAN_CFG_DYN_POW_MUFREQ_5G160_C3, NULL, 0, 0, OAL_FALSE},

    /* DPN */
    {"dpn2g_11b_core0", WLAN_CFG_DYN_POW_2G_CORE0_DPN_11B,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B]), OAL_FALSE},
    {"dpn2g_11b_core1", WLAN_CFG_DYN_POW_2G_CORE1_DPN_11B,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B]), OAL_FALSE},
    {"dpn2g_11b_core2", WLAN_CFG_DYN_POW_2G_CORE2_DPN_11B,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B]), OAL_FALSE},
    {"dpn2g_11b_core3", WLAN_CFG_DYN_POW_2G_CORE3_DPN_11B,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B]), OAL_FALSE},
    {"dpn2g_20m_core0", WLAN_CFG_DYN_POW_2G_CORE0_DPN_OFDM_20M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20]), OAL_FALSE},
    {"dpn2g_20m_core1", WLAN_CFG_DYN_POW_2G_CORE1_DPN_OFDM_20M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20]), OAL_FALSE},
    {"dpn2g_20m_core2", WLAN_CFG_DYN_POW_2G_CORE2_DPN_OFDM_20M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20]), OAL_FALSE},
    {"dpn2g_20m_core3", WLAN_CFG_DYN_POW_2G_CORE3_DPN_OFDM_20M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20]),
     OAL_FALSE},
    {"dpn2g_40m_core0", WLAN_CFG_DYN_POW_2G_CORE0_DPN_OFDM_40M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40]), OAL_FALSE},
    {"dpn2g_40m_core1", WLAN_CFG_DYN_POW_2G_CORE1_DPN_OFDM_40M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40]), OAL_FALSE},
    {"dpn2g_40m_core2", WLAN_CFG_DYN_POW_2G_CORE2_DPN_OFDM_40M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40]), OAL_FALSE},
    {"dpn2g_40m_core3", WLAN_CFG_DYN_POW_2G_CORE3_DPN_OFDM_40M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40]),
     OAL_FALSE},
    {"dpn5g_20m_core0", WLAN_CFG_DYN_POW_5G_CORE0_DPN_20M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_20M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn5g_20m_core1", WLAN_CFG_DYN_POW_5G_CORE1_DPN_20M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_20M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn5g_20m_core2", WLAN_CFG_DYN_POW_5G_CORE2_DPN_20M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_20M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn5g_20m_core3", WLAN_CFG_DYN_POW_5G_CORE3_DPN_20M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_20M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn5g_40m_core0", WLAN_CFG_DYN_POW_5G_CORE0_DPN_40M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_40M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn5g_40m_core1", WLAN_CFG_DYN_POW_5G_CORE1_DPN_40M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_40M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn5g_40m_core2", WLAN_CFG_DYN_POW_5G_CORE2_DPN_40M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_40M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn5g_40m_core3", WLAN_CFG_DYN_POW_5G_CORE3_DPN_40M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_40M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn5g_80m_core0", WLAN_CFG_DYN_POW_5G_CORE0_DPN_80M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_80M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn5g_80m_core1", WLAN_CFG_DYN_POW_5G_CORE1_DPN_80M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_80M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn5g_80m_core2", WLAN_CFG_DYN_POW_5G_CORE2_DPN_80M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_80M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn5g_80m_core3", WLAN_CFG_DYN_POW_5G_CORE3_DPN_80M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_80M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn5g_160m_core0", WLAN_CFG_DYN_POW_5G_CORE0_DPN_160M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_160M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_160M]), OAL_FALSE},
    {"dpn5g_160m_core1", WLAN_CFG_DYN_POW_5G_CORE1_DPN_160M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_160M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_160M]), OAL_FALSE},
    {"dpn5g_160m_core2", WLAN_CFG_DYN_POW_5G_CORE2_DPN_160M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_160M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_160M]), OAL_FALSE},
    {"dpn5g_160m_core3", WLAN_CFG_DYN_POW_5G_CORE3_DPN_160M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_160M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_160M]), OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"dpn6g_20m_core0", WLAN_CFG_DYN_POW_6G_CORE0_DPN_20M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_20M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn6g_20m_core1", WLAN_CFG_DYN_POW_6G_CORE1_DPN_20M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_20M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn6g_20m_core2", WLAN_CFG_DYN_POW_6G_CORE2_DPN_20M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_20M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn6g_20m_core3", WLAN_CFG_DYN_POW_6G_CORE3_DPN_20M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_20M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn6g_40m_core0", WLAN_CFG_DYN_POW_6G_CORE0_DPN_40M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_40M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn6g_40m_core1", WLAN_CFG_DYN_POW_6G_CORE1_DPN_40M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_40M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn6g_40m_core2", WLAN_CFG_DYN_POW_6G_CORE2_DPN_40M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_40M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn6g_40m_core3", WLAN_CFG_DYN_POW_6G_CORE3_DPN_40M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_40M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn6g_80m_core0", WLAN_CFG_DYN_POW_6G_CORE0_DPN_80M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_80M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn6g_80m_core1", WLAN_CFG_DYN_POW_6G_CORE1_DPN_80M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_80M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn6g_80m_core2", WLAN_CFG_DYN_POW_6G_CORE2_DPN_80M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_80M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn6g_80m_core3", WLAN_CFG_DYN_POW_6G_CORE3_DPN_80M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_80M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn6g_160m_core0", WLAN_CFG_DYN_POW_6G_CORE0_DPN_160M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_160M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_160M]), OAL_FALSE},
    {"dpn6g_160m_core1", WLAN_CFG_DYN_POW_6G_CORE1_DPN_160M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_160M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_160M]), OAL_FALSE},
    {"dpn6g_160m_core2", WLAN_CFG_DYN_POW_6G_CORE2_DPN_160M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_160M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_160M]), OAL_FALSE},
    {"dpn6g_160m_core3", WLAN_CFG_DYN_POW_6G_CORE3_DPN_160M,
     &g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_160M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[0][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_160M]), OAL_FALSE},
#endif

    {"dpn2g_11b_core0_low", WLAN_CFG_DYN_POW_2G_CORE0_DPN_11B_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B]), OAL_FALSE},
    {"dpn2g_11b_core1_low", WLAN_CFG_DYN_POW_2G_CORE1_DPN_11B_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B]), OAL_FALSE},
    {"dpn2g_11b_core2_low", WLAN_CFG_DYN_POW_2G_CORE2_DPN_11B_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B]), OAL_FALSE},
    {"dpn2g_11b_core3_low", WLAN_CFG_DYN_POW_2G_CORE3_DPN_11B_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_11B]), OAL_FALSE},
    {"dpn2g_20m_core0_low", WLAN_CFG_DYN_POW_2G_CORE0_DPN_OFDM_20M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20]), OAL_FALSE},
    {"dpn2g_20m_core1_low", WLAN_CFG_DYN_POW_2G_CORE1_DPN_OFDM_20M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20]), OAL_FALSE},
    {"dpn2g_20m_core2_low", WLAN_CFG_DYN_POW_2G_CORE2_DPN_OFDM_20M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20]), OAL_FALSE},
    {"dpn2g_20m_core3_low", WLAN_CFG_DYN_POW_2G_CORE3_DPN_OFDM_20M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM20]),
     OAL_FALSE},
    {"dpn2g_40m_core0_low", WLAN_CFG_DYN_POW_2G_CORE0_DPN_OFDM_40M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40]), OAL_FALSE},
    {"dpn2g_40m_core1_low", WLAN_CFG_DYN_POW_2G_CORE1_DPN_OFDM_40M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40]), OAL_FALSE},
    {"dpn2g_40m_core2_low", WLAN_CFG_DYN_POW_2G_CORE2_DPN_OFDM_40M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40]), OAL_FALSE},
    {"dpn2g_40m_core3_low", WLAN_CFG_DYN_POW_2G_CORE3_DPN_OFDM_40M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40][WLAN_2G_CHN_IDX0],
     sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_2g[DYN_PWR_CUST_SNGL_MODE_OFDM40]),
     OAL_FALSE},
    {"dpn5g_20m_core0_low", WLAN_CFG_DYN_POW_5G_CORE0_DPN_20M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_20M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn5g_20m_core1_low", WLAN_CFG_DYN_POW_5G_CORE1_DPN_20M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_20M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn5g_20m_core2_low", WLAN_CFG_DYN_POW_5G_CORE2_DPN_20M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_20M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn5g_20m_core3_low", WLAN_CFG_DYN_POW_5G_CORE3_DPN_20M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_20M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn5g_40m_core0_low", WLAN_CFG_DYN_POW_5G_CORE0_DPN_40M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_40M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn5g_40m_core1_low", WLAN_CFG_DYN_POW_5G_CORE1_DPN_40M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_40M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn5g_40m_core2_low", WLAN_CFG_DYN_POW_5G_CORE2_DPN_40M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_40M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn5g_40m_core3_low", WLAN_CFG_DYN_POW_5G_CORE3_DPN_40M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_40M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn5g_80m_core0_low", WLAN_CFG_DYN_POW_5G_CORE0_DPN_80M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_80M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn5g_80m_core1_low", WLAN_CFG_DYN_POW_5G_CORE1_DPN_80M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_80M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn5g_80m_core2_low", WLAN_CFG_DYN_POW_5G_CORE2_DPN_80M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_80M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn5g_80m_core3_low", WLAN_CFG_DYN_POW_5G_CORE3_DPN_80M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_80M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn5g_160m_core0_low", WLAN_CFG_DYN_POW_5G_CORE0_DPN_160M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_160M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_5g[WLAN_BW_CAP_160M]), OAL_FALSE},
    {"dpn5g_160m_core1_low", WLAN_CFG_DYN_POW_5G_CORE1_DPN_160M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_160M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_5g[WLAN_BW_CAP_160M]), OAL_FALSE},
    {"dpn5g_160m_core2_low", WLAN_CFG_DYN_POW_5G_CORE2_DPN_160M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_160M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_5g[WLAN_BW_CAP_160M]), OAL_FALSE},
    {"dpn5g_160m_core3_low", WLAN_CFG_DYN_POW_5G_CORE3_DPN_160M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_160M][WLAN_5G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_5g[WLAN_BW_CAP_160M]), OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"dpn6g_20m_core0_low", WLAN_CFG_DYN_POW_6G_CORE0_DPN_20M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_20M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn6g_20m_core1_low", WLAN_CFG_DYN_POW_6G_CORE1_DPN_20M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_20M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn6g_20m_core2_low", WLAN_CFG_DYN_POW_6G_CORE2_DPN_20M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_20M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn6g_20m_core3_low", WLAN_CFG_DYN_POW_6G_CORE3_DPN_20M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_20M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_20M]), OAL_FALSE},
    {"dpn6g_40m_core0_low", WLAN_CFG_DYN_POW_6G_CORE0_DPN_40M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_40M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn6g_40m_core1_low", WLAN_CFG_DYN_POW_6G_CORE1_DPN_40M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_40M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn6g_40m_core2_low", WLAN_CFG_DYN_POW_6G_CORE2_DPN_40M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_40M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn6g_40m_core3_low", WLAN_CFG_DYN_POW_6G_CORE3_DPN_40M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_40M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_40M]), OAL_FALSE},
    {"dpn6g_80m_core0_low", WLAN_CFG_DYN_POW_6G_CORE0_DPN_80M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_80M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn6g_80m_core1_low", WLAN_CFG_DYN_POW_6G_CORE1_DPN_80M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_80M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn6g_80m_core2_low", WLAN_CFG_DYN_POW_6G_CORE2_DPN_80M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_80M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn6g_80m_core3_low", WLAN_CFG_DYN_POW_6G_CORE3_DPN_80M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_80M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_80M]), OAL_FALSE},
    {"dpn6g_160m_core0_low", WLAN_CFG_DYN_POW_6G_CORE0_DPN_160M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_160M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ZERO].dpn_6g[WLAN_BW_CAP_160M]), OAL_FALSE},
    {"dpn6g_160m_core1_low", WLAN_CFG_DYN_POW_6G_CORE1_DPN_160M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_160M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_ONE].dpn_6g[WLAN_BW_CAP_160M]), OAL_FALSE},
    {"dpn6g_160m_core2_low", WLAN_CFG_DYN_POW_6G_CORE2_DPN_160M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_160M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_TWO].dpn_6g[WLAN_BW_CAP_160M]), OAL_FALSE},
    {"dpn6g_160m_core3_low", WLAN_CFG_DYN_POW_6G_CORE3_DPN_160M_LOW,
     &g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_160M][WLAN_6G_BAND_IDX0], sizeof(int8_t),
     oal_array_size(g_cust_dyn_pow.dpn_para[1][WLAN_RF_CHANNEL_THREE].dpn_6g[WLAN_BW_CAP_160M]), OAL_FALSE},
#endif
};

wlan_cust_cfg_cmd g_wifi_cfg_pow[NVRAM_PARA_PWR_INDEX_BUTT] = {
    /* FCC C0 */
    {"fcc_5g_20m_c0_0",   NVRAM_PARA_FCC_5G_20M_C0_0, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_20m_c0_1",   NVRAM_PARA_FCC_5G_20M_C0_1, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_20m_c0_2",   NVRAM_PARA_FCC_5G_20M_C0_2, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_20m_c0_3",   NVRAM_PARA_FCC_5G_20M_C0_3, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_40m_c0_0",   NVRAM_PARA_FCC_5G_40M_C0_0, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_40m_c0_1",   NVRAM_PARA_FCC_5G_40M_C0_1, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_80m_c0",   NVRAM_PARA_FCC_5G_80M_C0, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_160m_c0",  NVRAM_PARA_FCC_5G_160M_C0, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch1_c0",  NVRAM_PARA_FCC_2P4_C0_CH1, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch2_c0",  NVRAM_PARA_FCC_2P4_C0_CH2, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch3_c0",  NVRAM_PARA_FCC_2P4_C0_CH3, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch4_c0",  NVRAM_PARA_FCC_2P4_C0_CH4, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch5_c0",  NVRAM_PARA_FCC_2P4_C0_CH5, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch6_c0",  NVRAM_PARA_FCC_2P4_C0_CH6, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch7_c0",  NVRAM_PARA_FCC_2P4_C0_CH7, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch8_c0",  NVRAM_PARA_FCC_2P4_C0_CH8, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch9_c0",  NVRAM_PARA_FCC_2P4_C0_CH9, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch10_c0", NVRAM_PARA_FCC_2P4_C0_CH10, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch11_c0", NVRAM_PARA_FCC_2P4_C0_CH11, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch12_c0", NVRAM_PARA_FCC_2P4_C0_CH12, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch13_c0", NVRAM_PARA_FCC_2P4_C0_CH13, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"fcc_6g20_c0",   NVRAM_PARA_FCC_6G_20M_C0, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g20_c0_1",   NVRAM_PARA_FCC_6G_20M_C0_1, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g40_c0",   NVRAM_PARA_FCC_6G_40M_C0, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g80_c0",   NVRAM_PARA_FCC_6G_80M_C0, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g160_c0",  NVRAM_PARA_FCC_6G_160M_C0, NULL, 0, 0, OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_FCC_C0_END_INDEX_BUTT,  NULL, 0, 0, OAL_FALSE},

    /* FCC C1 */
    {"fcc_5g_20m_c1_0",   NVRAM_PARA_FCC_5G_20M_C1_0, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_20m_c1_1",   NVRAM_PARA_FCC_5G_20M_C1_1, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_20m_c1_2",   NVRAM_PARA_FCC_5G_20M_C1_2, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_20m_c1_3",   NVRAM_PARA_FCC_5G_20M_C1_3, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_40m_c1_0",   NVRAM_PARA_FCC_5G_40M_C1_0, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_40m_c1_1",   NVRAM_PARA_FCC_5G_40M_C1_1, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_80m_c1", NVRAM_PARA_FCC_5G_80M_C1, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_160m_c1",  NVRAM_PARA_FCC_5G_160M_C1, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch1_c1",  NVRAM_PARA_FCC_2P4_C1_CH1, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch2_c1",  NVRAM_PARA_FCC_2P4_C1_CH2, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch3_c1",  NVRAM_PARA_FCC_2P4_C1_CH3, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch4_c1",  NVRAM_PARA_FCC_2P4_C1_CH4, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch5_c1",  NVRAM_PARA_FCC_2P4_C1_CH5, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch6_c1",  NVRAM_PARA_FCC_2P4_C1_CH6, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch7_c1",  NVRAM_PARA_FCC_2P4_C1_CH7, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch8_c1",  NVRAM_PARA_FCC_2P4_C1_CH8, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch9_c1",  NVRAM_PARA_FCC_2P4_C1_CH9, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch10_c1", NVRAM_PARA_FCC_2P4_C1_CH10, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch11_c1", NVRAM_PARA_FCC_2P4_C1_CH11, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch12_c1", NVRAM_PARA_FCC_2P4_C1_CH12, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch13_c1", NVRAM_PARA_FCC_2P4_C1_CH13, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"fcc_6g20_c1",   NVRAM_PARA_FCC_6G_20M_C1, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g20_c1_1",   NVRAM_PARA_FCC_6G_20M_C1_1, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g40_c1",   NVRAM_PARA_FCC_6G_40M_C1, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g80_c1",   NVRAM_PARA_FCC_6G_80M_C1, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g160_c1",  NVRAM_PARA_FCC_6G_160M_C1, NULL, 0, 0, OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_FCC_C1_END_INDEX_BUTT,  NULL, 0, 0, OAL_FALSE},

    /* FCC C2 */
    {"fcc_5g_20m_c2_0",   NVRAM_PARA_FCC_5G_20M_C2_0, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_20m_c2_1",   NVRAM_PARA_FCC_5G_20M_C2_1, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_20m_c2_2",   NVRAM_PARA_FCC_5G_20M_C2_2, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_20m_c2_3",   NVRAM_PARA_FCC_5G_20M_C2_3, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_40m_c2_0",   NVRAM_PARA_FCC_5G_40M_C2_0, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_40m_c2_1",   NVRAM_PARA_FCC_5G_40M_C2_1, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_80m_c2", NVRAM_PARA_FCC_5G_80M_C2, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_160m_c2",  NVRAM_PARA_FCC_5G_160M_C2, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch1_c2",  NVRAM_PARA_FCC_2P4_C2_CH1, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch2_c2",  NVRAM_PARA_FCC_2P4_C2_CH2, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch3_c2",  NVRAM_PARA_FCC_2P4_C2_CH3, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch4_c2",  NVRAM_PARA_FCC_2P4_C2_CH4, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch5_c2",  NVRAM_PARA_FCC_2P4_C2_CH5, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch6_c2",  NVRAM_PARA_FCC_2P4_C2_CH6, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch7_c2",  NVRAM_PARA_FCC_2P4_C2_CH7, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch8_c2",  NVRAM_PARA_FCC_2P4_C2_CH8, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch9_c2",  NVRAM_PARA_FCC_2P4_C2_CH9, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch10_c2", NVRAM_PARA_FCC_2P4_C2_CH10, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch11_c2", NVRAM_PARA_FCC_2P4_C2_CH11, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch12_c2", NVRAM_PARA_FCC_2P4_C2_CH12, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch13_c2", NVRAM_PARA_FCC_2P4_C2_CH13, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"fcc_6g20_c2",   NVRAM_PARA_FCC_6G_20M_C2, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g20_c2_1",   NVRAM_PARA_FCC_6G_20M_C2_1, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g40_c2",   NVRAM_PARA_FCC_6G_40M_C2, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g80_c2",   NVRAM_PARA_FCC_6G_80M_C2, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g160_c2",  NVRAM_PARA_FCC_6G_160M_C2, NULL, 0, 0, OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_FCC_C2_END_INDEX_BUTT,  NULL, 0, 0, OAL_FALSE},

    /* FCC C3 */
    {"fcc_5g_20m_c3_0",   NVRAM_PARA_FCC_5G_20M_C3_0, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_20m_c3_1",   NVRAM_PARA_FCC_5G_20M_C3_1, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_20m_c3_2",   NVRAM_PARA_FCC_5G_20M_C3_2, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_20m_c3_3",   NVRAM_PARA_FCC_5G_20M_C3_3, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_40m_c3_0",   NVRAM_PARA_FCC_5G_40M_C3_0, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_40m_c3_1",   NVRAM_PARA_FCC_5G_40M_C3_1, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_80m_c3", NVRAM_PARA_FCC_5G_80M_C3, NULL, 0, 0, OAL_FALSE},
    {"fcc_5g_160m_c3", NVRAM_PARA_FCC_5G_160M_C3, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch1_c3", NVRAM_PARA_FCC_2P4_C3_CH1, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch2_c3", NVRAM_PARA_FCC_2P4_C3_CH2, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch3_c3", NVRAM_PARA_FCC_2P4_C3_CH3, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch4_c3", NVRAM_PARA_FCC_2P4_C3_CH4, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch5_c3", NVRAM_PARA_FCC_2P4_C3_CH5, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch6_c3", NVRAM_PARA_FCC_2P4_C3_CH6, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch7_c3", NVRAM_PARA_FCC_2P4_C3_CH7, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch8_c3", NVRAM_PARA_FCC_2P4_C3_CH8, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch9_c3", NVRAM_PARA_FCC_2P4_C3_CH9, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch10_c3", NVRAM_PARA_FCC_2P4_C3_CH10, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch11_c3", NVRAM_PARA_FCC_2P4_C3_CH11, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch12_c3", NVRAM_PARA_FCC_2P4_C3_CH12, NULL, 0, 0, OAL_FALSE},
    {"fcc_24g_ch13_c3", NVRAM_PARA_FCC_2P4_C3_CH13, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"fcc_6g20_c3",   NVRAM_PARA_FCC_6G_20M_C3, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g20_c3_1",   NVRAM_PARA_FCC_6G_20M_C3_1, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g40_c3",   NVRAM_PARA_FCC_6G_40M_C3, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g80_c3",   NVRAM_PARA_FCC_6G_80M_C3, NULL, 0, 0, OAL_FALSE},
    {"fcc_6g160_c3",  NVRAM_PARA_FCC_6G_160M_C3, NULL, 0, 0, OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_FCC_C3_END_INDEX_BUTT,  NULL, 0, 0, OAL_FALSE},

    {"ce_5g_20m_c0_0",   NVRAM_PARA_CE_5G_20M_C0_0, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_20m_c0_1",   NVRAM_PARA_CE_5G_20M_C0_1, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_20m_c0_2",   NVRAM_PARA_CE_5G_20M_C0_2, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_20m_c0_3",   NVRAM_PARA_CE_5G_20M_C0_3, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_40m_c0_0",   NVRAM_PARA_CE_5G_40M_C0_0, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_40m_c0_1",   NVRAM_PARA_CE_5G_40M_C0_1, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_80m_c0",   NVRAM_PARA_CE_5G_80M_C0, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_160m_c0",  NVRAM_PARA_CE_5G_160M_C0, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch1_c0",  NVRAM_PARA_CE_2P4_C0_CH1, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch2_c0",  NVRAM_PARA_CE_2P4_C0_CH2, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch3_c0",  NVRAM_PARA_CE_2P4_C0_CH3, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch4_c0",  NVRAM_PARA_CE_2P4_C0_CH4, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch5_c0",  NVRAM_PARA_CE_2P4_C0_CH5, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch6_c0",  NVRAM_PARA_CE_2P4_C0_CH6, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch7_c0",  NVRAM_PARA_CE_2P4_C0_CH7, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch8_c0",  NVRAM_PARA_CE_2P4_C0_CH8, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch9_c0",  NVRAM_PARA_CE_2P4_C0_CH9, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch10_c0", NVRAM_PARA_CE_2P4_C0_CH10, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch11_c0", NVRAM_PARA_CE_2P4_C0_CH11, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch12_c0", NVRAM_PARA_CE_2P4_C0_CH12, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch13_c0", NVRAM_PARA_CE_2P4_C0_CH13, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"ce_6g20_c0",   NVRAM_PARA_CE_6G_20M_C0, NULL, 0, 0, OAL_FALSE},
    {"ce_6g20_c0_1",   NVRAM_PARA_CE_6G_20M_C0_1, NULL, 0, 0, OAL_FALSE},
    {"ce_6g40_c0",   NVRAM_PARA_CE_6G_40M_C0, NULL, 0, 0, OAL_FALSE},
    {"ce_6g80_c0",   NVRAM_PARA_CE_6G_80M_C0, NULL, 0, 0, OAL_FALSE},
    {"ce_6g160_c0",  NVRAM_PARA_CE_6G_160M_C0, NULL, 0, 0, OAL_FALSE},
#endif
    {NULL,                        NVRAM_PARA_CE_C0_END_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},

    {"ce_5g_20m_c1_0",   NVRAM_PARA_CE_5G_20M_C1_0, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_20m_c1_1",   NVRAM_PARA_CE_5G_20M_C1_1, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_20m_c1_2",   NVRAM_PARA_CE_5G_20M_C1_2, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_20m_c1_3",   NVRAM_PARA_CE_5G_20M_C1_3, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_40m_c1_0",   NVRAM_PARA_CE_5G_40M_C1_0, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_40m_c1_1",   NVRAM_PARA_CE_5G_40M_C1_1, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_80m_c1",   NVRAM_PARA_CE_5G_80M_C1, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_160m_c1",  NVRAM_PARA_CE_5G_160M_C1, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch1_c1",  NVRAM_PARA_CE_2P4_C1_CH1, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch2_c1",  NVRAM_PARA_CE_2P4_C1_CH2, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch3_c1",  NVRAM_PARA_CE_2P4_C1_CH3, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch4_c1",  NVRAM_PARA_CE_2P4_C1_CH4, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch5_c1",  NVRAM_PARA_CE_2P4_C1_CH5, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch6_c1",  NVRAM_PARA_CE_2P4_C1_CH6, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch7_c1",  NVRAM_PARA_CE_2P4_C1_CH7, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch8_c1",  NVRAM_PARA_CE_2P4_C1_CH8, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch9_c1",  NVRAM_PARA_CE_2P4_C1_CH9, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch10_c1", NVRAM_PARA_CE_2P4_C1_CH10, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch11_c1", NVRAM_PARA_CE_2P4_C1_CH11, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch12_c1", NVRAM_PARA_CE_2P4_C1_CH12, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch13_c1", NVRAM_PARA_CE_2P4_C1_CH13, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"ce_6g20_c1",   NVRAM_PARA_CE_6G_20M_C1, NULL, 0, 0, OAL_FALSE},
    {"ce_6g20_c1_1",   NVRAM_PARA_CE_6G_20M_C1_1, NULL, 0, 0, OAL_FALSE},
    {"ce_6g40_c1",   NVRAM_PARA_CE_6G_40M_C1, NULL, 0, 0, OAL_FALSE},
    {"ce_6g80_c1",   NVRAM_PARA_CE_6G_80M_C1, NULL, 0, 0, OAL_FALSE},
    {"ce_6g160_c1",  NVRAM_PARA_CE_6G_160M_C1, NULL, 0, 0, OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_CE_C1_END_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},

    {"ce_5g_20m_c2_0",   NVRAM_PARA_CE_5G_20M_C2_0, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_20m_c2_1",   NVRAM_PARA_CE_5G_20M_C2_1, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_20m_c2_2",   NVRAM_PARA_CE_5G_20M_C2_2, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_20m_c2_3",   NVRAM_PARA_CE_5G_20M_C2_3, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_40m_c2_0",   NVRAM_PARA_CE_5G_40M_C2_0, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_40m_c2_1",   NVRAM_PARA_CE_5G_40M_C2_1, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_80m_c2",   NVRAM_PARA_CE_5G_80M_C2, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_160m_c2",  NVRAM_PARA_CE_5G_160M_C2, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch1_c2",  NVRAM_PARA_CE_2P4_C2_CH1, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch2_c2",  NVRAM_PARA_CE_2P4_C2_CH2, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch3_c2",  NVRAM_PARA_CE_2P4_C2_CH3, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch4_c2",  NVRAM_PARA_CE_2P4_C2_CH4, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch5_c2",  NVRAM_PARA_CE_2P4_C2_CH5, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch6_c2",  NVRAM_PARA_CE_2P4_C2_CH6, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch7_c2",  NVRAM_PARA_CE_2P4_C2_CH7, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch8_c2",  NVRAM_PARA_CE_2P4_C2_CH8, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch9_c2",  NVRAM_PARA_CE_2P4_C2_CH9, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch10_c2", NVRAM_PARA_CE_2P4_C2_CH10, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch11_c2", NVRAM_PARA_CE_2P4_C2_CH11, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch12_c2", NVRAM_PARA_CE_2P4_C2_CH12, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch13_c2", NVRAM_PARA_CE_2P4_C2_CH13, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"ce_6g20_c2",   NVRAM_PARA_CE_6G_20M_C2, NULL, 0, 0, OAL_FALSE},
    {"ce_6g20_c2_1",   NVRAM_PARA_CE_6G_20M_C2_1, NULL, 0, 0, OAL_FALSE},
    {"ce_6g40_c2",   NVRAM_PARA_CE_6G_40M_C2, NULL, 0, 0, OAL_FALSE},
    {"ce_6g80_c2",   NVRAM_PARA_CE_6G_80M_C2, NULL, 0, 0, OAL_FALSE},
    {"ce_6g160_c2",  NVRAM_PARA_CE_6G_160M_C2, NULL, 0, 0, OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_CE_C2_END_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},

    {"ce_5g_20m_c3_0",   NVRAM_PARA_CE_5G_20M_C3_0, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_20m_c3_1",   NVRAM_PARA_CE_5G_20M_C3_1, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_20m_c3_2",   NVRAM_PARA_CE_5G_20M_C3_2, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_20m_c3_3",   NVRAM_PARA_CE_5G_20M_C3_3, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_40m_c3_0",   NVRAM_PARA_CE_5G_40M_C3_0, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_40m_c3_1",   NVRAM_PARA_CE_5G_40M_C3_1, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_80m_c3",   NVRAM_PARA_CE_5G_80M_C3, NULL, 0, 0, OAL_FALSE},
    {"ce_5g_160m_c3",  NVRAM_PARA_CE_5G_160M_C3, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch1_c3",  NVRAM_PARA_CE_2P4_C3_CH1, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch2_c3",  NVRAM_PARA_CE_2P4_C3_CH2, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch3_c3",  NVRAM_PARA_CE_2P4_C3_CH3, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch4_c3",  NVRAM_PARA_CE_2P4_C3_CH4, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch5_c3",  NVRAM_PARA_CE_2P4_C3_CH5, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch6_c3",  NVRAM_PARA_CE_2P4_C3_CH6, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch7_c3",  NVRAM_PARA_CE_2P4_C3_CH7, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch8_c3",  NVRAM_PARA_CE_2P4_C3_CH8, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch9_c3",  NVRAM_PARA_CE_2P4_C3_CH9, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch10_c3", NVRAM_PARA_CE_2P4_C3_CH10, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch11_c3", NVRAM_PARA_CE_2P4_C3_CH11, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch12_c3", NVRAM_PARA_CE_2P4_C3_CH12, NULL, 0, 0, OAL_FALSE},
    {"ce_24g_ch13_c3", NVRAM_PARA_CE_2P4_C3_CH13, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"ce_6g20_c3",   NVRAM_PARA_CE_6G_20M_C3, NULL, 0, 0, OAL_FALSE},
    {"ce_6g20_c3_1",   NVRAM_PARA_CE_6G_20M_C3_1, NULL, 0, 0, OAL_FALSE},
    {"ce_6g40_c3",   NVRAM_PARA_CE_6G_40M_C3, NULL, 0, 0, OAL_FALSE},
    {"ce_6g80_c3",   NVRAM_PARA_CE_6G_80M_C3, NULL, 0, 0, OAL_FALSE},
    {"ce_6g160_c3",  NVRAM_PARA_CE_6G_160M_C3, NULL, 0, 0, OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_CE_C3_END_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},
    /* CN C0 */
    {"cn_5g_20m_c0_0",   NVRAM_PARA_CN_5G_20M_C0_0, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_20m_c0_1",   NVRAM_PARA_CN_5G_20M_C0_1, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_20m_c0_2",   NVRAM_PARA_CN_5G_20M_C0_2, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_20m_c0_3",   NVRAM_PARA_CN_5G_20M_C0_3, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_40m_c0_0",   NVRAM_PARA_CN_5G_40M_C0_0, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_40m_c0_1",   NVRAM_PARA_CN_5G_40M_C0_1, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_80m_c0",   NVRAM_PARA_CN_5G_80M_C0, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_160m_c0",  NVRAM_PARA_CN_5G_160M_C0, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch1_c0",  NVRAM_PARA_CN_2P4_C0_CH1, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch2_c0",  NVRAM_PARA_CN_2P4_C0_CH2, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch3_c0",  NVRAM_PARA_CN_2P4_C0_CH3, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch4_c0",  NVRAM_PARA_CN_2P4_C0_CH4, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch5_c0",  NVRAM_PARA_CN_2P4_C0_CH5, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch6_c0",  NVRAM_PARA_CN_2P4_C0_CH6, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch7_c0",  NVRAM_PARA_CN_2P4_C0_CH7, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch8_c0",  NVRAM_PARA_CN_2P4_C0_CH8, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch9_c0",  NVRAM_PARA_CN_2P4_C0_CH9, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch10_c0", NVRAM_PARA_CN_2P4_C0_CH10, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch11_c0", NVRAM_PARA_CN_2P4_C0_CH11, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch12_c0", NVRAM_PARA_CN_2P4_C0_CH12, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch13_c0", NVRAM_PARA_CN_2P4_C0_CH13, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"cn_6g20_c0",   NVRAM_PARA_CN_6G_20M_C0, NULL, 0, 0, OAL_FALSE},
    {"cn_6g20_c0_1",   NVRAM_PARA_CN_6G_20M_C0_1, NULL, 0, 0, OAL_FALSE},
    {"cn_6g40_c0",   NVRAM_PARA_CN_6G_40M_C0, NULL, 0, 0, OAL_FALSE},
    {"cn_6g80_c0",   NVRAM_PARA_CN_6G_80M_C0, NULL, 0, 0, OAL_FALSE},
    {"cn_6g160_c0",  NVRAM_PARA_CN_6G_160M_C0, NULL, 0, 0, OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_CN_C0_END_INDEX_BUTT,  NULL, 0, 0, OAL_FALSE},

    /* CN C1 */
    {"cn_5g_20m_c1_0",   NVRAM_PARA_CN_5G_20M_C1_0, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_20m_c1_1",   NVRAM_PARA_CN_5G_20M_C1_1, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_20m_c1_2",   NVRAM_PARA_CN_5G_20M_C1_2, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_20m_c1_3",   NVRAM_PARA_CN_5G_20M_C1_3, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_40m_c1_0",   NVRAM_PARA_CN_5G_40M_C1_0, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_40m_c1_1",   NVRAM_PARA_CN_5G_40M_C1_1, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_80m_c1", NVRAM_PARA_CN_5G_80M_C1, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_160m_c1",  NVRAM_PARA_CN_5G_160M_C1, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch1_c1",  NVRAM_PARA_CN_2P4_C1_CH1, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch2_c1",  NVRAM_PARA_CN_2P4_C1_CH2, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch3_c1",  NVRAM_PARA_CN_2P4_C1_CH3, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch4_c1",  NVRAM_PARA_CN_2P4_C1_CH4, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch5_c1",  NVRAM_PARA_CN_2P4_C1_CH5, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch6_c1",  NVRAM_PARA_CN_2P4_C1_CH6, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch7_c1",  NVRAM_PARA_CN_2P4_C1_CH7, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch8_c1",  NVRAM_PARA_CN_2P4_C1_CH8, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch9_c1",  NVRAM_PARA_CN_2P4_C1_CH9, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch10_c1", NVRAM_PARA_CN_2P4_C1_CH10, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch11_c1", NVRAM_PARA_CN_2P4_C1_CH11, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch12_c1", NVRAM_PARA_CN_2P4_C1_CH12, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch13_c1", NVRAM_PARA_CN_2P4_C1_CH13, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"cn_6g20_c1",   NVRAM_PARA_CN_6G_20M_C1, NULL, 0, 0, OAL_FALSE},
    {"cn_6g20_c1_1",   NVRAM_PARA_CN_6G_20M_C1_1, NULL, 0, 0, OAL_FALSE},
    {"cn_6g40_c1",   NVRAM_PARA_CN_6G_40M_C1, NULL, 0, 0, OAL_FALSE},
    {"cn_6g80_c1",   NVRAM_PARA_CN_6G_80M_C1, NULL, 0, 0, OAL_FALSE},
    {"cn_6g160_c1",  NVRAM_PARA_CN_6G_160M_C1, NULL, 0, 0, OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_CN_C1_END_INDEX_BUTT,  NULL, 0, 0, OAL_FALSE},

    /* CN C2 */
    {"cn_5g_20m_c2_0",   NVRAM_PARA_CN_5G_20M_C2_0, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_20m_c2_1",   NVRAM_PARA_CN_5G_20M_C2_1, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_20m_c2_2",   NVRAM_PARA_CN_5G_20M_C2_2, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_20m_c2_3",   NVRAM_PARA_CN_5G_20M_C2_3, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_40m_c2_0",   NVRAM_PARA_CN_5G_40M_C2_0, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_40m_c2_1",   NVRAM_PARA_CN_5G_40M_C2_1, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_80m_c2", NVRAM_PARA_CN_5G_80M_C2, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_160m_c2",  NVRAM_PARA_CN_5G_160M_C2, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch1_c2",  NVRAM_PARA_CN_2P4_C2_CH1, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch2_c2",  NVRAM_PARA_CN_2P4_C2_CH2, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch3_c2",  NVRAM_PARA_CN_2P4_C2_CH3, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch4_c2",  NVRAM_PARA_CN_2P4_C2_CH4, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch5_c2",  NVRAM_PARA_CN_2P4_C2_CH5, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch6_c2",  NVRAM_PARA_CN_2P4_C2_CH6, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch7_c2",  NVRAM_PARA_CN_2P4_C2_CH7, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch8_c2",  NVRAM_PARA_CN_2P4_C2_CH8, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch9_c2",  NVRAM_PARA_CN_2P4_C2_CH9, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch10_c2", NVRAM_PARA_CN_2P4_C2_CH10, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch11_c2", NVRAM_PARA_CN_2P4_C2_CH11, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch12_c2", NVRAM_PARA_CN_2P4_C2_CH12, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch13_c2", NVRAM_PARA_CN_2P4_C2_CH13, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"cn_6g20_c2",   NVRAM_PARA_CN_6G_20M_C2, NULL, 0, 0, OAL_FALSE},
    {"cn_6g20_c2_1",   NVRAM_PARA_CN_6G_20M_C2_1, NULL, 0, 0, OAL_FALSE},
    {"cn_6g40_c2",   NVRAM_PARA_CN_6G_40M_C2, NULL, 0, 0, OAL_FALSE},
    {"cn_6g80_c2",   NVRAM_PARA_CN_6G_80M_C2, NULL, 0, 0, OAL_FALSE},
    {"cn_6g160_c2",  NVRAM_PARA_CN_6G_160M_C2, NULL, 0, 0, OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_CN_C2_END_INDEX_BUTT,  NULL, 0, 0, OAL_FALSE},

    /* CN C3 */
    {"cn_5g_20m_c3_0",   NVRAM_PARA_CN_5G_20M_C3_0, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_20m_c3_1",   NVRAM_PARA_CN_5G_20M_C3_1, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_20m_c3_2",   NVRAM_PARA_CN_5G_20M_C3_2, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_20m_c3_3",   NVRAM_PARA_CN_5G_20M_C3_3, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_40m_c3_0",   NVRAM_PARA_CN_5G_40M_C3_0, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_40m_c3_1",   NVRAM_PARA_CN_5G_40M_C3_1, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_80m_c3", NVRAM_PARA_CN_5G_80M_C3, NULL, 0, 0, OAL_FALSE},
    {"cn_5g_160m_c3", NVRAM_PARA_CN_5G_160M_C3, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch1_c3", NVRAM_PARA_CN_2P4_C3_CH1, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch2_c3", NVRAM_PARA_CN_2P4_C3_CH2, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch3_c3", NVRAM_PARA_CN_2P4_C3_CH3, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch4_c3", NVRAM_PARA_CN_2P4_C3_CH4, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch5_c3", NVRAM_PARA_CN_2P4_C3_CH5, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch6_c3", NVRAM_PARA_CN_2P4_C3_CH6, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch7_c3", NVRAM_PARA_CN_2P4_C3_CH7, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch8_c3", NVRAM_PARA_CN_2P4_C3_CH8, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch9_c3", NVRAM_PARA_CN_2P4_C3_CH9, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch10_c3", NVRAM_PARA_CN_2P4_C3_CH10, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch11_c3", NVRAM_PARA_CN_2P4_C3_CH11, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch12_c3", NVRAM_PARA_CN_2P4_C3_CH12, NULL, 0, 0, OAL_FALSE},
    {"cn_24g_ch13_c3", NVRAM_PARA_CN_2P4_C3_CH13, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"cn_6g20_c3",   NVRAM_PARA_CN_6G_20M_C3, NULL, 0, 0, OAL_FALSE},
    {"cn_6g20_c3_1",   NVRAM_PARA_CN_6G_20M_C3_1, NULL, 0, 0, OAL_FALSE},
    {"cn_6g40_c3",   NVRAM_PARA_CN_6G_40M_C3, NULL, 0, 0, OAL_FALSE},
    {"cn_6g80_c3",   NVRAM_PARA_CN_6G_80M_C3, NULL, 0, 0, OAL_FALSE},
    {"cn_6g160_c3",  NVRAM_PARA_CN_6G_160M_C3, NULL, 0, 0, OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_CN_C3_END_INDEX_BUTT,  NULL, 0, 0, OAL_FALSE},
    /* SAR C0 */
    {"sar_txpwr_ctrl_lvl1_c0",  NVRAM_PARA_SAR_LVL1_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl2_c0",  NVRAM_PARA_SAR_LVL2_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl3_c0",  NVRAM_PARA_SAR_LVL3_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl4_c0",  NVRAM_PARA_SAR_LVL4_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl5_c0",  NVRAM_PARA_SAR_LVL5_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl6_c0",  NVRAM_PARA_SAR_LVL6_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl7_c0",  NVRAM_PARA_SAR_LVL7_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl8_c0",  NVRAM_PARA_SAR_LVL8_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl9_c0",  NVRAM_PARA_SAR_LVL9_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl10_c0", NVRAM_PARA_SAR_LVL10_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl11_c0", NVRAM_PARA_SAR_LVL11_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl12_c0", NVRAM_PARA_SAR_LVL12_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl13_c0", NVRAM_PARA_SAR_LVL13_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl14_c0", NVRAM_PARA_SAR_LVL14_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl15_c0", NVRAM_PARA_SAR_LVL15_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl16_c0", NVRAM_PARA_SAR_LVL16_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl17_c0", NVRAM_PARA_SAR_LVL17_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl18_c0", NVRAM_PARA_SAR_LVL18_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl19_c0", NVRAM_PARA_SAR_LVL19_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl20_c0", NVRAM_PARA_SAR_LVL20_C0, NULL, 0, 0, OAL_FALSE},
    {NULL, NVRAM_PARA_C0_SAR_END_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},

    /* SAR C1 */
    {"sar_txpwr_ctrl_lvl1_c1",  NVRAM_PARA_SAR_LVL1_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl2_c1",  NVRAM_PARA_SAR_LVL2_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl3_c1",  NVRAM_PARA_SAR_LVL3_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl4_c1",  NVRAM_PARA_SAR_LVL4_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl5_c1",  NVRAM_PARA_SAR_LVL5_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl6_c1",  NVRAM_PARA_SAR_LVL6_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl7_c1",  NVRAM_PARA_SAR_LVL7_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl8_c1",  NVRAM_PARA_SAR_LVL8_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl9_c1",  NVRAM_PARA_SAR_LVL9_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl10_c1", NVRAM_PARA_SAR_LVL10_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl11_c1", NVRAM_PARA_SAR_LVL11_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl12_c1", NVRAM_PARA_SAR_LVL12_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl13_c1", NVRAM_PARA_SAR_LVL13_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl14_c1", NVRAM_PARA_SAR_LVL14_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl15_c1", NVRAM_PARA_SAR_LVL15_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl16_c1", NVRAM_PARA_SAR_LVL16_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl17_c1", NVRAM_PARA_SAR_LVL17_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl18_c1", NVRAM_PARA_SAR_LVL18_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl19_c1", NVRAM_PARA_SAR_LVL19_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl20_c1", NVRAM_PARA_SAR_LVL20_C1, NULL, 0, 0, OAL_FALSE},
    {NULL, NVRAM_PARA_C1_SAR_END_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},

    /* SAR C2 */
    {"sar_txpwr_ctrl_lvl1_c2",  NVRAM_PARA_SAR_LVL1_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl2_c2",  NVRAM_PARA_SAR_LVL2_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl3_c2",  NVRAM_PARA_SAR_LVL3_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl4_c2",  NVRAM_PARA_SAR_LVL4_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl5_c2",  NVRAM_PARA_SAR_LVL5_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl6_c2",  NVRAM_PARA_SAR_LVL6_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl7_c2",  NVRAM_PARA_SAR_LVL7_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl8_c2",  NVRAM_PARA_SAR_LVL8_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl9_c2",  NVRAM_PARA_SAR_LVL9_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl10_c2", NVRAM_PARA_SAR_LVL10_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl11_c2", NVRAM_PARA_SAR_LVL11_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl12_c2", NVRAM_PARA_SAR_LVL12_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl13_c2", NVRAM_PARA_SAR_LVL13_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl14_c2", NVRAM_PARA_SAR_LVL14_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl15_c2", NVRAM_PARA_SAR_LVL15_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl16_c2", NVRAM_PARA_SAR_LVL16_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl17_c2", NVRAM_PARA_SAR_LVL17_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl18_c2", NVRAM_PARA_SAR_LVL18_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl19_c2", NVRAM_PARA_SAR_LVL19_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl20_c2", NVRAM_PARA_SAR_LVL20_C2, NULL, 0, 0, OAL_FALSE},
    {NULL, NVRAM_PARA_C2_SAR_END_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},

    /* SAR C3 */
    {"sar_txpwr_ctrl_lvl1_c3",  NVRAM_PARA_SAR_LVL1_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl2_c3",  NVRAM_PARA_SAR_LVL2_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl3_c3",  NVRAM_PARA_SAR_LVL3_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl4_c3",  NVRAM_PARA_SAR_LVL4_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl5_c3",  NVRAM_PARA_SAR_LVL5_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl6_c3",  NVRAM_PARA_SAR_LVL6_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl7_c3",  NVRAM_PARA_SAR_LVL7_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl8_c3",  NVRAM_PARA_SAR_LVL8_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl9_c3",  NVRAM_PARA_SAR_LVL9_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl10_c3", NVRAM_PARA_SAR_LVL10_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl11_c3", NVRAM_PARA_SAR_LVL11_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl12_c3", NVRAM_PARA_SAR_LVL12_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl13_c3", NVRAM_PARA_SAR_LVL13_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl14_c3", NVRAM_PARA_SAR_LVL14_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl15_c3", NVRAM_PARA_SAR_LVL15_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl16_c3", NVRAM_PARA_SAR_LVL16_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl17_c3", NVRAM_PARA_SAR_LVL17_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl18_c3", NVRAM_PARA_SAR_LVL18_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl19_c3", NVRAM_PARA_SAR_LVL19_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl20_c3", NVRAM_PARA_SAR_LVL20_C3, NULL, 0, 0, OAL_FALSE},
    {NULL, NVRAM_PARA_C3_SAR_END_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
        /* 6G SAR C0 */
    {"sar_txpwr_ctrl_lvl1_6g_c0",  NVRAM_PARA_SAR_LVL1_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl2_6g_c0",  NVRAM_PARA_SAR_LVL2_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl3_6g_c0",  NVRAM_PARA_SAR_LVL3_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl4_6g_c0",  NVRAM_PARA_SAR_LVL4_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl5_6g_c0",  NVRAM_PARA_SAR_LVL5_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl6_6g_c0",  NVRAM_PARA_SAR_LVL6_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl7_6g_c0",  NVRAM_PARA_SAR_LVL7_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl8_6g_c0",  NVRAM_PARA_SAR_LVL8_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl9_6g_c0",  NVRAM_PARA_SAR_LVL9_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl10_6g_c0", NVRAM_PARA_SAR_LVL10_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl11_6g_c0", NVRAM_PARA_SAR_LVL11_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl12_6g_c0", NVRAM_PARA_SAR_LVL12_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl13_6g_c0", NVRAM_PARA_SAR_LVL13_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl14_6g_c0", NVRAM_PARA_SAR_LVL14_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl15_6g_c0", NVRAM_PARA_SAR_LVL15_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl16_6g_c0", NVRAM_PARA_SAR_LVL16_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl17_6g_c0", NVRAM_PARA_SAR_LVL17_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl18_6g_c0", NVRAM_PARA_SAR_LVL18_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl19_6g_c0", NVRAM_PARA_SAR_LVL19_6G_C0, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl20_6g_c0", NVRAM_PARA_SAR_LVL20_6G_C0, NULL, 0, 0, OAL_FALSE},
    {NULL, NVRAM_PARA_6G_C0_SAR_END_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},

    /* 6G SAR C1 */
    {"sar_txpwr_ctrl_lvl1_6g_c1",  NVRAM_PARA_SAR_LVL1_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl2_6g_c1",  NVRAM_PARA_SAR_LVL2_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl3_6g_c1",  NVRAM_PARA_SAR_LVL3_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl4_6g_c1",  NVRAM_PARA_SAR_LVL4_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl5_6g_c1",  NVRAM_PARA_SAR_LVL5_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl6_6g_c1",  NVRAM_PARA_SAR_LVL6_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl7_6g_c1",  NVRAM_PARA_SAR_LVL7_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl8_6g_c1",  NVRAM_PARA_SAR_LVL8_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl9_6g_c1",  NVRAM_PARA_SAR_LVL9_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl10_6g_c1", NVRAM_PARA_SAR_LVL10_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl11_6g_c1", NVRAM_PARA_SAR_LVL11_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl12_6g_c1", NVRAM_PARA_SAR_LVL12_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl13_6g_c1", NVRAM_PARA_SAR_LVL13_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl14_6g_c1", NVRAM_PARA_SAR_LVL14_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl15_6g_c1", NVRAM_PARA_SAR_LVL15_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl16_6g_c1", NVRAM_PARA_SAR_LVL16_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl17_6g_c1", NVRAM_PARA_SAR_LVL17_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl18_6g_c1", NVRAM_PARA_SAR_LVL18_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl19_6g_c1", NVRAM_PARA_SAR_LVL19_6G_C1, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl20_6g_c1", NVRAM_PARA_SAR_LVL20_6G_C1, NULL, 0, 0, OAL_FALSE},
    {NULL, NVRAM_PARA_6G_C1_SAR_END_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},

    /* 6G SAR C2 */
    {"sar_txpwr_ctrl_lvl1_6g_c2",  NVRAM_PARA_SAR_LVL1_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl2_6g_c2",  NVRAM_PARA_SAR_LVL2_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl3_6g_c2",  NVRAM_PARA_SAR_LVL3_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl4_6g_c2",  NVRAM_PARA_SAR_LVL4_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl5_6g_c2",  NVRAM_PARA_SAR_LVL5_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl6_6g_c2",  NVRAM_PARA_SAR_LVL6_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl7_6g_c2",  NVRAM_PARA_SAR_LVL7_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl8_6g_c2",  NVRAM_PARA_SAR_LVL8_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl9_6g_c2",  NVRAM_PARA_SAR_LVL9_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl10_6g_c2", NVRAM_PARA_SAR_LVL10_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl11_6g_c2", NVRAM_PARA_SAR_LVL11_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl12_6g_c2", NVRAM_PARA_SAR_LVL12_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl13_6g_c2", NVRAM_PARA_SAR_LVL13_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl14_6g_c2", NVRAM_PARA_SAR_LVL14_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl15_6g_c2", NVRAM_PARA_SAR_LVL15_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl16_6g_c2", NVRAM_PARA_SAR_LVL16_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl17_6g_c2", NVRAM_PARA_SAR_LVL17_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl18_6g_c2", NVRAM_PARA_SAR_LVL18_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl19_6g_c2", NVRAM_PARA_SAR_LVL19_6G_C2, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl20_6g_c2", NVRAM_PARA_SAR_LVL20_6G_C2, NULL, 0, 0, OAL_FALSE},
    {NULL, NVRAM_PARA_6G_C2_SAR_END_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},

    /* 6G SAR C3 */
    {"sar_txpwr_ctrl_lvl1_6g_c3",  NVRAM_PARA_SAR_LVL1_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl2_6g_c3",  NVRAM_PARA_SAR_LVL2_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl3_6g_c3",  NVRAM_PARA_SAR_LVL3_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl4_6g_c3",  NVRAM_PARA_SAR_LVL4_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl5_6g_c3",  NVRAM_PARA_SAR_LVL5_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl6_6g_c3",  NVRAM_PARA_SAR_LVL6_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl7_6g_c3",  NVRAM_PARA_SAR_LVL7_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl8_6g_c3",  NVRAM_PARA_SAR_LVL8_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl9_6g_c3",  NVRAM_PARA_SAR_LVL9_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl10_6g_c3", NVRAM_PARA_SAR_LVL10_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl11_6g_c3", NVRAM_PARA_SAR_LVL11_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl12_6g_c3", NVRAM_PARA_SAR_LVL12_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl13_6g_c3", NVRAM_PARA_SAR_LVL13_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl14_6g_c3", NVRAM_PARA_SAR_LVL14_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl15_6g_c3", NVRAM_PARA_SAR_LVL15_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl16_6g_c3", NVRAM_PARA_SAR_LVL16_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl17_6g_c3", NVRAM_PARA_SAR_LVL17_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl18_6g_c3", NVRAM_PARA_SAR_LVL18_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl19_6g_c3", NVRAM_PARA_SAR_LVL19_6G_C3, NULL, 0, 0, OAL_FALSE},
    {"sar_txpwr_ctrl_lvl20_6g_c3", NVRAM_PARA_SAR_LVL20_6G_C3, NULL, 0, 0, OAL_FALSE},
    {NULL, NVRAM_PARA_6G_C3_SAR_END_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},
#endif
    {"nvram_params0",  NVRAM_PARA_INDEX_0,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_2P4G_11B_1M_2M], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params1",  NVRAM_PARA_INDEX_1,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_2P4G_11G_24M_36M], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params2",  NVRAM_PARA_INDEX_2, &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_2P4G_HT20_VHT20_MCS2_3],
      sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params3",  NVRAM_PARA_INDEX_3,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_2P4G_VHT20_MCS8], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params4",  NVRAM_PARA_INDEX_4,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_2P4G_HT40_VHT40_MCS6], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params5",  NVRAM_PARA_INDEX_5,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_2P4G_HT40_MCS32], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params6",  NVRAM_PARA_INDEX_6,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_11A_48M], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params7",  NVRAM_PARA_INDEX_7,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_HT20_VHT20_MCS4_5], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params8",  NVRAM_PARA_INDEX_8,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_HT40_VHT40_MCS0_1], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params9",  NVRAM_PARA_INDEX_9,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_HT40_VHT40_MCS7], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params10", NVRAM_PARA_INDEX_10,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_VHT80_MCS2_3], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params11", NVRAM_PARA_INDEX_11,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_VHT80_MCS8], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params12", NVRAM_PARA_INDEX_12,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_2P4G_VHT40_MCS10], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params13", NVRAM_PARA_INDEX_13,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_VHT20_MCS11], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params14", NVRAM_PARA_INDEX_14,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_VHT80_MCS11], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params15", NVRAM_PARA_INDEX_15,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_VHT160_MCS3], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params16", NVRAM_PARA_INDEX_16,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_VHT160_MCS7], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params17", NVRAM_PARA_INDEX_17,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_VHT160_MCS11], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params18", NVRAM_PARA_INDEX_18,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_2G_HE20_MCSAX13], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params19", NVRAM_PARA_INDEX_19,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_HE20_MCSAX13], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    {"nvram_params20", NVRAM_PARA_INDEX_20,
     &g_cust_pow.delt_txpwr_params[CUST_DELTA_POW_5G_HE80_MCSAX13], sizeof(uint32_t), WLAN_CUST_NUM_1, OAL_FALSE},
    /* 5G cali upper upc limit */
    {"max_upc_limit", NVRAM_PARA_INDEX_IQ_MAX_UPC, &g_cust_pow.upper_upc_5g_params[0],
     sizeof(g_cust_pow.upper_upc_5g_params[0]), oal_array_size(g_cust_pow.upper_upc_5g_params), OAL_FALSE},
    {"overrun_backoff_pow", NVRAM_PARA_BACKOFF_POW, &g_cust_pow.backoff_pow_5g_params[0],
     sizeof(g_cust_pow.backoff_pow_5g_params[0]), oal_array_size(g_cust_pow.backoff_pow_5g_params), OAL_FALSE},
    /* 2G low pow amend */
    {"dsss_low_pow_amend_2g", NVRAM_PARA_DSSS_2G_LOW_POW_AMEND, &g_cust_pow.dsss_low_pow_amend_2g[0],
     sizeof(g_cust_pow.dsss_low_pow_amend_2g[0]), oal_array_size(g_cust_pow.dsss_low_pow_amend_2g), OAL_FALSE},
    {"ofdm_low_pow_amend_2g", NVRAM_PARA_OFDM_2G_LOW_POW_AMEND, &g_cust_pow.ofdm_low_pow_amend_2g[0],
     sizeof(g_cust_pow.ofdm_low_pow_amend_2g[0]), oal_array_size(g_cust_pow.ofdm_low_pow_amend_2g), OAL_FALSE},
    {NULL, NVRAM_PARA_TXPWR_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},

    {"nvram_max_txpwr_base_2p4g_c0", NVRAM_PARA_BASE_TXPWR_2G_C0,
     &g_cust_pow.txpwr_base_2g_params[WLAN_RF_CHANNEL_ZERO][WLAN_2G_BAND_IDX0],
     sizeof(g_cust_pow.txpwr_base_2g_params[WLAN_RF_CHANNEL_ZERO][WLAN_2G_BAND_IDX0]),
     oal_array_size(g_cust_pow.txpwr_base_2g_params[WLAN_RF_CHANNEL_ZERO]), OAL_FALSE},
    {"nvram_max_txpwr_base_2p4g_c1", NVRAM_PARA_BASE_TXPWR_2G_C1,
     &g_cust_pow.txpwr_base_2g_params[WLAN_RF_CHANNEL_ONE][WLAN_2G_BAND_IDX0],
     sizeof(g_cust_pow.txpwr_base_2g_params[WLAN_RF_CHANNEL_ONE][WLAN_2G_BAND_IDX0]),
     oal_array_size(g_cust_pow.txpwr_base_2g_params[WLAN_RF_CHANNEL_ONE]), OAL_FALSE},
    {"nvram_max_txpwr_base_2p4g_c2", NVRAM_PARA_BASE_TXPWR_2G_C2,
     &g_cust_pow.txpwr_base_2g_params[WLAN_RF_CHANNEL_TWO][WLAN_2G_BAND_IDX0],
     sizeof(g_cust_pow.txpwr_base_2g_params[WLAN_RF_CHANNEL_TWO][WLAN_2G_BAND_IDX0]),
     oal_array_size(g_cust_pow.txpwr_base_2g_params[WLAN_RF_CHANNEL_TWO]), OAL_FALSE},
    {"nvram_max_txpwr_base_2p4g_c3", NVRAM_PARA_BASE_TXPWR_2G_C3,
     &g_cust_pow.txpwr_base_2g_params[WLAN_RF_CHANNEL_THREE][WLAN_2G_BAND_IDX0],
     sizeof(g_cust_pow.txpwr_base_2g_params[WLAN_RF_CHANNEL_THREE][WLAN_2G_BAND_IDX0]),
     oal_array_size(g_cust_pow.txpwr_base_2g_params[WLAN_RF_CHANNEL_THREE]), OAL_FALSE},
    {"nvram_max_txpwr_base_5g_c0", NVRAM_PARA_BASE_TXPWR_5G_C0,
     &g_cust_pow.txpwr_base_5g_params[WLAN_RF_CHANNEL_ZERO][WLAN_5G_BAND_IDX0],
     sizeof(g_cust_pow.txpwr_base_5g_params[WLAN_RF_CHANNEL_ZERO][WLAN_5G_BAND_IDX0]),
     oal_array_size(g_cust_pow.txpwr_base_5g_params[WLAN_RF_CHANNEL_ZERO]), OAL_FALSE},
    {"nvram_max_txpwr_base_5g_c1", NVRAM_PARA_BASE_TXPWR_5G_C1,
     &g_cust_pow.txpwr_base_5g_params[WLAN_RF_CHANNEL_ONE][WLAN_5G_BAND_IDX0],
     sizeof(g_cust_pow.txpwr_base_5g_params[WLAN_RF_CHANNEL_ONE][WLAN_5G_BAND_IDX0]),
     oal_array_size(g_cust_pow.txpwr_base_5g_params[WLAN_RF_CHANNEL_ONE]), OAL_FALSE},
    {"nvram_max_txpwr_base_5g_c2", NVRAM_PARA_BASE_TXPWR_5G_C2,
     &g_cust_pow.txpwr_base_5g_params[WLAN_RF_CHANNEL_TWO][WLAN_5G_BAND_IDX0],
     sizeof(g_cust_pow.txpwr_base_5g_params[WLAN_RF_CHANNEL_TWO][WLAN_5G_BAND_IDX0]),
     oal_array_size(g_cust_pow.txpwr_base_5g_params[WLAN_RF_CHANNEL_TWO]), OAL_FALSE},
    {"nvram_max_txpwr_base_5g_c3", NVRAM_PARA_BASE_TXPWR_5G_C3,
     &g_cust_pow.txpwr_base_5g_params[WLAN_RF_CHANNEL_THREE][WLAN_5G_BAND_IDX0],
     sizeof(g_cust_pow.txpwr_base_5g_params[WLAN_RF_CHANNEL_THREE][WLAN_5G_BAND_IDX0]),
     oal_array_size(g_cust_pow.txpwr_base_5g_params[WLAN_RF_CHANNEL_THREE]), OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"nvram_max_txpwr_base_6g_c0", NVRAM_PARA_BASE_TXPWR_6G_C0,
     &g_cust_pow.txpwr_base_6g_params[WLAN_RF_CHANNEL_ZERO][WLAN_6G_BAND_IDX0],
     sizeof(g_cust_pow.txpwr_base_6g_params[WLAN_RF_CHANNEL_ZERO][WLAN_6G_BAND_IDX0]),
     oal_array_size(g_cust_pow.txpwr_base_6g_params[WLAN_RF_CHANNEL_ZERO]), OAL_FALSE},
    {"nvram_max_txpwr_base_6g_c1", NVRAM_PARA_BASE_TXPWR_6G_C1,
     &g_cust_pow.txpwr_base_6g_params[WLAN_RF_CHANNEL_ONE][WLAN_6G_BAND_IDX0],
     sizeof(g_cust_pow.txpwr_base_6g_params[WLAN_RF_CHANNEL_ONE][WLAN_6G_BAND_IDX0]),
     oal_array_size(g_cust_pow.txpwr_base_6g_params[WLAN_RF_CHANNEL_ONE]), OAL_FALSE},
    {"nvram_max_txpwr_base_6g_c2", NVRAM_PARA_BASE_TXPWR_6G_C2,
     &g_cust_pow.txpwr_base_6g_params[WLAN_RF_CHANNEL_TWO][WLAN_6G_BAND_IDX0],
     sizeof(g_cust_pow.txpwr_base_6g_params[WLAN_RF_CHANNEL_TWO][WLAN_6G_BAND_IDX0]),
     oal_array_size(g_cust_pow.txpwr_base_6g_params[WLAN_RF_CHANNEL_TWO]), OAL_FALSE},
    {"nvram_max_txpwr_base_6g_c3", NVRAM_PARA_BASE_TXPWR_6G_C3,
     &g_cust_pow.txpwr_base_6g_params[WLAN_RF_CHANNEL_THREE][WLAN_6G_BAND_IDX0],
     sizeof(g_cust_pow.txpwr_base_6g_params[WLAN_RF_CHANNEL_THREE][WLAN_6G_BAND_IDX0]),
     oal_array_size(g_cust_pow.txpwr_base_6g_params[WLAN_RF_CHANNEL_THREE]), OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_BASE_INDEX_BUTT, NULL, 0, 0, OAL_FALSE},
    {"nvram_2g_delt_max_base_txpwr_2", NVRAM_PARA_2G_DELT_BASE_POWER_23_2,
     &g_cust_pow.delt_txpwr_base_params_2[WLAN_CALI_BAND_2G][WLAN_RF_CHANNEL_ZERO],
     sizeof(g_cust_pow.delt_txpwr_base_params_2[WLAN_CALI_BAND_2G][WLAN_RF_CHANNEL_ZERO]),
     oal_array_size(g_cust_pow.delt_txpwr_base_params_2[WLAN_CALI_BAND_2G]), OAL_FALSE},
    {"nvram_2g_delt_max_base_txpwr_3", NVRAM_PARA_2G_DELT_BASE_POWER_23_3,
     &g_cust_pow.delt_txpwr_base_params_3[WLAN_CALI_BAND_2G][WLAN_RF_CHANNEL_ZERO],
     sizeof(g_cust_pow.delt_txpwr_base_params_3[WLAN_CALI_BAND_2G][WLAN_RF_CHANNEL_ZERO]),
     oal_array_size(g_cust_pow.delt_txpwr_base_params_3[WLAN_CALI_BAND_2G]), OAL_FALSE},
    {"nvram_2g_delt_max_base_txpwr_4", NVRAM_PARA_2G_DELT_BASE_POWER_23_4,
     &g_cust_pow.delt_txpwr_base_params_4[WLAN_CALI_BAND_2G][WLAN_RF_CHANNEL_ZERO],
     sizeof(g_cust_pow.delt_txpwr_base_params_4[WLAN_CALI_BAND_2G][WLAN_RF_CHANNEL_ZERO]),
     oal_array_size(g_cust_pow.delt_txpwr_base_params_4[WLAN_CALI_BAND_2G]), OAL_FALSE},
    {"nvram_5g_delt_max_base_txpwr_2", NVRAM_PARA_5G_DELT_BASE_POWER_23_2,
     &g_cust_pow.delt_txpwr_base_params_2[WLAN_CALI_BAND_5G][WLAN_RF_CHANNEL_ZERO],
     sizeof(g_cust_pow.delt_txpwr_base_params_2[WLAN_CALI_BAND_5G][WLAN_RF_CHANNEL_ZERO]),
     oal_array_size(g_cust_pow.delt_txpwr_base_params_2[WLAN_CALI_BAND_5G]), OAL_FALSE},
    {"nvram_5g_delt_max_base_txpwr_3", NVRAM_PARA_5G_DELT_BASE_POWER_23_3,
     &g_cust_pow.delt_txpwr_base_params_3[WLAN_CALI_BAND_5G][WLAN_RF_CHANNEL_ZERO],
     sizeof(g_cust_pow.delt_txpwr_base_params_3[WLAN_CALI_BAND_5G][WLAN_RF_CHANNEL_ZERO]),
     oal_array_size(g_cust_pow.delt_txpwr_base_params_3[WLAN_CALI_BAND_5G]), OAL_FALSE},
    {"nvram_5g_delt_max_base_txpwr_4", NVRAM_PARA_5G_DELT_BASE_POWER_23_4,
     &g_cust_pow.delt_txpwr_base_params_4[WLAN_CALI_BAND_5G][WLAN_RF_CHANNEL_ZERO],
     sizeof(g_cust_pow.delt_txpwr_base_params_4[WLAN_CALI_BAND_5G][WLAN_RF_CHANNEL_ZERO]),
     oal_array_size(g_cust_pow.delt_txpwr_base_params_4[WLAN_CALI_BAND_5G]), OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"nvram_6g_delt_max_base_txpwr_2", NVRAM_PARA_6G_DELT_BASE_POWER_23_2,
     &g_cust_pow.delt_txpwr_base_params_2[WLAN_CALI_BAND_6G][WLAN_RF_CHANNEL_ZERO],
     sizeof(g_cust_pow.delt_txpwr_base_params_2[WLAN_CALI_BAND_6G][WLAN_RF_CHANNEL_ZERO]),
     oal_array_size(g_cust_pow.delt_txpwr_base_params_2[WLAN_CALI_BAND_6G]), OAL_FALSE},
    {"nvram_6g_delt_max_base_txpwr_3", NVRAM_PARA_6G_DELT_BASE_POWER_23_3,
     &g_cust_pow.delt_txpwr_base_params_3[WLAN_CALI_BAND_6G][WLAN_RF_CHANNEL_ZERO],
     sizeof(g_cust_pow.delt_txpwr_base_params_3[WLAN_CALI_BAND_6G][WLAN_RF_CHANNEL_ZERO]),
     oal_array_size(g_cust_pow.delt_txpwr_base_params_3[WLAN_CALI_BAND_6G]), OAL_FALSE},
    {"nvram_6g_delt_max_base_txpwr_4", NVRAM_PARA_6G_DELT_BASE_POWER_23_4,
     &g_cust_pow.delt_txpwr_base_params_4[WLAN_CALI_BAND_6G][WLAN_RF_CHANNEL_ZERO],
     sizeof(g_cust_pow.delt_txpwr_base_params_4[WLAN_CALI_BAND_6G][WLAN_RF_CHANNEL_ZERO]),
     oal_array_size(g_cust_pow.delt_txpwr_base_params_4[WLAN_CALI_BAND_6G]), OAL_FALSE},
#endif
    {NULL, NVRAM_PARA_INDEX_24_RSV, NULL, 0, 0, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_TAS_ANT_SWITCH
    {"tas_ant_switch_en", NVRAM_PARA_TAS_ANT_SWITCH_EN, &g_tas_switch_en[WLAN_RF_CHANNEL_ZERO],
     sizeof(g_tas_switch_en[WLAN_RF_CHANNEL_ZERO]), oal_array_size(g_tas_switch_en), OAL_FALSE},
    {"tas_txpwr_ctrl_2g", NVRAM_PARA_TAS_PWR_CTRL_2G,
     &g_cust_pow.tas_ctrl_params[WLAN_CALI_BAND_2G][WLAN_RF_CHANNEL_ZERO],
     sizeof(g_cust_pow.tas_ctrl_params[WLAN_CALI_BAND_2G][WLAN_RF_CHANNEL_ZERO]),
     oal_array_size(g_cust_pow.tas_ctrl_params[WLAN_CALI_BAND_2G]), OAL_FALSE},
    {"tas_txpwr_ctrl_5g", NVRAM_PARA_TAS_PWR_CTRL_5G,
     &g_cust_pow.tas_ctrl_params[WLAN_CALI_BAND_5G][WLAN_RF_CHANNEL_ZERO],
     sizeof(g_cust_pow.tas_ctrl_params[WLAN_CALI_BAND_5G][WLAN_RF_CHANNEL_ZERO]),
     oal_array_size(g_cust_pow.tas_ctrl_params[WLAN_CALI_BAND_5G]), OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"tas_txpwr_ctrl_6g", NVRAM_PARA_TAS_PWR_CTRL_6G,
     &g_cust_pow.tas_ctrl_params[WLAN_CALI_BAND_6G][WLAN_RF_CHANNEL_ZERO],
     sizeof(g_cust_pow.tas_ctrl_params[WLAN_CALI_BAND_6G][WLAN_RF_CHANNEL_ZERO]),
     oal_array_size(g_cust_pow.tas_ctrl_params[WLAN_CALI_BAND_6G]), OAL_FALSE},
#endif
#endif
    {"5g_max_pow_high_band_fcc_ce", NVRAM_PARA_5G_FCC_CE_HIGH_BAND_MAX_PWR, &g_cust_pow.fcc_ce_max_pwr_for_5g_high_band,
     sizeof(g_cust_pow.fcc_ce_max_pwr_for_5g_high_band), WLAN_CUST_NUM_1, OAL_FALSE},
    {"cfg_tpc_ru_pow_2g_20m",  NVRAM_PARA_TPC_RU_POWER_2G_20M,
     &g_cust_pow.full_bw_ru_pow_2g[WLAN_BW_CAP_20M].ru_pwr_2g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.full_bw_ru_pow_2g[WLAN_BW_CAP_20M].ru_pwr_2g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.full_bw_ru_pow_2g[WLAN_BW_CAP_20M].ru_pwr_2g), OAL_FALSE},
    {"cfg_tpc_ru_pow_2g_40m",  NVRAM_PARA_TPC_RU_POWER_2G_40M,
     &g_cust_pow.full_bw_ru_pow_2g[WLAN_BW_CAP_40M].ru_pwr_2g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.full_bw_ru_pow_2g[WLAN_BW_CAP_40M].ru_pwr_2g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.full_bw_ru_pow_2g[WLAN_BW_CAP_40M].ru_pwr_2g), OAL_FALSE},
    {"cfg_tpc_ru_pow_5g_20m",  NVRAM_PARA_TPC_RU_POWER_5G_20M,
     &g_cust_pow.full_bw_ru_pow_5g[WLAN_BW_CAP_20M].ru_pwr_5g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.full_bw_ru_pow_5g[WLAN_BW_CAP_20M].ru_pwr_5g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.full_bw_ru_pow_5g[WLAN_BW_CAP_20M].ru_pwr_5g), OAL_FALSE},
    {"cfg_tpc_ru_pow_5g_40m",  NVRAM_PARA_TPC_RU_POWER_5G_40M,
     &g_cust_pow.full_bw_ru_pow_5g[WLAN_BW_CAP_40M].ru_pwr_5g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.full_bw_ru_pow_5g[WLAN_BW_CAP_40M].ru_pwr_5g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.full_bw_ru_pow_5g[WLAN_BW_CAP_40M].ru_pwr_5g), OAL_FALSE},
    {"cfg_tpc_ru_pow_5g_80m",  NVRAM_PARA_TPC_RU_POWER_5G_80M,
     &g_cust_pow.full_bw_ru_pow_5g[WLAN_BW_CAP_80M].ru_pwr_5g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.full_bw_ru_pow_5g[WLAN_BW_CAP_80M].ru_pwr_5g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.full_bw_ru_pow_5g[WLAN_BW_CAP_80M].ru_pwr_5g), OAL_FALSE},
    {"cfg_tpc_ru_pow_5g_160m", NVRAM_PARA_TPC_RU_POWER_5G_160M,
     &g_cust_pow.full_bw_ru_pow_5g[WLAN_BW_CAP_160M].ru_pwr_5g,
     sizeof(g_cust_pow.full_bw_ru_pow_5g[WLAN_BW_CAP_160M].ru_pwr_5g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.full_bw_ru_pow_5g[WLAN_BW_CAP_160M].ru_pwr_5g), OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"cfg_tpc_ru_pow_6g_20m",  NVRAM_PARA_TPC_RU_POWER_6G_20M,
     &g_cust_pow.full_bw_ru_pow_6g[WLAN_BW_CAP_20M].ru_pwr_6g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.full_bw_ru_pow_6g[WLAN_BW_CAP_20M].ru_pwr_6g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.full_bw_ru_pow_6g[WLAN_BW_CAP_20M].ru_pwr_6g), OAL_FALSE},
    {"cfg_tpc_ru_pow_6g_40m",  NVRAM_PARA_TPC_RU_POWER_6G_40M,
     &g_cust_pow.full_bw_ru_pow_6g[WLAN_BW_CAP_40M].ru_pwr_6g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.full_bw_ru_pow_6g[WLAN_BW_CAP_40M].ru_pwr_6g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.full_bw_ru_pow_6g[WLAN_BW_CAP_40M].ru_pwr_6g), OAL_FALSE},
    {"cfg_tpc_ru_pow_6g_80m",  NVRAM_PARA_TPC_RU_POWER_6G_80M,
     &g_cust_pow.full_bw_ru_pow_6g[WLAN_BW_CAP_80M].ru_pwr_6g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.full_bw_ru_pow_6g[WLAN_BW_CAP_80M].ru_pwr_6g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.full_bw_ru_pow_6g[WLAN_BW_CAP_80M].ru_pwr_6g), OAL_FALSE},
    {"cfg_tpc_ru_pow_6g_160m", NVRAM_PARA_TPC_RU_POWER_6G_160M,
     &g_cust_pow.full_bw_ru_pow_6g[WLAN_BW_CAP_160M].ru_pwr_6g,
     sizeof(g_cust_pow.full_bw_ru_pow_6g[WLAN_BW_CAP_160M].ru_pwr_6g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.full_bw_ru_pow_6g[WLAN_BW_CAP_160M].ru_pwr_6g), OAL_FALSE},
#endif
    {"cfg_tpc_ru_max_pow_2g_c0",    NVRAM_PARA_TPC_RU_MAX_POWER_2G_C0,
     &g_cust_pow.tpc_tb_ru_2g_max_pow[HAL_POW_RF_SEL_CHAIN_1].ru_pwr_2g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.tpc_tb_ru_2g_max_pow[HAL_POW_RF_SEL_CHAIN_1].ru_pwr_2g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.tpc_tb_ru_2g_max_pow[HAL_POW_RF_SEL_CHAIN_1].ru_pwr_2g), OAL_FALSE},
    {"cfg_tpc_ru_max_pow_2g_c1", NVRAM_PARA_TPC_RU_MAX_POWER_2G_C1,
     &g_cust_pow.tpc_tb_ru_2g_max_pow[HAL_POW_RF_SEL_CHAIN_2].ru_pwr_2g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.tpc_tb_ru_2g_max_pow[HAL_POW_RF_SEL_CHAIN_2].ru_pwr_2g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.tpc_tb_ru_2g_max_pow[HAL_POW_RF_SEL_CHAIN_2].ru_pwr_2g), OAL_FALSE},
    {"cfg_tpc_ru_max_pow_2g_c2", NVRAM_PARA_TPC_RU_MAX_POWER_2G_C2,
     &g_cust_pow.tpc_tb_ru_2g_max_pow[HAL_POW_RF_SEL_CHAIN_3].ru_pwr_2g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.tpc_tb_ru_2g_max_pow[HAL_POW_RF_SEL_CHAIN_3].ru_pwr_2g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.tpc_tb_ru_2g_max_pow[HAL_POW_RF_SEL_CHAIN_3].ru_pwr_2g), OAL_FALSE},
    {"cfg_tpc_ru_max_pow_2g_c3", NVRAM_PARA_TPC_RU_MAX_POWER_2G_C3,
     &g_cust_pow.tpc_tb_ru_2g_max_pow[HAL_POW_RF_SEL_CHAIN_4].ru_pwr_2g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.tpc_tb_ru_2g_max_pow[HAL_POW_RF_SEL_CHAIN_4].ru_pwr_2g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.tpc_tb_ru_2g_max_pow[HAL_POW_RF_SEL_CHAIN_4].ru_pwr_2g), OAL_FALSE},
    {"cfg_tpc_ru_max_pow_5g_c0",    NVRAM_PARA_TPC_RU_MAX_POWER_5G_C0,
     &g_cust_pow.tpc_tb_ru_5g_max_pow[HAL_POW_RF_SEL_CHAIN_1].ru_pwr_5g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.tpc_tb_ru_5g_max_pow[HAL_POW_RF_SEL_CHAIN_1].ru_pwr_5g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.tpc_tb_ru_5g_max_pow[HAL_POW_RF_SEL_CHAIN_1].ru_pwr_5g), OAL_FALSE},
    {"cfg_tpc_ru_max_pow_5g_c1", NVRAM_PARA_TPC_RU_MAX_POWER_5G_C1,
     &g_cust_pow.tpc_tb_ru_5g_max_pow[HAL_POW_RF_SEL_CHAIN_2].ru_pwr_5g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.tpc_tb_ru_5g_max_pow[HAL_POW_RF_SEL_CHAIN_2].ru_pwr_5g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.tpc_tb_ru_5g_max_pow[HAL_POW_RF_SEL_CHAIN_2].ru_pwr_5g), OAL_FALSE},
    {"cfg_tpc_ru_max_pow_5g_c2", NVRAM_PARA_TPC_RU_MAX_POWER_5G_C2,
     &g_cust_pow.tpc_tb_ru_5g_max_pow[HAL_POW_RF_SEL_CHAIN_3].ru_pwr_5g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.tpc_tb_ru_5g_max_pow[HAL_POW_RF_SEL_CHAIN_3].ru_pwr_5g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.tpc_tb_ru_5g_max_pow[HAL_POW_RF_SEL_CHAIN_3].ru_pwr_5g), OAL_FALSE},
    {"cfg_tpc_ru_max_pow_5g_c3", NVRAM_PARA_TPC_RU_MAX_POWER_5G_C3,
     &g_cust_pow.tpc_tb_ru_5g_max_pow[HAL_POW_RF_SEL_CHAIN_4].ru_pwr_5g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.tpc_tb_ru_5g_max_pow[HAL_POW_RF_SEL_CHAIN_4].ru_pwr_5g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.tpc_tb_ru_5g_max_pow[HAL_POW_RF_SEL_CHAIN_4].ru_pwr_5g), OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"cfg_tpc_ru_max_pow_6g_c0",    NVRAM_PARA_TPC_RU_MAX_POWER_6G_C0,
     &g_cust_pow.tpc_tb_ru_6g_max_pow[HAL_POW_RF_SEL_CHAIN_1].ru_pwr_6g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.tpc_tb_ru_6g_max_pow[HAL_POW_RF_SEL_CHAIN_1].ru_pwr_6g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.tpc_tb_ru_6g_max_pow[HAL_POW_RF_SEL_CHAIN_1].ru_pwr_6g), OAL_FALSE},
    {"cfg_tpc_ru_max_pow_6g_c1", NVRAM_PARA_TPC_RU_MAX_POWER_6G_C1,
     &g_cust_pow.tpc_tb_ru_6g_max_pow[HAL_POW_RF_SEL_CHAIN_2].ru_pwr_6g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.tpc_tb_ru_6g_max_pow[HAL_POW_RF_SEL_CHAIN_2].ru_pwr_6g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.tpc_tb_ru_6g_max_pow[HAL_POW_RF_SEL_CHAIN_2].ru_pwr_6g), OAL_FALSE},
    {"cfg_tpc_ru_max_pow_6g_c2", NVRAM_PARA_TPC_RU_MAX_POWER_6G_C2,
     &g_cust_pow.tpc_tb_ru_6g_max_pow[HAL_POW_RF_SEL_CHAIN_3].ru_pwr_6g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.tpc_tb_ru_6g_max_pow[HAL_POW_RF_SEL_CHAIN_3].ru_pwr_6g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.tpc_tb_ru_6g_max_pow[HAL_POW_RF_SEL_CHAIN_3].ru_pwr_6g), OAL_FALSE},
    {"cfg_tpc_ru_max_pow_6g_c3", NVRAM_PARA_TPC_RU_MAX_POWER_6G_C3,
     &g_cust_pow.tpc_tb_ru_6g_max_pow[HAL_POW_RF_SEL_CHAIN_4].ru_pwr_6g[WLAN_HE_RU_SIZE_26],
     sizeof(g_cust_pow.tpc_tb_ru_6g_max_pow[HAL_POW_RF_SEL_CHAIN_4].ru_pwr_6g[WLAN_HE_RU_SIZE_26]),
     oal_array_size(g_cust_pow.tpc_tb_ru_6g_max_pow[HAL_POW_RF_SEL_CHAIN_4].ru_pwr_6g), OAL_FALSE},
#endif
    {"cfg_tpc_ru_max_pow_2g", NVRAM_PARA_TPC_RU_MAX_POWER_2G, &g_cust_pow.tpc_tb_ru_max_power[WLAN_CALI_BAND_2G],
     sizeof(g_cust_pow.tpc_tb_ru_max_power[WLAN_CALI_BAND_2G]), WLAN_CUST_NUM_1, OAL_FALSE},
    {"cfg_tpc_ru_max_pow_5g", NVRAM_PARA_TPC_RU_MAX_POWER_5G, &g_cust_pow.tpc_tb_ru_max_power[WLAN_CALI_BAND_5G],
     sizeof(g_cust_pow.tpc_tb_ru_max_power[WLAN_CALI_BAND_5G]), WLAN_CUST_NUM_1, OAL_FALSE},
#ifdef _PRE_WLAN_FEATURE_6G_EXTEND
    {"cfg_tpc_ru_max_pow_6g", NVRAM_PARA_TPC_RU_MAX_POWER_6G, &g_cust_pow.tpc_tb_ru_max_power[WLAN_CALI_BAND_6G],
     sizeof(g_cust_pow.tpc_tb_ru_max_power[WLAN_CALI_BAND_6G]), WLAN_CUST_NUM_1, OAL_FALSE},
#endif
};

