Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 29 15:30:41 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file term_interf_top_control_sets_placed.rpt
| Design       : term_interf_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   209 |
|    Minimum number of control sets                        |   209 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   410 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   209 |
| >= 0 to < 4        |    43 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     5 |
| >= 16              |   143 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             423 |          213 |
| No           | No                    | Yes                    |              33 |           11 |
| No           | Yes                   | No                     |            2453 |         1207 |
| Yes          | No                    | No                     |              26 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             703 |          226 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|                Clock Signal                |                      Enable Signal                     |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+--------------------------------------------+--------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  dp1/mem_0/mem_reg[31][1]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[31][0]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[31][2]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[31][3]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[31][4]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[32][5]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[34][1]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[36][2]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[36][5]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[34][5]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[38][1]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[38][5]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[38][2]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[30][1]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[30][2]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[30][4]/G0               |                                                        |                                                    |                1 |              1 |
|  dp1/mem_0/mem_reg[30][3]/G0               |                                                        |                                                    |                1 |              1 |
|  keyboard_interface/CLK50MHZ               | keyboard_interface/keyboard/debouncer1/O1_i_1_n_2      |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[3]_i_1_n_2                       |                                                    |                1 |              1 |
|  btn/db/u1/slow_clk                        |                                                        | BTN_IBUF[4]                                        |                1 |              1 |
|  dp1/reg1/dout_reg[60]_4                   |                                                        | dl/AR[0]                                           |                1 |              1 |
|  keyboard_interface/CLK50MHZ               |                                                        |                                                    |                1 |              1 |
|  VGA1/pixel_clk                            |                                                        | VGA1/vga_controller/VS0                            |                1 |              1 |
|  VGA1/pixel_clk                            |                                                        | VGA1/vga_controller/HS0                            |                1 |              1 |
|  VGA1/pixel_clk                            |                                                        |                                                    |                1 |              1 |
|  keyboard_interface/CLK50MHZ               | keyboard_interface/keyboard/debouncer1/Iv1_i_1_n_2     |                                                    |                1 |              1 |
|  VGA1/vga_controller/blank_reg_0           |                                                        |                                                    |                1 |              1 |
| ~keyboard_interface/keyboard/debouncer1/O0 |                                                        |                                                    |                1 |              1 |
|  keyboard_interface/CLK50MHZ               | keyboard_interface/keyboard/debouncer1/clear           |                                                    |                1 |              1 |
|  keyboard_interface/CLK50MHZ               | keyboard_interface/keyboard/debouncer1/O0_i_1_n_2      |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[6]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[1]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[5]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[4]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[2]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[7]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[0]_i_1_n_2                       |                                                    |                1 |              1 |
|  btn/db/u1/slow_clk                        |                                                        |                                                    |                1 |              2 |
|  VGA1/vga_controller/blank_reg_1[0]        |                                                        |                                                    |                2 |              2 |
|  cs/rd_n_reg[1]_i_2_n_2                    |                                                        |                                                    |                2 |              2 |
|  dp1/fetch_0/stall_ns_reg[1]_i_1_n_2       |                                                        |                                                    |                1 |              2 |
|  keyboard_interface/ns                     |                                                        |                                                    |                1 |              3 |
|  keyboard_interface/keyboard/flag_reg_n_2  |                                                        |                                                    |                1 |              3 |
| ~keyboard_interface/keyboard/debouncer1/O0 | keyboard_interface/keyboard/cnt[3]_i_2_n_2             | keyboard_interface/keyboard/cnt[3]_i_1_n_2         |                1 |              4 |
|  keyboard_interface/CLK50MHZ               |                                                        | keyboard_interface/keyboard/debouncer1/clear       |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                       |                                                        | dl/AR[0]                                           |                2 |              4 |
|  VGA1/vga_controller/E[0]                  |                                                        |                                                    |                1 |              4 |
|  dp1/halt_ns                               |                                                        |                                                    |                1 |              4 |
|  keyboard_interface/CLK50MHZ               | keyboard_interface/keyboard/debouncer1/cnt1[4]_i_1_n_2 | keyboard_interface/keyboard/debouncer1/Iv1_i_1_n_2 |                2 |              5 |
| ~keyboard_interface/keyboard/debouncer1/O0 |                                                        | BTN_IBUF[4]                                        |                2 |              8 |
|  VGA1/vga_controller/blank_reg_2[0]        |                                                        |                                                    |                5 |              8 |
|  CLK100MHZ_IBUF_BUFG                       | cs/fifo/p_2_in                                         | BTN_IBUF[4]                                        |                2 |              9 |
|  CLK100MHZ_IBUF_BUFG                       | cs/fifo/p_1_in                                         | BTN_IBUF[4]                                        |                2 |              9 |
|  dp1/reg2/ap_start_cs_reg_4[0]             |                                                        | dl/AR[1]                                           |                3 |             11 |
|  nolabel_line83/uart_ns                    |                                                        |                                                    |                3 |             11 |
|  VGA1/pixel_clk                            |                                                        | BTN_IBUF[4]                                        |                5 |             11 |
|  VGA1/pixel_clk                            | VGA1/vga_controller/vcounter[10]_i_1_n_2               | BTN_IBUF[4]                                        |                4 |             11 |
|  CLK100MHZ_IBUF_BUFG                       |                                                        |                                                    |                6 |             12 |
|  dp1/reg2/ap_start_cs_reg[0]               |                                                        | dl/AR[1]                                           |                4 |             12 |
|  keyboard_interface/keyboard/ns            |                                                        |                                                    |                4 |             12 |
|  dp1/reg2/ap_start_cs_reg_3[0]             |                                                        | dl/AR[1]                                           |                8 |             13 |
|  dp1/reg2/ap_start_cs_reg_2[0]             |                                                        | dl/AR[1]                                           |                6 |             14 |
|  CLK100MHZ_IBUF_BUFG                       |                                                        | UART_con/TX/bitTmr                                 |                4 |             14 |
|  dp1/reg2/ap_start_cs_reg_1[0]             |                                                        | dl/AR[1]                                           |                8 |             14 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/r_Clock_Count[13]_i_1_n_2                  |                                                    |                8 |             14 |
|  dp1/reg2/ap_start_cs_reg_0[0]             |                                                        | dl/AR[1]                                           |                8 |             15 |
|  dp1/reg2/inst_addr_reg[10]_63[0]          |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_82[0]          |                                                        | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_72[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_67[0]          |                                                        | dl/AR[0]                                           |               11 |             16 |
|  dp1/reg2/inst_addr_reg[10]_83[0]          |                                                        | dl/AR[0]                                           |                9 |             16 |
|  dp1/reg2/inst_addr_reg[10]_84[0]          |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_85[0]          |                                                        | dl/AR[0]                                           |               12 |             16 |
|  dp1/reg2/inst_addr_reg[10]_88[0]          |                                                        | dl/AR[0]                                           |                9 |             16 |
|  dp1/reg2/inst_addr_reg[10]_9[0]           |                                                        | dl/AR[0]                                           |               11 |             16 |
|  dp1/reg2/inst_addr_reg[10]_75[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_93[0]          |                                                        | dl/AR[0]                                           |               14 |             16 |
|  dp1/reg2/inst_addr_reg[10]_94[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_8[0]           |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_79[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_87[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_68[0]          |                                                        | dl/AR[0]                                           |               13 |             16 |
|  dp1/reg2/inst_addr_reg[10]_71[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_69[0]          |                                                        | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_86[0]          |                                                        | dl/AR[0]                                           |               11 |             16 |
|  dp1/reg2/inst_addr_reg[10]_73[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_89[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_90[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_70[0]          |                                                        | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_80[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_91[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_92[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_61[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_64[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_36[0]          |                                                        | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_4[0]           |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_18[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_26[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_3[0]           |                                                        | dl/AR[0]                                           |                9 |             16 |
|  dp1/reg2/inst_addr_reg[10]_23[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_17[0]          |                                                        | dl/AR[0]                                           |                9 |             16 |
|  dp1/reg2/inst_addr_reg[10]_25[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_31[0]          |                                                        | dl/AR[0]                                           |               12 |             16 |
|  dp1/reg2/inst_addr_reg[10]_34[0]          |                                                        | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_74[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_13[0]          |                                                        | dl/AR[0]                                           |               11 |             16 |
|  dp1/reg2/inst_addr_reg[10]_37[0]          |                                                        | dl/AR[0]                                           |               13 |             16 |
|  dp1/reg2/inst_addr_reg[10]_38[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_32[0]          |                                                        | dl/AR[0]                                           |                9 |             16 |
|  dp1/reg2/inst_addr_reg[10]_39[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_14[0]          |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_15[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_16[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_20[0]          |                                                        | dl/AR[0]                                           |               11 |             16 |
|  dp1/reg2/inst_addr_reg[10]_24[0]          |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_29[0]          |                                                        | dl/AR[0]                                           |                9 |             16 |
|  dp1/reg2/inst_addr_reg[10]_40[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_19[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_21[0]          |                                                        | dl/AR[0]                                           |               13 |             16 |
|  dp1/reg2/inst_addr_reg[10]_12[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_42[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_41[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_28[0]          |                                                        | dl/AR[0]                                           |               11 |             16 |
|  dp1/reg2/inst_addr_reg[10]_43[0]          |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_33[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_2[0]           |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_27[0]          |                                                        | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_30[0]          |                                                        | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_22[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_35[0]          |                                                        | dl/AR[0]                                           |               10 |             16 |
|  UART_con/RX/uart_rx_dv                    |                                                        |                                                    |                4 |             16 |
|  cs/fifo/uart_tx_send                      |                                                        |                                                    |                4 |             16 |
|  dp1/reg2/inst_addr_reg[10]_99[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/dout_reg[25]_3[0]                |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/dout_reg[25]_6[0]                |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/dout_reg[25]_5[0]                |                                                        | dl/AR[0]                                           |                4 |             16 |
|  dp1/reg2/dout_reg[25]_0[0]                |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/dout_reg[25]_1[0]                |                                                        | dl/AR[0]                                           |               11 |             16 |
|  dp1/reg2/dout_reg[25]_2[0]                |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/dout_reg[25]_4[0]                |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_103[0]         |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_0[0]           |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_1[0]           |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_10[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_101[0]         |                                                        | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_102[0]         |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_105[0]         |                                                        | dl/AR[0]                                           |                9 |             16 |
|  dp1/reg2/inst_addr_reg[10]_106[0]         |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_107[0]         |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_108[0]         |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_11[0]          |                                                        | dl/AR[0]                                           |                9 |             16 |
|  dp1/reg2/inst_addr_reg[10]_100[0]         |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_110[0]         |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_109[0]         |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_98[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_112[0]         |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_113[0]         |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_114[0]         |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10][0]             |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_104[0]         |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_95[0]          |                                                        | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_96[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_97[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  VGA1/vga_controller/blank_reg_3[0]        |                                                        |                                                    |               15 |             16 |
|  clk_local                                 | dp1/reg2/dout_reg[44]_2[0]                             | dl/AR[0]                                           |                8 |             16 |
|  clk_local                                 | dp1/reg2/dout_reg[43]_1[0]                             | dl/AR[0]                                           |                5 |             16 |
|  clk_local                                 | dp1/reg2/dout_reg[44]_1[0]                             | dl/AR[0]                                           |                7 |             16 |
|  clk_local                                 | dp1/reg2/dout_reg[44]_0[0]                             | dl/AR[0]                                           |                5 |             16 |
|  clk_local                                 | dp1/reg2/dout_reg[45]_0[0]                             | dl/AR[0]                                           |                7 |             16 |
|  clk_local                                 | dp1/reg2/dout_reg[43]_0[0]                             | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_50[0]          |                                                        | dl/AR[0]                                           |               12 |             16 |
|  dp1/reg2/inst_addr_reg[10]_52[0]          |                                                        | dl/AR[0]                                           |               13 |             16 |
|  dp1/reg2/inst_addr_reg[10]_53[0]          |                                                        | dl/AR[0]                                           |               14 |             16 |
|  dp1/reg2/inst_addr_reg[10]_49[0]          |                                                        | dl/AR[0]                                           |                9 |             16 |
|  dp1/reg2/inst_addr_reg[10]_55[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_57[0]          |                                                        | dl/AR[0]                                           |                9 |             16 |
|  dp1/reg2/inst_addr_reg[10]_54[0]          |                                                        | dl/AR[0]                                           |               12 |             16 |
|  dp1/reg2/inst_addr_reg[10]_58[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_6[0]           |                                                        | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_59[0]          |                                                        | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_111[0]         |                                                        | dl/AR[0]                                           |               11 |             16 |
|  dp1/reg2/inst_addr_reg[10]_48[0]          |                                                        | dl/AR[0]                                           |                9 |             16 |
|  dp1/reg2/inst_addr_reg[10]_45[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_46[0]          |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_51[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_56[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_47[0]          |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_44[0]          |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_5[0]           |                                                        | dl/AR[0]                                           |                9 |             16 |
|  dp1/reg2/inst_addr_reg[10]_66[0]          |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_65[0]          |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_7[0]           |                                                        | dl/AR[0]                                           |                6 |             16 |
|  dp1/reg2/inst_addr_reg[10]_60[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  dp1/reg2/inst_addr_reg[10]_62[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_76[0]          |                                                        | dl/AR[0]                                           |                5 |             16 |
|  dp1/reg2/inst_addr_reg[10]_77[0]          |                                                        | dl/AR[0]                                           |               10 |             16 |
|  dp1/reg2/inst_addr_reg[10]_78[0]          |                                                        | dl/AR[0]                                           |                7 |             16 |
|  dp1/reg2/inst_addr_reg[10]_81[0]          |                                                        | dl/AR[0]                                           |                8 |             16 |
|  uart_tx_ready_BUFG                        |                                                        |                                                    |                4 |             16 |
|  clk_local                                 | dp1/ap_start_debug                                     | dl/AR[0]                                           |               11 |             25 |
|  CLK100MHZ_IBUF_BUFG                       |                                                        | btn/db/u1/counter0                                 |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/TX/bitIndex                                   | uart_tx_ready_BUFG                                 |                9 |             32 |
|  wen_key_uart_BUFG                         |                                                        |                                                    |               14 |             32 |
|  wen_key_ps2_BUFG                          |                                                        |                                                    |               18 |             44 |
|  n_1_65_BUFG                               |                                                        |                                                    |               36 |             67 |
|  clk_local                                 |                                                        | dl/AR[0]                                           |               49 |            125 |
|  n_0_5057_BUFG                             |                                                        |                                                    |               69 |            130 |
|  CLK100MHZ_IBUF_BUFG                       |                                                        | BTN_IBUF[4]                                        |              120 |            242 |
|  CLK100MHZ_IBUF_BUFG                       | cs/fifo/fifo_counter                                   | BTN_IBUF[4]                                        |              153 |            512 |
+--------------------------------------------+--------------------------------------------------------+----------------------------------------------------+------------------+----------------+


