#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May 22 15:38:19 2025
# Process ID         : 464184
# Current directory  : /home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.runs/impl_1
# Command line       : vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file           : /home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.runs/impl_1/system_wrapper.vdi
# Journal file       : /home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.runs/impl_1/vivado.jou
# Running On         : vid-Legion-5-15ACH6H
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency      : 4067.254 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14496 MB
# Swap memory        : 4294 MB
# Total Virtual      : 18791 MB
# Available Virtual  : 12298 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top system_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.dcp' for cell 'system_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_microblaze_0_3/system_microblaze_0_3.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_smartconnect_0_0/system_smartconnect_0_0.dcp' for cell 'system_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_3/system_dlmb_bram_if_cntlr_3.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_dlmb_v10_3/system_dlmb_v10_3.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_3/system_ilmb_bram_if_cntlr_3.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_ilmb_v10_3/system_ilmb_v10_3.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_lmb_bram_3/system_lmb_bram_3.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1612.445 ; gain = 0.000 ; free physical = 6365 ; free virtual = 11211
INFO: [Netlist 29-17] Analyzing 470 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc:54]
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0.xdc] for cell 'system_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_smartconnect_0_0/smartconnect.xdc] for cell 'system_i/smartconnect_0/inst'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_smartconnect_0_0/smartconnect.xdc] for cell 'system_i/smartconnect_0/inst'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_microblaze_0_3/system_microblaze_0_3.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_microblaze_0_3/system_microblaze_0_3.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Project 1-1714] 56 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.gen/sources_1/bd/system/ip/system_microblaze_0_3/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2349.676 ; gain = 0.000 ; free physical = 5782 ; free virtual = 10642
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2349.676 ; gain = 900.270 ; free physical = 5782 ; free virtual = 10642
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2388.871 ; gain = 39.195 ; free physical = 5677 ; free virtual = 10535

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c380f53e

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2408.715 ; gain = 19.844 ; free physical = 5677 ; free virtual = 10535

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1c380f53e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2727.613 ; gain = 0.000 ; free physical = 5349 ; free virtual = 10208

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c380f53e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2727.613 ; gain = 0.000 ; free physical = 5349 ; free virtual = 10208
Phase 1 Initialization | Checksum: 1c380f53e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2727.613 ; gain = 0.000 ; free physical = 5349 ; free virtual = 10208

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1c380f53e

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2727.613 ; gain = 0.000 ; free physical = 5350 ; free virtual = 10208

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1c380f53e

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2727.613 ; gain = 0.000 ; free physical = 5350 ; free virtual = 10209
Phase 2 Timer Update And Timing Data Collection | Checksum: 1c380f53e

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2727.613 ; gain = 0.000 ; free physical = 5350 ; free virtual = 10209

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 20 inverters resulting in an inversion of 67 pins
INFO: [Opt 31-138] Pushed 10 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 29e07600a

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2727.613 ; gain = 0.000 ; free physical = 5345 ; free virtual = 10204
Retarget | Checksum: 29e07600a
INFO: [Opt 31-389] Phase Retarget created 63 cells and removed 115 cells
INFO: [Opt 31-1021] In phase Retarget, 103 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 22ed09f2f

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2727.613 ; gain = 0.000 ; free physical = 5345 ; free virtual = 10204
Constant propagation | Checksum: 22ed09f2f
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Constant propagation, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.613 ; gain = 0.000 ; free physical = 5346 ; free virtual = 10205
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.613 ; gain = 0.000 ; free physical = 5349 ; free virtual = 10208
Phase 5 Sweep | Checksum: 1f7a83878

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2727.613 ; gain = 0.000 ; free physical = 5350 ; free virtual = 10209
Sweep | Checksum: 1f7a83878
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 213 cells
INFO: [Opt 31-1021] In phase Sweep, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2975d7f53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2759.629 ; gain = 32.016 ; free physical = 5350 ; free virtual = 10209
BUFG optimization | Checksum: 2975d7f53
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2975d7f53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2759.629 ; gain = 32.016 ; free physical = 5350 ; free virtual = 10209
Shift Register Optimization | Checksum: 2975d7f53
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2975d7f53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.629 ; gain = 32.016 ; free physical = 5350 ; free virtual = 10209
Post Processing Netlist | Checksum: 2975d7f53
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 22e4d5bc3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.629 ; gain = 32.016 ; free physical = 5350 ; free virtual = 10209

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2759.629 ; gain = 0.000 ; free physical = 5350 ; free virtual = 10209
Phase 9.2 Verifying Netlist Connectivity | Checksum: 22e4d5bc3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.629 ; gain = 32.016 ; free physical = 5350 ; free virtual = 10209
Phase 9 Finalization | Checksum: 22e4d5bc3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.629 ; gain = 32.016 ; free physical = 5350 ; free virtual = 10209
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              63  |             115  |                                            103  |
|  Constant propagation         |               8  |              54  |                                            101  |
|  Sweep                        |               0  |             213  |                                            126  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            121  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 22e4d5bc3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.629 ; gain = 32.016 ; free physical = 5350 ; free virtual = 10209

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 22e4d5bc3

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5243 ; free virtual = 10107
Ending Power Optimization Task | Checksum: 22e4d5bc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3033.566 ; gain = 273.938 ; free physical = 5243 ; free virtual = 10107

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22e4d5bc3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5243 ; free virtual = 10107

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5243 ; free virtual = 10107
Ending Netlist Obfuscation Task | Checksum: 22e4d5bc3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5243 ; free virtual = 10107
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.566 ; gain = 683.891 ; free physical = 5243 ; free virtual = 10107
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5266 ; free virtual = 10130
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5266 ; free virtual = 10130
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5266 ; free virtual = 10130
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5266 ; free virtual = 10130
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5266 ; free virtual = 10130
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5265 ; free virtual = 10130
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5265 ; free virtual = 10130
INFO: [Common 17-1381] The checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5244 ; free virtual = 10115
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1fdc0cc87

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5244 ; free virtual = 10115
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5244 ; free virtual = 10115

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 170e6417c

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5287 ; free virtual = 10162

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 213fe03af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5317 ; free virtual = 10192

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 213fe03af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5317 ; free virtual = 10192
Phase 1 Placer Initialization | Checksum: 213fe03af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5317 ; free virtual = 10192

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ba420488

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5381 ; free virtual = 10254

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c6f192d5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10261

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c6f192d5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10261

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1a1b1688b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5389 ; free virtual = 10264

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1a1b1688b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5390 ; free virtual = 10265

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 220 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 101 nets or LUTs. Breaked 0 LUT, combined 101 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5390 ; free virtual = 10267

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            101  |                   101  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            101  |                   101  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1a8d839ab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5390 ; free virtual = 10267
Phase 2.5 Global Place Phase2 | Checksum: 12193bf7e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5390 ; free virtual = 10267
Phase 2 Global Placement | Checksum: 12193bf7e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5390 ; free virtual = 10267

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20ae456af

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5389 ; free virtual = 10267

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 198a2b944

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5384 ; free virtual = 10262

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1754e15df

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5384 ; free virtual = 10262

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2105a78e8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5384 ; free virtual = 10262

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2212c9d21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10266

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bf3f9acc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10266

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13ee00d60

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10266
Phase 3 Detail Placement | Checksum: 13ee00d60

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10266

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fc801635

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.289 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11f4fbcb1

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5365 ; free virtual = 10242
INFO: [Place 46-33] Processed net system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1abe16468

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5365 ; free virtual = 10242
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fc801635

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5365 ; free virtual = 10242

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.289. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fe37b206

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5365 ; free virtual = 10242

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5365 ; free virtual = 10242
Phase 4.1 Post Commit Optimization | Checksum: 1fe37b206

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5365 ; free virtual = 10242

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fe37b206

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5365 ; free virtual = 10242

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fe37b206

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5362 ; free virtual = 10239
Phase 4.3 Placer Reporting | Checksum: 1fe37b206

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5362 ; free virtual = 10239

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5362 ; free virtual = 10239

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5362 ; free virtual = 10239
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a187ca58

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5362 ; free virtual = 10239
Ending Placer Task | Checksum: 11ea4ed7e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5362 ; free virtual = 10239
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5362 ; free virtual = 10239
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5352 ; free virtual = 10229
INFO: [Vivado 12-24828] Executing command : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5347 ; free virtual = 10224
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5353 ; free virtual = 10231
Wrote PlaceDB: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5333 ; free virtual = 10219
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5333 ; free virtual = 10219
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5333 ; free virtual = 10219
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5333 ; free virtual = 10220
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5333 ; free virtual = 10220
Write Physdb Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5333 ; free virtual = 10220
INFO: [Common 17-1381] The checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.runs/impl_1/system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5330 ; free virtual = 10211
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.289 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5329 ; free virtual = 10210
Wrote PlaceDB: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5321 ; free virtual = 10211
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5321 ; free virtual = 10211
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5321 ; free virtual = 10211
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5321 ; free virtual = 10212
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5321 ; free virtual = 10212
Write Physdb Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5321 ; free virtual = 10212
INFO: [Common 17-1381] The checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5bea892a ConstDB: 0 ShapeSum: 10e804be RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: fc07efbd | NumContArr: 7386eb05 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f4e0cffc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5260 ; free virtual = 10149

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f4e0cffc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5260 ; free virtual = 10149

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f4e0cffc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5260 ; free virtual = 10149
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24c1343e6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5229 ; free virtual = 10119
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.454  | TNS=0.000  | WHS=-0.172 | THS=-54.479|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.00206024 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6376
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6376
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1dfa90d66

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5222 ; free virtual = 10112

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1dfa90d66

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3033.566 ; gain = 0.000 ; free physical = 5222 ; free virtual = 10112

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2edd98be8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4950 ; free virtual = 9848
Phase 4 Initial Routing | Checksum: 2edd98be8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4950 ; free virtual = 9848

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 639
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.120  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 294eae790

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4972 ; free virtual = 9869

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.261  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1c544a74d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4972 ; free virtual = 9869

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.261  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1cfe370df

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4972 ; free virtual = 9869
Phase 5 Rip-up And Reroute | Checksum: 1cfe370df

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4972 ; free virtual = 9869

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1cfe370df

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4972 ; free virtual = 9868

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1cfe370df

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4972 ; free virtual = 9868
Phase 6 Delay and Skew Optimization | Checksum: 1cfe370df

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4972 ; free virtual = 9868

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.268  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 22efcd643

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4979 ; free virtual = 9876
Phase 7 Post Hold Fix | Checksum: 22efcd643

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4979 ; free virtual = 9876

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32933 %
  Global Horizontal Routing Utilization  = 1.75377 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 22efcd643

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4979 ; free virtual = 9876

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 22efcd643

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4979 ; free virtual = 9876

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2ae474c15

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4979 ; free virtual = 9876

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2ae474c15

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4979 ; free virtual = 9876

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.268  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2ae474c15

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4979 ; free virtual = 9880
Total Elapsed time in route_design: 25.42 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 10ce65d65

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4978 ; free virtual = 9879
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 10ce65d65

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4978 ; free virtual = 9879

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 3245.836 ; gain = 212.270 ; free physical = 4980 ; free virtual = 9880
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
143 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3301.863 ; gain = 56.027 ; free physical = 4945 ; free virtual = 9851
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3301.863 ; gain = 0.000 ; free physical = 4945 ; free virtual = 9852
Wrote PlaceDB: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3301.863 ; gain = 0.000 ; free physical = 4944 ; free virtual = 9859
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3301.863 ; gain = 0.000 ; free physical = 4944 ; free virtual = 9859
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3301.863 ; gain = 0.000 ; free physical = 4943 ; free virtual = 9860
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3301.863 ; gain = 0.000 ; free physical = 4942 ; free virtual = 9859
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3301.863 ; gain = 0.000 ; free physical = 4942 ; free virtual = 9860
Write Physdb Complete: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3301.863 ; gain = 0.000 ; free physical = 4942 ; free virtual = 9860
INFO: [Common 17-1381] The checkpoint '/home/vid/Desktop/Projects/MicroBlaze_no_ram/MicroBlaze_no_ram.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3468.508 ; gain = 54.590 ; free physical = 4728 ; free virtual = 9643
INFO: [Common 17-206] Exiting Vivado at Thu May 22 15:39:45 2025...
