/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [21:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_51z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [24:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [27:0] celloutsig_1_14z;
  wire [33:0] celloutsig_1_16z;
  reg [7:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [32:0] celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_13z & celloutsig_0_25z[0]);
  assign celloutsig_0_36z = ~(celloutsig_0_21z & celloutsig_0_35z);
  assign celloutsig_1_5z = ~(celloutsig_1_1z & in_data[177]);
  assign celloutsig_1_1z = !(in_data[102] ? in_data[188] : in_data[164]);
  assign celloutsig_1_12z = !(celloutsig_1_8z ? celloutsig_1_5z : celloutsig_1_10z[19]);
  assign celloutsig_0_15z = ~(celloutsig_0_14z[9] | celloutsig_0_8z[3]);
  assign celloutsig_0_21z = ~(celloutsig_0_10z | celloutsig_0_3z);
  assign celloutsig_0_3z = ~((celloutsig_0_0z[4] | celloutsig_0_0z[4]) & celloutsig_0_2z);
  assign celloutsig_1_11z = ~((celloutsig_1_9z[0] | in_data[100]) & celloutsig_1_9z[3]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[3] | celloutsig_0_0z[2]) & celloutsig_0_0z[1]);
  assign celloutsig_0_13z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_8z[1]);
  assign celloutsig_0_16z = ~((celloutsig_0_12z | celloutsig_0_7z) & in_data[19]);
  assign celloutsig_0_19z = ~((celloutsig_0_14z[5] | celloutsig_0_11z[7]) & celloutsig_0_0z[4]);
  assign celloutsig_0_38z = celloutsig_0_15z | ~(celloutsig_0_12z);
  assign celloutsig_0_4z = in_data[69] | ~(celloutsig_0_0z[5]);
  assign celloutsig_1_6z = { in_data[187:164], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z } + in_data[188:156];
  assign celloutsig_1_18z = { celloutsig_1_16z[13:12], celloutsig_1_11z, celloutsig_1_17z } + celloutsig_1_14z[19:9];
  assign celloutsig_1_19z = { celloutsig_1_14z[23:20], celloutsig_1_11z, celloutsig_1_1z } + celloutsig_1_7z[6:1];
  reg [15:0] _18_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 16'h0000;
    else _18_ <= { celloutsig_0_30z[19:15], celloutsig_0_14z, celloutsig_0_19z };
  assign out_data[47:32] = _18_;
  assign celloutsig_0_0z = in_data[35:30] & in_data[16:11];
  assign celloutsig_1_14z = { celloutsig_1_7z[16:1], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_8z } & { in_data[170:145], celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_1_16z = { celloutsig_1_14z[18:15], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_12z } & { celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_1_10z = in_data[135:111] / { 1'h1, in_data[132:110], celloutsig_1_4z };
  assign celloutsig_0_9z = in_data[54:49] / { 1'h1, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_43z = celloutsig_0_29z[3:1] > { celloutsig_0_38z, celloutsig_0_36z, celloutsig_0_34z };
  assign celloutsig_1_4z = { in_data[123:120], celloutsig_1_2z } > in_data[105:101];
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z } > celloutsig_0_8z[3:1];
  assign celloutsig_0_12z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_1z } > { celloutsig_0_0z[4:0], celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_0z[4:2], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_2z } > { celloutsig_0_11z[10:4], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_1_2z = { in_data[106:98], celloutsig_1_1z, celloutsig_1_1z } && { in_data[188], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_0z[4:0] && { celloutsig_1_6z[5:2], celloutsig_1_4z };
  assign celloutsig_0_17z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_10z } && { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_34z = { celloutsig_0_29z[3], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_16z } || celloutsig_0_5z;
  assign celloutsig_0_6z = celloutsig_0_0z[5:2] < { in_data[54], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } < { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[129:123] * in_data[156:150];
  assign celloutsig_1_7z = { celloutsig_1_6z[27:19], celloutsig_1_0z, celloutsig_1_3z } * { celloutsig_1_6z[12:8], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_11z = { in_data[5:0], celloutsig_0_5z, celloutsig_0_10z } * { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_0z[2], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_10z } * { in_data[94:91], celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_2z } != { celloutsig_0_5z[1:0], celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_1_3z = | in_data[171:168];
  assign celloutsig_0_30z = { in_data[3], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z } << { celloutsig_0_11z[9:5], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_8z = { celloutsig_0_0z[5:3], celloutsig_0_7z } << { celloutsig_0_5z[2:0], celloutsig_0_4z };
  assign celloutsig_0_29z = celloutsig_0_0z[3:0] << in_data[27:24];
  assign celloutsig_0_51z = celloutsig_0_25z >> { out_data[44:42], celloutsig_0_43z };
  assign celloutsig_1_9z = celloutsig_1_6z[20:17] >> { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_25z = { celloutsig_0_9z[3:1], celloutsig_0_20z } >> { in_data[60:59], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_5z = celloutsig_0_0z[3:0] ~^ { celloutsig_0_0z[2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  always_latch
    if (clkin_data[32]) celloutsig_1_17z = 8'h00;
    else if (!clkin_data[96]) celloutsig_1_17z = celloutsig_1_6z[7:0];
  assign celloutsig_1_13z = ~((celloutsig_1_6z[9] & celloutsig_1_5z) | (celloutsig_1_10z[16] & celloutsig_1_0z[1]));
  assign celloutsig_0_2z = ~((in_data[32] & celloutsig_0_1z) | (celloutsig_0_1z & celloutsig_0_1z));
  assign { out_data[138:128], out_data[101:96], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z };
endmodule
