*****************************************************************

Copyright (c) 2014 by SHENZHEN PANGO MICROSYSTEMS CO.,LTD
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_CGRA]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

  IMPORTANT [SCRIPT GENERATED, DO NOT EDIT MANUALLY!]

*******************************************************************************/

tech
operator GTP_CGRA
{
    port
    (
        input TH_CGRA_CLK_IN,
        input TH_CGRA_RPU0_RSTN,
        input TH_CGRA_RPU1_RSTN,
        input TH_CGRA_RPU2_RSTN,
        input TH_CGRA_RPU3_RSTN,
        input TH_AXI_ACLK,
        input TH_AXI_ARESETN,
        input TH_AWADDR_IN[32:0],
        input TH_ARADDR_IN[32:0],
        input TH_WDATA_IN[256:0],
        input TH_AWVALID_IN,
        input TH_WLAST_IN,
        input TH_WVALID_IN,
        input TH_BREADY_IN,
        input TH_ARVALID_IN,
        input TH_RREADY_IN,
        input TH_AWBURST_IN[2:0],
        input TH_AWLOCK_IN[2:0],
        input TH_ARBURST_IN[2:0],
        input TH_ARLOCK_IN[2:0],
        input TH_AWSIZE_IN[3:0],
        input TH_AWPROT_IN[3:0],
        input TH_ARPROT_IN[3:0],
        input TH_AWCACHE_IN[4:0],
        input TH_ARCACHE_IN[4:0],
        input TH_ARSIZE_IN[3:0],
        input TH_AWID_IN[4:0],
        input TH_WID_IN[4:0],
        input TH_AWLEN_IN[4:0],
        input TH_WSTRB_IN[32:0],
        input TH_ARID_IN[4:0],
        input TH_ARLEN_IN[4:0],
        input TH_AWREADY_IN,
        input TH_WREADY_IN,
        input TH_BID_IN[4:0],
        input TH_BVALID_IN,
        input TH_BRESP_IN[2:0],
        input TH_ARREADY_IN,
        input TH_RID_IN[4:0],
        input TH_RVALID_IN,
        input TH_RLAST_IN,
        input TH_RDATA_IN[256:0],
        input TH_RRESP_IN[2:0],
        output TH_CGRA_CLK_OUT,
        output TH_RDATA_OUT[256:0],
        output TH_BRESP_OUT[2:0],
        output TH_RRESP_OUT[2:0],
        output TH_BID_OUT[4:0],
        output TH_RID_OUT[4:0],
        output TH_AWREADY_OUT,
        output TH_WREADY_OUT,
        output TH_BVALID_OUT,
        output TH_ARREADY_OUT,
        output TH_RLAST_OUT,
        output TH_RVALID_OUT,
        output TH_AWID_OUT[4:0],
        output TH_AWVALID_OUT,
        output TH_AWADDR_OUT[32:0],
        output TH_AWLEN_OUT[4:0],
        output TH_AWSIZE_OUT[3:0],
        output TH_AWBURST_OUT[2:0],
        output TH_AWLOCK_OUT[2:0],
        output TH_AWCACHE_OUT[4:0],
        output TH_AWPROT_OUT[3:0],
        output TH_WID_OUT[4:0],
        output TH_WVALID_OUT,
        output TH_WLAST_OUT,
        output TH_WDATA_OUT[256:0],
        output TH_WSTRB_OUT[32:0],
        output TH_BREADY_OUT,
        output TH_ARID_OUT[4:0],
        output TH_ARVALID_OUT,
        output TH_ARADDR_OUT[32:0],
        output TH_ARLEN_OUT[4:0],
        output TH_ARSIZE_OUT[3:0],
        output TH_ARBURST_OUT[2:0],
        output TH_ARLOCK_OUT[2:0],
        output TH_ARCACHE_OUT[4:0],
        output TH_ARPROT_OUT[3:0],
        output TH_RREADY_OUT[1:0]
    );
};
