# unified-cache-management (UCM) notes

Has a device-backend abstraction (cuda/ascend/maca/musa/simu); the ROCm/HIP port
adds a new `rocm` backend alongside rather than rewriting, selected by
`-DRUNTIME_ENVIRONMENT=rocm` (PLATFORM=rocm in setup.py).

## What the port does (Strategy A, additive rocm backend)
- New compat shim `ucm/shared/vendor/hip_compat/{cuda_runtime.h,cuda.h}`: on a
  ROCm build the per-backend CMake puts this dir ahead of the toolchain
  includes so every `#include <cuda_runtime.h>` / `<cuda.h>` resolves here; it
  pulls in `<hip/hip_runtime.h>` and aliases the small cuda* runtime surface the
  KV-transfer backend uses (Malloc/Free/Memcpy[Async]/HostMalloc/HostRegister/
  Stream*/Event*) to hip*. The NVIDIA path never sees it.
- New `rocm/CMakeLists.txt` arms under `ucm/shared/trans`, `ucm/store/nfsstore/
  device`, and `ucm/sparse/gsa_on_device/csrc/rocm/ham_dist`. Each does
  `enable_language(HIP)`, `find_package(hip)`, marks the reused cuda `.cu`
  `LANGUAGE HIP`, and sets `CMAKE_HIP_ARCHITECTURES` from the cache var
  (default gfx90a only when unset -- never a literal). The store/trans arms
  reuse the cuda `.cc`/`.cu` sources verbatim (like the maca backend does).
- PTX rewrite (the one non-mechanical fix): the two grid-stride copy kernels use
  inline PTX (`ld.global.cs.v4.b32` / `st.volatile.global.v4.b32` in
  trans/cuda/cuda_sm_kernel.cu; `ld.global.cs.v2.u64` / `st.global.cg.v2.u64` /
  `st.volatile.global.v2.u64` in store/.../cuda/cuda_device.cu). Guarded with
  `#if defined(__CUDA_ARCH__)`; the HIP `#else` does a plain vectorized uint4
  load/store (32B and 16B units). ROCm 7.2.1 has no `__ldcs`/`__stcg`/`__stcs`
  (only `__ldg`), so unlike the maca template the portable plain uint4 copy is
  used; the PTX cache-streaming hints are perf-only, so the copy is
  semantically identical. CUDA path byte-identical (guards only).
- cp_async.cuh needed no change: `FLASHINFER_CP_ASYNC_ENABLED` is gated on
  `__CUDACC_VER_MAJOR__`, undefined under hipcc, so the portable `*(uint4*)`
  fallback is selected automatically.
- Hamming module (`paged_ham_dist_mla.cu`, links libtorch): no PTX, no warp
  collectives. Built as a HIP pybind extension against a ROCm torch. operator.h
  now includes `<ATen/hip/HIPContext.h>` under `USE_ROCM` (the cuda-spelled
  context header pulls in NVIDIA-only cuda_runtime_api.h/cusparse.h; the hipified
  header provides the same `c10::cuda::getCurrentCUDAStream` backed by HIP).
  Built at C++20 (torch 2.13 headers use `requires` clauses). `-ffast-math` is
  NOT used (the kernel uses INFINITY as a masking sentinel; clang fast-math
  implies -ffinite-math-only and would drop it). `pybind11_add_module(... NO_EXTRAS)`
  disables pybind's default LTO+strip, which under -fvisibility=hidden was
  dropping the PyInit module init symbol and made the .so unloadable.

## Build (gfx90a)
Store/trans C++ surface + unit tests (no torch), via `build_rocm.sh`:
```
cmake -S src -B build_rocm -DRUNTIME_ENVIRONMENT=rocm -DBUILD_UCM_STORE=ON \
  -DBUILD_UNIT_TESTS=ON -DCMAKE_HIP_ARCHITECTURES=gfx90a \
  -DCMAKE_HIP_COMPILER=/opt/rocm/llvm/bin/clang++ -DCMAKE_BUILD_TYPE=Release \
  -DCMAKE_CXX_FLAGS="-Wno-error=unused-result"
cmake --build build_rocm -j16
```
The `-Wno-error=unused-result` is a LOCAL build flag only (NOT a source change):
g++ 13.3 + `_FORTIFY_SOURCE=2` flags the upstream test helper
`ucm/store/test/case/detail/path_base.h` ignoring `system()` return values; this
is pre-existing and affects the NVIDIA build identically.

Sparse hamming module (needs a ROCm torch in the active env):
```
cmake -S src -B build_sparse -DRUNTIME_ENVIRONMENT=rocm -DBUILD_UCM_STORE=OFF \
  -DBUILD_UCM_SPARSE=ON -DCMAKE_HIP_ARCHITECTURES=gfx90a \
  -DCMAKE_HIP_COMPILER=/opt/rocm/llvm/bin/clang++ -DCMAKE_BUILD_TYPE=Release \
  -DPython_EXECUTABLE=<rocm-torch-python> -DCMAKE_CXX_FLAGS="-Wno-error=unused-result"
cmake --build build_sparse -j16 --target hamming
```

## GPU validation (gfx90a, ROCm 7.2.1, all serial, HIP_VISIBLE_DEVICES=0)
- C++ gtests via ctest: 79/80 PASS. The copy-kernel correctness gates all pass:
  - UCTransUnitTest.{CopyDataWithCE, CopyDataWithSM, CopyDataBatchWithSM} (3/3)
    -- byte-exact host<->device copy round-trip, exercises the rewritten
    cuda_sm_kernel.
  - UCPosixTransManager/Queue TransBlock[LayerWise], UCCacheTransBuffer cases --
    exercise the store cuda_device.cu H2D/D2H batch copy with readback.
  - The ONE failure, `UCMetricsUT.ConcurrentUpdateAndCollect`, is a pure-CPU
    multi-threaded metrics counter test in untouched `ucm/shared/metrics`; it
    fails deterministically here independent of the port (host concurrency
    assertion, no GPU). Not a regression.
- Hamming kernel: `ucm/sparse/test/gsa/test_hamming_rocm_ref.py` (new) computes
  an independent CPU popcount reference for the paged block-mode score and
  asserts the kernel matches. mla (no kv reduction) PASS within fp16 rounding
  (the kernel accumulates large sums in fp16); gqa (reduce_kvhead min over kv)
  PASS exact (max_abs_err=0); two-run determinism PASS bit-identical. The key
  block layout the kernel assumes is (num_blocks, num_kv_head, block_size,
  num_chunk) -- the reference indexes the flat buffer with the kernel's stride
  (kv*block_size+offset)*num_chunk+chunk to match.
  Run with HAMMING_DIR=<dir holding hamming*.so>.

## Fault classes hit
- Inline-PTX-only copy intrinsics -> portable uint4 load/store (no __ldcs/__stcg
  on ROCm 7.2.1; plain copy is semantically equivalent to the streaming hints).
- Warp size: N/A to correctness (no warp collectives, no literal 32; block dims
  256/512 with __syncthreads only). Fat-binary gfx90a;gfx1100 not required for
  correctness but followers validate on their own hardware.
- torch CUDA->HIP header spelling: ATen/cuda/CUDAContext.h pulls NVIDIA-only
  headers on ROCm; use ATen/hip/HIPContext.h under USE_ROCM.
- pybind11 NO_EXTRAS: default LTO+strip drops PyInit under -fvisibility=hidden.

## Gotchas for followers (gfx1100/gfx1151)
- The rocm CMake arms already read CMAKE_HIP_ARCHITECTURES; pass the target arch,
  no source edit needed.
- The hamming module needs a ROCm torch in the active env. If unavailable, the
  store/trans C++ gtests (no torch) are a sufficient GPU gate on their own.
- The UCMetricsUT.ConcurrentUpdateAndCollect failure is pre-existing/CPU-only;
  do not attribute it to the port.

## Review 2026-06-04 (reviewer, linux-gfx90a)
Verdict: review-passed. Additive Strategy-A rocm backend; NVIDIA path is guard-only
(no change inside any `#if defined(__CUDA_ARCH__)` branch), other backends untouched.
No must-fix defects. Fault-class sweep clean: no hardcoded warpSize/32 (the
`CUDA_TRANS_BLOCK_NUMBER (32)` is the grid block count `<<<32,256>>>`, not a wave
width); no warp collectives (copy kernels are grid-stride memcpy, hamming uses
512-thread blocks + __syncthreads + __popc/__popcll only -- wave-agnostic); no
textures/surfaces/resource handles (rule-of-five N/A); no library swaps; uint4
vector path inherits the same 16B alignment requirement the PTX .v4.b32/.v2.u64
already imposed, so no new OOB/alignment fault. cp_async.cuh PTX is excluded under
hipcc (FLASHINFER_CP_ASYNC_ENABLED gated on __CUDACC_VER_MAJOR__) -> portable uint4
fallback, as claimed. Commit hygiene clean ([ROCm] subject 63 chars, Claude
disclosed, no noreply trailer, no MOAT jargon, Test Plan present).

Verified (not a defect, recorded so it is not re-flagged): the rocm trans target
omits gdr sources in ucm/shared/trans/rocm/CMakeLists.txt, but the parent
ucm/shared/trans/CMakeLists.txt appends gdr_mr_buffer.cc/gdr_config.cc via
target_sources for every non-cuda backend and sets UCM_ENABLE_GDR_STREAM=0, so the
unconditional GdrMrBuffer::* calls in cuda_buffer.cc/cuda_device.cc resolve. A clean
reconfigure from the committed tree reproduces the gdr objects in libtrans.a.

Volatile-store / uint4 semantic-equivalence judgment (the key question): EQUIVALENT.
The PTX st.volatile.global / st.global.cg qualifiers are within-kernel
compiler/cache-policy hints (defeat dead-store elimination + write-combining,
streaming bypass of L1); they do NOT encode a cross-kernel ordering or
host-visibility guarantee. Each thread writes a disjoint 32B/16B unit, so there is
no intra-grid reader and inter-thread store ordering is irrelevant. The only
consumer is the host after hipStreamSynchronize / the stream callback, and the
kernel-completion barrier makes all device writes globally visible regardless of the
volatile qualifier. The HIP path casts away the parameter's `volatile` and does a
plain uint4 store -- safe here. Caveat (informational only, no consumer exists): if a
future change added a mid-kernel peer/host poller of the destination buffer, the
plain store would not carry the per-store visibility the volatile PTX implied; worth
a one-line comment but not blocking. The new test_hamming_rocm_ref.py is a genuine
independent CPU popcount reference (exact integer ref, fp16-tolerance compare,
inf-mask check, two-run determinism) -- a real correctness gate, not a smoketest.

## Validation 2026-06-04 (linux-gfx90a, ROCm 7.2.1, gfx90a / MI250X)

GPU: AMD Instinct MI250X (gfx90a), HIP_VISIBLE_DEVICES=0, ROCm 7.2.1 / HIP 7.2.53211.
Fork: jeffdaily/unified-cache-management moat-port @ 7a8eb04b96c8045ff5ea1164c42c30fa81399355.

Build commands:
```
cmake -S projects/unified-cache-management/src -B projects/unified-cache-management/build_rocm \
  -DRUNTIME_ENVIRONMENT=rocm -DBUILD_UCM_STORE=ON -DBUILD_UNIT_TESTS=ON \
  -DCMAKE_HIP_ARCHITECTURES=gfx90a -DCMAKE_HIP_COMPILER=/opt/rocm/llvm/bin/clang++ \
  -DCMAKE_BUILD_TYPE=Release -DCMAKE_CXX_FLAGS="-Wno-error=unused-result"
cmake --build projects/unified-cache-management/build_rocm -j16

cmake -S projects/unified-cache-management/src -B projects/unified-cache-management/build_sparse \
  -DRUNTIME_ENVIRONMENT=rocm -DBUILD_UCM_STORE=OFF -DBUILD_UCM_SPARSE=ON \
  -DCMAKE_HIP_ARCHITECTURES=gfx90a -DCMAKE_HIP_COMPILER=/opt/rocm/llvm/bin/clang++ \
  -DCMAKE_BUILD_TYPE=Release -DPython_EXECUTABLE=/opt/conda/envs/py_3.12/bin/python3 \
  -DCMAKE_CXX_FLAGS="-Wno-error=unused-result"
cmake --build projects/unified-cache-management/build_sparse -j16 --target hamming
```

gfx90a code objects confirmed:
- ucm/shared/trans/rocm/CMakeFiles/kernel.dir/__/cuda/cuda_sm_kernel.cu.o: hipv4-amdgcn-amd-amdhsa--gfx90a
- ucm/store/nfsstore/device/rocm/CMakeFiles/storedevice.dir/__/cuda/cuda_device.cu.o: hipv4-amdgcn-amd-amdhsa--gfx90a
- hamming.cpython-312-x86_64-linux-gnu.so: hipv4-amdgcn-amd-amdhsa--gfx90a

C++ gtest (ctest -j1, HIP_VISIBLE_DEVICES=0): 79/80 PASS.

Copy-kernel correctness gates (all PASS):
- UCTransUnitTest.CopyDataWithCE: PASS (378 ms)
- UCTransUnitTest.CopyDataWithSM: PASS (343 ms)
- UCTransUnitTest.CopyDataBatchWithSM: PASS (334 ms)
- UCPosixTransManagerTest.TransBlock: PASS
- UCPosixTransManagerTest.TransBlockLayerWise: PASS
- UCPosixTransQueueTest.TransBlock: PASS
- UCPosixTransQueueTest.TransBlockLayerWise: PASS
- SharedCondition/UCCacheTransBufferTest.* (12 tests): all PASS

One failure (pre-existing, NOT a regression): UCMetricsUT.ConcurrentUpdateAndCollect.
This is a pure CPU multi-threaded counter test in untouched ucm/shared/metrics
(expectedUpdates=16000, totalCounter=15995 -- host-side atomic race in UpdateStats).
No GPU, HIP, or ROCm code path involved. Confirmed by inspecting metrics_test.cc:
it spawns 8 threads calling UpdateStats() concurrently with GetAllStatsAndClear();
the counter is not losslessly atomic under concurrent clear. Pre-existing in upstream.

Hamming kernel (test_hamming_rocm_ref.py, HIP_VISIBLE_DEVICES=0):
```
HAMMING_DIR=build_sparse/ucm/sparse/gsa_on_device/csrc/rocm/ham_dist \
  python3 ucm/sparse/test/gsa/test_hamming_rocm_ref.py
```
- mla: PASS (max_abs_err=42.0, max_rel_err=1.25e-03, within fp16 tolerance)
- gqa: PASS (max_abs_err=0.0, max_rel_err=0.00e+00, exact)
- determinism: PASS (two-run bit-identical)
ALL HAMMING TESTS PASSED

Result: linux-gfx90a COMPLETED at 7a8eb04b96c8045ff5ea1164c42c30fa81399355.

## Validation 2026-06-04 (linux-gfx1100, RDNA3 / AMD Radeon Pro W7800 48GB)

GPU: AMD Radeon Pro W7800 48GB (gfx1100), HIP_VISIBLE_DEVICES=2 (4x W7800 system;
device 0 was under heavy external GPU load -- 100% busy with ~128W draw from another
workload; switched to the idle device 2 / PCI 0000:23:00.0 = rocm-smi GPU[0]).
ROCm 7.2.1 / HIP 7.2.53211.
Fork: jeffdaily/unified-cache-management moat-port @ 7a8eb04b96c8045ff5ea1164c42c30fa81399355.

Build commands (gfx1100 substituted for gfx90a):
```
cmake -S projects/unified-cache-management/src -B projects/unified-cache-management/build_rocm_gfx1100 \
  -DRUNTIME_ENVIRONMENT=rocm -DBUILD_UCM_STORE=ON -DBUILD_UNIT_TESTS=ON \
  -DCMAKE_HIP_ARCHITECTURES=gfx1100 -DCMAKE_HIP_COMPILER=/opt/rocm/llvm/bin/clang++ \
  -DCMAKE_BUILD_TYPE=Release -DCMAKE_CXX_FLAGS="-Wno-error=unused-result"
cmake --build projects/unified-cache-management/build_rocm_gfx1100 -j16

cmake -S projects/unified-cache-management/src -B projects/unified-cache-management/build_sparse_gfx1100 \
  -DRUNTIME_ENVIRONMENT=rocm -DBUILD_UCM_STORE=OFF -DBUILD_UCM_SPARSE=ON \
  -DCMAKE_HIP_ARCHITECTURES=gfx1100 -DCMAKE_HIP_COMPILER=/opt/rocm/llvm/bin/clang++ \
  -DCMAKE_BUILD_TYPE=Release -DPython_EXECUTABLE=/opt/conda/envs/py_3.12/bin/python3 \
  -DCMAKE_CXX_FLAGS="-Wno-error=unused-result"
cmake --build projects/unified-cache-management/build_sparse_gfx1100 -j16 --target hamming
```

gfx1100 code objects confirmed (roc-obj listing):
- ucm/shared/trans/rocm/CMakeFiles/kernel.dir/__/cuda/cuda_sm_kernel.cu.o: hipv4-amdgcn-amd-amdhsa--gfx1100
- ucm/store/nfsstore/device/rocm/CMakeFiles/storedevice.dir/__/cuda/cuda_device.cu.o: hipv4-amdgcn-amd-amdhsa--gfx1100
- hamming.cpython-312-x86_64-linux-gnu.so: hipv4-amdgcn-amd-amdhsa--gfx1100

C++ gtest (ctest -j1, HIP_VISIBLE_DEVICES=2): 79/80 PASS. Total time: 34.16 sec.

Copy-kernel correctness gates (all PASS):
- UCTransUnitTest.CopyDataWithCE: PASS (0.34 sec)
- UCTransUnitTest.CopyDataWithSM: PASS (0.49 sec)
- UCTransUnitTest.CopyDataBatchWithSM: PASS (0.45 sec)
- UCPosixTransManagerTest.TransBlock: PASS
- UCPosixTransManagerTest.TransBlockLayerWise: PASS
- UCPosixTransQueueTest.TransBlock: PASS
- UCPosixTransQueueTest.TransBlockLayerWise: PASS
- SharedCondition/UCCacheTransBufferTest.* (12 tests): all PASS

One failure (pre-existing, NOT a regression): UCMetricsUT.ConcurrentUpdateAndCollect.
Pure CPU multi-threaded counter test (same failure as gfx90a, expectedUpdates=16000,
totalCounter=15997 -- host-side atomic race in UpdateStats). No GPU code path involved.

Hamming kernel (test_hamming_rocm_ref.py, HIP_VISIBLE_DEVICES=2):
```
HAMMING_DIR=build_sparse_gfx1100/ucm/sparse/gsa_on_device/csrc/rocm/ham_dist \
  HIP_VISIBLE_DEVICES=2 \
  python3 ucm/sparse/test/gsa/test_hamming_rocm_ref.py
```
- mla: PASS (max_abs_err=42.0, max_rel_err=1.25e-03, within fp16 tolerance)
- gqa: PASS (max_abs_err=0.0, max_rel_err=0.00e+00, exact)
- determinism: PASS (two-run bit-identical)
ALL HAMMING TESTS PASSED

Note on device selection: this 4x W7800 system was under heavy external GPU load on
HIP device 0 (rocm-smi GPU[2], PCI 0000:43:00, ~128W / 100% compute) from other
workloads during this validation. HIP_VISIBLE_DEVICES=2 (rocm-smi GPU[0],
PCI 0000:23:00, idle) was used. All four GPUs are identical gfx1100 W7800 cards;
device selection does not affect code-object correctness.

Result: linux-gfx1100 COMPLETED at 7a8eb04b96c8045ff5ea1164c42c30fa81399355.

## Validation 2026-06-04 (windows-gfx1151, AMD Radeon 8060S / Strix Halo APU)

GPU: AMD Radeon 8060S (gfx1151, RDNA3.5 wave32), Windows 11, ROCm 7.13 via TheRock pip wheels.
Fork: jeffdaily/unified-cache-management moat-port @ 3ff186f6d2e9d3af88e6a3af8e96e0cebbcf49e7.
A Windows delta commit was added on top of the Linux-validated 7a8eb04.

### Windows delta (commit 3ff186f on moat-port)

All changes are WIN32-guarded; the Linux code paths and device code are unchanged,
so linux-gfx90a and linux-gfx1100 are carried forward as binary-equiv.

- `CMakeLists.txt`: Guard Linux-only flags (-fPIC, -fstack-protector-strong,
  -Wl,-z,relro,-z,now) behind if(NOT WIN32); use /W3 on Windows.
- `ucm/shared/infra/CMakeLists.txt`: Change header-only sub-libraries (infra_template,
  infra_thread, infra_time) from OBJECT to INTERFACE; CMake cannot determine linker
  language for empty OBJECT libraries under Ninja+clang-cl.
- `ucm/shared/infra/logger/logger.cc`: Guard `#include <unistd.h>` with `#ifndef _WIN32`.
- `ucm/shared/infra/logger/cc/spdlog_logger.cc`: Add `#ifdef _WIN32 / #include <process.h>
  / #define getpid _getpid` shim.
- `ucm/shared/metrics/CMakeLists.txt`: Add WINDOWS_EXPORT_ALL_SYMBOLS ON (WIN32-guarded)
  so the metrics SHARED library exports symbols for the test binary to link against.
- `ucm/shared/trans/rocm/CMakeLists.txt` + `ucm/store/nfsstore/device/rocm/CMakeLists.txt`:
  Guard `-fPIC` with if(WIN32) (unknown-argument error under clang-cl with -Werror).
- `ucm/shared/test/CMakeLists.txt`: Exclude thread_pool_test.cc on WIN32 (uses
  sys/syscall.h / SYS_gettid; no Windows equivalent).
- `ucm/shared/test/case/metrics/metrics_test.cc`: Guard unused `#include <unistd.h>`
  with `#ifndef _WIN32`.

### Build commands

```
cmake -S src -B build_win_gfx1151 -G Ninja \
  -DRUNTIME_ENVIRONMENT=rocm -DBUILD_UCM_STORE=OFF -DBUILD_UNIT_TESTS=ON \
  -DCMAKE_HIP_ARCHITECTURES=gfx1151 \
  -DCMAKE_C_COMPILER=<rocm_root>/lib/llvm/bin/clang-cl.exe \
  -DCMAKE_CXX_COMPILER=<rocm_root>/lib/llvm/bin/clang-cl.exe \
  -DCMAKE_HIP_COMPILER=<rocm_root>/lib/llvm/bin/clang-cl.exe \
  -DCMAKE_HIP_STANDARD=17 -DCMAKE_BUILD_TYPE=Release \
  -DCMAKE_PREFIX_PATH=<rocm_root>
cmake --build build_win_gfx1151 -j6
```

cmake 4.3.2 (from TheRock .venv) required; cmake 3.31 cannot detect clang-cl HIP ABI.
Deploy TheRock's amdhip64_7.dll + amd_comgr0713.dll + rocm_kpack.dll + metrics.dll
beside the test exe before running (System32 amdhip64_7.dll is a broken Adrenalin version).

gfx1151 device code confirmed in compile_commands.json:
  --offload-arch=gfx1151 for cuda_sm_kernel.cu (trans/rocm/CMakeFiles/kernel.dir/)

### Test results (ctest -j1, 34 tests discovered)

GPU copy-kernel correctness gates (all PASS):
- UCTransUnitTest.CopyDataWithCE: PASS (0.82 sec)
- UCTransUnitTest.CopyDataWithSM: PASS (0.84 sec)
- UCTransUnitTest.CopyDataBatchWithSM: PASS (0.82 sec)

Non-GPU tests: 26/26 PASS (hashset, spsc_ring_queue, topn_heap, metrics, logger tests).

5 logger tests (UCLoggerPerfTest.*, UCLoggerTest.*) report "Failed" in ctest due to
TearDown cleanup failing with "file in use" -- spdlog's async thread holds the log
file open on Windows at process exit. The gtest body itself shows [OK] for all 5.
This is a pre-existing Windows spdlog behavior, not a regression.

thread_pool tests excluded on Windows (POSIX SYS_gettid / sys/syscall.h -- no Windows
equivalent; Linux platforms still include this test at 79/80 PASS, unchanged).

UCMetricsUT.ConcurrentUpdateAndCollect: PASS on Windows (note: this same test is the
pre-existing FAIL on Linux due to host-side atomic race; it passes here because
Windows thread scheduling is different -- non-deterministic result, not a regression).

Total: 29/34 PASS (5 logger TearDown-only failures, pre-existing Windows file-locking).
GPU trans gate: 3/3 PASS.

Result: windows-gfx1151 COMPLETED at 3ff186f6d2e9d3af88e6a3af8e96e0cebbcf49e7.
linux-gfx90a and linux-gfx1100 carried forward (binary-equiv, WIN32-only delta).

## Validation 2026-06-05 (windows-gfx1101, Radeon PRO V710 / gfx1101 RDNA3)

GPU: AMD Radeon PRO V710 (gfx1101), HIP_VISIBLE_DEVICES=0, ROCm 7.14.0a20260604 via TheRock.
Fork: jeffdaily/unified-cache-management moat-port @ 3ff186f6d2e9d3af88e6a3af8e96e0cebbcf49e7.

### Build commands

ROCm root: `B:/develop/TheRock/external-builds/pytorch/.venv/Lib/site-packages/_rocm_sdk_devel`

```
cmake -S src -B build_win_gfx1101 -G Ninja \
  -DRUNTIME_ENVIRONMENT=rocm -DBUILD_UCM_STORE=OFF -DBUILD_UNIT_TESTS=ON \
  -DCMAKE_HIP_ARCHITECTURES=gfx1101 \
  -DCMAKE_C_COMPILER=<rocm_root>/lib/llvm/bin/clang-cl.exe \
  -DCMAKE_CXX_COMPILER=<rocm_root>/lib/llvm/bin/clang-cl.exe \
  -DCMAKE_HIP_COMPILER=<rocm_root>/lib/llvm/bin/clang-cl.exe \
  -DCMAKE_HIP_STANDARD=17 -DCMAKE_BUILD_TYPE=Release \
  -DCMAKE_PREFIX_PATH=<rocm_root>
cmake --build build_win_gfx1101 -j64
```

Deploy TheRock's amdhip64_7.dll + amd_comgr.dll + rocm_kpack.dll + hiprtc0714.dll +
hiprtc-builtins0714.dll + metrics.dll beside the test exe before running
(System32 amdhip64_7.dll is a broken Adrenalin version).

gfx1101 device code confirmed (compile_commands.json):
  --offload-arch=gfx1101 for cuda_sm_kernel.cu (trans/rocm kernel)

### Test results (ctest -j1, 34 tests discovered)

GPU copy-kernel correctness gates (all PASS):
- UCTransUnitTest.CopyDataWithCE: PASS (0.23 sec)
- UCTransUnitTest.CopyDataWithSM: PASS (0.46 sec)
- UCTransUnitTest.CopyDataBatchWithSM: PASS (0.45 sec)

Non-GPU tests: 25/25 PASS (hashset, spsc_ring_queue, topn_heap, metrics).

5 logger tests (UCLoggerPerfTest.*, UCLoggerTest.*) report "Failed" in ctest due to
TearDown cleanup failing with "file in use" -- spdlog's async thread holds the log
file open on Windows at process exit. The gtest body itself shows [OK] for all 5.
Pre-existing Windows spdlog behavior, not a regression.

UCMetricsUT.ConcurrentUpdateAndCollect: FAIL on this run (non-deterministic CPU
multi-threaded counter race -- same pre-existing test that fails on Linux gfx90a/gfx1100
deterministically and is non-deterministic on Windows; no GPU code path involved).

Total: 28/34 PASS (5 logger TearDown-only failures + 1 CPU race, all pre-existing).
GPU trans gate: 3/3 PASS.

Result: windows-gfx1101 COMPLETED at 3ff186f6d2e9d3af88e6a3af8e96e0cebbcf49e7.

## Validation 2026-06-06 (windows-gfx1201, RX 9070 XT / gfx1201 RDNA4)

GPU: AMD Radeon RX 9070 XT (gfx1201, RDNA4, wave32), HIP_VISIBLE_DEVICES=0 (sole GPU; gfx1101 absent), ROCm 7.14.0a20260604 via TheRock.
Fork: jeffdaily/unified-cache-management moat-port @ 3ff186f6d2e9d3af88e6a3af8e96e0cebbcf49e7.

### Build commands

ROCm root: `B:/develop/TheRock/external-builds/pytorch/.venv/Lib/site-packages/_rocm_sdk_devel`

```
cmake -S src -B build_win_gfx1201 -G Ninja \
  -DRUNTIME_ENVIRONMENT=rocm -DBUILD_UCM_STORE=OFF -DBUILD_UNIT_TESTS=ON \
  -DCMAKE_HIP_ARCHITECTURES=gfx1201 \
  -DCMAKE_C_COMPILER=<rocm_root>/lib/llvm/bin/clang-cl.exe \
  -DCMAKE_CXX_COMPILER=<rocm_root>/lib/llvm/bin/clang-cl.exe \
  -DCMAKE_HIP_COMPILER=<rocm_root>/lib/llvm/bin/clang-cl.exe \
  -DCMAKE_HIP_STANDARD=17 -DCMAKE_BUILD_TYPE=Release \
  -DCMAKE_PREFIX_PATH=<rocm_root>
cmake --build build_win_gfx1201 -j64
```

Deploy TheRock's amdhip64_7.dll + amd_comgr.dll + rocm_kpack.dll + hiprtc0714.dll +
hiprtc-builtins0714.dll + metrics.dll beside the test exe before running
(System32 amdhip64_7.dll is a broken Adrenalin version; DLL must be beside exe to win
Windows loader search order over System32).

gfx1201 device code confirmed (compile_commands.json):
  --offload-arch=gfx1201 for cuda_sm_kernel.cu (trans/rocm kernel)

### Test results (ctest -j1, 34 tests discovered, HIP_VISIBLE_DEVICES=0)

GPU copy-kernel correctness gates (all PASS):
- UCTransUnitTest.CopyDataWithCE: PASS (0.24 sec)
- UCTransUnitTest.CopyDataWithSM: PASS (0.51 sec)
- UCTransUnitTest.CopyDataBatchWithSM: PASS (0.50 sec)

Non-GPU tests: 26/26 PASS (hashset, spsc_ring_queue, topn_heap, metrics including ConcurrentUpdateAndCollect).

5 logger tests (UCLoggerPerfTest.*, UCLoggerTest.*) report "Failed" in ctest due to
TearDown cleanup failing with "file in use" -- spdlog's async thread holds the log
file open on Windows at process exit. The gtest body itself shows [OK] for all 5.
Pre-existing Windows spdlog behavior, not a regression.

UCMetricsUT.ConcurrentUpdateAndCollect: PASS on this run (non-deterministic CPU race --
same non-deterministic behavior as gfx1151; passed on both gfx1151 and gfx1201, failed
on gfx1101 -- all pre-existing, no GPU code path involved).

Total: 29/34 PASS (5 logger TearDown-only failures, pre-existing Windows file-locking).
GPU trans gate: 3/3 PASS.

Result: windows-gfx1201 COMPLETED at 3ff186f6d2e9d3af88e6a3af8e96e0cebbcf49e7.

## PR-prep 2026-06-11 (porter, linux-gfx90a)

### Recorded-sha reconciliation
status.json/notes carried head_sha and all validated_shas as
`3ff186f6d2e9d3af88e6a3af8e96e0cebbcf49e7`, but the actual fork moat-port HEAD
(the validated Windows-delta commit) is `3ff186f1c3b1528aa40b4e256a3e98a9b7d806a0`
-- they share the 7-char short prefix `3ff186f`, so the drift was invisible until
the full sha was checked. `3ff186f6...` is not a real git object anywhere on the
fork; `3ff186f1...`'s tree IS the validated content (it is the
"[ROCm] Add Windows/clang-cl build compatibility for gfx1151" commit with the exact
file list these notes describe). Corrected all 8 occurrences in status.json to
`3ff186f1...` before any advance/squash so the regression guard and squash
tree-check operate on a real object.

### Base sha (upstream merge-base)
`git merge-base moat-port upstream/develop` = `70c3cb38efc11022ff5096d4312ff81df6498197`
("Add layerwise & pipeline store metrics to monitor performance (#960)"). Written
into upstream.json base_sha.

### Additive-claim confirmation (cuda backend untouched)
Full diff base..moat-port is additive. Every edit to an EXISTING cuda/shared
source file is guard-only, so the CUDA compile is unchanged:
- ucm/shared/trans/cuda/cuda_sm_kernel.cu, ucm/store/nfsstore/device/cuda/cuda_device.cu:
  original inline PTX wrapped in `#if defined(__CUDA_ARCH__)`; HIP uint4 copy in `#else`.
- ucm/sparse/.../ham_dist/operator.h: original `<ATen/cuda/CUDAContext.h>`+`<cuda.h>`
  moved into the `#else` of a `#ifdef USE_ROCM`; CUDA branch unchanged.
- ucm/sparse/.../paged_ham_dist_mla.cu: `<cuda.h>` guarded `#ifndef USE_ROCM`.
- CMake/setup wiring (setup.py, the three backend-selecting CMakeLists): purely
  additive `rocm` arms; the `cuda` arms are untouched.
- The only shared non-WIN32-guarded build change is infra OBJECT->INTERFACE for three
  header-only sub-libraries (correct form, affects all platforms equally, already
  validated on Linux). The CMakeLists.txt flag split, metrics export, test exclude,
  and infra are otherwise WIN32-guarded.
The new rocm/ files (compat shim, three rocm CMakeLists, the reference test) are new
files; the CUDA path never includes the hip_compat shim (it is only put on the include
path for the rocm build).

### CUDA no-regression gate (compile-only, nvcc 12.8, arch sm_80)
```
nvcc -arch=sm_80 -std=c++17 -c ucm/shared/trans/cuda/cuda_sm_kernel.cu \
  -I ucm/shared/trans/cuda -o cuda_sm_kernel.o     # EXIT 0
nvcc -arch=sm_80 -std=c++17 -ptx ucm/shared/trans/cuda/cuda_sm_kernel.cu ... # PTX
grep -cE "ld.global.cs|st.volatile.global" cuda_sm_kernel.ptx   # = 12
```
Compiles clean and emits the ORIGINAL streaming PTX (12 ld.global.cs / st.volatile.global
ops), proving the `__CUDA_ARCH__` guard selects the unchanged NVIDIA branch and the
port introduced zero CUDA-side codegen change. (No NVIDIA GPU on this host, so this is
a compile-only gate; the additive-by-guard structure above is the primary proof.)
No claim that the NVIDIA build is "byte-for-byte" identical -- the defensible statement
is that the CUDA path compiles the same code because every change is behind a guard the
CUDA build does not take, and the compat shim is never on the CUDA include path.

### Prep edits (all behavior-preserving, carried forward all 5 platforms)
Commit 32d2c7b76d8b93b4b07b8836155f22fad9fc3be5 on top of 3ff186f1 (classified
comment-only / arch-independent by the regression guard; all 5 platforms carried
forward to it, still completed, no GPU re-run):
- Attribution: AMD copyright line + `Author: Jeff Daily <jeff.daily@amd.com>` added
  below the existing Huawei MIT copyright in ucm/shared/vendor/hip_compat/cuda.h and
  cuda_runtime.h (UCM house style is corporate MIT headers with no `\author` tag and
  no AUTHORS file; the two new compat headers are the substantive new C++ source).
  Trivial-skips (no attribution): the three rocm/CMakeLists.txt (build wiring) and
  ucm/sparse/test/gsa/test_hamming_rocm_ref.py (UCM's sibling test scripts in that dir
  carry NO license header at all, so a header would be off-style).
- Docs: support_matrix.md adds a `ROCm | AMD | MI250X (gfx90a), Radeon Pro W7800
  (gfx1100)` row to the Supported Compute Platforms table; quickstart_vllm.md and
  quickstart_sglang.md add a `> **Note:**` that `PLATFORM=rocm` selects the ROCm
  backend, beside the existing `PLATFORM=cuda` build-from-source block, with ROCm/HIP
  prerequisites and CMAKE_HIP_ARCHITECTURES. README left untouched (landing page that
  defers build steps to the doc site; no vendor enumeration to parallel).

### Arch handling
Each rocm CMakeLists arm sets `gfx90a` only as a default when CMAKE_HIP_ARCHITECTURES
is unset (`if(NOT DEFINED ... OR ... STREQUAL "")`); a user `-DCMAKE_HIP_ARCHITECTURES`
is never overridden. Env/cache-driven, correct.

### Squash
After all 5 platforms terminal at the prep head (32d2c7b), moat-port squashed to
ONE tree-identical commit `d6764a58bec91b9884a10bf47903e911b6846c06` (tree
60a6bff matches 32d2c7b's tree). Force-pushed-with-lease.
`squash-carry-forward unified-cache-management d6764a58` did NOT refuse; carried
all 5 platforms forward (linux-gfx90a, linux-gfx1100, windows-gfx1101,
windows-gfx1201, windows-gfx1151), all completed. `pr-ready` = True.

Base for the single upstream PR: moat-port (d6764a58) -> upstream develop, merge-base
70c3cb38. Ready for the user's PR-open decision (NOT opened here).
