Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Apr 14 22:44:18 2018
| Host         : DESKTOP-KK021LG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   129 |
| Minimum Number of register sites lost to control set restrictions |   320 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             434 |          138 |
| No           | No                    | Yes                    |              29 |            9 |
| No           | Yes                   | No                     |             542 |          200 |
| Yes          | No                    | No                     |             246 |           75 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |            1063 |          356 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                                                                      Enable Signal                                                                                                     |                                                                                               Set/Reset Signal                                                                                              | Slice Load Count | Bel Load Count |
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                              |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                                                                           |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                                                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                              |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                                                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                        | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                       |                2 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                        |                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                              | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |                1 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                                           | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                          |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                   |                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_1_n_0                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/modem_prev_val[3]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/modem_prev_val[3]_i_1_n_0                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2_n_0                                                                                                                       | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                         |                2 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    |                                                                                                                                                                                                             |                3 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/rst_clk_wiz_0_100M/U0/bus_struct_reset[0]                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                       | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                              | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                            | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                            |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                            | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                 |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                              | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                            |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                            |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                        |                3 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                        | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                   | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                       |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                      | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                       |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                   | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                              |                4 |              7 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sr_5_Tx_Empty_i1                                                                                          | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                       | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[22].TCSR1_FF_I                                                                                                       | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                              | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_232_in                                                                                                                                          | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                              | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                              | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                              | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                              | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int[7]_i_1_n_0                                                                                                             | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                   |                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                 | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                          | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                        | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                        |                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out                                                                                         | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_21_out                                                                                         | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                                                                 | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I_0                                                                                                                       | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                             |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                                                         | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sel                                                                                                                                          |                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                            |                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                            |                                                                                                                                                                                                             |                2 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0] |                                                                                                                                                                                                             |                7 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                       | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                             |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                            |                3 |             10 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                             |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                             | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                        |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                       | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                       |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                         |                                                                                                                                                                                                             |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                       |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                   | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                               |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                              |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                             |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                       |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                              |               11 |             19 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                               |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                               |               10 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                     | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                               |                5 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                       |                8 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                            |                9 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                    |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I                                                                                                          | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                             |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                              |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                                                                                                |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                              | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                            | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                             |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                               | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                             |                5 |             32 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                 |                                                                                                                                                                                                             |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                              |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                     | design_1_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                |               32 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                              |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   |                                                                                                                                                                                                             |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                              |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                            |                                                                                                                                                                                                             |               13 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                                                                                                             |               12 |             33 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                      |                                                                                                                                                                                                             |               12 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                       |               12 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                          |               15 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/PmodMTDS_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                       |               18 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                             |                                                                                                                                                                                                             |               10 |             75 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                              |               34 |             85 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                        |                                                                                                                                                                                                             |               26 |             86 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/status_reg_reg[25][30]                                                                                                                          |                                                                                                                                                                                                             |               16 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                              |               62 |            145 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                              |               78 |            221 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                        |                                                                                                                                                                                                             |              118 |            368 |
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


