#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Jul 21 00:12:27 2025
# Process ID         : 184350
# Current directory  : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/computation_representation/fixed_point_alu/sim
# Command line       : vivado -mode batch -source work_alu_fixed_point_synth/alu_fixed_point_synth.tcl
# Log file           : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/computation_representation/fixed_point_alu/sim/vivado.log
# Journal file       : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/computation_representation/fixed_point_alu/sim/vivado.jou
# Running On         : ucchash-pc
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-8500 CPU @ 3.00GHz
# CPU Frequency      : 3998.891 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 25054 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33644 MB
# Available Virtual  : 20334 MB
#-----------------------------------------------------------
source work_alu_fixed_point_synth/alu_fixed_point_synth.tcl
# read_verilog ../design/alu_fixed_point.sv
# synth_design -top alu_fixed_point -part xc7a12tcpg238-3
Command: synth_design -top alu_fixed_point -part xc7a12tcpg238-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 184383
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1949.074 ; gain = 432.594 ; free physical = 271 ; free virtual = 18318
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_fixed_point' [/home/ucchash/usarkar_work/github_repos/digital-design-verilog/computation_representation/fixed_point_alu/design/alu_fixed_point.sv:28]
INFO: [Synth 8-226] default block is never used [/home/ucchash/usarkar_work/github_repos/digital-design-verilog/computation_representation/fixed_point_alu/design/alu_fixed_point.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'alu_fixed_point' (0#1) [/home/ucchash/usarkar_work/github_repos/digital-design-verilog/computation_representation/fixed_point_alu/design/alu_fixed_point.sv:28]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2022.043 ; gain = 505.562 ; free physical = 283 ; free virtual = 18333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2039.855 ; gain = 523.375 ; free physical = 281 ; free virtual = 18331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12tcpg238-3
INFO: [Device 21-403] Loading part xc7a12tcpg238-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2039.855 ; gain = 523.375 ; free physical = 281 ; free virtual = 18330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2042.824 ; gain = 526.344 ; free physical = 277 ; free virtual = 18329
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 1     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2163.645 ; gain = 647.164 ; free physical = 370 ; free virtual = 18191
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2166.613 ; gain = 650.133 ; free physical = 370 ; free virtual = 18191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2166.613 ; gain = 650.133 ; free physical = 370 ; free virtual = 18191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2323.426 ; gain = 806.945 ; free physical = 352 ; free virtual = 18060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2323.426 ; gain = 806.945 ; free physical = 352 ; free virtual = 18060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2323.426 ; gain = 806.945 ; free physical = 352 ; free virtual = 18060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2323.426 ; gain = 806.945 ; free physical = 352 ; free virtual = 18060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2323.426 ; gain = 806.945 ; free physical = 352 ; free virtual = 18060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2323.426 ; gain = 806.945 ; free physical = 352 ; free virtual = 18060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    99|
|2     |LUT1   |     4|
|3     |LUT2   |   194|
|4     |LUT3   |    49|
|5     |LUT4   |    23|
|6     |LUT5   |    73|
|7     |LUT6   |   121|
|8     |IBUF   |    20|
|9     |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   594|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2323.426 ; gain = 806.945 ; free physical = 352 ; free virtual = 18060
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2323.426 ; gain = 806.945 ; free physical = 352 ; free virtual = 18060
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2323.434 ; gain = 806.945 ; free physical = 352 ; free virtual = 18060
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2337.301 ; gain = 0.000 ; free physical = 488 ; free virtual = 18196
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.906 ; gain = 0.000 ; free physical = 397 ; free virtual = 18118
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2529c51d
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2457.941 ; gain = 941.461 ; free physical = 397 ; free virtual = 18119
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1915.692; main = 1915.692; forked = 332.784
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3130.461; main = 2457.910; forked = 963.844
# write_checkpoint alu_fixed_point_synth.dcp
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.922 ; gain = 0.000 ; free physical = 397 ; free virtual = 18119
INFO: [Common 17-1381] The checkpoint '/home/ucchash/usarkar_work/github_repos/digital-design-verilog/computation_representation/fixed_point_alu/sim/alu_fixed_point_synth.dcp' has been generated.
# report_utilization -file alu_fixed_point_utilization.rpt
# report_timing_summary -file alu_fixed_point_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.891 ; gain = 246.969 ; free physical = 292 ; free virtual = 17926
# quit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 00:12:54 2025...
