// Seed: 1510241013
module module_0;
  wire id_1, id_2;
  id_3(
      .id_0(id_4), .id_1(1 ? id_4 : 1), .id_2(1'b0)
  );
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wand id_4,
    input wor id_5,
    output wire id_6,
    output wire id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    input supply1 id_11,
    input tri id_12,
    input tri id_13,
    input supply0 id_14,
    input uwire id_15,
    input uwire id_16,
    output uwire id_17,
    output tri0 id_18,
    output supply1 id_19
    , id_50,
    input supply0 id_20,
    input supply1 id_21,
    output tri0 id_22,
    input tri0 id_23,
    input tri1 id_24,
    input tri0 id_25,
    input tri id_26,
    input tri id_27,
    input uwire id_28,
    input uwire id_29,
    output wire id_30,
    output supply1 id_31,
    input supply1 id_32,
    input supply0 id_33,
    output supply0 id_34,
    output wor id_35,
    input wire id_36,
    input wand id_37,
    input supply1 id_38,
    input wor id_39,
    input wor id_40,
    input wor id_41,
    input uwire id_42,
    output uwire id_43,
    input tri id_44,
    input wand id_45,
    output wire id_46,
    output wor id_47,
    output supply0 id_48
);
  assign id_47 = id_44;
  supply1 id_51 = 1;
  module_0();
  wire id_52;
  assign id_51 = id_26;
endmodule
