<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_D_U_U_714afdea</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_D_U_U_714afdea'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_D_U_U_714afdea')">rsnoc_z_H_R_T_D_U_U_714afdea</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.86</td>
<td class="s7 cl rt"><a href="mod1180.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod1180.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1180.html#Toggle" >  2.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1180.html#Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1180.html#inst_tag_378978"  onclick="showContent('inst_tag_378978')">config_ss_tb.DUT.flexnoc.Switch6_main.Demux_dma_axi_m0_I</a></td>
<td class="s4 cl rt"> 46.76</td>
<td class="s7 cl rt"><a href="mod1180.html#inst_tag_378978_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod1180.html#inst_tag_378978_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1180.html#inst_tag_378978_Toggle" >  2.02</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1180.html#inst_tag_378978_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1180.html#inst_tag_378977"  onclick="showContent('inst_tag_378977')">config_ss_tb.DUT.flexnoc.Switch6_main.Demux_dma_axi_m1_I</a></td>
<td class="s4 cl rt"> 46.86</td>
<td class="s7 cl rt"><a href="mod1180.html#inst_tag_378977_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod1180.html#inst_tag_378977_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1180.html#inst_tag_378977_Toggle" >  2.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1180.html#inst_tag_378977_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_378978'>
<hr>
<a name="inst_tag_378978"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_378978" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_dma_axi_m0_I</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.76</td>
<td class="s7 cl rt"><a href="mod1180.html#inst_tag_378978_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod1180.html#inst_tag_378978_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1180.html#inst_tag_378978_Toggle" >  2.02</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1180.html#inst_tag_378978_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.84</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.36</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  5.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod166.html#inst_tag_29444" >Switch6_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod913.html#inst_tag_298361" id="tag_urg_inst_298361">ur</a></td>
<td class="s0 cl rt">  7.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_215961" id="tag_urg_inst_215961">usl</a></td>
<td class="s1 cl rt"> 11.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod468.html#inst_tag_159681" id="tag_urg_inst_159681">uud7cdb31b</a></td>
<td class="s0 cl rt">  3.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_378977'>
<hr>
<a name="inst_tag_378977"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_378977" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_dma_axi_m1_I</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.86</td>
<td class="s7 cl rt"><a href="mod1180.html#inst_tag_378977_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod1180.html#inst_tag_378977_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1180.html#inst_tag_378977_Toggle" >  2.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1180.html#inst_tag_378977_Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.95</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.78</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  5.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod166.html#inst_tag_29444" >Switch6_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod913.html#inst_tag_298360" id="tag_urg_inst_298360">ur</a></td>
<td class="s0 cl rt">  7.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_215960" id="tag_urg_inst_215960">usl</a></td>
<td class="s1 cl rt"> 11.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod468.html#inst_tag_159680" id="tag_urg_inst_159680">uud7cdb31b</a></td>
<td class="s0 cl rt">  4.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_D_U_U_714afdea'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1180.html" >rsnoc_z_H_R_T_D_U_U_714afdea</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35632</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
35631                   ,	Tx_Rdy
35632      1/1          ,	Tx_Tail
35633      1/1          ,	Tx_Vld
35634      1/1          ,	WakeUp_Rx_0
35635      <font color = "red">0/1     ==>  ,	WakeUp_Rx_1</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1180.html" >rsnoc_z_H_R_T_D_U_U_714afdea</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35614
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1180.html" >rsnoc_z_H_R_T_D_U_U_714afdea</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">115</td>
<td class="rt">4</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">4256</td>
<td class="rt">104</td>
<td class="rt">2.44  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2128</td>
<td class="rt">99</td>
<td class="rt">4.65  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2128</td>
<td class="rt">5</td>
<td class="rt">0.23  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">4</td>
<td class="rt">8.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1796</td>
<td class="rt">20</td>
<td class="rt">1.11  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">898</td>
<td class="rt">16</td>
<td class="rt">1.78  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">898</td>
<td class="rt">4</td>
<td class="rt">0.45  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">65</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2460</td>
<td class="rt">84</td>
<td class="rt">3.41  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1230</td>
<td class="rt">83</td>
<td class="rt">6.75  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1230</td>
<td class="rt">1</td>
<td class="rt">0.08  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3d0f[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3d0f[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4649[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4649[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70a0[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70a0[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_79da[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_79da[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ab1f[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[59:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[63:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[66:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_3_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_3_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1180.html" >rsnoc_z_H_R_T_D_U_U_714afdea</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35632</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35614      ,	Rx_3_Vld
            	        
35615      ,	Rx_4_Data
            	         
35616      ,	Rx_4_Head
            	         
35617      ,	Rx_4_Rdy
            	        
35618      ,	Rx_4_Tail
            	         
35619      ,	Rx_4_Vld
            	        
35620      ,	Sys_Clk
            	       
35621      ,	Sys_Clk_ClkS
            	            
35622      ,	Sys_Clk_En
            	          
35623      ,	Sys_Clk_EnS
            	           
35624      ,	Sys_Clk_RetRstN
            	               
35625      ,	Sys_Clk_RstN
            	            
35626      ,	Sys_Clk_Tm
            	          
35627      ,	Sys_Pwr_Idle
            	            
35628      ,	Sys_Pwr_WakeUp
            	              
35629      ,	Tx_Data
            	       
35630      ,	Tx_Head
            	       
35631      ,	Tx_Rdy
            	      
35632      ,	Tx_Tail
            	       
35633      ,	Tx_Vld
            	      
35634      ,	WakeUp_Rx_0
            	           
35635      ,	WakeUp_Rx_1
            	           
35636      ,	WakeUp_Rx_2
            	           
35637      ,	WakeUp_Rx_3
            	           
35638      ,	WakeUp_Rx_4
            	           
35639      );
             
35640      	input  [107:0] Rx_0_Data       ;
           	                                
35641      	input          Rx_0_Head       ;
           	                                
35642      	output         Rx_0_Rdy        ;
           	                                
35643      	input          Rx_0_Tail       ;
           	                                
35644      	input          Rx_0_Vld        ;
           	                                
35645      	input  [107:0] Rx_1_Data       ;
           	                                
35646      	input          Rx_1_Head       ;
           	                                
35647      	output         Rx_1_Rdy        ;
           	                                
35648      	input          Rx_1_Tail       ;
           	                                
35649      	input          Rx_1_Vld        ;
           	                                
35650      	input  [107:0] Rx_2_Data       ;
           	                                
35651      	input          Rx_2_Head       ;
           	                                
35652      	output         Rx_2_Rdy        ;
           	                                
35653      	input          Rx_2_Tail       ;
           	                                
35654      	input          Rx_2_Vld        ;
           	                                
35655      	input  [107:0] Rx_3_Data       ;
           	                                
35656      	input          Rx_3_Head       ;
           	                                
35657      	output         Rx_3_Rdy        ;
           	                                
35658      	input          Rx_3_Tail       ;
           	                                
35659      	input          Rx_3_Vld        ;
           	                                
35660      	input  [107:0] Rx_4_Data       ;
           	                                
35661      	input          Rx_4_Head       ;
           	                                
35662      	output         Rx_4_Rdy        ;
           	                                
35663      	input          Rx_4_Tail       ;
           	                                
35664      	input          Rx_4_Vld        ;
           	                                
35665      	input          Sys_Clk         ;
           	                                
35666      	input          Sys_Clk_ClkS    ;
           	                                
35667      	input          Sys_Clk_En      ;
           	                                
35668      	input          Sys_Clk_EnS     ;
           	                                
35669      	input          Sys_Clk_RetRstN ;
           	                                
35670      	input          Sys_Clk_RstN    ;
           	                                
35671      	input          Sys_Clk_Tm      ;
           	                                
35672      	output         Sys_Pwr_Idle    ;
           	                                
35673      	output         Sys_Pwr_WakeUp  ;
           	                                
35674      	output [107:0] Tx_Data         ;
           	                                
35675      	output         Tx_Head         ;
           	                                
35676      	input          Tx_Rdy          ;
           	                                
35677      	output         Tx_Tail         ;
           	                                
35678      	output         Tx_Vld          ;
           	                                
35679      	output         WakeUp_Rx_0     ;
           	                                
35680      	output         WakeUp_Rx_1     ;
           	                                
35681      	output         WakeUp_Rx_2     ;
           	                                
35682      	output         WakeUp_Rx_3     ;
           	                                
35683      	output         WakeUp_Rx_4     ;
           	                                
35684      	wire         CrtPwr_Idle   ;
           	                            
35685      	wire         CrtPwr_WakeUp ;
           	                            
35686      	wire [4:0]   Gnt           ;
           	                            
35687      	wire         LocPwr_WakeUp ;
           	                            
35688      	wire         MuxPwr_Idle   ;
           	                            
35689      	wire         MuxPwr_WakeUp ;
           	                            
35690      	wire         Rdy           ;
           	                            
35691      	wire [4:0]   Req           ;
           	                            
35692      	wire [4:0]   Req1          ;
           	                            
35693      	wire [4:0]   ReqArbIn      ;
           	                            
35694      	wire [107:0] Rx1_0_Data    ;
           	                            
35695      	wire         Rx1_0_Head    ;
           	                            
35696      	wire         Rx1_0_Rdy     ;
           	                            
35697      	wire         Rx1_0_Tail    ;
           	                            
35698      	wire         Rx1_0_Vld     ;
           	                            
35699      	wire [107:0] Rx1_1_Data    ;
           	                            
35700      	wire         Rx1_1_Head    ;
           	                            
35701      	wire         Rx1_1_Rdy     ;
           	                            
35702      	wire         Rx1_1_Tail    ;
           	                            
35703      	wire         Rx1_1_Vld     ;
           	                            
35704      	wire [107:0] Rx1_2_Data    ;
           	                            
35705      	wire         Rx1_2_Head    ;
           	                            
35706      	wire         Rx1_2_Rdy     ;
           	                            
35707      	wire         Rx1_2_Tail    ;
           	                            
35708      	wire         Rx1_2_Vld     ;
           	                            
35709      	wire [107:0] Rx1_3_Data    ;
           	                            
35710      	wire         Rx1_3_Head    ;
           	                            
35711      	wire         Rx1_3_Rdy     ;
           	                            
35712      	wire         Rx1_3_Tail    ;
           	                            
35713      	wire         Rx1_3_Vld     ;
           	                            
35714      	wire [107:0] Rx1_4_Data    ;
           	                            
35715      	wire         Rx1_4_Head    ;
           	                            
35716      	wire         Rx1_4_Rdy     ;
           	                            
35717      	wire         Rx1_4_Tail    ;
           	                            
35718      	wire         Rx1_4_Vld     ;
           	                            
35719      	wire [4:0]   RxLock        ;
           	                            
35720      	wire         SelPwr_Idle   ;
           	                            
35721      	wire         SelPwr_WakeUp ;
           	                            
35722      	wire [107:0] Tx1_Data      ;
           	                            
35723      	wire         Tx1_Head      ;
           	                            
35724      	wire         Tx1_Rdy       ;
           	                            
35725      	wire         Tx1_Tail      ;
           	                            
35726      	wire         Tx1_Vld       ;
           	                            
35727      	wire         Vld           ;
           	                            
35728      	rsnoc_z_H_R_U_A_Mc_R5c0 umc(
           	                            
35729      		.ReqIn( Req )
           		             
35730      	,	.ReqOut( Req1 )
           	 	               
35731      	,	.Sys_Clk( Sys_Clk )
           	 	                   
35732      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
35733      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
35734      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
35735      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
35736      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
35737      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
35738      	,	.Sys_Pwr_Idle( CrtPwr_Idle )
           	 	                            
35739      	,	.Sys_Pwr_WakeUp( CrtPwr_WakeUp )
           	 	                                
35740      	);
           	  
35741      	rsnoc_z_H_R_U_A_S_5205c437_R5 us5205c437(
           	                                         
35742      		.Gnt( Gnt )
           		           
35743      	,	.Rdy( Rdy )
           	 	           
35744      	,	.Req( Req1 )
           	 	            
35745      	,	.ReqArbIn( ReqArbIn )
           	 	                     
35746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
35747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
35748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
35749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
35750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
35751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
35752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
35753      	,	.Sys_Pwr_Idle( SelPwr_Idle )
           	 	                            
35754      	,	.Sys_Pwr_WakeUp( SelPwr_WakeUp )
           	 	                                
35755      	,	.Vld( Vld )
           	 	           
35756      	);
           	  
35757      	assign Rx1_0_Data = Rx_0_Data;
           	                              
35758      	assign Rx1_0_Head = Rx_0_Head;
           	                              
35759      	assign Rx1_0_Tail = Rx_0_Tail;
           	                              
35760      	assign Rx1_0_Vld = Rx_0_Vld;
           	                            
35761      	assign Rx1_1_Data = Rx_1_Data;
           	                              
35762      	assign Rx1_1_Head = Rx_1_Head;
           	                              
35763      	assign Rx1_1_Tail = Rx_1_Tail;
           	                              
35764      	assign Rx1_1_Vld = Rx_1_Vld;
           	                            
35765      	assign Rx1_2_Data = Rx_2_Data;
           	                              
35766      	assign Rx1_2_Head = Rx_2_Head;
           	                              
35767      	assign Rx1_2_Tail = Rx_2_Tail;
           	                              
35768      	assign Rx1_2_Vld = Rx_2_Vld;
           	                            
35769      	assign Rx1_3_Data = Rx_3_Data;
           	                              
35770      	assign Rx1_3_Head = Rx_3_Head;
           	                              
35771      	assign Rx1_3_Tail = Rx_3_Tail;
           	                              
35772      	assign Rx1_3_Vld = Rx_3_Vld;
           	                            
35773      	assign Rx1_4_Data = Rx_4_Data;
           	                              
35774      	assign Rx1_4_Head = Rx_4_Head;
           	                              
35775      	assign Rx1_4_Tail = Rx_4_Tail;
           	                              
35776      	assign Rx1_4_Vld = Rx_4_Vld;
           	                            
35777      	assign RxLock =
           	               
35778      		{	Rx1_4_Head & Rx1_4_Data [107]
           		 	                             
35779      		,	Rx1_3_Head & Rx1_3_Data [107]
           		 	                             
35780      		,	Rx1_2_Head & Rx1_2_Data [107]
           		 	                             
35781      		,	Rx1_1_Head & Rx1_1_Data [107]
           		 	                             
35782      		,	Rx1_0_Head & Rx1_0_Data [107]
           		 	                             
35783      		};
           		  
35784      	assign Tx1_Rdy = Tx_Rdy;
           	                        
35785      	rsnoc_z_H_R_U_A_M_2c157cd9_D108e0p0 Am(
           	                                       
35786      		.Gnt( Gnt )
           		           
35787      	,	.Rdy( Rdy )
           	 	           
35788      	,	.Req( Req )
           	 	           
35789      	,	.ReqArbIn( ReqArbIn )
           	 	                     
35790      	,	.Rx_0_Data( Rx1_0_Data )
           	 	                        
35791      	,	.Rx_0_Head( Rx1_0_Head )
           	 	                        
35792      	,	.Rx_0_Rdy( Rx1_0_Rdy )
           	 	                      
35793      	,	.Rx_0_Tail( Rx1_0_Tail )
           	 	                        
35794      	,	.Rx_0_Vld( Rx1_0_Vld )
           	 	                      
35795      	,	.Rx_1_Data( Rx1_1_Data )
           	 	                        
35796      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
35797      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
35798      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
35799      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
35800      	,	.Rx_2_Data( Rx1_2_Data )
           	 	                        
35801      	,	.Rx_2_Head( Rx1_2_Head )
           	 	                        
35802      	,	.Rx_2_Rdy( Rx1_2_Rdy )
           	 	                      
35803      	,	.Rx_2_Tail( Rx1_2_Tail )
           	 	                        
35804      	,	.Rx_2_Vld( Rx1_2_Vld )
           	 	                      
35805      	,	.Rx_3_Data( Rx1_3_Data )
           	 	                        
35806      	,	.Rx_3_Head( Rx1_3_Head )
           	 	                        
35807      	,	.Rx_3_Rdy( Rx1_3_Rdy )
           	 	                      
35808      	,	.Rx_3_Tail( Rx1_3_Tail )
           	 	                        
35809      	,	.Rx_3_Vld( Rx1_3_Vld )
           	 	                      
35810      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
35811      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
35812      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
35813      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
35814      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
35815      	,	.RxLock( RxLock )
           	 	                 
35816      	,	.Sys_Clk( Sys_Clk )
           	 	                   
35817      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
35818      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
35819      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
35820      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
35821      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
35822      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
35823      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
35824      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
35825      	,	.Tx_Data( Tx1_Data )
           	 	                    
35826      	,	.Tx_Head( Tx1_Head )
           	 	                    
35827      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
35828      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
35829      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
35830      	,	.Vld( Vld )
           	 	           
35831      	);
           	  
35832      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
35833      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
35834      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
35835      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
35836      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
35837      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
35838      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld;
           	                                                                            
35839      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
35840      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
35841      	assign Tx_Head = Tx1_Head;
           	                          
35842      	assign Tx_Tail = Tx1_Tail;
           	                          
35843      	assign Tx_Vld = Tx1_Vld;
           	                        
35844      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
35845      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
35846      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
35847      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
35848      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
35849      endmodule
                    
35850      
           
35851      
           
35852      
           
35853      // FlexNoC version    : 4.7.0
                                        
35854      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
35855      // Exported Structure : /Specification.Architecture.Structure
                                                                        
35856      // ExportOption       : /verilog
                                           
35857      
           
35858      `timescale 1ps/1ps
                             
35859      module rsnoc_z_T_C_S_C_L_R_S_L_6 ( I , O );
                                                      
35860      	input  [5:0] I ;
           	                
35861      	output [5:0] O ;
           	                
35862      	wire  u_13   ;
           	              
35863      	wire  u_2    ;
           	              
35864      	wire  u_214c ;
           	              
35865      	wire  u_c140 ;
           	              
35866      	wire  u_d73  ;
           	              
35867      	wire  u_ddb1 ;
           	              
35868      	wire  u_ff71 ;
           	              
35869      	assign u_d73 = I [0];
           	                     
35870      	assign u_214c = u_d73 | I [1];
           	                              
35871      	assign u_ddb1 = I [2];
           	                      
35872      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
35873      	assign u_13 = ~ u_ff71;
           	                       
35874      	assign u_c140 = I [4];
           	                      
35875      	assign u_2 = ~ u_214c;
           	                      
35876      	assign O =
           	          
35877      		{		u_13 & ~ u_c140 & I [5]
           		 		                       
35878      		,	u_13 & I [4]
           		 	            
35879      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
35880      		,	u_2 & I [2]
           		 	           
35881      		,		~ u_d73 & I [1]
           		 		               
35882      		,	I [0]
           		 	     
35883      		};
           		  
35884      endmodule
                    
35885      
           
35886      `timescale 1ps/1ps
                             
35887      module rsnoc_z_H_R_T_D_U_U_7663143a (
                                                
35888      	Rx_Data
           	       
35889      ,	Rx_Head
            	       
35890      ,	Rx_Rdy
            	      
35891      ,	Rx_Tail
            	       
35892      ,	Rx_Vld
            	      
35893      ,	Sys_Clk
            	       
35894      ,	Sys_Clk_ClkS
            	            
35895      ,	Sys_Clk_En
            	          
35896      ,	Sys_Clk_EnS
            	           
35897      ,	Sys_Clk_RetRstN
            	               
35898      ,	Sys_Clk_RstN
            	            
35899      ,	Sys_Clk_Tm
            	          
35900      ,	Sys_Pwr_Idle
            	            
35901      ,	Sys_Pwr_WakeUp
            	              
35902      ,	Tx_0_Data
            	         
35903      ,	Tx_0_Head
            	         
35904      ,	Tx_0_Rdy
            	        
35905      ,	Tx_0_Tail
            	         
35906      ,	Tx_0_Vld
            	        
35907      ,	Tx_1_Data
            	         
35908      ,	Tx_1_Head
            	         
35909      ,	Tx_1_Rdy
            	        
35910      ,	Tx_1_Tail
            	         
35911      ,	Tx_1_Vld
            	        
35912      ,	Tx_2_Data
            	         
35913      ,	Tx_2_Head
            	         
35914      ,	Tx_2_Rdy
            	        
35915      ,	Tx_2_Tail
            	         
35916      ,	Tx_2_Vld
            	        
35917      ,	Tx_3_Data
            	         
35918      ,	Tx_3_Head
            	         
35919      ,	Tx_3_Rdy
            	        
35920      ,	Tx_3_Tail
            	         
35921      ,	Tx_3_Vld
            	        
35922      ,	Tx_4_Data
            	         
35923      ,	Tx_4_Head
            	         
35924      ,	Tx_4_Rdy
            	        
35925      ,	Tx_4_Tail
            	         
35926      ,	Tx_4_Vld
            	        
35927      ,	Tx_5_Data
            	         
35928      ,	Tx_5_Head
            	         
35929      ,	Tx_5_Rdy
            	        
35930      ,	Tx_5_Tail
            	         
35931      ,	Tx_5_Vld
            	        
35932      ,	WakeUp_Rx
            	         
35933      );
             
35934      	input  [107:0] Rx_Data         ;
           	                                
35935      	input          Rx_Head         ;
           	                                
35936      	output         Rx_Rdy          ;
           	                                
35937      	input          Rx_Tail         ;
           	                                
35938      	input          Rx_Vld          ;
           	                                
35939      	input          Sys_Clk         ;
           	                                
35940      	input          Sys_Clk_ClkS    ;
           	                                
35941      	input          Sys_Clk_En      ;
           	                                
35942      	input          Sys_Clk_EnS     ;
           	                                
35943      	input          Sys_Clk_RetRstN ;
           	                                
35944      	input          Sys_Clk_RstN    ;
           	                                
35945      	input          Sys_Clk_Tm      ;
           	                                
35946      	output         Sys_Pwr_Idle    ;
           	                                
35947      	output         Sys_Pwr_WakeUp  ;
           	                                
35948      	output [107:0] Tx_0_Data       ;
           	                                
35949      	output         Tx_0_Head       ;
           	                                
35950      	input          Tx_0_Rdy        ;
           	                                
35951      	output         Tx_0_Tail       ;
           	                                
35952      	output         Tx_0_Vld        ;
           	                                
35953      	output [107:0] Tx_1_Data       ;
           	                                
35954      	output         Tx_1_Head       ;
           	                                
35955      	input          Tx_1_Rdy        ;
           	                                
35956      	output         Tx_1_Tail       ;
           	                                
35957      	output         Tx_1_Vld        ;
           	                                
35958      	output [107:0] Tx_2_Data       ;
           	                                
35959      	output         Tx_2_Head       ;
           	                                
35960      	input          Tx_2_Rdy        ;
           	                                
35961      	output         Tx_2_Tail       ;
           	                                
35962      	output         Tx_2_Vld        ;
           	                                
35963      	output [107:0] Tx_3_Data       ;
           	                                
35964      	output         Tx_3_Head       ;
           	                                
35965      	input          Tx_3_Rdy        ;
           	                                
35966      	output         Tx_3_Tail       ;
           	                                
35967      	output         Tx_3_Vld        ;
           	                                
35968      	output [107:0] Tx_4_Data       ;
           	                                
35969      	output         Tx_4_Head       ;
           	                                
35970      	input          Tx_4_Rdy        ;
           	                                
35971      	output         Tx_4_Tail       ;
           	                                
35972      	output         Tx_4_Vld        ;
           	                                
35973      	output [107:0] Tx_5_Data       ;
           	                                
35974      	output         Tx_5_Head       ;
           	                                
35975      	input          Tx_5_Rdy        ;
           	                                
35976      	output         Tx_5_Tail       ;
           	                                
35977      	output         Tx_5_Vld        ;
           	                                
35978      	output         WakeUp_Rx       ;
           	                                
35979      	wire [8:0]   u_34e6        ;
           	                            
35980      	wire [13:0]  u_3545        ;
           	                            
35981      	wire [13:0]  u_39a2        ;
           	                            
35982      	wire [8:0]   u_6599        ;
           	                            
35983      	wire [13:0]  u_67c4        ;
           	                            
35984      	wire [13:0]  u_70fe        ;
           	                            
35985      	reg  [5:0]   u_7c15        ;
           	                            
35986      	wire [13:0]  u_8495        ;
           	                            
35987      	wire [8:0]   u_8e3c        ;
           	                            
35988      	wire [8:0]   u_9776        ;
           	                            
35989      	wire [8:0]   u_a9ea        ;
           	                            
35990      	wire [5:0]   u_ab1f        ;
           	                            
35991      	wire [69:0]  Hdr           ;
           	                            
35992      	wire         HdrPwr_Idle   ;
           	                            
35993      	wire         HdrPwr_WakeUp ;
           	                            
35994      	wire [107:0] Int_Data      ;
           	                            
35995      	wire         Int_Head      ;
           	                            
35996      	wire         Int_Rdy       ;
           	                            
35997      	wire         Int_Tail      ;
           	                            
35998      	wire         Int_Vld       ;
           	                            
35999      	wire [5:0]   PortSel       ;
           	                            
36000      	wire [107:0] Rx1_Data      ;
           	                            
36001      	wire         Rx1_Head      ;
           	                            
36002      	wire         Rx1_Rdy       ;
           	                            
36003      	wire         Rx1_Tail      ;
           	                            
36004      	wire         Rx1_Vld       ;
           	                            
36005      	wire [5:0]   TblSel        ;
           	                            
36006      	wire [4:0]   TblSel1       ;
           	                            
36007      	wire [107:0] Tx1_0_Data    ;
           	                            
36008      	wire         Tx1_0_Head    ;
           	                            
36009      	wire         Tx1_0_Rdy     ;
           	                            
36010      	wire         Tx1_0_Tail    ;
           	                            
36011      	wire         Tx1_0_Vld     ;
           	                            
36012      	wire [107:0] Tx1_1_Data    ;
           	                            
36013      	wire         Tx1_1_Head    ;
           	                            
36014      	wire         Tx1_1_Rdy     ;
           	                            
36015      	wire         Tx1_1_Tail    ;
           	                            
36016      	wire         Tx1_1_Vld     ;
           	                            
36017      	wire [107:0] Tx1_2_Data    ;
           	                            
36018      	wire         Tx1_2_Head    ;
           	                            
36019      	wire         Tx1_2_Rdy     ;
           	                            
36020      	wire         Tx1_2_Tail    ;
           	                            
36021      	wire         Tx1_2_Vld     ;
           	                            
36022      	wire [107:0] Tx1_3_Data    ;
           	                            
36023      	wire         Tx1_3_Head    ;
           	                            
36024      	wire         Tx1_3_Rdy     ;
           	                            
36025      	wire         Tx1_3_Tail    ;
           	                            
36026      	wire         Tx1_3_Vld     ;
           	                            
36027      	wire [107:0] Tx1_4_Data    ;
           	                            
36028      	wire         Tx1_4_Head    ;
           	                            
36029      	wire         Tx1_4_Rdy     ;
           	                            
36030      	wire         Tx1_4_Tail    ;
           	                            
36031      	wire         Tx1_4_Vld     ;
           	                            
36032      	wire [107:0] Tx1_5_Data    ;
           	                            
36033      	wire         Tx1_5_Head    ;
           	                            
36034      	wire         Tx1_5_Rdy     ;
           	                            
36035      	wire         Tx1_5_Tail    ;
           	                            
36036      	wire         Tx1_5_Vld     ;
           	                            
36037      	assign Rx1_Data = Rx_Data;
           	                          
36038      	assign Rx1_Head = Rx_Head;
           	                          
36039      	assign Rx1_Tail = Rx_Tail;
           	                          
36040      	assign Rx1_Vld = Rx_Vld;
           	                        
36041      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
36042      	assign u_8495 = Hdr [68:55];
           	                            
36043      	assign u_34e6 = u_8495 [13:5];
           	                              
36044      	assign u_70fe = Hdr [68:55];
           	                            
36045      	assign u_9776 = u_70fe [13:5];
           	                              
36046      	assign u_67c4 = Hdr [68:55];
           	                            
36047      	assign u_8e3c = u_67c4 [13:5];
           	                              
36048      	assign u_39a2 = Hdr [68:55];
           	                            
36049      	assign u_a9ea = u_39a2 [13:5];
           	                              
36050      	assign u_3545 = Hdr [68:55];
           	                            
36051      	assign u_6599 = u_3545 [13:5];
           	                              
36052      	assign TblSel1 =
           	                
36053      		{		( u_34e6 & 9'b000001011 ) == 9'b000001001
           		 		                                         
36054      		,		( u_9776 & 9'b000010011 ) == 9'b000010010
           		 		                                         
36055      		,		( u_8e3c & 9'b000011011 ) == 9'b000011011
           		 		                                         
36056      		,		( u_a9ea & 9'b000001011 ) == 9'b000001000
           		 		                                         
36057      		,		( u_6599 & 9'b000011101 ) == 9'b000010001
           		 		                                         
36058      		};
           		  
36059      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35632      ,	Tx_Tail
           <font color = "green">-1-</font> 	       
35633      ,	Tx_Vld
           <font color = "green">==></font>
35634      ,	WakeUp_Rx_0
           <font color = "red">-2-</font> 	           
35635      ,	WakeUp_Rx_1
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_378978'>
<a name="inst_tag_378978_Line"></a>
<b>Line Coverage for Instance : <a href="mod1180.html#inst_tag_378978" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_dma_axi_m0_I</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35632</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
35631                   ,	Tx_Rdy
35632      1/1          ,	Tx_Tail
35633      1/1          ,	Tx_Vld
35634      1/1          ,	WakeUp_Rx_0
35635      <font color = "red">0/1     ==>  ,	WakeUp_Rx_1</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_378978_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1180.html#inst_tag_378978" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_dma_axi_m0_I</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35614
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_378978_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1180.html#inst_tag_378978" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_dma_axi_m0_I</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">115</td>
<td class="rt">4</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">4256</td>
<td class="rt">86</td>
<td class="rt">2.02  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2128</td>
<td class="rt">81</td>
<td class="rt">3.81  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2128</td>
<td class="rt">5</td>
<td class="rt">0.23  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">4</td>
<td class="rt">8.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1796</td>
<td class="rt">18</td>
<td class="rt">1.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">898</td>
<td class="rt">14</td>
<td class="rt">1.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">898</td>
<td class="rt">4</td>
<td class="rt">0.45  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">65</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2460</td>
<td class="rt">68</td>
<td class="rt">2.76  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1230</td>
<td class="rt">67</td>
<td class="rt">5.45  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1230</td>
<td class="rt">1</td>
<td class="rt">0.08  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3d0f[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3d0f[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3d0f[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4649[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4649[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4649[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70a0[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70a0[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70a0[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_79da[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_79da[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_79da[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ab1f[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[59:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[63:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_3_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_3_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_3_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_378978_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1180.html#inst_tag_378978" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_dma_axi_m0_I</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35632</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35614      ,	Rx_3_Vld
            	        
35615      ,	Rx_4_Data
            	         
35616      ,	Rx_4_Head
            	         
35617      ,	Rx_4_Rdy
            	        
35618      ,	Rx_4_Tail
            	         
35619      ,	Rx_4_Vld
            	        
35620      ,	Sys_Clk
            	       
35621      ,	Sys_Clk_ClkS
            	            
35622      ,	Sys_Clk_En
            	          
35623      ,	Sys_Clk_EnS
            	           
35624      ,	Sys_Clk_RetRstN
            	               
35625      ,	Sys_Clk_RstN
            	            
35626      ,	Sys_Clk_Tm
            	          
35627      ,	Sys_Pwr_Idle
            	            
35628      ,	Sys_Pwr_WakeUp
            	              
35629      ,	Tx_Data
            	       
35630      ,	Tx_Head
            	       
35631      ,	Tx_Rdy
            	      
35632      ,	Tx_Tail
            	       
35633      ,	Tx_Vld
            	      
35634      ,	WakeUp_Rx_0
            	           
35635      ,	WakeUp_Rx_1
            	           
35636      ,	WakeUp_Rx_2
            	           
35637      ,	WakeUp_Rx_3
            	           
35638      ,	WakeUp_Rx_4
            	           
35639      );
             
35640      	input  [107:0] Rx_0_Data       ;
           	                                
35641      	input          Rx_0_Head       ;
           	                                
35642      	output         Rx_0_Rdy        ;
           	                                
35643      	input          Rx_0_Tail       ;
           	                                
35644      	input          Rx_0_Vld        ;
           	                                
35645      	input  [107:0] Rx_1_Data       ;
           	                                
35646      	input          Rx_1_Head       ;
           	                                
35647      	output         Rx_1_Rdy        ;
           	                                
35648      	input          Rx_1_Tail       ;
           	                                
35649      	input          Rx_1_Vld        ;
           	                                
35650      	input  [107:0] Rx_2_Data       ;
           	                                
35651      	input          Rx_2_Head       ;
           	                                
35652      	output         Rx_2_Rdy        ;
           	                                
35653      	input          Rx_2_Tail       ;
           	                                
35654      	input          Rx_2_Vld        ;
           	                                
35655      	input  [107:0] Rx_3_Data       ;
           	                                
35656      	input          Rx_3_Head       ;
           	                                
35657      	output         Rx_3_Rdy        ;
           	                                
35658      	input          Rx_3_Tail       ;
           	                                
35659      	input          Rx_3_Vld        ;
           	                                
35660      	input  [107:0] Rx_4_Data       ;
           	                                
35661      	input          Rx_4_Head       ;
           	                                
35662      	output         Rx_4_Rdy        ;
           	                                
35663      	input          Rx_4_Tail       ;
           	                                
35664      	input          Rx_4_Vld        ;
           	                                
35665      	input          Sys_Clk         ;
           	                                
35666      	input          Sys_Clk_ClkS    ;
           	                                
35667      	input          Sys_Clk_En      ;
           	                                
35668      	input          Sys_Clk_EnS     ;
           	                                
35669      	input          Sys_Clk_RetRstN ;
           	                                
35670      	input          Sys_Clk_RstN    ;
           	                                
35671      	input          Sys_Clk_Tm      ;
           	                                
35672      	output         Sys_Pwr_Idle    ;
           	                                
35673      	output         Sys_Pwr_WakeUp  ;
           	                                
35674      	output [107:0] Tx_Data         ;
           	                                
35675      	output         Tx_Head         ;
           	                                
35676      	input          Tx_Rdy          ;
           	                                
35677      	output         Tx_Tail         ;
           	                                
35678      	output         Tx_Vld          ;
           	                                
35679      	output         WakeUp_Rx_0     ;
           	                                
35680      	output         WakeUp_Rx_1     ;
           	                                
35681      	output         WakeUp_Rx_2     ;
           	                                
35682      	output         WakeUp_Rx_3     ;
           	                                
35683      	output         WakeUp_Rx_4     ;
           	                                
35684      	wire         CrtPwr_Idle   ;
           	                            
35685      	wire         CrtPwr_WakeUp ;
           	                            
35686      	wire [4:0]   Gnt           ;
           	                            
35687      	wire         LocPwr_WakeUp ;
           	                            
35688      	wire         MuxPwr_Idle   ;
           	                            
35689      	wire         MuxPwr_WakeUp ;
           	                            
35690      	wire         Rdy           ;
           	                            
35691      	wire [4:0]   Req           ;
           	                            
35692      	wire [4:0]   Req1          ;
           	                            
35693      	wire [4:0]   ReqArbIn      ;
           	                            
35694      	wire [107:0] Rx1_0_Data    ;
           	                            
35695      	wire         Rx1_0_Head    ;
           	                            
35696      	wire         Rx1_0_Rdy     ;
           	                            
35697      	wire         Rx1_0_Tail    ;
           	                            
35698      	wire         Rx1_0_Vld     ;
           	                            
35699      	wire [107:0] Rx1_1_Data    ;
           	                            
35700      	wire         Rx1_1_Head    ;
           	                            
35701      	wire         Rx1_1_Rdy     ;
           	                            
35702      	wire         Rx1_1_Tail    ;
           	                            
35703      	wire         Rx1_1_Vld     ;
           	                            
35704      	wire [107:0] Rx1_2_Data    ;
           	                            
35705      	wire         Rx1_2_Head    ;
           	                            
35706      	wire         Rx1_2_Rdy     ;
           	                            
35707      	wire         Rx1_2_Tail    ;
           	                            
35708      	wire         Rx1_2_Vld     ;
           	                            
35709      	wire [107:0] Rx1_3_Data    ;
           	                            
35710      	wire         Rx1_3_Head    ;
           	                            
35711      	wire         Rx1_3_Rdy     ;
           	                            
35712      	wire         Rx1_3_Tail    ;
           	                            
35713      	wire         Rx1_3_Vld     ;
           	                            
35714      	wire [107:0] Rx1_4_Data    ;
           	                            
35715      	wire         Rx1_4_Head    ;
           	                            
35716      	wire         Rx1_4_Rdy     ;
           	                            
35717      	wire         Rx1_4_Tail    ;
           	                            
35718      	wire         Rx1_4_Vld     ;
           	                            
35719      	wire [4:0]   RxLock        ;
           	                            
35720      	wire         SelPwr_Idle   ;
           	                            
35721      	wire         SelPwr_WakeUp ;
           	                            
35722      	wire [107:0] Tx1_Data      ;
           	                            
35723      	wire         Tx1_Head      ;
           	                            
35724      	wire         Tx1_Rdy       ;
           	                            
35725      	wire         Tx1_Tail      ;
           	                            
35726      	wire         Tx1_Vld       ;
           	                            
35727      	wire         Vld           ;
           	                            
35728      	rsnoc_z_H_R_U_A_Mc_R5c0 umc(
           	                            
35729      		.ReqIn( Req )
           		             
35730      	,	.ReqOut( Req1 )
           	 	               
35731      	,	.Sys_Clk( Sys_Clk )
           	 	                   
35732      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
35733      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
35734      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
35735      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
35736      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
35737      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
35738      	,	.Sys_Pwr_Idle( CrtPwr_Idle )
           	 	                            
35739      	,	.Sys_Pwr_WakeUp( CrtPwr_WakeUp )
           	 	                                
35740      	);
           	  
35741      	rsnoc_z_H_R_U_A_S_5205c437_R5 us5205c437(
           	                                         
35742      		.Gnt( Gnt )
           		           
35743      	,	.Rdy( Rdy )
           	 	           
35744      	,	.Req( Req1 )
           	 	            
35745      	,	.ReqArbIn( ReqArbIn )
           	 	                     
35746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
35747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
35748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
35749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
35750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
35751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
35752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
35753      	,	.Sys_Pwr_Idle( SelPwr_Idle )
           	 	                            
35754      	,	.Sys_Pwr_WakeUp( SelPwr_WakeUp )
           	 	                                
35755      	,	.Vld( Vld )
           	 	           
35756      	);
           	  
35757      	assign Rx1_0_Data = Rx_0_Data;
           	                              
35758      	assign Rx1_0_Head = Rx_0_Head;
           	                              
35759      	assign Rx1_0_Tail = Rx_0_Tail;
           	                              
35760      	assign Rx1_0_Vld = Rx_0_Vld;
           	                            
35761      	assign Rx1_1_Data = Rx_1_Data;
           	                              
35762      	assign Rx1_1_Head = Rx_1_Head;
           	                              
35763      	assign Rx1_1_Tail = Rx_1_Tail;
           	                              
35764      	assign Rx1_1_Vld = Rx_1_Vld;
           	                            
35765      	assign Rx1_2_Data = Rx_2_Data;
           	                              
35766      	assign Rx1_2_Head = Rx_2_Head;
           	                              
35767      	assign Rx1_2_Tail = Rx_2_Tail;
           	                              
35768      	assign Rx1_2_Vld = Rx_2_Vld;
           	                            
35769      	assign Rx1_3_Data = Rx_3_Data;
           	                              
35770      	assign Rx1_3_Head = Rx_3_Head;
           	                              
35771      	assign Rx1_3_Tail = Rx_3_Tail;
           	                              
35772      	assign Rx1_3_Vld = Rx_3_Vld;
           	                            
35773      	assign Rx1_4_Data = Rx_4_Data;
           	                              
35774      	assign Rx1_4_Head = Rx_4_Head;
           	                              
35775      	assign Rx1_4_Tail = Rx_4_Tail;
           	                              
35776      	assign Rx1_4_Vld = Rx_4_Vld;
           	                            
35777      	assign RxLock =
           	               
35778      		{	Rx1_4_Head & Rx1_4_Data [107]
           		 	                             
35779      		,	Rx1_3_Head & Rx1_3_Data [107]
           		 	                             
35780      		,	Rx1_2_Head & Rx1_2_Data [107]
           		 	                             
35781      		,	Rx1_1_Head & Rx1_1_Data [107]
           		 	                             
35782      		,	Rx1_0_Head & Rx1_0_Data [107]
           		 	                             
35783      		};
           		  
35784      	assign Tx1_Rdy = Tx_Rdy;
           	                        
35785      	rsnoc_z_H_R_U_A_M_2c157cd9_D108e0p0 Am(
           	                                       
35786      		.Gnt( Gnt )
           		           
35787      	,	.Rdy( Rdy )
           	 	           
35788      	,	.Req( Req )
           	 	           
35789      	,	.ReqArbIn( ReqArbIn )
           	 	                     
35790      	,	.Rx_0_Data( Rx1_0_Data )
           	 	                        
35791      	,	.Rx_0_Head( Rx1_0_Head )
           	 	                        
35792      	,	.Rx_0_Rdy( Rx1_0_Rdy )
           	 	                      
35793      	,	.Rx_0_Tail( Rx1_0_Tail )
           	 	                        
35794      	,	.Rx_0_Vld( Rx1_0_Vld )
           	 	                      
35795      	,	.Rx_1_Data( Rx1_1_Data )
           	 	                        
35796      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
35797      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
35798      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
35799      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
35800      	,	.Rx_2_Data( Rx1_2_Data )
           	 	                        
35801      	,	.Rx_2_Head( Rx1_2_Head )
           	 	                        
35802      	,	.Rx_2_Rdy( Rx1_2_Rdy )
           	 	                      
35803      	,	.Rx_2_Tail( Rx1_2_Tail )
           	 	                        
35804      	,	.Rx_2_Vld( Rx1_2_Vld )
           	 	                      
35805      	,	.Rx_3_Data( Rx1_3_Data )
           	 	                        
35806      	,	.Rx_3_Head( Rx1_3_Head )
           	 	                        
35807      	,	.Rx_3_Rdy( Rx1_3_Rdy )
           	 	                      
35808      	,	.Rx_3_Tail( Rx1_3_Tail )
           	 	                        
35809      	,	.Rx_3_Vld( Rx1_3_Vld )
           	 	                      
35810      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
35811      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
35812      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
35813      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
35814      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
35815      	,	.RxLock( RxLock )
           	 	                 
35816      	,	.Sys_Clk( Sys_Clk )
           	 	                   
35817      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
35818      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
35819      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
35820      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
35821      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
35822      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
35823      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
35824      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
35825      	,	.Tx_Data( Tx1_Data )
           	 	                    
35826      	,	.Tx_Head( Tx1_Head )
           	 	                    
35827      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
35828      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
35829      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
35830      	,	.Vld( Vld )
           	 	           
35831      	);
           	  
35832      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
35833      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
35834      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
35835      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
35836      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
35837      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
35838      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld;
           	                                                                            
35839      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
35840      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
35841      	assign Tx_Head = Tx1_Head;
           	                          
35842      	assign Tx_Tail = Tx1_Tail;
           	                          
35843      	assign Tx_Vld = Tx1_Vld;
           	                        
35844      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
35845      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
35846      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
35847      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
35848      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
35849      endmodule
                    
35850      
           
35851      
           
35852      
           
35853      // FlexNoC version    : 4.7.0
                                        
35854      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
35855      // Exported Structure : /Specification.Architecture.Structure
                                                                        
35856      // ExportOption       : /verilog
                                           
35857      
           
35858      `timescale 1ps/1ps
                             
35859      module rsnoc_z_T_C_S_C_L_R_S_L_6 ( I , O );
                                                      
35860      	input  [5:0] I ;
           	                
35861      	output [5:0] O ;
           	                
35862      	wire  u_13   ;
           	              
35863      	wire  u_2    ;
           	              
35864      	wire  u_214c ;
           	              
35865      	wire  u_c140 ;
           	              
35866      	wire  u_d73  ;
           	              
35867      	wire  u_ddb1 ;
           	              
35868      	wire  u_ff71 ;
           	              
35869      	assign u_d73 = I [0];
           	                     
35870      	assign u_214c = u_d73 | I [1];
           	                              
35871      	assign u_ddb1 = I [2];
           	                      
35872      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
35873      	assign u_13 = ~ u_ff71;
           	                       
35874      	assign u_c140 = I [4];
           	                      
35875      	assign u_2 = ~ u_214c;
           	                      
35876      	assign O =
           	          
35877      		{		u_13 & ~ u_c140 & I [5]
           		 		                       
35878      		,	u_13 & I [4]
           		 	            
35879      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
35880      		,	u_2 & I [2]
           		 	           
35881      		,		~ u_d73 & I [1]
           		 		               
35882      		,	I [0]
           		 	     
35883      		};
           		  
35884      endmodule
                    
35885      
           
35886      `timescale 1ps/1ps
                             
35887      module rsnoc_z_H_R_T_D_U_U_7663143a (
                                                
35888      	Rx_Data
           	       
35889      ,	Rx_Head
            	       
35890      ,	Rx_Rdy
            	      
35891      ,	Rx_Tail
            	       
35892      ,	Rx_Vld
            	      
35893      ,	Sys_Clk
            	       
35894      ,	Sys_Clk_ClkS
            	            
35895      ,	Sys_Clk_En
            	          
35896      ,	Sys_Clk_EnS
            	           
35897      ,	Sys_Clk_RetRstN
            	               
35898      ,	Sys_Clk_RstN
            	            
35899      ,	Sys_Clk_Tm
            	          
35900      ,	Sys_Pwr_Idle
            	            
35901      ,	Sys_Pwr_WakeUp
            	              
35902      ,	Tx_0_Data
            	         
35903      ,	Tx_0_Head
            	         
35904      ,	Tx_0_Rdy
            	        
35905      ,	Tx_0_Tail
            	         
35906      ,	Tx_0_Vld
            	        
35907      ,	Tx_1_Data
            	         
35908      ,	Tx_1_Head
            	         
35909      ,	Tx_1_Rdy
            	        
35910      ,	Tx_1_Tail
            	         
35911      ,	Tx_1_Vld
            	        
35912      ,	Tx_2_Data
            	         
35913      ,	Tx_2_Head
            	         
35914      ,	Tx_2_Rdy
            	        
35915      ,	Tx_2_Tail
            	         
35916      ,	Tx_2_Vld
            	        
35917      ,	Tx_3_Data
            	         
35918      ,	Tx_3_Head
            	         
35919      ,	Tx_3_Rdy
            	        
35920      ,	Tx_3_Tail
            	         
35921      ,	Tx_3_Vld
            	        
35922      ,	Tx_4_Data
            	         
35923      ,	Tx_4_Head
            	         
35924      ,	Tx_4_Rdy
            	        
35925      ,	Tx_4_Tail
            	         
35926      ,	Tx_4_Vld
            	        
35927      ,	Tx_5_Data
            	         
35928      ,	Tx_5_Head
            	         
35929      ,	Tx_5_Rdy
            	        
35930      ,	Tx_5_Tail
            	         
35931      ,	Tx_5_Vld
            	        
35932      ,	WakeUp_Rx
            	         
35933      );
             
35934      	input  [107:0] Rx_Data         ;
           	                                
35935      	input          Rx_Head         ;
           	                                
35936      	output         Rx_Rdy          ;
           	                                
35937      	input          Rx_Tail         ;
           	                                
35938      	input          Rx_Vld          ;
           	                                
35939      	input          Sys_Clk         ;
           	                                
35940      	input          Sys_Clk_ClkS    ;
           	                                
35941      	input          Sys_Clk_En      ;
           	                                
35942      	input          Sys_Clk_EnS     ;
           	                                
35943      	input          Sys_Clk_RetRstN ;
           	                                
35944      	input          Sys_Clk_RstN    ;
           	                                
35945      	input          Sys_Clk_Tm      ;
           	                                
35946      	output         Sys_Pwr_Idle    ;
           	                                
35947      	output         Sys_Pwr_WakeUp  ;
           	                                
35948      	output [107:0] Tx_0_Data       ;
           	                                
35949      	output         Tx_0_Head       ;
           	                                
35950      	input          Tx_0_Rdy        ;
           	                                
35951      	output         Tx_0_Tail       ;
           	                                
35952      	output         Tx_0_Vld        ;
           	                                
35953      	output [107:0] Tx_1_Data       ;
           	                                
35954      	output         Tx_1_Head       ;
           	                                
35955      	input          Tx_1_Rdy        ;
           	                                
35956      	output         Tx_1_Tail       ;
           	                                
35957      	output         Tx_1_Vld        ;
           	                                
35958      	output [107:0] Tx_2_Data       ;
           	                                
35959      	output         Tx_2_Head       ;
           	                                
35960      	input          Tx_2_Rdy        ;
           	                                
35961      	output         Tx_2_Tail       ;
           	                                
35962      	output         Tx_2_Vld        ;
           	                                
35963      	output [107:0] Tx_3_Data       ;
           	                                
35964      	output         Tx_3_Head       ;
           	                                
35965      	input          Tx_3_Rdy        ;
           	                                
35966      	output         Tx_3_Tail       ;
           	                                
35967      	output         Tx_3_Vld        ;
           	                                
35968      	output [107:0] Tx_4_Data       ;
           	                                
35969      	output         Tx_4_Head       ;
           	                                
35970      	input          Tx_4_Rdy        ;
           	                                
35971      	output         Tx_4_Tail       ;
           	                                
35972      	output         Tx_4_Vld        ;
           	                                
35973      	output [107:0] Tx_5_Data       ;
           	                                
35974      	output         Tx_5_Head       ;
           	                                
35975      	input          Tx_5_Rdy        ;
           	                                
35976      	output         Tx_5_Tail       ;
           	                                
35977      	output         Tx_5_Vld        ;
           	                                
35978      	output         WakeUp_Rx       ;
           	                                
35979      	wire [8:0]   u_34e6        ;
           	                            
35980      	wire [13:0]  u_3545        ;
           	                            
35981      	wire [13:0]  u_39a2        ;
           	                            
35982      	wire [8:0]   u_6599        ;
           	                            
35983      	wire [13:0]  u_67c4        ;
           	                            
35984      	wire [13:0]  u_70fe        ;
           	                            
35985      	reg  [5:0]   u_7c15        ;
           	                            
35986      	wire [13:0]  u_8495        ;
           	                            
35987      	wire [8:0]   u_8e3c        ;
           	                            
35988      	wire [8:0]   u_9776        ;
           	                            
35989      	wire [8:0]   u_a9ea        ;
           	                            
35990      	wire [5:0]   u_ab1f        ;
           	                            
35991      	wire [69:0]  Hdr           ;
           	                            
35992      	wire         HdrPwr_Idle   ;
           	                            
35993      	wire         HdrPwr_WakeUp ;
           	                            
35994      	wire [107:0] Int_Data      ;
           	                            
35995      	wire         Int_Head      ;
           	                            
35996      	wire         Int_Rdy       ;
           	                            
35997      	wire         Int_Tail      ;
           	                            
35998      	wire         Int_Vld       ;
           	                            
35999      	wire [5:0]   PortSel       ;
           	                            
36000      	wire [107:0] Rx1_Data      ;
           	                            
36001      	wire         Rx1_Head      ;
           	                            
36002      	wire         Rx1_Rdy       ;
           	                            
36003      	wire         Rx1_Tail      ;
           	                            
36004      	wire         Rx1_Vld       ;
           	                            
36005      	wire [5:0]   TblSel        ;
           	                            
36006      	wire [4:0]   TblSel1       ;
           	                            
36007      	wire [107:0] Tx1_0_Data    ;
           	                            
36008      	wire         Tx1_0_Head    ;
           	                            
36009      	wire         Tx1_0_Rdy     ;
           	                            
36010      	wire         Tx1_0_Tail    ;
           	                            
36011      	wire         Tx1_0_Vld     ;
           	                            
36012      	wire [107:0] Tx1_1_Data    ;
           	                            
36013      	wire         Tx1_1_Head    ;
           	                            
36014      	wire         Tx1_1_Rdy     ;
           	                            
36015      	wire         Tx1_1_Tail    ;
           	                            
36016      	wire         Tx1_1_Vld     ;
           	                            
36017      	wire [107:0] Tx1_2_Data    ;
           	                            
36018      	wire         Tx1_2_Head    ;
           	                            
36019      	wire         Tx1_2_Rdy     ;
           	                            
36020      	wire         Tx1_2_Tail    ;
           	                            
36021      	wire         Tx1_2_Vld     ;
           	                            
36022      	wire [107:0] Tx1_3_Data    ;
           	                            
36023      	wire         Tx1_3_Head    ;
           	                            
36024      	wire         Tx1_3_Rdy     ;
           	                            
36025      	wire         Tx1_3_Tail    ;
           	                            
36026      	wire         Tx1_3_Vld     ;
           	                            
36027      	wire [107:0] Tx1_4_Data    ;
           	                            
36028      	wire         Tx1_4_Head    ;
           	                            
36029      	wire         Tx1_4_Rdy     ;
           	                            
36030      	wire         Tx1_4_Tail    ;
           	                            
36031      	wire         Tx1_4_Vld     ;
           	                            
36032      	wire [107:0] Tx1_5_Data    ;
           	                            
36033      	wire         Tx1_5_Head    ;
           	                            
36034      	wire         Tx1_5_Rdy     ;
           	                            
36035      	wire         Tx1_5_Tail    ;
           	                            
36036      	wire         Tx1_5_Vld     ;
           	                            
36037      	assign Rx1_Data = Rx_Data;
           	                          
36038      	assign Rx1_Head = Rx_Head;
           	                          
36039      	assign Rx1_Tail = Rx_Tail;
           	                          
36040      	assign Rx1_Vld = Rx_Vld;
           	                        
36041      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
36042      	assign u_8495 = Hdr [68:55];
           	                            
36043      	assign u_34e6 = u_8495 [13:5];
           	                              
36044      	assign u_70fe = Hdr [68:55];
           	                            
36045      	assign u_9776 = u_70fe [13:5];
           	                              
36046      	assign u_67c4 = Hdr [68:55];
           	                            
36047      	assign u_8e3c = u_67c4 [13:5];
           	                              
36048      	assign u_39a2 = Hdr [68:55];
           	                            
36049      	assign u_a9ea = u_39a2 [13:5];
           	                              
36050      	assign u_3545 = Hdr [68:55];
           	                            
36051      	assign u_6599 = u_3545 [13:5];
           	                              
36052      	assign TblSel1 =
           	                
36053      		{		( u_34e6 & 9'b000001011 ) == 9'b000001001
           		 		                                         
36054      		,		( u_9776 & 9'b000010011 ) == 9'b000010010
           		 		                                         
36055      		,		( u_8e3c & 9'b000011011 ) == 9'b000011011
           		 		                                         
36056      		,		( u_a9ea & 9'b000001011 ) == 9'b000001000
           		 		                                         
36057      		,		( u_6599 & 9'b000011101 ) == 9'b000010001
           		 		                                         
36058      		};
           		  
36059      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35632      ,	Tx_Tail
           <font color = "green">-1-</font> 	       
35633      ,	Tx_Vld
           <font color = "green">==></font>
35634      ,	WakeUp_Rx_0
           <font color = "red">-2-</font> 	           
35635      ,	WakeUp_Rx_1
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_378977'>
<a name="inst_tag_378977_Line"></a>
<b>Line Coverage for Instance : <a href="mod1180.html#inst_tag_378977" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_dma_axi_m1_I</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35632</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
35631                   ,	Tx_Rdy
35632      1/1          ,	Tx_Tail
35633      1/1          ,	Tx_Vld
35634      1/1          ,	WakeUp_Rx_0
35635      <font color = "red">0/1     ==>  ,	WakeUp_Rx_1</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_378977_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1180.html#inst_tag_378977" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_dma_axi_m1_I</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35614
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_378977_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1180.html#inst_tag_378977" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_dma_axi_m1_I</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">115</td>
<td class="rt">4</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">4256</td>
<td class="rt">104</td>
<td class="rt">2.44  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2128</td>
<td class="rt">99</td>
<td class="rt">4.65  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2128</td>
<td class="rt">5</td>
<td class="rt">0.23  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">4</td>
<td class="rt">8.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1796</td>
<td class="rt">20</td>
<td class="rt">1.11  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">898</td>
<td class="rt">16</td>
<td class="rt">1.78  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">898</td>
<td class="rt">4</td>
<td class="rt">0.45  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">65</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2460</td>
<td class="rt">84</td>
<td class="rt">3.41  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1230</td>
<td class="rt">83</td>
<td class="rt">6.75  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1230</td>
<td class="rt">1</td>
<td class="rt">0.08  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3d0f[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3d0f[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4649[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4649[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70a0[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70a0[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_79da[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_79da[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ab1f[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[59:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[63:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[66:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_3_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[104:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_3_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_378977_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1180.html#inst_tag_378977" >config_ss_tb.DUT.flexnoc.Switch6_main.Demux_dma_axi_m1_I</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">35614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35632</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35614      ,	Rx_3_Vld
            	        
35615      ,	Rx_4_Data
            	         
35616      ,	Rx_4_Head
            	         
35617      ,	Rx_4_Rdy
            	        
35618      ,	Rx_4_Tail
            	         
35619      ,	Rx_4_Vld
            	        
35620      ,	Sys_Clk
            	       
35621      ,	Sys_Clk_ClkS
            	            
35622      ,	Sys_Clk_En
            	          
35623      ,	Sys_Clk_EnS
            	           
35624      ,	Sys_Clk_RetRstN
            	               
35625      ,	Sys_Clk_RstN
            	            
35626      ,	Sys_Clk_Tm
            	          
35627      ,	Sys_Pwr_Idle
            	            
35628      ,	Sys_Pwr_WakeUp
            	              
35629      ,	Tx_Data
            	       
35630      ,	Tx_Head
            	       
35631      ,	Tx_Rdy
            	      
35632      ,	Tx_Tail
            	       
35633      ,	Tx_Vld
            	      
35634      ,	WakeUp_Rx_0
            	           
35635      ,	WakeUp_Rx_1
            	           
35636      ,	WakeUp_Rx_2
            	           
35637      ,	WakeUp_Rx_3
            	           
35638      ,	WakeUp_Rx_4
            	           
35639      );
             
35640      	input  [107:0] Rx_0_Data       ;
           	                                
35641      	input          Rx_0_Head       ;
           	                                
35642      	output         Rx_0_Rdy        ;
           	                                
35643      	input          Rx_0_Tail       ;
           	                                
35644      	input          Rx_0_Vld        ;
           	                                
35645      	input  [107:0] Rx_1_Data       ;
           	                                
35646      	input          Rx_1_Head       ;
           	                                
35647      	output         Rx_1_Rdy        ;
           	                                
35648      	input          Rx_1_Tail       ;
           	                                
35649      	input          Rx_1_Vld        ;
           	                                
35650      	input  [107:0] Rx_2_Data       ;
           	                                
35651      	input          Rx_2_Head       ;
           	                                
35652      	output         Rx_2_Rdy        ;
           	                                
35653      	input          Rx_2_Tail       ;
           	                                
35654      	input          Rx_2_Vld        ;
           	                                
35655      	input  [107:0] Rx_3_Data       ;
           	                                
35656      	input          Rx_3_Head       ;
           	                                
35657      	output         Rx_3_Rdy        ;
           	                                
35658      	input          Rx_3_Tail       ;
           	                                
35659      	input          Rx_3_Vld        ;
           	                                
35660      	input  [107:0] Rx_4_Data       ;
           	                                
35661      	input          Rx_4_Head       ;
           	                                
35662      	output         Rx_4_Rdy        ;
           	                                
35663      	input          Rx_4_Tail       ;
           	                                
35664      	input          Rx_4_Vld        ;
           	                                
35665      	input          Sys_Clk         ;
           	                                
35666      	input          Sys_Clk_ClkS    ;
           	                                
35667      	input          Sys_Clk_En      ;
           	                                
35668      	input          Sys_Clk_EnS     ;
           	                                
35669      	input          Sys_Clk_RetRstN ;
           	                                
35670      	input          Sys_Clk_RstN    ;
           	                                
35671      	input          Sys_Clk_Tm      ;
           	                                
35672      	output         Sys_Pwr_Idle    ;
           	                                
35673      	output         Sys_Pwr_WakeUp  ;
           	                                
35674      	output [107:0] Tx_Data         ;
           	                                
35675      	output         Tx_Head         ;
           	                                
35676      	input          Tx_Rdy          ;
           	                                
35677      	output         Tx_Tail         ;
           	                                
35678      	output         Tx_Vld          ;
           	                                
35679      	output         WakeUp_Rx_0     ;
           	                                
35680      	output         WakeUp_Rx_1     ;
           	                                
35681      	output         WakeUp_Rx_2     ;
           	                                
35682      	output         WakeUp_Rx_3     ;
           	                                
35683      	output         WakeUp_Rx_4     ;
           	                                
35684      	wire         CrtPwr_Idle   ;
           	                            
35685      	wire         CrtPwr_WakeUp ;
           	                            
35686      	wire [4:0]   Gnt           ;
           	                            
35687      	wire         LocPwr_WakeUp ;
           	                            
35688      	wire         MuxPwr_Idle   ;
           	                            
35689      	wire         MuxPwr_WakeUp ;
           	                            
35690      	wire         Rdy           ;
           	                            
35691      	wire [4:0]   Req           ;
           	                            
35692      	wire [4:0]   Req1          ;
           	                            
35693      	wire [4:0]   ReqArbIn      ;
           	                            
35694      	wire [107:0] Rx1_0_Data    ;
           	                            
35695      	wire         Rx1_0_Head    ;
           	                            
35696      	wire         Rx1_0_Rdy     ;
           	                            
35697      	wire         Rx1_0_Tail    ;
           	                            
35698      	wire         Rx1_0_Vld     ;
           	                            
35699      	wire [107:0] Rx1_1_Data    ;
           	                            
35700      	wire         Rx1_1_Head    ;
           	                            
35701      	wire         Rx1_1_Rdy     ;
           	                            
35702      	wire         Rx1_1_Tail    ;
           	                            
35703      	wire         Rx1_1_Vld     ;
           	                            
35704      	wire [107:0] Rx1_2_Data    ;
           	                            
35705      	wire         Rx1_2_Head    ;
           	                            
35706      	wire         Rx1_2_Rdy     ;
           	                            
35707      	wire         Rx1_2_Tail    ;
           	                            
35708      	wire         Rx1_2_Vld     ;
           	                            
35709      	wire [107:0] Rx1_3_Data    ;
           	                            
35710      	wire         Rx1_3_Head    ;
           	                            
35711      	wire         Rx1_3_Rdy     ;
           	                            
35712      	wire         Rx1_3_Tail    ;
           	                            
35713      	wire         Rx1_3_Vld     ;
           	                            
35714      	wire [107:0] Rx1_4_Data    ;
           	                            
35715      	wire         Rx1_4_Head    ;
           	                            
35716      	wire         Rx1_4_Rdy     ;
           	                            
35717      	wire         Rx1_4_Tail    ;
           	                            
35718      	wire         Rx1_4_Vld     ;
           	                            
35719      	wire [4:0]   RxLock        ;
           	                            
35720      	wire         SelPwr_Idle   ;
           	                            
35721      	wire         SelPwr_WakeUp ;
           	                            
35722      	wire [107:0] Tx1_Data      ;
           	                            
35723      	wire         Tx1_Head      ;
           	                            
35724      	wire         Tx1_Rdy       ;
           	                            
35725      	wire         Tx1_Tail      ;
           	                            
35726      	wire         Tx1_Vld       ;
           	                            
35727      	wire         Vld           ;
           	                            
35728      	rsnoc_z_H_R_U_A_Mc_R5c0 umc(
           	                            
35729      		.ReqIn( Req )
           		             
35730      	,	.ReqOut( Req1 )
           	 	               
35731      	,	.Sys_Clk( Sys_Clk )
           	 	                   
35732      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
35733      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
35734      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
35735      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
35736      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
35737      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
35738      	,	.Sys_Pwr_Idle( CrtPwr_Idle )
           	 	                            
35739      	,	.Sys_Pwr_WakeUp( CrtPwr_WakeUp )
           	 	                                
35740      	);
           	  
35741      	rsnoc_z_H_R_U_A_S_5205c437_R5 us5205c437(
           	                                         
35742      		.Gnt( Gnt )
           		           
35743      	,	.Rdy( Rdy )
           	 	           
35744      	,	.Req( Req1 )
           	 	            
35745      	,	.ReqArbIn( ReqArbIn )
           	 	                     
35746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
35747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
35748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
35749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
35750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
35751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
35752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
35753      	,	.Sys_Pwr_Idle( SelPwr_Idle )
           	 	                            
35754      	,	.Sys_Pwr_WakeUp( SelPwr_WakeUp )
           	 	                                
35755      	,	.Vld( Vld )
           	 	           
35756      	);
           	  
35757      	assign Rx1_0_Data = Rx_0_Data;
           	                              
35758      	assign Rx1_0_Head = Rx_0_Head;
           	                              
35759      	assign Rx1_0_Tail = Rx_0_Tail;
           	                              
35760      	assign Rx1_0_Vld = Rx_0_Vld;
           	                            
35761      	assign Rx1_1_Data = Rx_1_Data;
           	                              
35762      	assign Rx1_1_Head = Rx_1_Head;
           	                              
35763      	assign Rx1_1_Tail = Rx_1_Tail;
           	                              
35764      	assign Rx1_1_Vld = Rx_1_Vld;
           	                            
35765      	assign Rx1_2_Data = Rx_2_Data;
           	                              
35766      	assign Rx1_2_Head = Rx_2_Head;
           	                              
35767      	assign Rx1_2_Tail = Rx_2_Tail;
           	                              
35768      	assign Rx1_2_Vld = Rx_2_Vld;
           	                            
35769      	assign Rx1_3_Data = Rx_3_Data;
           	                              
35770      	assign Rx1_3_Head = Rx_3_Head;
           	                              
35771      	assign Rx1_3_Tail = Rx_3_Tail;
           	                              
35772      	assign Rx1_3_Vld = Rx_3_Vld;
           	                            
35773      	assign Rx1_4_Data = Rx_4_Data;
           	                              
35774      	assign Rx1_4_Head = Rx_4_Head;
           	                              
35775      	assign Rx1_4_Tail = Rx_4_Tail;
           	                              
35776      	assign Rx1_4_Vld = Rx_4_Vld;
           	                            
35777      	assign RxLock =
           	               
35778      		{	Rx1_4_Head & Rx1_4_Data [107]
           		 	                             
35779      		,	Rx1_3_Head & Rx1_3_Data [107]
           		 	                             
35780      		,	Rx1_2_Head & Rx1_2_Data [107]
           		 	                             
35781      		,	Rx1_1_Head & Rx1_1_Data [107]
           		 	                             
35782      		,	Rx1_0_Head & Rx1_0_Data [107]
           		 	                             
35783      		};
           		  
35784      	assign Tx1_Rdy = Tx_Rdy;
           	                        
35785      	rsnoc_z_H_R_U_A_M_2c157cd9_D108e0p0 Am(
           	                                       
35786      		.Gnt( Gnt )
           		           
35787      	,	.Rdy( Rdy )
           	 	           
35788      	,	.Req( Req )
           	 	           
35789      	,	.ReqArbIn( ReqArbIn )
           	 	                     
35790      	,	.Rx_0_Data( Rx1_0_Data )
           	 	                        
35791      	,	.Rx_0_Head( Rx1_0_Head )
           	 	                        
35792      	,	.Rx_0_Rdy( Rx1_0_Rdy )
           	 	                      
35793      	,	.Rx_0_Tail( Rx1_0_Tail )
           	 	                        
35794      	,	.Rx_0_Vld( Rx1_0_Vld )
           	 	                      
35795      	,	.Rx_1_Data( Rx1_1_Data )
           	 	                        
35796      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
35797      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
35798      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
35799      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
35800      	,	.Rx_2_Data( Rx1_2_Data )
           	 	                        
35801      	,	.Rx_2_Head( Rx1_2_Head )
           	 	                        
35802      	,	.Rx_2_Rdy( Rx1_2_Rdy )
           	 	                      
35803      	,	.Rx_2_Tail( Rx1_2_Tail )
           	 	                        
35804      	,	.Rx_2_Vld( Rx1_2_Vld )
           	 	                      
35805      	,	.Rx_3_Data( Rx1_3_Data )
           	 	                        
35806      	,	.Rx_3_Head( Rx1_3_Head )
           	 	                        
35807      	,	.Rx_3_Rdy( Rx1_3_Rdy )
           	 	                      
35808      	,	.Rx_3_Tail( Rx1_3_Tail )
           	 	                        
35809      	,	.Rx_3_Vld( Rx1_3_Vld )
           	 	                      
35810      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
35811      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
35812      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
35813      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
35814      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
35815      	,	.RxLock( RxLock )
           	 	                 
35816      	,	.Sys_Clk( Sys_Clk )
           	 	                   
35817      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
35818      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
35819      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
35820      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
35821      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
35822      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
35823      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
35824      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
35825      	,	.Tx_Data( Tx1_Data )
           	 	                    
35826      	,	.Tx_Head( Tx1_Head )
           	 	                    
35827      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
35828      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
35829      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
35830      	,	.Vld( Vld )
           	 	           
35831      	);
           	  
35832      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
35833      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
35834      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
35835      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
35836      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
35837      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
35838      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld;
           	                                                                            
35839      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
35840      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
35841      	assign Tx_Head = Tx1_Head;
           	                          
35842      	assign Tx_Tail = Tx1_Tail;
           	                          
35843      	assign Tx_Vld = Tx1_Vld;
           	                        
35844      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
35845      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
35846      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
35847      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
35848      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
35849      endmodule
                    
35850      
           
35851      
           
35852      
           
35853      // FlexNoC version    : 4.7.0
                                        
35854      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
35855      // Exported Structure : /Specification.Architecture.Structure
                                                                        
35856      // ExportOption       : /verilog
                                           
35857      
           
35858      `timescale 1ps/1ps
                             
35859      module rsnoc_z_T_C_S_C_L_R_S_L_6 ( I , O );
                                                      
35860      	input  [5:0] I ;
           	                
35861      	output [5:0] O ;
           	                
35862      	wire  u_13   ;
           	              
35863      	wire  u_2    ;
           	              
35864      	wire  u_214c ;
           	              
35865      	wire  u_c140 ;
           	              
35866      	wire  u_d73  ;
           	              
35867      	wire  u_ddb1 ;
           	              
35868      	wire  u_ff71 ;
           	              
35869      	assign u_d73 = I [0];
           	                     
35870      	assign u_214c = u_d73 | I [1];
           	                              
35871      	assign u_ddb1 = I [2];
           	                      
35872      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
35873      	assign u_13 = ~ u_ff71;
           	                       
35874      	assign u_c140 = I [4];
           	                      
35875      	assign u_2 = ~ u_214c;
           	                      
35876      	assign O =
           	          
35877      		{		u_13 & ~ u_c140 & I [5]
           		 		                       
35878      		,	u_13 & I [4]
           		 	            
35879      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
35880      		,	u_2 & I [2]
           		 	           
35881      		,		~ u_d73 & I [1]
           		 		               
35882      		,	I [0]
           		 	     
35883      		};
           		  
35884      endmodule
                    
35885      
           
35886      `timescale 1ps/1ps
                             
35887      module rsnoc_z_H_R_T_D_U_U_7663143a (
                                                
35888      	Rx_Data
           	       
35889      ,	Rx_Head
            	       
35890      ,	Rx_Rdy
            	      
35891      ,	Rx_Tail
            	       
35892      ,	Rx_Vld
            	      
35893      ,	Sys_Clk
            	       
35894      ,	Sys_Clk_ClkS
            	            
35895      ,	Sys_Clk_En
            	          
35896      ,	Sys_Clk_EnS
            	           
35897      ,	Sys_Clk_RetRstN
            	               
35898      ,	Sys_Clk_RstN
            	            
35899      ,	Sys_Clk_Tm
            	          
35900      ,	Sys_Pwr_Idle
            	            
35901      ,	Sys_Pwr_WakeUp
            	              
35902      ,	Tx_0_Data
            	         
35903      ,	Tx_0_Head
            	         
35904      ,	Tx_0_Rdy
            	        
35905      ,	Tx_0_Tail
            	         
35906      ,	Tx_0_Vld
            	        
35907      ,	Tx_1_Data
            	         
35908      ,	Tx_1_Head
            	         
35909      ,	Tx_1_Rdy
            	        
35910      ,	Tx_1_Tail
            	         
35911      ,	Tx_1_Vld
            	        
35912      ,	Tx_2_Data
            	         
35913      ,	Tx_2_Head
            	         
35914      ,	Tx_2_Rdy
            	        
35915      ,	Tx_2_Tail
            	         
35916      ,	Tx_2_Vld
            	        
35917      ,	Tx_3_Data
            	         
35918      ,	Tx_3_Head
            	         
35919      ,	Tx_3_Rdy
            	        
35920      ,	Tx_3_Tail
            	         
35921      ,	Tx_3_Vld
            	        
35922      ,	Tx_4_Data
            	         
35923      ,	Tx_4_Head
            	         
35924      ,	Tx_4_Rdy
            	        
35925      ,	Tx_4_Tail
            	         
35926      ,	Tx_4_Vld
            	        
35927      ,	Tx_5_Data
            	         
35928      ,	Tx_5_Head
            	         
35929      ,	Tx_5_Rdy
            	        
35930      ,	Tx_5_Tail
            	         
35931      ,	Tx_5_Vld
            	        
35932      ,	WakeUp_Rx
            	         
35933      );
             
35934      	input  [107:0] Rx_Data         ;
           	                                
35935      	input          Rx_Head         ;
           	                                
35936      	output         Rx_Rdy          ;
           	                                
35937      	input          Rx_Tail         ;
           	                                
35938      	input          Rx_Vld          ;
           	                                
35939      	input          Sys_Clk         ;
           	                                
35940      	input          Sys_Clk_ClkS    ;
           	                                
35941      	input          Sys_Clk_En      ;
           	                                
35942      	input          Sys_Clk_EnS     ;
           	                                
35943      	input          Sys_Clk_RetRstN ;
           	                                
35944      	input          Sys_Clk_RstN    ;
           	                                
35945      	input          Sys_Clk_Tm      ;
           	                                
35946      	output         Sys_Pwr_Idle    ;
           	                                
35947      	output         Sys_Pwr_WakeUp  ;
           	                                
35948      	output [107:0] Tx_0_Data       ;
           	                                
35949      	output         Tx_0_Head       ;
           	                                
35950      	input          Tx_0_Rdy        ;
           	                                
35951      	output         Tx_0_Tail       ;
           	                                
35952      	output         Tx_0_Vld        ;
           	                                
35953      	output [107:0] Tx_1_Data       ;
           	                                
35954      	output         Tx_1_Head       ;
           	                                
35955      	input          Tx_1_Rdy        ;
           	                                
35956      	output         Tx_1_Tail       ;
           	                                
35957      	output         Tx_1_Vld        ;
           	                                
35958      	output [107:0] Tx_2_Data       ;
           	                                
35959      	output         Tx_2_Head       ;
           	                                
35960      	input          Tx_2_Rdy        ;
           	                                
35961      	output         Tx_2_Tail       ;
           	                                
35962      	output         Tx_2_Vld        ;
           	                                
35963      	output [107:0] Tx_3_Data       ;
           	                                
35964      	output         Tx_3_Head       ;
           	                                
35965      	input          Tx_3_Rdy        ;
           	                                
35966      	output         Tx_3_Tail       ;
           	                                
35967      	output         Tx_3_Vld        ;
           	                                
35968      	output [107:0] Tx_4_Data       ;
           	                                
35969      	output         Tx_4_Head       ;
           	                                
35970      	input          Tx_4_Rdy        ;
           	                                
35971      	output         Tx_4_Tail       ;
           	                                
35972      	output         Tx_4_Vld        ;
           	                                
35973      	output [107:0] Tx_5_Data       ;
           	                                
35974      	output         Tx_5_Head       ;
           	                                
35975      	input          Tx_5_Rdy        ;
           	                                
35976      	output         Tx_5_Tail       ;
           	                                
35977      	output         Tx_5_Vld        ;
           	                                
35978      	output         WakeUp_Rx       ;
           	                                
35979      	wire [8:0]   u_34e6        ;
           	                            
35980      	wire [13:0]  u_3545        ;
           	                            
35981      	wire [13:0]  u_39a2        ;
           	                            
35982      	wire [8:0]   u_6599        ;
           	                            
35983      	wire [13:0]  u_67c4        ;
           	                            
35984      	wire [13:0]  u_70fe        ;
           	                            
35985      	reg  [5:0]   u_7c15        ;
           	                            
35986      	wire [13:0]  u_8495        ;
           	                            
35987      	wire [8:0]   u_8e3c        ;
           	                            
35988      	wire [8:0]   u_9776        ;
           	                            
35989      	wire [8:0]   u_a9ea        ;
           	                            
35990      	wire [5:0]   u_ab1f        ;
           	                            
35991      	wire [69:0]  Hdr           ;
           	                            
35992      	wire         HdrPwr_Idle   ;
           	                            
35993      	wire         HdrPwr_WakeUp ;
           	                            
35994      	wire [107:0] Int_Data      ;
           	                            
35995      	wire         Int_Head      ;
           	                            
35996      	wire         Int_Rdy       ;
           	                            
35997      	wire         Int_Tail      ;
           	                            
35998      	wire         Int_Vld       ;
           	                            
35999      	wire [5:0]   PortSel       ;
           	                            
36000      	wire [107:0] Rx1_Data      ;
           	                            
36001      	wire         Rx1_Head      ;
           	                            
36002      	wire         Rx1_Rdy       ;
           	                            
36003      	wire         Rx1_Tail      ;
           	                            
36004      	wire         Rx1_Vld       ;
           	                            
36005      	wire [5:0]   TblSel        ;
           	                            
36006      	wire [4:0]   TblSel1       ;
           	                            
36007      	wire [107:0] Tx1_0_Data    ;
           	                            
36008      	wire         Tx1_0_Head    ;
           	                            
36009      	wire         Tx1_0_Rdy     ;
           	                            
36010      	wire         Tx1_0_Tail    ;
           	                            
36011      	wire         Tx1_0_Vld     ;
           	                            
36012      	wire [107:0] Tx1_1_Data    ;
           	                            
36013      	wire         Tx1_1_Head    ;
           	                            
36014      	wire         Tx1_1_Rdy     ;
           	                            
36015      	wire         Tx1_1_Tail    ;
           	                            
36016      	wire         Tx1_1_Vld     ;
           	                            
36017      	wire [107:0] Tx1_2_Data    ;
           	                            
36018      	wire         Tx1_2_Head    ;
           	                            
36019      	wire         Tx1_2_Rdy     ;
           	                            
36020      	wire         Tx1_2_Tail    ;
           	                            
36021      	wire         Tx1_2_Vld     ;
           	                            
36022      	wire [107:0] Tx1_3_Data    ;
           	                            
36023      	wire         Tx1_3_Head    ;
           	                            
36024      	wire         Tx1_3_Rdy     ;
           	                            
36025      	wire         Tx1_3_Tail    ;
           	                            
36026      	wire         Tx1_3_Vld     ;
           	                            
36027      	wire [107:0] Tx1_4_Data    ;
           	                            
36028      	wire         Tx1_4_Head    ;
           	                            
36029      	wire         Tx1_4_Rdy     ;
           	                            
36030      	wire         Tx1_4_Tail    ;
           	                            
36031      	wire         Tx1_4_Vld     ;
           	                            
36032      	wire [107:0] Tx1_5_Data    ;
           	                            
36033      	wire         Tx1_5_Head    ;
           	                            
36034      	wire         Tx1_5_Rdy     ;
           	                            
36035      	wire         Tx1_5_Tail    ;
           	                            
36036      	wire         Tx1_5_Vld     ;
           	                            
36037      	assign Rx1_Data = Rx_Data;
           	                          
36038      	assign Rx1_Head = Rx_Head;
           	                          
36039      	assign Rx1_Tail = Rx_Tail;
           	                          
36040      	assign Rx1_Vld = Rx_Vld;
           	                        
36041      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
36042      	assign u_8495 = Hdr [68:55];
           	                            
36043      	assign u_34e6 = u_8495 [13:5];
           	                              
36044      	assign u_70fe = Hdr [68:55];
           	                            
36045      	assign u_9776 = u_70fe [13:5];
           	                              
36046      	assign u_67c4 = Hdr [68:55];
           	                            
36047      	assign u_8e3c = u_67c4 [13:5];
           	                              
36048      	assign u_39a2 = Hdr [68:55];
           	                            
36049      	assign u_a9ea = u_39a2 [13:5];
           	                              
36050      	assign u_3545 = Hdr [68:55];
           	                            
36051      	assign u_6599 = u_3545 [13:5];
           	                              
36052      	assign TblSel1 =
           	                
36053      		{		( u_34e6 & 9'b000001011 ) == 9'b000001001
           		 		                                         
36054      		,		( u_9776 & 9'b000010011 ) == 9'b000010010
           		 		                                         
36055      		,		( u_8e3c & 9'b000011011 ) == 9'b000011011
           		 		                                         
36056      		,		( u_a9ea & 9'b000001011 ) == 9'b000001000
           		 		                                         
36057      		,		( u_6599 & 9'b000011101 ) == 9'b000010001
           		 		                                         
36058      		};
           		  
36059      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35632      ,	Tx_Tail
           <font color = "green">-1-</font> 	       
35633      ,	Tx_Vld
           <font color = "green">==></font>
35634      ,	WakeUp_Rx_0
           <font color = "red">-2-</font> 	           
35635      ,	WakeUp_Rx_1
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_378977">
    <li>
      <a href="#inst_tag_378977_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_378977_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_378977_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_378977_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_378978">
    <li>
      <a href="#inst_tag_378978_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_378978_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_378978_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_378978_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_D_U_U_714afdea">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
