#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 30 20:15:17 2022
# Process ID: 24548
# Current directory: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19824 H:\ZYNQ\lly_study_work\DDR3_1bit\DDR3_bit\DDR3_bit.xpr
# Log file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/vivado.log
# Journal file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.oopen_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 807.137 ; gain = 171.273
update_compile_order -fileset sources_launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] ZYNQ_axi_smc_0: RUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of RDATA (32).
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] ZYNQ_axi_smc_0: WUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of WDATA (32).
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <H:\ZYNQ\lly_study_work\DDR3_1bit\DDR3_bit\DDR3_bit.srcs\sources_1\bd\ZYNQ\ZYNQ.bd> 
VHDL Output written to : H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v
VHDL Output written to : H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/sim/ZYNQ.v
VHDL Output written to : H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
Exporting to file h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/hw_handoff/ZYNQ_axi_smc_0.hwh
Generated Block Design Tcl file h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/hw_handoff/ZYNQ_axi_smc_0_bd.tcl
Generated Hardware Definition File h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/synth/ZYNQ_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/hw_handoff/ZYNQ_system_ila_0_0.hwh
Generated Block Design Tcl file h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/hw_handoff/ZYNQ_system_ila_0_0_bd.tcl
Generated Hardware Definition File h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/synth/ZYNQ_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/hw_handoff/ZYNQ.hwh
Generated Block Design Tcl file H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/hw_handoff/ZYNQ_bd.tcl
Generated Hardware Definition File H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.hwdef
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:myip:1.0 - myip_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Successfully read diagram <ZYNQ> from BD file <H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd>
validate_bd_design -force
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] ZYNQ_axi_smc_0: RUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of RDATA (32).
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] ZYNQ_axi_smc_0: WUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of WDATA (32).
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_ILA_CLK_FREQ(50000000) on '/ila_lib' with propagated value(5e+07). Command ignored
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1383.465 ; gain = 3.336
generate_target all [get_files  H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
INFO: [BD 41-1662] The design 'ZYNQ.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\ZYNQ\lly_study_work\DDR3_1bit\DDR3_bit\DDR3_bit.srcs\sources_1\bd\ZYNQ\ZYNQ.bd> 
Wrote  : <H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ui/bd_bdecc542.ui> 
VHDL Output written to : H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v
VHDL Output written to : H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/sim/ZYNQ.v
VHDL Output written to : H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
Exporting to file h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/hw_handoff/ZYNQ_axi_smc_0.hwh
Generated Block Design Tcl file h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/hw_handoff/ZYNQ_axi_smc_0_bd.tcl
Generated Hardware Definition File h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/synth/ZYNQ_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(clock)' for ZYNQ_rst_ps7_0_50M_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/hw_handoff/ZYNQ_system_ila_0_0.hwh
Generated Block Design Tcl file h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/hw_handoff/ZYNQ_system_ila_0_0_bd.tcl
Generated Hardware Definition File h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/synth/ZYNQ_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/hw_handoff/ZYNQ.hwh
Generated Block Design Tcl file H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/hw_handoff/ZYNQ_bd.tcl
Generated Hardware Definition File H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1540.750 ; gain = 157.285
catch { config_ip_cache -export [get_ips -all ZYNQ_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all ZYNQ_myip_0_0] }
catch { config_ip_cache -export [get_ips -all ZYNQ_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all ZYNQ_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all ZYNQ_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all ZYNQ_util_vector_logic_0_0] }
export_ip_user_files -of_objects [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
reset_run ZYNQ_system_ila_0_0_synth_1
reset_run ZYNQ_processing_system7_0_0_synth_1
reset_run ZYNQ_rst_ps7_0_50M_0_synth_1
reset_run ZYNQ_axi_smc_0_synth_1
reset_run ZYNQ_myip_0_0_synth_1
reset_run ZYNQ_util_vector_logic_0_0_synth_1
launch_runs -jobs 4 {ZYNQ_system_ila_0_0_synth_1 ZYNQ_processing_system7_0_0_synth_1 ZYNQ_rst_ps7_0_50M_0_synth_1 ZYNQ_axi_smc_0_synth_1 ZYNQ_myip_0_0_synth_1 ZYNQ_util_vector_logic_0_0_synth_1}
[Tue Aug 30 20:28:59 2022] Launched ZYNQ_system_ila_0_0_synth_1, ZYNQ_processing_system7_0_0_synth_1, ZYNQ_rst_ps7_0_50M_0_synth_1, ZYNQ_axi_smc_0_synth_1, ZYNQ_myip_0_0_synth_1, ZYNQ_util_vector_logic_0_0_synth_1...
Run output will be captured here:
ZYNQ_system_ila_0_0_synth_1: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.runs/ZYNQ_system_ila_0_0_synth_1/runme.log
ZYNQ_processing_system7_0_0_synth_1: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.runs/ZYNQ_processing_system7_0_0_synth_1/runme.log
ZYNQ_rst_ps7_0_50M_0_synth_1: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.runs/ZYNQ_rst_ps7_0_50M_0_synth_1/runme.log
ZYNQ_axi_smc_0_synth_1: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.runs/ZYNQ_axi_smc_0_synth_1/runme.log
ZYNQ_myip_0_0_synth_1: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.runs/ZYNQ_myip_0_0_synth_1/runme.log
ZYNQ_util_vector_logic_0_0_synth_1: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.runs/ZYNQ_util_vector_logic_0_0_synth_1/runme.log
export_simulation -of_objects [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -directory H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.ip_user_files/sim_scripts -ip_user_files_dir H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.ip_user_files -ipstatic_source_dir H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/modelsim} {questa=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/questa} {riviera=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/riviera} {activehdl=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -top
add_files -norecurse H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 21:22:10 2022...
