
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003578                       # Number of seconds simulated
sim_ticks                                  3577985517                       # Number of ticks simulated
final_tick                               533142365454                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142327                       # Simulator instruction rate (inst/s)
host_op_rate                                   184324                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 128588                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917724                       # Number of bytes of host memory used
host_seconds                                 27825.10                       # Real time elapsed on the host
sim_insts                                  3960273565                       # Number of instructions simulated
sim_ops                                    5128837223                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       356992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       281088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       398336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       192896                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1236096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       253440                       # Number of bytes written to this memory
system.physmem.bytes_written::total            253440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2789                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2196                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3112                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1507                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9657                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1980                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1980                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       357743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     99774579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       572389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     78560407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       465066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    111329685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       500840                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     53911901                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               345472611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       357743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       572389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       465066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       500840                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1896039                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          70833154                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               70833154                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          70833154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       357743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     99774579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       572389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     78560407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       465066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    111329685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       500840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     53911901                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              416305766                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8580302                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3105120                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2549055                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       201906                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1254927                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1200332                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          313800                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8838                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3194742                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17039218                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3105120                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1514132                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1080850                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        710098                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1561238                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79169                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8436773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.482577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4780713     56.67%     56.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365595      4.33%     61.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317687      3.77%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342079      4.05%     68.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          298458      3.54%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154004      1.83%     74.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101099      1.20%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269818      3.20%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1807320     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8436773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361889                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.985853                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3362870                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       666760                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3475744                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56354                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        875036                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506440                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          968                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20207510                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6281                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        875036                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3531037                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         313257                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76384                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3360477                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       280574                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19520343                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          649                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        176231                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76715                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27105872                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90996575                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90996575                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10298888                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3314                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           747684                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1006591                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26011                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       278605                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18401466                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14765846                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28520                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6125149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18726747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8436773                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.750177                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912078                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3025512     35.86%     35.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1794138     21.27%     57.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1173741     13.91%     71.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       760097      9.01%     80.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       762179      9.03%     89.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       439651      5.21%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339470      4.02%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75736      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66249      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8436773                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108075     69.19%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21204     13.57%     82.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26918     17.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12131727     82.16%     82.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200773      1.36%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578914     10.69%     94.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       852835      5.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14765846                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.720900                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156202                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010579                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38153185                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24530053                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14350756                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14922048                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26590                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707821                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226691                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        875036                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         236937                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16801                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18404775                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30237                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937024                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1006591                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1711                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12047                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          904                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121958                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236345                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14507576                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484940                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258268                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312634                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2055873                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            827694                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.690800                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14365515                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14350756                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9358831                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26128859                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.672523                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358180                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6165932                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204050                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7561737                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618587                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173519                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3037994     40.18%     40.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041911     27.00%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836121     11.06%     78.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427939      5.66%     83.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366570      4.85%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179279      2.37%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       197990      2.62%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100722      1.33%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       373211      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7561737                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       373211                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25593785                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37686516                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 143529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858030                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858030                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165460                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165460                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65514310                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19671489                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18965796                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8580302                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3124892                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2727249                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199277                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1536901                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1488164                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226248                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6434                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3654429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17353500                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3124892                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1714412                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3578770                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         981364                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        438995                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1801712                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80095                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8453154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.368928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.176473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4874384     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179518      2.12%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          329027      3.89%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307151      3.63%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          493113      5.83%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          508188      6.01%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123537      1.46%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94612      1.12%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1543624     18.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8453154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364194                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.022481                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3773791                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       424290                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3460882                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14010                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        780180                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       344983                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          774                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19447060                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1330                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        780180                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3937271                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         151477                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47893                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3310069                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       226263                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18918079                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76133                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        93120                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25168131                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86158028                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86158028                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16299272                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8868853                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2258                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1103                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           605984                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2879830                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638441                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10596                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       213485                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17901917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2203                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15063235                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20405                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5424315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14952920                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8453154                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781966                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841361                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2940312     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1580075     18.69%     53.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1368635     16.19%     69.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       840175      9.94%     79.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       875330     10.36%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       513692      6.08%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       231164      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61567      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42204      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8453154                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60018     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19354     21.37%     87.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11183     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11837328     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120473      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2561053     17.00%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       543279      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15063235                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.755560                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90555                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006012                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38690584                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23328485                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14575813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15153790                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37325                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       837515                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156477                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        780180                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          82835                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6898                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17904122                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2879830                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638441                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1103                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3408                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       105662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224247                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14783031                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2460660                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280204                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2990435                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2231794                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            529775                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.722903                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14591930                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14575813                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8961714                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21980366                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.698753                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407715                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10902124                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12413938                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5490288                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199619                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7672974                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.617878                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.312961                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3528096     45.98%     45.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1635902     21.32%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       904712     11.79%     79.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       310452      4.05%     83.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298554      3.89%     87.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124089      1.62%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       325820      4.25%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95117      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       450232      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7672974                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10902124                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12413938                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2524279                       # Number of memory references committed
system.switch_cpus1.commit.loads              2042315                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1939972                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10845825                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170124                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       450232                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25126968                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36589280                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 127148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10902124                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12413938                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10902124                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.787030                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.787030                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.270599                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.270599                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68322185                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19139247                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19981312                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8580295                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3078576                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2502599                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211642                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1278957                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1196607                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          323337                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9013                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3083746                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17064499                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3078576                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1519944                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3749179                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1131550                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        651625                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1509888                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        90668                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8399869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.509343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.305730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4650690     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          329030      3.92%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          265570      3.16%     62.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          645270      7.68%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          174939      2.08%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          224761      2.68%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163489      1.95%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           91282      1.09%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1854838     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8399869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.358796                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.988801                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3227668                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       632942                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3603755                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24851                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        910644                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       525109                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4710                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20388067                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        11191                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        910644                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3465458                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         149339                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       133226                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3385009                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       356185                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19664030                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3834                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        147105                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       110237                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          624                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27531823                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91780684                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91780684                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16830991                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10700699                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4005                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2268                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           978388                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1831654                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       933843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14588                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       219415                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18582064                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3876                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14751040                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29893                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6445046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19655296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8399869                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.756104                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.891155                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2942324     35.03%     35.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1821156     21.68%     56.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1137964     13.55%     70.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       875492     10.42%     80.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       763371      9.09%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       388525      4.63%     94.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       337113      4.01%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62699      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71225      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8399869                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86094     70.75%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17662     14.51%     85.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17930     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12286121     83.29%     83.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209647      1.42%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1630      0.01%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1463963      9.92%     94.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       789679      5.35%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14751040                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.719176                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121686                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008249                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38053528                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25031058                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14369856                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14872726                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        55202                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       723986                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          309                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       241067                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        910644                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          63224                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8331                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18585942                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1831654                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       933843                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2246                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124607                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       244744                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14512733                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1374443                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       238307                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2141129                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2046721                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            766686                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.691403                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14379596                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14369856                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9356836                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26410525                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.674751                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354284                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9859872                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12109006                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6476945                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       211556                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7489225                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.616857                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140144                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2930442     39.13%     39.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2068854     27.62%     66.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       842470     11.25%     78.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       474182      6.33%     84.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       383144      5.12%     89.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       154133      2.06%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       182707      2.44%     93.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93161      1.24%     95.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       360132      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7489225                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9859872                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12109006                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1800422                       # Number of memory references committed
system.switch_cpus2.commit.loads              1107657                       # Number of loads committed
system.switch_cpus2.commit.membars               1630                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1739735                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10910761                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246534                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       360132                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25715044                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38083247                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 180426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9859872                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12109006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9859872                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.870224                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.870224                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.149130                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.149130                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65285004                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19857121                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18823563                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3260                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8580302                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3140191                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2561316                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211352                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1326239                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1223512                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          337994                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9362                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3141006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17252680                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3140191                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1561506                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3830633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1121862                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        567922                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1550692                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       102623                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8447514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.532456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.292918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4616881     54.65%     54.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          253450      3.00%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          471616      5.58%     63.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          470324      5.57%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          292697      3.46%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          231969      2.75%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          146363      1.73%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          137217      1.62%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1826997     21.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8447514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365977                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.010731                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3277749                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       561638                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3677863                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22545                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        907712                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       529506                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20697899                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        907712                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3516733                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         103332                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       133272                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3457046                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       329413                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19949186                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        136570                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       101405                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28009624                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93062903                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93062903                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17258765                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10750836                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3520                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1700                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           921329                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1852208                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       940248                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11718                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       336756                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18799193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3400                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14949398                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29527                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6397238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19568348                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      8447514                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.769680                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895308                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2928821     34.67%     34.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1818337     21.53%     56.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1213447     14.36%     70.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       790937      9.36%     79.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       829885      9.82%     89.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       403588      4.78%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       317072      3.75%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        71972      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73455      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8447514                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          92834     72.25%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18152     14.13%     86.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17512     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12505995     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       200609      1.34%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1700      0.01%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1446126      9.67%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       794968      5.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14949398                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.742293                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             128498                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38504334                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25199868                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14606821                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15077896                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46918                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       726722                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          201                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227187                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        907712                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          55671                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9192                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18802596                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37104                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1852208                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       940248                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1700                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7143                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130575                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118941                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249516                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14750470                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1380285                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       198927                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2156610                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2090529                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            776325                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.719108                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14611674                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14606821                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9307798                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26708291                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.702367                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348498                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10052326                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12377787                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6424865                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3400                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213681                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7539802                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.641659                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.144675                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2892859     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2097509     27.82%     66.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       872565     11.57%     77.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       433744      5.75%     83.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       434408      5.76%     89.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       174518      2.31%     91.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       177605      2.36%     93.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94688      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       361906      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7539802                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10052326                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12377787                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1838544                       # Number of memory references committed
system.switch_cpus3.commit.loads              1125483                       # Number of loads committed
system.switch_cpus3.commit.membars               1700                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1786624                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11151480                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255306                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       361906                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25980548                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38513620                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 132788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10052326                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12377787                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10052326                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.853564                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.853564                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.171559                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.171559                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66261498                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20290234                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19010832                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                           9662                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           344513                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17854                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.296124                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            38.065686                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.352107                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1182.087031                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.901257                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    974.104824                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.444192                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1180.479307                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.736765                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    641.541815                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1319.450937                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            946.991595                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1097.732947                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            782.111535                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004647                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000775                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.144298                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001087                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.118909                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000787                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.144101                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000944                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.078313                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.161066                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.115600                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.134001                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.095473                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7072                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3156                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4139                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2496                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16863                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3637                       # number of Writeback hits
system.l2.Writeback_hits::total                  3637                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7072                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3156                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4139                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2496                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16863                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7072                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3156                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4139                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2496                       # number of overall hits
system.l2.overall_hits::total                   16863                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2789                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2196                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3112                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1507                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9657                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2789                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3112                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1507                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9657                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2789                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2196                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3112                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1507                       # number of overall misses
system.l2.overall_misses::total                  9657                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       422590                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    134185437                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       776289                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    100806495                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       623108                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    141146356                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       620749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     70716507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       449297531                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       422590                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    134185437                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       776289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    100806495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       623108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    141146356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       620749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     70716507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        449297531                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       422590                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    134185437                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       776289                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    100806495                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       623108                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    141146356                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       620749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     70716507                       # number of overall miss cycles
system.l2.overall_miss_latency::total       449297531                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9861                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7251                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4003                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26520                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3637                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3637                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9861                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5352                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4003                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26520                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9861                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5352                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4003                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26520                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.282831                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.410314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.429182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.376468                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.364140                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.282831                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.410314                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.429182                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.376468                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.364140                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.282831                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.410314                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.429182                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.376468                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.364140                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        42259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48112.383292                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48518.062500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45904.596995                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47931.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45355.512853                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44339.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46925.353019                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46525.580512                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        42259                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48112.383292                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48518.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45904.596995                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47931.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45355.512853                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44339.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46925.353019                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46525.580512                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        42259                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48112.383292                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48518.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45904.596995                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47931.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45355.512853                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44339.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46925.353019                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46525.580512                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1980                       # number of writebacks
system.l2.writebacks::total                      1980                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2789                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2196                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1507                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9657                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9657                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9657                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       364497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    118268465                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       683964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     88097403                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       547254                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    123241843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       539040                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     62006691                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    393749157                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       364497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    118268465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       683964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     88097403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       547254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    123241843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       539040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     62006691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    393749157                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       364497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    118268465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       683964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     88097403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       547254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    123241843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       539040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     62006691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    393749157                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.282831                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.410314                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.429182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.376468                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.364140                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.282831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.410314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.429182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.376468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.364140                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.282831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.410314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.429182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.376468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.364140                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36449.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42405.329867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42747.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40117.214481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42096.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39602.134640                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38502.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 41145.780358                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40773.444859                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36449.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42405.329867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42747.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40117.214481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42096.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39602.134640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38502.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 41145.780358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40773.444859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36449.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42405.329867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42747.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40117.214481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42096.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39602.134640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38502.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 41145.780358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40773.444859                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.972139                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001568888                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821034.341818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.972139                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015981                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881366                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1561227                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1561227                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1561227                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1561227                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1561227                       # number of overall hits
system.cpu0.icache.overall_hits::total        1561227                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       505487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       505487                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       505487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       505487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       505487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       505487                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1561238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1561238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1561238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1561238                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1561238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1561238                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45953.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45953.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45953.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45953.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45953.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45953.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       433260                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       433260                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       433260                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       433260                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       433260                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       433260                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        43326                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        43326                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        43326                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        43326                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        43326                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        43326                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9861                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468032                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10117                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17245.036276                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.970449                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.029551                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898322                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101678                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1166283                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1166283                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1637                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1637                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1942975                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1942975                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1942975                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1942975                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38421                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38421                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38421                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38421                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38421                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38421                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1212944193                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1212944193                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1212944193                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1212944193                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1212944193                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1212944193                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204704                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204704                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981396                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981396                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981396                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981396                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031892                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031892                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019391                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019391                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019391                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019391                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31569.823612                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31569.823612                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31569.823612                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31569.823612                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31569.823612                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31569.823612                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1144                       # number of writebacks
system.cpu0.dcache.writebacks::total             1144                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28560                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28560                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28560                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28560                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28560                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28560                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9861                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9861                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9861                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9861                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    201442554                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    201442554                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    201442554                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    201442554                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    201442554                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    201442554                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008185                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008185                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004977                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004977                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004977                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004977                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20428.207484                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20428.207484                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20428.207484                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20428.207484                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20428.207484                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20428.207484                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               542.940441                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913267685                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1681892.605893                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.940441                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025546                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.870097                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1801695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1801695                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1801695                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1801695                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1801695                       # number of overall hits
system.cpu1.icache.overall_hits::total        1801695                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       922888                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       922888                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       922888                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       922888                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       922888                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       922888                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1801712                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1801712                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1801712                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1801712                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1801712                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1801712                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54287.529412                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54287.529412                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54287.529412                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54287.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54287.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54287.529412                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       807857                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       807857                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       807857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       807857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       807857                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       807857                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50491.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50491.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50491.062500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50491.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50491.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50491.062500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5352                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207677884                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5608                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              37032.432953                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.240652                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.759348                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.786096                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.213904                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2226716                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2226716                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479762                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479762                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1102                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1102                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2706478                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2706478                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2706478                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2706478                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18487                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18487                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18487                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18487                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18487                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18487                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    761174070                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    761174070                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    761174070                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    761174070                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    761174070                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    761174070                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2245203                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2245203                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479762                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479762                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2724965                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2724965                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2724965                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2724965                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008234                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008234                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006784                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006784                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006784                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006784                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41173.477038                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41173.477038                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41173.477038                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41173.477038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41173.477038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41173.477038                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          736                       # number of writebacks
system.cpu1.dcache.writebacks::total              736                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13135                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13135                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13135                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13135                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13135                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13135                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5352                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5352                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5352                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5352                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5352                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    132134822                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    132134822                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    132134822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    132134822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    132134822                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    132134822                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002384                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002384                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24688.868087                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24688.868087                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24688.868087                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24688.868087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24688.868087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24688.868087                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.967384                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006590626                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029416.584677                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.967384                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020781                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1509871                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1509871                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1509871                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1509871                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1509871                       # number of overall hits
system.cpu2.icache.overall_hits::total        1509871                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       817926                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       817926                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       817926                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       817926                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       817926                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       817926                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1509888                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1509888                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1509888                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1509888                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1509888                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1509888                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48113.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48113.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48113.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48113.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48113.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48113.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       638003                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       638003                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       638003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       638003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       638003                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       638003                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49077.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49077.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49077.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49077.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49077.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49077.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7251                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165471209                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7507                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22042.255095                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.974747                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.025253                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878808                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121192                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1044364                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1044364                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       689505                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        689505                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2150                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2150                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1630                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1630                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1733869                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1733869                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1733869                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1733869                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15681                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15681                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15681                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15681                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15681                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15681                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    571841417                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    571841417                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    571841417                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    571841417                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    571841417                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    571841417                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1060045                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1060045                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       689505                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       689505                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1749550                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1749550                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1749550                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1749550                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014793                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014793                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008963                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008963                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008963                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008963                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 36467.152414                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 36467.152414                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 36467.152414                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 36467.152414                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 36467.152414                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 36467.152414                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          899                       # number of writebacks
system.cpu2.dcache.writebacks::total              899                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8430                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8430                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8430                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8430                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8430                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8430                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7251                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7251                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7251                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7251                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7251                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7251                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    184083667                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    184083667                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    184083667                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    184083667                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    184083667                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    184083667                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006840                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006840                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004144                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004144                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004144                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004144                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25387.348917                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25387.348917                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25387.348917                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25387.348917                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25387.348917                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25387.348917                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.977325                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004510549                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2169569.220302                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.977325                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022400                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1550675                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1550675                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1550675                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1550675                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1550675                       # number of overall hits
system.cpu3.icache.overall_hits::total        1550675                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       830752                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       830752                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       830752                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       830752                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       830752                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       830752                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1550692                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1550692                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1550692                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1550692                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1550692                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1550692                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 48867.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48867.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 48867.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48867.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 48867.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48867.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       646089                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       646089                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       646089                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       646089                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       646089                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       646089                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46149.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46149.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 46149.214286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46149.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 46149.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46149.214286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4003                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153865796                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4259                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36127.212022                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.904323                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.095677                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.862908                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.137092                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1052908                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1052908                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       709724                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        709724                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1700                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1700                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1762632                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1762632                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1762632                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1762632                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        10648                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10648                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        10648                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         10648                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        10648                       # number of overall misses
system.cpu3.dcache.overall_misses::total        10648                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    408223221                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    408223221                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    408223221                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    408223221                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    408223221                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    408223221                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1063556                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1063556                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       709724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       709724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1773280                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1773280                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1773280                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1773280                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010012                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010012                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006005                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006005                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006005                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006005                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38338.018501                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38338.018501                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38338.018501                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38338.018501                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 38338.018501                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38338.018501                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          858                       # number of writebacks
system.cpu3.dcache.writebacks::total              858                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6645                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6645                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6645                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6645                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6645                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6645                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4003                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4003                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4003                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4003                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4003                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4003                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     93459843                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     93459843                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     93459843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     93459843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     93459843                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     93459843                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003764                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003764                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002257                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002257                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002257                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002257                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23347.450162                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23347.450162                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 23347.450162                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23347.450162                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23347.450162                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23347.450162                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
