INFO-FLOW: Workspace /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1 opened at Sun Nov 17 19:51:22 EST 2024
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 1.4 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.61 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'mlp.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling mlp.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted mlp.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "mlp.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E mlp.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp
Command         clang done; 1.13 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.76 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp"  -o "/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.53 sec.
INFO-FLOW: Done: GCC PP time: 3.4 seconds per iteration
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp std=gnu++98 -directive=/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.68 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp std=gnu++98 -directive=/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.71 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.mlp.pp.0.cpp.diag.yml /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.mlp.pp.0.cpp.out.log 2> /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.mlp.pp.0.cpp.err.log 
Command         ap_eval done; 0.8 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/tidy-3.1.mlp.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/tidy-3.1.mlp.pp.0.cpp.out.log 2> /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/tidy-3.1.mlp.pp.0.cpp.err.log 
Command           ap_eval done; 1.25 sec.
Execute           source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.mlp.pp.0.cpp.out.log 2> /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.mlp.pp.0.cpp.err.log 
Command           ap_eval done; 0.61 sec.
Command         tidy_31 done; 1.9 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.94 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.bc
Command         clang done; 1.6 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp.g.bc -hls-opt -except-internalize dut -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.66 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1168.152 ; gain = 530.125 ; free physical = 536 ; free virtual = 24085
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1168.152 ; gain = 530.125 ; free physical = 536 ; free virtual = 24085
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.pp.bc -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.64 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.0.bc -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.51 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.121 ; gain = 533.094 ; free physical = 506 ; free virtual = 24058
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.1.bc -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'dense<9, 64>' into 'mlp_monte_carlo' (mlp.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<64>' into 'mlp_monte_carlo' (mlp.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'apply_dropout<64>' into 'mlp_monte_carlo' (mlp.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<64, 32>' into 'mlp_monte_carlo' (mlp.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<32>' into 'mlp_monte_carlo' (mlp.cpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'apply_dropout<32>' into 'mlp_monte_carlo' (mlp.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<32, 16>' into 'mlp_monte_carlo' (mlp.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<16, 16>' into 'mlp_monte_carlo' (mlp.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<16, 1>' into 'mlp_monte_carlo' (mlp.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_mean' into 'mlp_monte_carlo' (mlp.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_variance' into 'mlp_monte_carlo' (mlp.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'mlp_xcel' into 'dut' (mlp.cpp:27) automatically.
Command           transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-120] ./layer.h:50: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.121 ; gain = 533.094 ; free physical = 503 ; free virtual = 24056
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.g.1.bc to /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.1.bc -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./layer.h:14) in function 'dense<16, 1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:14) in function 'dense<16, 1>' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'dense4.V' (mlp.cpp:52) automatically.
INFO: [XFORM 203-102] Partitioning array 'w5.V' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'dense<9, 64>' into 'mlp_monte_carlo' (mlp.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<64>' into 'mlp_monte_carlo' (mlp.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'apply_dropout<64>' into 'mlp_monte_carlo' (mlp.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<64, 32>' into 'mlp_monte_carlo' (mlp.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<32>' into 'mlp_monte_carlo' (mlp.cpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'apply_dropout<32>' into 'mlp_monte_carlo' (mlp.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<32, 16>' into 'mlp_monte_carlo' (mlp.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<16, 16>' into 'mlp_monte_carlo' (mlp.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<16, 1>' into 'mlp_monte_carlo' (mlp.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_mean' into 'mlp_monte_carlo' (mlp.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_variance' into 'mlp_monte_carlo' (mlp.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'mlp_xcel' into 'dut' (mlp.cpp:27) automatically.
Command           transform done; 0.28 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:35:5) to (./layer.h:34:29) in function 'mlp_monte_carlo'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:35:5) to (./layer.h:34:29) in function 'mlp_monte_carlo'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:35:5) to (./layer.h:34:29) in function 'apply_dropout<16>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'apply_dropout<16>' into 'mlp_monte_carlo' (mlp.cpp:75) automatically.
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.121 ; gain = 533.094 ; free physical = 470 ; free virtual = 24024
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.2.bc -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (./layer.h:27:7)
INFO: [HLS 200-472] Inferring partial write operation for 'dense0.V' (./layer.h:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dense0.V' (./layer.h:27:7)
INFO: [HLS 200-472] Inferring partial write operation for 'dropout0.V' (./layer.h:35:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dense1.V' (./layer.h:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dense1.V' (./layer.h:27:7)
INFO: [HLS 200-472] Inferring partial write operation for 'dropout1.V' (./layer.h:35:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dense2.V' (./layer.h:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dropout2.V' (./layer.h:35:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dense3.V' (./layer.h:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dropout3.V' (./layer.h:35:5)
INFO: [HLS 200-472] Inferring partial write operation for 'outputs.V' (mlp.cpp:82:7)
INFO: [HLS 200-472] Inferring partial write operation for 'input.V' (mlp.cpp:23:16)
Command           transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.121 ; gain = 533.094 ; free physical = 453 ; free virtual = 24009
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.1 sec.
Command       elaborate done; 13.01 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute         ap_set_top_model dut 
WARNING: [SYN 201-103] Legalizing function name 'relu<16>' to 'relu_16_s'.
Execute         get_model_list dut -filter all-wo-channel -topdown 
Execute         preproc_iomode -model dut 
Execute         preproc_iomode -model mlp_monte_carlo 
Execute         preproc_iomode -model relu<16> 
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: relu<16> mlp_monte_carlo dut
INFO-FLOW: Configuring Module : relu<16> ...
Execute         set_default_model relu<16> 
Execute         apply_spec_resource_limit relu<16> 
INFO-FLOW: Configuring Module : mlp_monte_carlo ...
Execute         set_default_model mlp_monte_carlo 
Execute         apply_spec_resource_limit mlp_monte_carlo 
INFO-FLOW: Configuring Module : dut ...
Execute         set_default_model dut 
Execute         apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: relu<16> mlp_monte_carlo dut
INFO-FLOW: Preprocessing Module: relu<16> ...
Execute         set_default_model relu<16> 
Execute         cdfg_preprocess -model relu<16> 
Execute         rtl_gen_preprocess relu<16> 
INFO-FLOW: Preprocessing Module: mlp_monte_carlo ...
Execute         set_default_model mlp_monte_carlo 
Execute         cdfg_preprocess -model mlp_monte_carlo 
Execute         rtl_gen_preprocess mlp_monte_carlo 
INFO-FLOW: Preprocessing Module: dut ...
Execute         set_default_model dut 
Execute         cdfg_preprocess -model dut 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: relu<16> mlp_monte_carlo dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<16> 
Execute         schedule -model relu<16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.94 seconds; current allocated memory: 177.618 MB.
Execute         syn_report -verbosereport -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.verbose.sched.rpt 
Execute         db_write -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<16>.
Execute         set_default_model relu<16> 
Execute         bind -model relu<16> 
BIND OPTION: model=relu<16>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 177.698 MB.
Execute         syn_report -verbosereport -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.verbose.bind.rpt 
Execute         db_write -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.bind.adb -f 
INFO-FLOW: Finish binding relu<16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_monte_carlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mlp_monte_carlo 
Execute         schedule -model mlp_monte_carlo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 178.777 MB.
Execute         syn_report -verbosereport -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.verbose.sched.rpt 
Execute         db_write -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.sched.adb -f 
INFO-FLOW: Finish scheduling mlp_monte_carlo.
Execute         set_default_model mlp_monte_carlo 
Execute         bind -model mlp_monte_carlo 
BIND OPTION: model=mlp_monte_carlo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 179.995 MB.
Execute         syn_report -verbosereport -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.bind.adb -f 
INFO-FLOW: Finish binding mlp_monte_carlo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut 
Execute         schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 180.244 MB.
Execute         syn_report -verbosereport -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.verbose.sched.rpt 
Execute         db_write -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.sched.adb -f 
INFO-FLOW: Finish scheduling dut.
Execute         set_default_model dut 
Execute         bind -model dut 
BIND OPTION: model=dut
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 180.405 MB.
Execute         syn_report -verbosereport -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.bind.adb -f 
INFO-FLOW: Finish binding dut.
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess relu<16> 
Execute         rtl_gen_preprocess mlp_monte_carlo 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: relu<16> mlp_monte_carlo dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<16> -vendor xilinx -mg_file /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_16_s'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 180.633 MB.
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/systemc/relu_16_s -synmodules relu<16> mlp_monte_carlo dut 
Execute         gen_rtl relu<16> -style xilinx -f -lang vhdl -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/vhdl/relu_16_s 
Execute         gen_rtl relu<16> -style xilinx -f -lang vlog -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/verilog/relu_16_s 
Execute         syn_report -csynth -model relu<16> -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/report/relu_16_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<16> -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/report/relu_16_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<16> -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.verbose.rpt 
Execute         db_write -model relu<16> -f -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.adb 
Execute         gen_tb_info relu<16> -p /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_monte_carlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model mlp_monte_carlo -vendor xilinx -mg_file /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_b1_V' to 'mlp_monte_carlo_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_w1_V' to 'mlp_monte_carlo_wcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_b2_V' to 'mlp_monte_carlo_bdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_w2_V' to 'mlp_monte_carlo_weOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_b3_V' to 'mlp_monte_carlo_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_w3_V' to 'mlp_monte_carlo_wg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_b4_V' to 'mlp_monte_carlo_bhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_w4_V' to 'mlp_monte_carlo_wibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_w5_V_0' to 'mlp_monte_carlo_wjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_outputs_V' to 'mlp_monte_carlo_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dense0_V' to 'mlp_monte_carlo_dlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dense1_V' to 'mlp_monte_carlo_dmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dense2_V' to 'mlp_monte_carlo_dncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dense3_V' to 'mlp_monte_carlo_docq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dropout0_V' to 'mlp_monte_carlo_dpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dropout1_V' to 'mlp_monte_carlo_dqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dropout2_V' to 'mlp_monte_carlo_drcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dropout3_V' to 'mlp_monte_carlo_dsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mac_muladd_16s_15s_26ns_26_1_1' to 'dut_mac_muladd_16tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mac_muladd_16s_13s_26ns_26_1_1' to 'dut_mac_muladd_16udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mac_muladd_16s_14s_26ns_26_1_1' to 'dut_mac_muladd_16vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mac_muladd_12s_16s_26ns_26_1_1' to 'dut_mac_muladd_12wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mul_mul_18ns_16s_34_1_1' to 'dut_mul_mul_18ns_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mac_muladd_17s_17s_26ns_26_1_1' to 'dut_mac_muladd_17yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_12wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_16tde': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_17yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_18ns_xdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_monte_carlo'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 183.195 MB.
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl mlp_monte_carlo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/systemc/mlp_monte_carlo -synmodules relu<16> mlp_monte_carlo dut 
Execute         gen_rtl mlp_monte_carlo -style xilinx -f -lang vhdl -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/vhdl/mlp_monte_carlo 
Execute         gen_rtl mlp_monte_carlo -style xilinx -f -lang vlog -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/verilog/mlp_monte_carlo 
Execute         syn_report -csynth -model mlp_monte_carlo -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/report/mlp_monte_carlo_csynth.rpt 
Execute         syn_report -rtlxml -model mlp_monte_carlo -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/report/mlp_monte_carlo_csynth.xml 
Execute         syn_report -verbosereport -model mlp_monte_carlo -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model mlp_monte_carlo -f -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info mlp_monte_carlo -p /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut -vendor xilinx -mg_file /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'outputs_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 188.960 MB.
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/systemc/dut -synmodules relu<16> mlp_monte_carlo dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vhdl -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/vhdl/dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vlog -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/verilog/dut 
Execute         syn_report -csynth -model dut -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/report/dut_csynth.rpt 
Execute         syn_report -rtlxml -model dut -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/syn/report/dut_csynth.xml 
Execute         syn_report -verbosereport -model dut -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.verbose.rpt 
Execute         db_write -model dut -f -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.adb 
Execute         gen_tb_info dut -p /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut 
Execute         export_constraint_db -f -tool general -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         syn_report -designview -model dut -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model dut -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model dut -o /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks dut 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: relu<16> mlp_monte_carlo dut
INFO-FLOW: Handling components in module [relu_16_s] ... 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.compgen.tcl 
INFO-FLOW: Handling components in module [mlp_monte_carlo] ... 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.compgen.tcl 
INFO-FLOW: Found component dut_mac_muladd_16tde.
INFO-FLOW: Append model dut_mac_muladd_16tde
INFO-FLOW: Found component dut_mac_muladd_16udo.
INFO-FLOW: Append model dut_mac_muladd_16udo
INFO-FLOW: Found component dut_mac_muladd_16vdy.
INFO-FLOW: Append model dut_mac_muladd_16vdy
INFO-FLOW: Found component dut_mac_muladd_12wdI.
INFO-FLOW: Append model dut_mac_muladd_12wdI
INFO-FLOW: Found component dut_mul_mul_18ns_xdS.
INFO-FLOW: Append model dut_mul_mul_18ns_xdS
INFO-FLOW: Found component dut_mac_muladd_17yd2.
INFO-FLOW: Append model dut_mac_muladd_17yd2
INFO-FLOW: Found component mlp_monte_carlo_bbkb.
INFO-FLOW: Append model mlp_monte_carlo_bbkb
INFO-FLOW: Found component mlp_monte_carlo_wcud.
INFO-FLOW: Append model mlp_monte_carlo_wcud
INFO-FLOW: Found component mlp_monte_carlo_bdEe.
INFO-FLOW: Append model mlp_monte_carlo_bdEe
INFO-FLOW: Found component mlp_monte_carlo_weOg.
INFO-FLOW: Append model mlp_monte_carlo_weOg
INFO-FLOW: Found component mlp_monte_carlo_bfYi.
INFO-FLOW: Append model mlp_monte_carlo_bfYi
INFO-FLOW: Found component mlp_monte_carlo_wg8j.
INFO-FLOW: Append model mlp_monte_carlo_wg8j
INFO-FLOW: Found component mlp_monte_carlo_bhbi.
INFO-FLOW: Append model mlp_monte_carlo_bhbi
INFO-FLOW: Found component mlp_monte_carlo_wibs.
INFO-FLOW: Append model mlp_monte_carlo_wibs
INFO-FLOW: Found component mlp_monte_carlo_wjbC.
INFO-FLOW: Append model mlp_monte_carlo_wjbC
INFO-FLOW: Found component mlp_monte_carlo_okbM.
INFO-FLOW: Append model mlp_monte_carlo_okbM
INFO-FLOW: Found component mlp_monte_carlo_dlbW.
INFO-FLOW: Append model mlp_monte_carlo_dlbW
INFO-FLOW: Found component mlp_monte_carlo_dmb6.
INFO-FLOW: Append model mlp_monte_carlo_dmb6
INFO-FLOW: Found component mlp_monte_carlo_dncg.
INFO-FLOW: Append model mlp_monte_carlo_dncg
INFO-FLOW: Handling components in module [dut] ... 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Found component dut_input_V.
INFO-FLOW: Append model dut_input_V
INFO-FLOW: Append model relu_16_s
INFO-FLOW: Append model mlp_monte_carlo
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dut_mac_muladd_16tde dut_mac_muladd_16udo dut_mac_muladd_16vdy dut_mac_muladd_12wdI dut_mul_mul_18ns_xdS dut_mac_muladd_17yd2 mlp_monte_carlo_bbkb mlp_monte_carlo_wcud mlp_monte_carlo_bdEe mlp_monte_carlo_weOg mlp_monte_carlo_bfYi mlp_monte_carlo_wg8j mlp_monte_carlo_bhbi mlp_monte_carlo_wibs mlp_monte_carlo_wjbC mlp_monte_carlo_okbM mlp_monte_carlo_dlbW mlp_monte_carlo_dmb6 mlp_monte_carlo_dncg dut_input_V relu_16_s mlp_monte_carlo dut
INFO-FLOW: To file: write model dut_mac_muladd_16tde
INFO-FLOW: To file: write model dut_mac_muladd_16udo
INFO-FLOW: To file: write model dut_mac_muladd_16vdy
INFO-FLOW: To file: write model dut_mac_muladd_12wdI
INFO-FLOW: To file: write model dut_mul_mul_18ns_xdS
INFO-FLOW: To file: write model dut_mac_muladd_17yd2
INFO-FLOW: To file: write model mlp_monte_carlo_bbkb
INFO-FLOW: To file: write model mlp_monte_carlo_wcud
INFO-FLOW: To file: write model mlp_monte_carlo_bdEe
INFO-FLOW: To file: write model mlp_monte_carlo_weOg
INFO-FLOW: To file: write model mlp_monte_carlo_bfYi
INFO-FLOW: To file: write model mlp_monte_carlo_wg8j
INFO-FLOW: To file: write model mlp_monte_carlo_bhbi
INFO-FLOW: To file: write model mlp_monte_carlo_wibs
INFO-FLOW: To file: write model mlp_monte_carlo_wjbC
INFO-FLOW: To file: write model mlp_monte_carlo_okbM
INFO-FLOW: To file: write model mlp_monte_carlo_dlbW
INFO-FLOW: To file: write model mlp_monte_carlo_dmb6
INFO-FLOW: To file: write model mlp_monte_carlo_dncg
INFO-FLOW: To file: write model dut_input_V
INFO-FLOW: To file: write model relu_16_s
INFO-FLOW: To file: write model mlp_monte_carlo
INFO-FLOW: To file: write model dut
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.92 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.compgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_bbkb_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_wcud_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_bdEe_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_weOg_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_bfYi_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_wg8j_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_bhbi_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_wibs_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_wjbC_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_monte_carlo_okbM_ram (RAM)' using block RAMs with power-on initialization.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_monte_carlo_dlbW_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_monte_carlo_dmb6_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_monte_carlo_dncg_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.82 sec.
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dut_input_V_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=dut xml_exists=0
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.compgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.compgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.compgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.compgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.compgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.compgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=23 #gSsdmPorts=6
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         sc_get_clocks dut 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.tbgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.tbgen.tcl 
Execute         source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1171.121 ; gain = 533.094 ; free physical = 420 ; free virtual = 23983
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Command       autosyn done; 4.43 sec.
Command     csynth_design done; 17.45 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.compgen.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.compgen.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.compgen.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.compgen.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/relu_16_s.compgen.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/mlp_monte_carlo.compgen.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=6
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=dut
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=dut
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1/impl/ip/pack.sh
Command     export_design done; 25.41 sec.
Execute     cleanup_all 
