<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="system_processing_system7_0_0_synth_1" LaunchDir="F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/system_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_GPIO_LITE_ML_0_1_synth_1" LaunchDir="F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/system_GPIO_LITE_ML_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_rst_ps7_0_100M_0_synth_1" LaunchDir="F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/system_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_math_ip_0_0_synth_1" LaunchDir="F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/system_math_ip_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_ila_0_0_synth_1" LaunchDir="F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_vio_0_0_synth_1" LaunchDir="F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/system_vio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_system_ila_0_0_synth_1" LaunchDir="F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/system_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_xbar_0_synth_1" LaunchDir="F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/system_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_auto_pc_0_synth_1" LaunchDir="F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/system_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="system_processing_system7_0_0_synth_1"/>
		<Parent Id="system_GPIO_LITE_ML_0_1_synth_1"/>
		<Parent Id="system_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="system_math_ip_0_0_synth_1"/>
		<Parent Id="system_ila_0_0_synth_1"/>
		<Parent Id="system_vio_0_0_synth_1"/>
		<Parent Id="system_system_ila_0_0_synth_1"/>
		<Parent Id="system_xbar_0_synth_1"/>
		<Parent Id="system_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="F:/FILE/FPGA/ZYNQ/PCIe/00_AXI_Lite_User_GPIO/sys/sys.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="system_processing_system7_0_0_synth_1"/>
		<Parent Id="system_GPIO_LITE_ML_0_1_synth_1"/>
		<Parent Id="system_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="system_math_ip_0_0_synth_1"/>
		<Parent Id="system_ila_0_0_synth_1"/>
		<Parent Id="system_vio_0_0_synth_1"/>
		<Parent Id="system_system_ila_0_0_synth_1"/>
		<Parent Id="system_xbar_0_synth_1"/>
		<Parent Id="system_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

