{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79964,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79985,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000364782,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000427578,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000156025,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000427578,
	"finish__design__instance__count__class:buffer": 7,
	"finish__design__instance__area__class:buffer": 42.5408,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 68.816,
	"finish__design__instance__count__class:timing_repair_buffer": 38,
	"finish__design__instance__area__class:timing_repair_buffer": 165.158,
	"finish__design__instance__count__class:inverter": 19,
	"finish__design__instance__area__class:inverter": 71.3184,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 65.0624,
	"finish__design__instance__count__class:sequential_cell": 49,
	"finish__design__instance__area__class:sequential_cell": 1226.18,
	"finish__design__instance__count__class:multi_input_combinational_cell": 162,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1236.19,
	"finish__design__instance__count": 283,
	"finish__design__instance__area": 2875.26,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.60481,
	"finish__clock__skew__setup": 0.00535375,
	"finish__clock__skew__hold": 0.00535375,
	"finish__timing__drv__max_slew_limit": 0.675733,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.848077,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00140584,
	"finish__power__switching__total": 0.000980162,
	"finish__power__leakage__total": 1.35019e-09,
	"finish__power__total": 0.002386,
	"finish__design__io": 38,
	"finish__design__die__area": 4830.25,
	"finish__design__core__area": 4354.18,
	"finish__design__instance__count": 335,
	"finish__design__instance__area": 2940.32,
	"finish__design__instance__count__stdcell": 335,
	"finish__design__instance__area__stdcell": 2940.32,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.675287,
	"finish__design__instance__utilization__stdcell": 0.675287,
	"finish__design__rows": 24,
	"finish__design__rows:unithd": 24,
	"finish__design__sites": 3480,
	"finish__design__sites:unithd": 3480,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}