// Seed: 1154642922
module module_0 ();
  assign id_1 = id_1;
  always id_2 = id_2;
  assign id_1 = 1;
  wire id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    @(posedge 1) if (id_15) id_16 <= 1 + 1;
    id_6 <= id_10 == -1;
  end
  xor primCall (
      id_1,
      id_10,
      id_12,
      id_13,
      id_14,
      id_15,
      id_17,
      id_19,
      id_2,
      id_21,
      id_22,
      id_23,
      id_3,
      id_6,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
