Problem: Prob094_gatesv
Code file: results\llama3_2_3b_0shot_temp0_8_topP0_95\Prob094_gatesv/Prob094_gatesv_sample01.sv
Compilation: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Compilation failed (exit code 2):

results\llama3_2_3b_0shot_temp0_8_topP0_95\Prob094_gatesv/Prob094_gatesv_sample01.sv:51: warning: bit select out_any[0] is out of range.
results\llama3_2_3b_0shot_temp0_8_topP0_95\Prob094_gatesv/Prob094_gatesv_sample01.sv:16: error: Unable to bind wire/reg/memory `clk' in `tb.top_module1'
results\llama3_2_3b_0shot_temp0_8_topP0_95\Prob094_gatesv/Prob094_gatesv_sample01.sv:16: error: Failed to evaluate event expression 'posedge clk'.
2 error(s) during elaboration.
