==============================================================
File generated on Wed Feb 21 22:30:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 22:39:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 22:42:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 22:44:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 22:46:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 22:49:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 23:08:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 23:09:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 23:10:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 23:10:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from minst/source/test.cpp:1:
minst/source/test.cpp:123:5: error: use of undeclared identifier 'printf'
    printf("%.4f ", conv1_output[channels][row][column]);
    ^
minst/source/test.cpp:153:5: error: use of undeclared identifier 'printf'
    printf("%.4f ", pool1_output[channels][row][column]);
    ^
minst/source/test.cpp:180:5: error: use of undeclared identifier 'printf'
    printf("%.4f ", conv2_output[channels][row][column]);
    ^
minst/source/test.cpp:208:5: error: use of undeclared identifier 'printf'
    printf("%.4f ", pool2_output[channels][row][column]);
    ^
minst/source/test.cpp:225:3: error: use of undeclared identifier 'printf'
  printf("%.4f ", flatten_output[i]);
  ^
minst/source/test.cpp:241:3: error: use of undeclared identifier 'printf'
  printf("%.4f ", fc1_output[i]);
  ^
minst/source/test.cpp:260:3: error: use of undeclared identifier 'printf'
  printf("%.4f ", fc2_output[i]);
  ^
7 errors generated.
==============================================================
File generated on Wed Feb 21 23:11:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 23:11:19 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from minst/source/DataLoader.cpp:1:
minst/source/DataLoader.cpp:15:11: error: no matching constructor for initialization of 'ifstream' (aka 'basic_ifstream<char>')
 ifstream file(name);
          ^    ~~~~
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:454:7: note: candidate constructor not viable: no known conversion from 'std::string' (aka 'basic_string<char>') to 'const char *' for 1st argument; 
      basic_ifstream(const char* __s, ios_base::openmode __mode = ios_base::in)
      ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/fstream.tcc:911:25: note: candidate constructor (the implicit copy constructor) not viable: no known conversion from 'std::string' (aka 'basic_string<char>') to 'const std::basic_ifstream<char>' for 1st argument; 
  extern template class basic_ifstream<char>;
                        ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:440:7: note: candidate constructor not viable: requires 0 arguments, but 1 was provided
      basic_ifstream() : __istream_type(), _M_filebuf()
      ^
1 error generated.
==============================================================
File generated on Wed Feb 21 23:12:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 23:12:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from minst/source/DataLoader.cpp:1:
minst/source/DataLoader.cpp:12:11: error: no matching constructor for initialization of 'ifstream' (aka 'basic_ifstream<char>')
 ifstream file(name);
          ^    ~~~~
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:454:7: note: candidate constructor not viable: no known conversion from 'std::string' (aka 'basic_string<char>') to 'const char *' for 1st argument; 
      basic_ifstream(const char* __s, ios_base::openmode __mode = ios_base::in)
      ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/fstream.tcc:911:25: note: candidate constructor (the implicit copy constructor) not viable: no known conversion from 'std::string' (aka 'basic_string<char>') to 'const std::basic_ifstream<char>' for 1st argument; 
  extern template class basic_ifstream<char>;
                        ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:440:7: note: candidate constructor not viable: requires 0 arguments, but 1 was provided
      basic_ifstream() : __istream_type(), _M_filebuf()
      ^
1 error generated.
==============================================================
File generated on Wed Feb 21 23:23:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 23:23:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 23:24:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from minst/source/DataLoader.cpp:1:
minst/source/DataLoader.cpp:21:11: error: no matching constructor for initialization of 'ifstream' (aka 'basic_ifstream<char>')
 ifstream file(name);
          ^    ~~~~
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:454:7: note: candidate constructor not viable: no known conversion from 'string' (aka 'basic_string<char>') to 'const char *' for 1st argument; 
      basic_ifstream(const char* __s, ios_base::openmode __mode = ios_base::in)
      ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/fstream.tcc:911:25: note: candidate constructor (the implicit copy constructor) not viable: no known conversion from 'string' (aka 'basic_string<char>') to 'const std::basic_ifstream<char>' for 1st argument; 
  extern template class basic_ifstream<char>;
                        ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\fstream:440:7: note: candidate constructor not viable: requires 0 arguments, but 1 was provided
      basic_ifstream() : __istream_type(), _M_filebuf()
      ^
1 error generated.
==============================================================
File generated on Wed Feb 21 23:26:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 23:26:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.168 ; gain = 17.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.168 ; gain = 17.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 112.477 ; gain = 26.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 118.348 ; gain = 32.758
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minst/source/test.cpp:259:16) to (minst/source/test.cpp:272:1) in function 'FC2_layer'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3floatP.i2' into 'Conv1_layer' (minst/source/test.cpp:113).
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:282) automatically.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:283) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 144.570 ; gain = 58.980
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 200.117 ; gain = 114.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.067 seconds; current allocated memory: 157.471 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 158.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 158.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 158.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 159.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 159.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 159.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 160.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 160.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 160.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 161.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 161.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 161.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 162.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 163.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_layer_conv1_core' to 'Conv1_layer_conv1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_3_max_dsp_1' to 'run_fmul_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 164.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 164.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 165.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 166.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 166.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'conv1_output_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'maxpool1_output_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv2_output_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'maxpool2_output_size' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 168.266 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv1_layer_conv1bkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 232.938 ; gain = 147.348
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 14.408 seconds; peak allocated memory: 168.266 MB.
==============================================================
File generated on Wed Feb 21 23:27:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Wed Feb 21 23:38:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 23:39:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.504 ; gain = 18.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.504 ; gain = 18.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 112.934 ; gain = 27.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 118.668 ; gain = 33.629
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minst/source/test.cpp:259:16) to (minst/source/test.cpp:272:1) in function 'FC2_layer'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3floatP.i2' into 'Conv1_layer' (minst/source/test.cpp:113).
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:282) automatically.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:283) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 144.539 ; gain = 59.500
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 199.008 ; gain = 113.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.561 seconds; current allocated memory: 156.512 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 157.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 157.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 157.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 158.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 158.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 158.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 159.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 159.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 159.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 159.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 160.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 160.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 160.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 161.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_layer_conv1_core' to 'Conv1_layer_conv1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_3_max_dsp_1' to 'run_fmul_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 162.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 163.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 164.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 165.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 165.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 166.818 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv1_layer_conv1bkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 231.348 ; gain = 146.309
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 16.559 seconds; peak allocated memory: 166.818 MB.
==============================================================
File generated on Wed Feb 21 23:39:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Wed Feb 21 23:48:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Feb 21 23:48:44 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.605 ; gain = 18.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.605 ; gain = 18.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 112.574 ; gain = 27.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 118.988 ; gain = 33.996
INFO: [HLS 200-489] Unrolling loop 'MaxPooling2_layer_label3' (minst/source/test.cpp:195) in function 'MaxPooling2_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling1_layer_label1' (minst/source/test.cpp:139) in function 'MaxPooling1_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Flatten_layer_label4' (minst/source/test.cpp:219) in function 'Flatten_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'FC2_layer_label6' (minst/source/test.cpp:254) in function 'FC2_layer' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'FC1_layer_label5' (minst/source/test.cpp:234) in function 'FC1_layer' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:167) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label0' (minst/source/test.cpp:111) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'fc2_wei' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minst/source/test.cpp:259:16) to (minst/source/test.cpp:272:1) in function 'FC2_layer'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3floatP.i2' into 'Conv1_layer' (minst/source/test.cpp:113).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 146.340 ; gain = 61.348
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 225.762 ; gain = 140.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.221 seconds; current allocated memory: 181.830 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 182.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 183.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 183.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 184.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 184.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 185.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 186.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 186.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 186.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 187.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 187.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 189.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 192.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 193.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 195.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 195.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 196.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 197.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_layer_conv1_core_0' to 'Conv1_layer_conv1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1_layer_conv1_core_1' to 'Conv1_layer_conv1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1_layer_conv1_core_2' to 'Conv1_layer_conv1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1_layer_conv1_core_3' to 'Conv1_layer_conv1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1_layer_conv1_core_4' to 'Conv1_layer_conv1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_3_max_dsp_1' to 'run_fmul_32ns_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 198.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 199.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1' to 'Conv2_layer_conv2lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2' to 'Conv2_layer_conv2mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_3' to 'Conv2_layer_conv2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_4' to 'Conv2_layer_conv2ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 201.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 202.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 203.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 209.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_10' to 'FC2_layer_fc2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_11' to 'FC2_layer_fc2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_12' to 'FC2_layer_fc2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_13' to 'FC2_layer_fc2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_14' to 'FC2_layer_fc2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_15' to 'FC2_layer_fc2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_16' to 'FC2_layer_fc2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_17' to 'FC2_layer_fc2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_18' to 'FC2_layer_fc2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_19' to 'FC2_layer_fc2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_20' to 'FC2_layer_fc2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_21' to 'FC2_layer_fc2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_22' to 'FC2_layer_fc2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_23' to 'FC2_layer_fc2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_24' to 'FC2_layer_fc2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_25' to 'FC2_layer_fc2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_26' to 'FC2_layer_fc2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_27' to 'FC2_layer_fc2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_28' to 'FC2_layer_fc2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_29' to 'FC2_layer_fc2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_30' to 'FC2_layer_fc2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_31' to 'FC2_layer_fc2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_32' to 'FC2_layer_fc2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_33' to 'FC2_layer_fc2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_34' to 'FC2_layer_fc2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_35' to 'FC2_layer_fc2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_36' to 'FC2_layer_fc2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_37' to 'FC2_layer_fc2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_38' to 'FC2_layer_fc2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_39' to 'FC2_layer_fc2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_40' to 'FC2_layer_fc2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_41' to 'FC2_layer_fc2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_42' to 'FC2_layer_fc2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_43' to 'FC2_layer_fc2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_44' to 'FC2_layer_fc2_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_45' to 'FC2_layer_fc2_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_46' to 'FC2_layer_fc2_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_47' to 'FC2_layer_fc2_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_48' to 'FC2_layer_fc2_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_49' to 'FC2_layer_fc2_wei2iS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32nhbi': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.661 seconds; current allocated memory: 213.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.845 seconds; current allocated memory: 215.323 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv1_layer_conv1bkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1_layer_conv1cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1_layer_conv1dEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1_layer_conv1eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1_layer_conv1fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2lbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2mb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_wei_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 305.848 ; gain = 220.855
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 25.417 seconds; peak allocated memory: 215.323 MB.
==============================================================
File generated on Wed Feb 21 23:50:51 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.484 ; gain = 18.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.484 ; gain = 18.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.273 ; gain = 27.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 119.121 ; gain = 33.656
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label7' (minst/source/test.cpp:108) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling2_layer_label3' (minst/source/test.cpp:195) in function 'MaxPooling2_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling1_layer_label1' (minst/source/test.cpp:139) in function 'MaxPooling1_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Flatten_layer_label4' (minst/source/test.cpp:219) in function 'Flatten_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'FC2_layer_label6' (minst/source/test.cpp:254) in function 'FC2_layer' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'FC1_layer_label5' (minst/source/test.cpp:234) in function 'FC1_layer' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:167) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (minst/source/test.cpp:108) in function 'Conv1_layer' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:110) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label0' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'fc2_wei' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minst/source/test.cpp:259:16) to (minst/source/test.cpp:272:1) in function 'FC2_layer'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 150.805 ; gain = 65.340
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (minst/source/test.cpp:106:23) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 239.402 ; gain = 153.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.948 seconds; current allocated memory: 192.994 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 193.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_2', minst/source/test.cpp:112) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 164.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.681 seconds; current allocated memory: 200.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0712ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_85_21_3', minst/source/test.cpp:112) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.637 seconds; current allocated memory: 209.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 210.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 210.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 211.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 212.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 212.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 213.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 213.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 213.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 215.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 218.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.966 seconds; current allocated memory: 220.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 221.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 221.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.595 seconds; current allocated memory: 223.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 224.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_3_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 233.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 3.869 seconds; current allocated memory: 236.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_3' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_4' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 237.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 238.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 239.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 245.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_10' to 'FC2_layer_fc2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_11' to 'FC2_layer_fc2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_12' to 'FC2_layer_fc2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_13' to 'FC2_layer_fc2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_14' to 'FC2_layer_fc2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_15' to 'FC2_layer_fc2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_16' to 'FC2_layer_fc2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_17' to 'FC2_layer_fc2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_18' to 'FC2_layer_fc2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_19' to 'FC2_layer_fc2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_20' to 'FC2_layer_fc2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_21' to 'FC2_layer_fc2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_22' to 'FC2_layer_fc2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_23' to 'FC2_layer_fc2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_24' to 'FC2_layer_fc2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_25' to 'FC2_layer_fc2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_26' to 'FC2_layer_fc2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_27' to 'FC2_layer_fc2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_28' to 'FC2_layer_fc2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_29' to 'FC2_layer_fc2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_30' to 'FC2_layer_fc2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_31' to 'FC2_layer_fc2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_32' to 'FC2_layer_fc2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_33' to 'FC2_layer_fc2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_34' to 'FC2_layer_fc2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_35' to 'FC2_layer_fc2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_36' to 'FC2_layer_fc2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_37' to 'FC2_layer_fc2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_38' to 'FC2_layer_fc2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_39' to 'FC2_layer_fc2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_40' to 'FC2_layer_fc2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_41' to 'FC2_layer_fc2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_42' to 'FC2_layer_fc2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_43' to 'FC2_layer_fc2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_44' to 'FC2_layer_fc2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_45' to 'FC2_layer_fc2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_46' to 'FC2_layer_fc2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_47' to 'FC2_layer_fc2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_48' to 'FC2_layer_fc2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_49' to 'FC2_layer_fc2_weiXh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.848 seconds; current allocated memory: 249.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 251.337 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_wei_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 371.730 ; gain = 286.266
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 44.437 seconds; peak allocated memory: 251.337 MB.
==============================================================
File generated on Wed Feb 21 23:52:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Feb 22 00:00:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.348 ; gain = 17.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.348 ; gain = 17.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.035 ; gain = 27.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 118.699 ; gain = 33.199
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label8' (minst/source/test.cpp:107) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling2_layer_label3' (minst/source/test.cpp:195) in function 'MaxPooling2_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling1_layer_label1' (minst/source/test.cpp:139) in function 'MaxPooling1_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Flatten_layer_label4' (minst/source/test.cpp:219) in function 'Flatten_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'FC2_layer_label6' (minst/source/test.cpp:254) in function 'FC2_layer' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'FC1_layer_label5' (minst/source/test.cpp:234) in function 'FC1_layer' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:167) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (minst/source/test.cpp:107) in function 'Conv1_layer' completely with a factor of 24.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1.1' (minst/source/test.cpp:107) in function 'Conv1_layer' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Thu Feb 22 00:01:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.574 ; gain = 18.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.574 ; gain = 18.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.250 ; gain = 27.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 118.828 ; gain = 33.340
INFO: [HLS 200-489] Unrolling loop 'MaxPooling2_layer_label3' (minst/source/test.cpp:195) in function 'MaxPooling2_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling1_layer_label1' (minst/source/test.cpp:139) in function 'MaxPooling1_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Flatten_layer_label4' (minst/source/test.cpp:219) in function 'Flatten_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'FC2_layer_label6' (minst/source/test.cpp:254) in function 'FC2_layer' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'FC1_layer_label5' (minst/source/test.cpp:234) in function 'FC1_layer' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:167) in function 'Conv2_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'fc2_wei' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 3 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minst/source/test.cpp:259:16) to (minst/source/test.cpp:272:1) in function 'FC2_layer'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3floatP.i2' into 'Conv1_layer' (minst/source/test.cpp:113).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 146.715 ; gain = 61.227
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label7' (minst/source/test.cpp:108:5) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:107:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 224.918 ; gain = 139.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.991 seconds; current allocated memory: 181.202 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 181.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 182.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 182.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 182.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 183.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 184.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 184.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 185.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 185.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 185.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 186.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 188.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 191.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 192.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 194.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 194.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 194.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 195.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_layer_conv1_core' to 'Conv1_layer_conv1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_3_max_dsp_1' to 'run_fmul_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 196.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 197.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_3' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_4' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 199.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 200.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 201.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 207.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_10' to 'FC2_layer_fc2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_11' to 'FC2_layer_fc2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_12' to 'FC2_layer_fc2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_13' to 'FC2_layer_fc2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_14' to 'FC2_layer_fc2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_15' to 'FC2_layer_fc2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_16' to 'FC2_layer_fc2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_17' to 'FC2_layer_fc2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_18' to 'FC2_layer_fc2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_19' to 'FC2_layer_fc2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_20' to 'FC2_layer_fc2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_21' to 'FC2_layer_fc2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_22' to 'FC2_layer_fc2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_23' to 'FC2_layer_fc2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_24' to 'FC2_layer_fc2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_25' to 'FC2_layer_fc2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_26' to 'FC2_layer_fc2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_27' to 'FC2_layer_fc2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_28' to 'FC2_layer_fc2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_29' to 'FC2_layer_fc2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_30' to 'FC2_layer_fc2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_31' to 'FC2_layer_fc2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_32' to 'FC2_layer_fc2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_33' to 'FC2_layer_fc2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_34' to 'FC2_layer_fc2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_35' to 'FC2_layer_fc2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_36' to 'FC2_layer_fc2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_37' to 'FC2_layer_fc2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_38' to 'FC2_layer_fc2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_39' to 'FC2_layer_fc2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_40' to 'FC2_layer_fc2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_41' to 'FC2_layer_fc2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_42' to 'FC2_layer_fc2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_43' to 'FC2_layer_fc2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_44' to 'FC2_layer_fc2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_45' to 'FC2_layer_fc2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_46' to 'FC2_layer_fc2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_47' to 'FC2_layer_fc2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_48' to 'FC2_layer_fc2_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_49' to 'FC2_layer_fc2_weiYie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.688 seconds; current allocated memory: 211.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 213.257 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv1_layer_conv1bkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_wei_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 301.965 ; gain = 216.477
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 24.037 seconds; peak allocated memory: 213.257 MB.
==============================================================
File generated on Thu Feb 22 00:03:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.289 ; gain = 17.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.289 ; gain = 17.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 112.754 ; gain = 27.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:288) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 118.320 ; gain = 32.809
INFO: [HLS 200-489] Unrolling loop 'MaxPooling2_layer_label3' (minst/source/test.cpp:198) in function 'MaxPooling2_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling1_layer_label1' (minst/source/test.cpp:140) in function 'MaxPooling1_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Flatten_layer_label4' (minst/source/test.cpp:222) in function 'Flatten_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'FC2_layer_label6' (minst/source/test.cpp:259) in function 'FC2_layer' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'FC1_layer_label5' (minst/source/test.cpp:238) in function 'FC1_layer' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:169) in function 'Conv2_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'fc2_wei' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 3 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3floatP.i2' into 'Conv1_layer' (minst/source/test.cpp:113).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 146.309 ; gain = 60.797
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label7' (minst/source/test.cpp:108:5) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:107:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 224.566 ; gain = 139.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.092 seconds; current allocated memory: 181.069 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 181.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 182.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 182.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 182.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 183.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 183.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 184.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 185.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 185.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 185.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 186.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 188.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 191.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 192.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 194.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 194.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 194.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 195.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1_layer_conv1_core' to 'Conv1_layer_conv1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_3_max_dsp_1' to 'run_fmul_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 196.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 197.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_3' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_4' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 199.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 200.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 201.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 207.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_10' to 'FC2_layer_fc2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_11' to 'FC2_layer_fc2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_12' to 'FC2_layer_fc2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_13' to 'FC2_layer_fc2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_14' to 'FC2_layer_fc2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_15' to 'FC2_layer_fc2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_16' to 'FC2_layer_fc2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_17' to 'FC2_layer_fc2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_18' to 'FC2_layer_fc2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_19' to 'FC2_layer_fc2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_20' to 'FC2_layer_fc2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_21' to 'FC2_layer_fc2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_22' to 'FC2_layer_fc2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_23' to 'FC2_layer_fc2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_24' to 'FC2_layer_fc2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_25' to 'FC2_layer_fc2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_26' to 'FC2_layer_fc2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_27' to 'FC2_layer_fc2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_28' to 'FC2_layer_fc2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_29' to 'FC2_layer_fc2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_30' to 'FC2_layer_fc2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_31' to 'FC2_layer_fc2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_32' to 'FC2_layer_fc2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_33' to 'FC2_layer_fc2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_34' to 'FC2_layer_fc2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_35' to 'FC2_layer_fc2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_36' to 'FC2_layer_fc2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_37' to 'FC2_layer_fc2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_38' to 'FC2_layer_fc2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_39' to 'FC2_layer_fc2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_40' to 'FC2_layer_fc2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_41' to 'FC2_layer_fc2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_42' to 'FC2_layer_fc2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_43' to 'FC2_layer_fc2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_44' to 'FC2_layer_fc2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_45' to 'FC2_layer_fc2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_46' to 'FC2_layer_fc2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_47' to 'FC2_layer_fc2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_48' to 'FC2_layer_fc2_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_49' to 'FC2_layer_fc2_weiYie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ndEe': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.667 seconds; current allocated memory: 211.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 213.122 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv1_layer_conv1bkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_wei_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 302.922 ; gain = 217.410
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 23.964 seconds; peak allocated memory: 213.122 MB.
==============================================================
File generated on Thu Feb 22 00:04:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.500 ; gain = 17.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.500 ; gain = 17.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.008 ; gain = 27.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:288) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 118.445 ; gain = 32.895
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2_layer_label9' (minst/source/test.cpp:166) in function 'Conv2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label7' (minst/source/test.cpp:108) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling2_layer_label3' (minst/source/test.cpp:198) in function 'MaxPooling2_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling1_layer_label1' (minst/source/test.cpp:140) in function 'MaxPooling1_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Flatten_layer_label4' (minst/source/test.cpp:222) in function 'Flatten_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'FC2_layer_label6' (minst/source/test.cpp:259) in function 'FC2_layer' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'FC1_layer_label5' (minst/source/test.cpp:238) in function 'FC1_layer' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (minst/source/test.cpp:166) in function 'Conv2_layer' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:169) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (minst/source/test.cpp:169) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (minst/source/test.cpp:170) in function 'Conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (minst/source/test.cpp:108) in function 'Conv1_layer' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:110) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label0' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'fc2_wei' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 152.711 ; gain = 67.160
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (minst/source/test.cpp:164:23) in function 'Conv2_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:107:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 248.266 ; gain = 162.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.114 seconds; current allocated memory: 200.223 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 200.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_2', minst/source/test.cpp:112) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 164.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.657 seconds; current allocated memory: 207.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0712ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_68_21_3', minst/source/test.cpp:112) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.857 seconds; current allocated memory: 217.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.686 seconds; current allocated memory: 217.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 218.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Conv2_layer_label9'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool1_output_load_6', minst/source/test.cpp:171) on array 'pool1_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool1_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 347.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.249 seconds; current allocated memory: 225.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1224ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp_57_1_0_2', minst/source/test.cpp:171) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.358 seconds; current allocated memory: 237.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.021 seconds; current allocated memory: 237.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 238.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 238.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 239.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 241.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 244.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.176 seconds; current allocated memory: 245.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 246.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 246.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.698 seconds; current allocated memory: 248.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 249.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_3_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.065 seconds; current allocated memory: 259.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 6.849 seconds; current allocated memory: 261.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_0' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_1' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_1' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_1' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_2' to 'Conv2_layer_conv2lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_2' to 'Conv2_layer_conv2mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_2' to 'Conv2_layer_conv2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_3' to 'Conv2_layer_conv2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_3' to 'Conv2_layer_conv2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_3' to 'Conv2_layer_conv2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_4' to 'Conv2_layer_conv2rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_4' to 'Conv2_layer_conv2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_4' to 'Conv2_layer_conv2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_0' to 'Conv2_layer_conv2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_0' to 'Conv2_layer_conv2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_0' to 'Conv2_layer_conv2wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_1' to 'Conv2_layer_conv2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_1' to 'Conv2_layer_conv2yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_1' to 'Conv2_layer_conv2zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_2' to 'Conv2_layer_conv2Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_2' to 'Conv2_layer_conv2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_2' to 'Conv2_layer_conv2CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_3' to 'Conv2_layer_conv2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_3' to 'Conv2_layer_conv2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_3' to 'Conv2_layer_conv2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_4' to 'Conv2_layer_conv2Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_4' to 'Conv2_layer_conv2Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_4' to 'Conv2_layer_conv2IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_0' to 'Conv2_layer_conv2JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_0' to 'Conv2_layer_conv2KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_0' to 'Conv2_layer_conv2Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_1' to 'Conv2_layer_conv2Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_1' to 'Conv2_layer_conv2Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_1' to 'Conv2_layer_conv2OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_2' to 'Conv2_layer_conv2PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_2' to 'Conv2_layer_conv2QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_2' to 'Conv2_layer_conv2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_3' to 'Conv2_layer_conv2Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_3' to 'Conv2_layer_conv2Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_3' to 'Conv2_layer_conv2UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_4' to 'Conv2_layer_conv2VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_4' to 'Conv2_layer_conv2WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_4' to 'Conv2_layer_conv2Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_0' to 'Conv2_layer_conv2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_0' to 'Conv2_layer_conv2Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_0' to 'Conv2_layer_conv20iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_1' to 'Conv2_layer_conv21iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_1' to 'Conv2_layer_conv22iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_1' to 'Conv2_layer_conv23i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_2' to 'Conv2_layer_conv24jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_2' to 'Conv2_layer_conv25jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_2' to 'Conv2_layer_conv26jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_3' to 'Conv2_layer_conv27jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_3' to 'Conv2_layer_conv28jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_3' to 'Conv2_layer_conv29j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_4' to 'Conv2_layer_conv2bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_4' to 'Conv2_layer_conv2bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_4' to 'Conv2_layer_conv2bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_0' to 'Conv2_layer_conv2bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_0' to 'Conv2_layer_conv2bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_0' to 'Conv2_layer_conv2bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_1' to 'Conv2_layer_conv2bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_1' to 'Conv2_layer_conv2bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_1' to 'Conv2_layer_conv2bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_2' to 'Conv2_layer_conv2bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_2' to 'Conv2_layer_conv2bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_2' to 'Conv2_layer_conv2bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_3' to 'Conv2_layer_conv2bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_3' to 'Conv2_layer_conv2bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_3' to 'Conv2_layer_conv2bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_4' to 'Conv2_layer_conv2bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_4' to 'Conv2_layer_conv2bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_4' to 'Conv2_layer_conv2brm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 2.848 seconds; current allocated memory: 274.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 6.67 seconds; current allocated memory: 276.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 277.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC1_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 283.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_10' to 'FC2_layer_fc2_weibsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_11' to 'FC2_layer_fc2_weibtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_12' to 'FC2_layer_fc2_weibun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_13' to 'FC2_layer_fc2_weibvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_14' to 'FC2_layer_fc2_weibwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_15' to 'FC2_layer_fc2_weibxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_16' to 'FC2_layer_fc2_weibyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_17' to 'FC2_layer_fc2_weibzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_18' to 'FC2_layer_fc2_weibAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_19' to 'FC2_layer_fc2_weibBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_20' to 'FC2_layer_fc2_weibCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_21' to 'FC2_layer_fc2_weibDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_22' to 'FC2_layer_fc2_weibEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_23' to 'FC2_layer_fc2_weibFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_24' to 'FC2_layer_fc2_weibGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_25' to 'FC2_layer_fc2_weibHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_26' to 'FC2_layer_fc2_weibIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_27' to 'FC2_layer_fc2_weibJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_28' to 'FC2_layer_fc2_weibKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_29' to 'FC2_layer_fc2_weibLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_30' to 'FC2_layer_fc2_weibMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_31' to 'FC2_layer_fc2_weibNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_32' to 'FC2_layer_fc2_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_33' to 'FC2_layer_fc2_weibPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_34' to 'FC2_layer_fc2_weibQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_35' to 'FC2_layer_fc2_weibRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_36' to 'FC2_layer_fc2_weibSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_37' to 'FC2_layer_fc2_weibTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_38' to 'FC2_layer_fc2_weibUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_39' to 'FC2_layer_fc2_weibVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_40' to 'FC2_layer_fc2_weibWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_41' to 'FC2_layer_fc2_weibXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_42' to 'FC2_layer_fc2_weibYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_43' to 'FC2_layer_fc2_weibZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_44' to 'FC2_layer_fc2_weib0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_45' to 'FC2_layer_fc2_weib1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_46' to 'FC2_layer_fc2_weib2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_47' to 'FC2_layer_fc2_weib3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_48' to 'FC2_layer_fc2_weib4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_49' to 'FC2_layer_fc2_weib5t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC2_layer'.
INFO: [HLS 200-111]  Elapsed time: 4.288 seconds; current allocated memory: 287.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 1.614 seconds; current allocated memory: 290.075 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2mb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Xh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Yie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Zio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv20iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv21iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv22iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv23i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv24jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv25jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv26jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv27jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv28jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv29j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2brm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_wei_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibvn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibxn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibyn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibzo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibAo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibBo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibCo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibDo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibEo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibFp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibGp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibHp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibIp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibJp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibKp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibLp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibMq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibNq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibOq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibPq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibQq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibRq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibSr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibTr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibUr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibVr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibWr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibXr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibYs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibZs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib0s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib1s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib2s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib3s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib4t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib5t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:30 . Memory (MB): peak = 444.430 ; gain = 358.879
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 89.967 seconds; peak allocated memory: 290.075 MB.
==============================================================
File generated on Thu Feb 22 00:07:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Feb 22 00:12:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Feb 22 00:19:51 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.820 ; gain = 19.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.820 ; gain = 19.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 113.801 ; gain = 28.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:288) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 119.492 ; gain = 33.828
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2_layer_label9' (minst/source/test.cpp:166) in function 'Conv2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label7' (minst/source/test.cpp:108) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling2_layer_label3' (minst/source/test.cpp:198) in function 'MaxPooling2_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling1_layer_label1' (minst/source/test.cpp:140) in function 'MaxPooling1_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Flatten_layer_label4' (minst/source/test.cpp:222) in function 'Flatten_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'FC2_layer_label6' (minst/source/test.cpp:259) in function 'FC2_layer' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'FC1_layer_label5' (minst/source/test.cpp:238) in function 'FC1_layer' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (minst/source/test.cpp:166) in function 'Conv2_layer' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:169) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (minst/source/test.cpp:169) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (minst/source/test.cpp:170) in function 'Conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (minst/source/test.cpp:108) in function 'Conv1_layer' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:110) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label0' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'fc2_wei' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'FC2_layer' (minst/source/test.cpp:256:26)...51 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC1_layer' (minst/source/test.cpp:235:26)...161 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_layer' (minst/source/test.cpp:164:8)...608 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_layer' (minst/source/test.cpp:106:5)...624 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 153.426 ; gain = 67.762
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (minst/source/test.cpp:164:23) in function 'Conv2_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:107:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 248.176 ; gain = 162.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.597 seconds; current allocated memory: 200.016 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 200.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_2', minst/source/test.cpp:112) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 131.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.906 seconds; current allocated memory: 206.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.294 seconds; current allocated memory: 214.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.168 seconds; current allocated memory: 215.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 215.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Conv2_layer_label9'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool1_output_load_8', minst/source/test.cpp:171) on array 'pool1_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool1_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 124.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.749 seconds; current allocated memory: 221.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 230.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.219 seconds; current allocated memory: 230.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 230.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 231.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 231.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 233.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 235.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 236.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 238.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 238.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.013 seconds; current allocated memory: 239.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.984 seconds; current allocated memory: 240.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_1_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 249.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 3.607 seconds; current allocated memory: 251.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_0' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_1' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_1' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_1' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_2' to 'Conv2_layer_conv2lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_2' to 'Conv2_layer_conv2mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_2' to 'Conv2_layer_conv2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_3' to 'Conv2_layer_conv2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_3' to 'Conv2_layer_conv2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_3' to 'Conv2_layer_conv2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_4' to 'Conv2_layer_conv2rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_4' to 'Conv2_layer_conv2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_4' to 'Conv2_layer_conv2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_0' to 'Conv2_layer_conv2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_0' to 'Conv2_layer_conv2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_0' to 'Conv2_layer_conv2wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_1' to 'Conv2_layer_conv2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_1' to 'Conv2_layer_conv2yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_1' to 'Conv2_layer_conv2zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_2' to 'Conv2_layer_conv2Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_2' to 'Conv2_layer_conv2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_2' to 'Conv2_layer_conv2CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_3' to 'Conv2_layer_conv2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_3' to 'Conv2_layer_conv2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_3' to 'Conv2_layer_conv2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_4' to 'Conv2_layer_conv2Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_4' to 'Conv2_layer_conv2Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_4' to 'Conv2_layer_conv2IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_0' to 'Conv2_layer_conv2JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_0' to 'Conv2_layer_conv2KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_0' to 'Conv2_layer_conv2Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_1' to 'Conv2_layer_conv2Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_1' to 'Conv2_layer_conv2Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_1' to 'Conv2_layer_conv2OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_2' to 'Conv2_layer_conv2PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_2' to 'Conv2_layer_conv2QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_2' to 'Conv2_layer_conv2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_3' to 'Conv2_layer_conv2Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_3' to 'Conv2_layer_conv2Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_3' to 'Conv2_layer_conv2UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_4' to 'Conv2_layer_conv2VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_4' to 'Conv2_layer_conv2WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_4' to 'Conv2_layer_conv2Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_0' to 'Conv2_layer_conv2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_0' to 'Conv2_layer_conv2Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_0' to 'Conv2_layer_conv20iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_1' to 'Conv2_layer_conv21iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_1' to 'Conv2_layer_conv22iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_1' to 'Conv2_layer_conv23i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_2' to 'Conv2_layer_conv24jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_2' to 'Conv2_layer_conv25jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_2' to 'Conv2_layer_conv26jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_3' to 'Conv2_layer_conv27jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_3' to 'Conv2_layer_conv28jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_3' to 'Conv2_layer_conv29j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_4' to 'Conv2_layer_conv2bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_4' to 'Conv2_layer_conv2bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_4' to 'Conv2_layer_conv2bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_0' to 'Conv2_layer_conv2bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_0' to 'Conv2_layer_conv2bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_0' to 'Conv2_layer_conv2bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_1' to 'Conv2_layer_conv2bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_1' to 'Conv2_layer_conv2bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_1' to 'Conv2_layer_conv2bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_2' to 'Conv2_layer_conv2bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_2' to 'Conv2_layer_conv2bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_2' to 'Conv2_layer_conv2bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_3' to 'Conv2_layer_conv2bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_3' to 'Conv2_layer_conv2bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_3' to 'Conv2_layer_conv2bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_4' to 'Conv2_layer_conv2bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_4' to 'Conv2_layer_conv2bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_4' to 'Conv2_layer_conv2brm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.892 seconds; current allocated memory: 262.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 3.813 seconds; current allocated memory: 264.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 265.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 78 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 269.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_10' to 'FC2_layer_fc2_weibsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_11' to 'FC2_layer_fc2_weibtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_12' to 'FC2_layer_fc2_weibun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_13' to 'FC2_layer_fc2_weibvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_14' to 'FC2_layer_fc2_weibwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_15' to 'FC2_layer_fc2_weibxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_16' to 'FC2_layer_fc2_weibyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_17' to 'FC2_layer_fc2_weibzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_18' to 'FC2_layer_fc2_weibAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_19' to 'FC2_layer_fc2_weibBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_20' to 'FC2_layer_fc2_weibCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_21' to 'FC2_layer_fc2_weibDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_22' to 'FC2_layer_fc2_weibEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_23' to 'FC2_layer_fc2_weibFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_24' to 'FC2_layer_fc2_weibGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_25' to 'FC2_layer_fc2_weibHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_26' to 'FC2_layer_fc2_weibIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_27' to 'FC2_layer_fc2_weibJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_28' to 'FC2_layer_fc2_weibKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_29' to 'FC2_layer_fc2_weibLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_30' to 'FC2_layer_fc2_weibMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_31' to 'FC2_layer_fc2_weibNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_32' to 'FC2_layer_fc2_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_33' to 'FC2_layer_fc2_weibPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_34' to 'FC2_layer_fc2_weibQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_35' to 'FC2_layer_fc2_weibRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_36' to 'FC2_layer_fc2_weibSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_37' to 'FC2_layer_fc2_weibTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_38' to 'FC2_layer_fc2_weibUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_39' to 'FC2_layer_fc2_weibVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_40' to 'FC2_layer_fc2_weibWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_41' to 'FC2_layer_fc2_weibXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_42' to 'FC2_layer_fc2_weibYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_43' to 'FC2_layer_fc2_weibZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_44' to 'FC2_layer_fc2_weib0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_45' to 'FC2_layer_fc2_weib1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_46' to 'FC2_layer_fc2_weib2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_47' to 'FC2_layer_fc2_weib3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_48' to 'FC2_layer_fc2_weib4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_49' to 'FC2_layer_fc2_weib5t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC2_layer'.
INFO: [HLS 200-111]  Elapsed time: 2.936 seconds; current allocated memory: 273.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 1.342 seconds; current allocated memory: 276.784 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2mb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Xh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Yie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Zio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv20iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv21iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv22iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv23i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv24jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv25jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv26jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv27jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv28jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv29j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2brm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_wei_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibvn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibxn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibyn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibzo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibAo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibBo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibCo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibDo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibEo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibFp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibGp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibHp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibIp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibJp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibKp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibLp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibMq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibNq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibOq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibPq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibQq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibRq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibSr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibTr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibUr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibVr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibWr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibXr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibYs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibZs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib0s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib1s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib2s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib3s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib4t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib5t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:15 . Memory (MB): peak = 475.508 ; gain = 389.844
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 74.636 seconds; peak allocated memory: 276.784 MB.
==============================================================
File generated on Thu Feb 22 00:22:28 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.809 ; gain = 19.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.809 ; gain = 19.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.789 ; gain = 28.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:288) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 119.512 ; gain = 34.504
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label7' (minst/source/test.cpp:108) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling2_layer_label3' (minst/source/test.cpp:198) in function 'MaxPooling2_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'MaxPooling1_layer_label1' (minst/source/test.cpp:140) in function 'MaxPooling1_layer' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Flatten_layer_label4' (minst/source/test.cpp:222) in function 'Flatten_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'FC2_layer_label6' (minst/source/test.cpp:259) in function 'FC2_layer' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'FC1_layer_label5' (minst/source/test.cpp:238) in function 'FC1_layer' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:169) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (minst/source/test.cpp:108) in function 'Conv1_layer' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:110) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label0' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'fc2_wei' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'FC2_layer' (minst/source/test.cpp:256:26)...51 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC1_layer' (minst/source/test.cpp:235:26)...161 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_layer' (minst/source/test.cpp:106:5)...624 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 151.680 ; gain = 66.672
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:107:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 239.676 ; gain = 154.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.031 seconds; current allocated memory: 192.408 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 193.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_2', minst/source/test.cpp:112) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 131.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.683 seconds; current allocated memory: 198.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.917 seconds; current allocated memory: 207.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.837 seconds; current allocated memory: 207.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 207.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 208.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 209.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 209.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 209.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 210.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 210.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 212.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 214.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 215.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 217.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 217.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.636 seconds; current allocated memory: 218.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.761 seconds; current allocated memory: 219.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_1_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 228.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 230.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_3' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_4' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 232.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 232.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 233.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 78 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 238.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_10' to 'FC2_layer_fc2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_11' to 'FC2_layer_fc2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_12' to 'FC2_layer_fc2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_13' to 'FC2_layer_fc2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_14' to 'FC2_layer_fc2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_15' to 'FC2_layer_fc2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_16' to 'FC2_layer_fc2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_17' to 'FC2_layer_fc2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_18' to 'FC2_layer_fc2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_19' to 'FC2_layer_fc2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_20' to 'FC2_layer_fc2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_21' to 'FC2_layer_fc2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_22' to 'FC2_layer_fc2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_23' to 'FC2_layer_fc2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_24' to 'FC2_layer_fc2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_25' to 'FC2_layer_fc2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_26' to 'FC2_layer_fc2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_27' to 'FC2_layer_fc2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_28' to 'FC2_layer_fc2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_29' to 'FC2_layer_fc2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_30' to 'FC2_layer_fc2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_31' to 'FC2_layer_fc2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_32' to 'FC2_layer_fc2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_33' to 'FC2_layer_fc2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_34' to 'FC2_layer_fc2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_35' to 'FC2_layer_fc2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_36' to 'FC2_layer_fc2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_37' to 'FC2_layer_fc2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_38' to 'FC2_layer_fc2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_39' to 'FC2_layer_fc2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_40' to 'FC2_layer_fc2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_41' to 'FC2_layer_fc2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_42' to 'FC2_layer_fc2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_43' to 'FC2_layer_fc2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_44' to 'FC2_layer_fc2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_45' to 'FC2_layer_fc2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_46' to 'FC2_layer_fc2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_47' to 'FC2_layer_fc2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_48' to 'FC2_layer_fc2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_49' to 'FC2_layer_fc2_weiXh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC2_layer'.
INFO: [HLS 200-111]  Elapsed time: 2.124 seconds; current allocated memory: 242.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 1.104 seconds; current allocated memory: 244.501 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_wei_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weiXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 415.980 ; gain = 330.973
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 46.19 seconds; peak allocated memory: 244.501 MB.
==============================================================
File generated on Thu Feb 22 00:24:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from minst/source/test.cpp:1:
minst/source/test.cpp:108:4: error: redefinition of label 'Conv1_layer_label0'
   Conv1_layer_label0:for (int column = 0; column < 24; column++)
   ^
minst/source/test.cpp:110:5: note: previous definition is here
    Conv1_layer_label0:for (int i = 0; i < 5; i++)
    ^
1 error generated.
==============================================================
File generated on Thu Feb 22 00:25:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.543 ; gain = 19.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.543 ; gain = 19.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.742 ; gain = 28.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:288) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 119.301 ; gain = 33.922
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label0' (minst/source/test.cpp:109) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:110) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label1' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:288) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_layer' (minst/source/test.cpp:106:57)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 147.801 ; gain = 62.422
INFO: [XFORM 203-541] Flattening a loop nest 'Conv1_layer_label7' (minst/source/test.cpp:108:4) in function 'Conv1_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:107:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 200.754 ; gain = 115.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.772 seconds; current allocated memory: 157.806 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 158.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7_Conv1_layer_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_3', minst/source/test.cpp:112) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 159.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 160.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 160.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 160.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 161.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 161.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 161.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 161.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 162.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 162.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 162.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 163.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 164.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_1_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 166.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 167.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 168.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 168.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 168.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 170.117 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 237.215 ; gain = 151.836
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 17.764 seconds; peak allocated memory: 170.117 MB.
==============================================================
File generated on Thu Feb 22 00:26:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Feb 22 00:31:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.883 ; gain = 19.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.883 ; gain = 19.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.871 ; gain = 28.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:288) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 119.508 ; gain = 34.176
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2_layer_label12' (minst/source/test.cpp:167) in function 'Conv2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label0' (minst/source/test.cpp:109) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:168) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (minst/source/test.cpp:169) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:171) in function 'Conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:110) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label1' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:288) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_layer' (minst/source/test.cpp:164:57)...76 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_layer' (minst/source/test.cpp:106:57)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 148.293 ; gain = 62.961
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2_layer_label9' (minst/source/test.cpp:166:4) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (minst/source/test.cpp:164:23) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv1_layer_label7' (minst/source/test.cpp:108:4) in function 'Conv1_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:107:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 205.008 ; gain = 119.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.976 seconds; current allocated memory: 160.630 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 161.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7_Conv1_layer_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_3', minst/source/test.cpp:112) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 162.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 163.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 163.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 163.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Conv2_layer_label9_Conv2_layer_label12'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool1_output_load_10', minst/source/test.cpp:171) on array 'pool1_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool1_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 38, Depth = 97.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.736 seconds; current allocated memory: 165.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 168.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 168.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 168.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 169.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 169.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 169.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 170.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 171.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_1_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 173.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 174.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_0' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_1' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_1' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_1' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_2' to 'Conv2_layer_conv2lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_2' to 'Conv2_layer_conv2mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_2' to 'Conv2_layer_conv2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_3' to 'Conv2_layer_conv2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_3' to 'Conv2_layer_conv2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_3' to 'Conv2_layer_conv2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_4' to 'Conv2_layer_conv2rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_4' to 'Conv2_layer_conv2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_4' to 'Conv2_layer_conv2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_0' to 'Conv2_layer_conv2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_0' to 'Conv2_layer_conv2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_0' to 'Conv2_layer_conv2wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_1' to 'Conv2_layer_conv2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_1' to 'Conv2_layer_conv2yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_1' to 'Conv2_layer_conv2zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_2' to 'Conv2_layer_conv2Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_2' to 'Conv2_layer_conv2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_2' to 'Conv2_layer_conv2CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_3' to 'Conv2_layer_conv2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_3' to 'Conv2_layer_conv2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_3' to 'Conv2_layer_conv2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_4' to 'Conv2_layer_conv2Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_4' to 'Conv2_layer_conv2Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_4' to 'Conv2_layer_conv2IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_0' to 'Conv2_layer_conv2JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_0' to 'Conv2_layer_conv2KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_0' to 'Conv2_layer_conv2Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_1' to 'Conv2_layer_conv2Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_1' to 'Conv2_layer_conv2Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_1' to 'Conv2_layer_conv2OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_2' to 'Conv2_layer_conv2PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_2' to 'Conv2_layer_conv2QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_2' to 'Conv2_layer_conv2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_3' to 'Conv2_layer_conv2Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_3' to 'Conv2_layer_conv2Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_3' to 'Conv2_layer_conv2UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_4' to 'Conv2_layer_conv2VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_4' to 'Conv2_layer_conv2WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_4' to 'Conv2_layer_conv2Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_0' to 'Conv2_layer_conv2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_0' to 'Conv2_layer_conv2Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_0' to 'Conv2_layer_conv20iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_1' to 'Conv2_layer_conv21iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_1' to 'Conv2_layer_conv22iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_1' to 'Conv2_layer_conv23i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_2' to 'Conv2_layer_conv24jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_2' to 'Conv2_layer_conv25jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_2' to 'Conv2_layer_conv26jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_3' to 'Conv2_layer_conv27jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_3' to 'Conv2_layer_conv28jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_3' to 'Conv2_layer_conv29j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_4' to 'Conv2_layer_conv2bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_4' to 'Conv2_layer_conv2bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_4' to 'Conv2_layer_conv2bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_0' to 'Conv2_layer_conv2bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_0' to 'Conv2_layer_conv2bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_0' to 'Conv2_layer_conv2bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_1' to 'Conv2_layer_conv2bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_1' to 'Conv2_layer_conv2bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_1' to 'Conv2_layer_conv2bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_2' to 'Conv2_layer_conv2bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_2' to 'Conv2_layer_conv2bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_2' to 'Conv2_layer_conv2bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_3' to 'Conv2_layer_conv2bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_3' to 'Conv2_layer_conv2bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_3' to 'Conv2_layer_conv2bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_4' to 'Conv2_layer_conv2bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_4' to 'Conv2_layer_conv2bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_4' to 'Conv2_layer_conv2brm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.301 seconds; current allocated memory: 179.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.127 seconds; current allocated memory: 181.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 181.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 183.311 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2mb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Xh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Yie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Zio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv20iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv21iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv22iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv23i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv24jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv25jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv26jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv27jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv28jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv29j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2brm_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 264.043 ; gain = 178.711
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 26.647 seconds; peak allocated memory: 183.311 MB.
==============================================================
File generated on Thu Feb 22 00:32:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.695 ; gain = 19.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.695 ; gain = 19.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.496 ; gain = 27.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:288) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 119.191 ; gain = 33.652
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2_layer_label12' (minst/source/test.cpp:167) in function 'Conv2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label0' (minst/source/test.cpp:109) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:168) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (minst/source/test.cpp:169) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:171) in function 'Conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:110) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label1' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:287) automatically.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:288) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_layer' (minst/source/test.cpp:164:57)...76 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_layer' (minst/source/test.cpp:106:57)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 145.941 ; gain = 60.402
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2_layer_label9' (minst/source/test.cpp:166:4) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (minst/source/test.cpp:164:23) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv1_layer_label7' (minst/source/test.cpp:108:4) in function 'Conv1_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:107:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 205.336 ; gain = 119.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.807 seconds; current allocated memory: 160.662 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 161.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7_Conv1_layer_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_3', minst/source/test.cpp:112) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 162.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 163.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 163.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 163.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Conv2_layer_label9_Conv2_layer_label12'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool1_output_load_10', minst/source/test.cpp:171) on array 'pool1_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool1_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 38, Depth = 97.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.695 seconds; current allocated memory: 165.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 168.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 168.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 168.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 169.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 169.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 169.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 170.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 171.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_1_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 173.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 174.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_0' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_1' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_1' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_1' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_2' to 'Conv2_layer_conv2lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_2' to 'Conv2_layer_conv2mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_2' to 'Conv2_layer_conv2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_3' to 'Conv2_layer_conv2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_3' to 'Conv2_layer_conv2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_3' to 'Conv2_layer_conv2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_4' to 'Conv2_layer_conv2rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_4' to 'Conv2_layer_conv2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_4' to 'Conv2_layer_conv2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_0' to 'Conv2_layer_conv2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_0' to 'Conv2_layer_conv2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_0' to 'Conv2_layer_conv2wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_1' to 'Conv2_layer_conv2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_1' to 'Conv2_layer_conv2yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_1' to 'Conv2_layer_conv2zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_2' to 'Conv2_layer_conv2Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_2' to 'Conv2_layer_conv2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_2' to 'Conv2_layer_conv2CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_3' to 'Conv2_layer_conv2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_3' to 'Conv2_layer_conv2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_3' to 'Conv2_layer_conv2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_4' to 'Conv2_layer_conv2Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_4' to 'Conv2_layer_conv2Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_4' to 'Conv2_layer_conv2IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_0' to 'Conv2_layer_conv2JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_0' to 'Conv2_layer_conv2KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_0' to 'Conv2_layer_conv2Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_1' to 'Conv2_layer_conv2Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_1' to 'Conv2_layer_conv2Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_1' to 'Conv2_layer_conv2OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_2' to 'Conv2_layer_conv2PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_2' to 'Conv2_layer_conv2QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_2' to 'Conv2_layer_conv2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_3' to 'Conv2_layer_conv2Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_3' to 'Conv2_layer_conv2Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_3' to 'Conv2_layer_conv2UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_4' to 'Conv2_layer_conv2VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_4' to 'Conv2_layer_conv2WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_4' to 'Conv2_layer_conv2Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_0' to 'Conv2_layer_conv2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_0' to 'Conv2_layer_conv2Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_0' to 'Conv2_layer_conv20iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_1' to 'Conv2_layer_conv21iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_1' to 'Conv2_layer_conv22iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_1' to 'Conv2_layer_conv23i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_2' to 'Conv2_layer_conv24jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_2' to 'Conv2_layer_conv25jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_2' to 'Conv2_layer_conv26jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_3' to 'Conv2_layer_conv27jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_3' to 'Conv2_layer_conv28jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_3' to 'Conv2_layer_conv29j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_4' to 'Conv2_layer_conv2bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_4' to 'Conv2_layer_conv2bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_4' to 'Conv2_layer_conv2bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_0' to 'Conv2_layer_conv2bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_0' to 'Conv2_layer_conv2bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_0' to 'Conv2_layer_conv2bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_1' to 'Conv2_layer_conv2bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_1' to 'Conv2_layer_conv2bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_1' to 'Conv2_layer_conv2bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_2' to 'Conv2_layer_conv2bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_2' to 'Conv2_layer_conv2bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_2' to 'Conv2_layer_conv2bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_3' to 'Conv2_layer_conv2bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_3' to 'Conv2_layer_conv2bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_3' to 'Conv2_layer_conv2bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_4' to 'Conv2_layer_conv2bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_4' to 'Conv2_layer_conv2bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_4' to 'Conv2_layer_conv2brm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.275 seconds; current allocated memory: 179.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.057 seconds; current allocated memory: 181.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 181.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 183.358 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2mb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Xh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Yie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Zio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv20iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv21iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv22iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv23i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv24jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv25jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv26jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv27jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv28jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv29j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2brm_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 262.734 ; gain = 177.195
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 26.152 seconds; peak allocated memory: 183.358 MB.
==============================================================
File generated on Thu Feb 22 00:33:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Feb 22 00:54:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 22 00:54:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 22 00:55:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 22 00:56:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 22 00:56:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 22 00:57:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 22 00:57:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.910 ; gain = 19.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.910 ; gain = 19.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.965 ; gain = 28.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 119.730 ; gain = 34.703
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2_layer_label12' (minst/source/test.cpp:169) in function 'Conv2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label0' (minst/source/test.cpp:111) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:170) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (minst/source/test.cpp:171) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:173) in function 'Conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label1' (minst/source/test.cpp:114) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:304) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minst/source/test.cpp:266:16) to (minst/source/test.cpp:279:1) in function 'FC2_layer'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:305) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_layer' (minst/source/test.cpp:166:57)...76 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_layer' (minst/source/test.cpp:108:57)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 148.008 ; gain = 62.980
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2_layer_label9' (minst/source/test.cpp:168:4) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (minst/source/test.cpp:166:23) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv1_layer_label7' (minst/source/test.cpp:110:4) in function 'Conv1_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:109:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 204.328 ; gain = 119.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.332 seconds; current allocated memory: 160.450 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 161.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7_Conv1_layer_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_3', minst/source/test.cpp:114) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 161.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 163.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 163.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 163.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Conv2_layer_label9_Conv2_layer_label12'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool1_output_load_10', minst/source/test.cpp:173) on array 'pool1_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool1_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 38, Depth = 97.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.718 seconds; current allocated memory: 165.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 168.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 168.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 168.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 168.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 168.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 169.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 170.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 171.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_1_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 173.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 174.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_0' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_1' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_1' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_1' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_2' to 'Conv2_layer_conv2lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_2' to 'Conv2_layer_conv2mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_2' to 'Conv2_layer_conv2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_3' to 'Conv2_layer_conv2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_3' to 'Conv2_layer_conv2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_3' to 'Conv2_layer_conv2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_4' to 'Conv2_layer_conv2rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_4' to 'Conv2_layer_conv2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_4' to 'Conv2_layer_conv2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_0' to 'Conv2_layer_conv2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_0' to 'Conv2_layer_conv2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_0' to 'Conv2_layer_conv2wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_1' to 'Conv2_layer_conv2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_1' to 'Conv2_layer_conv2yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_1' to 'Conv2_layer_conv2zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_2' to 'Conv2_layer_conv2Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_2' to 'Conv2_layer_conv2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_2' to 'Conv2_layer_conv2CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_3' to 'Conv2_layer_conv2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_3' to 'Conv2_layer_conv2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_3' to 'Conv2_layer_conv2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_4' to 'Conv2_layer_conv2Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_4' to 'Conv2_layer_conv2Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_4' to 'Conv2_layer_conv2IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_0' to 'Conv2_layer_conv2JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_0' to 'Conv2_layer_conv2KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_0' to 'Conv2_layer_conv2Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_1' to 'Conv2_layer_conv2Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_1' to 'Conv2_layer_conv2Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_1' to 'Conv2_layer_conv2OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_2' to 'Conv2_layer_conv2PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_2' to 'Conv2_layer_conv2QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_2' to 'Conv2_layer_conv2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_3' to 'Conv2_layer_conv2Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_3' to 'Conv2_layer_conv2Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_3' to 'Conv2_layer_conv2UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_4' to 'Conv2_layer_conv2VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_4' to 'Conv2_layer_conv2WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_4' to 'Conv2_layer_conv2Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_0' to 'Conv2_layer_conv2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_0' to 'Conv2_layer_conv2Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_0' to 'Conv2_layer_conv20iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_1' to 'Conv2_layer_conv21iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_1' to 'Conv2_layer_conv22iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_1' to 'Conv2_layer_conv23i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_2' to 'Conv2_layer_conv24jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_2' to 'Conv2_layer_conv25jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_2' to 'Conv2_layer_conv26jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_3' to 'Conv2_layer_conv27jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_3' to 'Conv2_layer_conv28jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_3' to 'Conv2_layer_conv29j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_4' to 'Conv2_layer_conv2bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_4' to 'Conv2_layer_conv2bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_4' to 'Conv2_layer_conv2bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_0' to 'Conv2_layer_conv2bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_0' to 'Conv2_layer_conv2bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_0' to 'Conv2_layer_conv2bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_1' to 'Conv2_layer_conv2bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_1' to 'Conv2_layer_conv2bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_1' to 'Conv2_layer_conv2bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_2' to 'Conv2_layer_conv2bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_2' to 'Conv2_layer_conv2bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_2' to 'Conv2_layer_conv2bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_3' to 'Conv2_layer_conv2bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_3' to 'Conv2_layer_conv2bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_3' to 'Conv2_layer_conv2bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_4' to 'Conv2_layer_conv2bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_4' to 'Conv2_layer_conv2bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_4' to 'Conv2_layer_conv2brm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.271 seconds; current allocated memory: 179.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 180.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 181.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'row' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'column' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 183.368 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2mb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Xh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Yie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Zio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv20iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv21iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv22iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv23i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv24jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv25jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv26jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv27jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv28jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv29j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2brm_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 263.684 ; gain = 178.656
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 24.547 seconds; peak allocated memory: 183.368 MB.
==============================================================
File generated on Thu Feb 22 01:00:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.645 ; gain = 19.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.645 ; gain = 19.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.250 ; gain = 27.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 119.477 ; gain = 34.109
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Flatten_layer_label4' (minst/source/test.cpp:224) in function 'Flatten_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2_layer_label12' (minst/source/test.cpp:169) in function 'Conv2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label0' (minst/source/test.cpp:111) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (minst/source/test.cpp:224) in function 'Flatten_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (minst/source/test.cpp:225) in function 'Flatten_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:170) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (minst/source/test.cpp:171) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:173) in function 'Conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label1' (minst/source/test.cpp:114) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:304) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minst/source/test.cpp:266:16) to (minst/source/test.cpp:279:1) in function 'FC2_layer'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:305) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_layer' (minst/source/test.cpp:166:57)...76 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_layer' (minst/source/test.cpp:108:57)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 148.160 ; gain = 62.793
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2_layer_label9' (minst/source/test.cpp:168:4) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (minst/source/test.cpp:166:23) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv1_layer_label7' (minst/source/test.cpp:110:4) in function 'Conv1_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:109:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 204.609 ; gain = 119.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.426 seconds; current allocated memory: 161.059 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 161.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7_Conv1_layer_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_3', minst/source/test.cpp:114) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 162.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 163.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 163.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 164.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Conv2_layer_label9_Conv2_layer_label12'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool1_output_load_10', minst/source/test.cpp:173) on array 'pool1_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool1_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 38, Depth = 97.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.689 seconds; current allocated memory: 166.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 168.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 169.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 169.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flatten_layer_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool2_output_load_2', minst/source/test.cpp:226) on array 'pool2_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool2_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 169.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 170.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 170.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 171.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 172.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_1_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 174.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 175.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_0' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_1' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_1' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_1' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_2' to 'Conv2_layer_conv2lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_2' to 'Conv2_layer_conv2mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_2' to 'Conv2_layer_conv2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_3' to 'Conv2_layer_conv2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_3' to 'Conv2_layer_conv2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_3' to 'Conv2_layer_conv2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_4' to 'Conv2_layer_conv2rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_4' to 'Conv2_layer_conv2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_4' to 'Conv2_layer_conv2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_0' to 'Conv2_layer_conv2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_0' to 'Conv2_layer_conv2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_0' to 'Conv2_layer_conv2wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_1' to 'Conv2_layer_conv2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_1' to 'Conv2_layer_conv2yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_1' to 'Conv2_layer_conv2zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_2' to 'Conv2_layer_conv2Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_2' to 'Conv2_layer_conv2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_2' to 'Conv2_layer_conv2CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_3' to 'Conv2_layer_conv2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_3' to 'Conv2_layer_conv2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_3' to 'Conv2_layer_conv2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_4' to 'Conv2_layer_conv2Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_4' to 'Conv2_layer_conv2Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_4' to 'Conv2_layer_conv2IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_0' to 'Conv2_layer_conv2JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_0' to 'Conv2_layer_conv2KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_0' to 'Conv2_layer_conv2Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_1' to 'Conv2_layer_conv2Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_1' to 'Conv2_layer_conv2Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_1' to 'Conv2_layer_conv2OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_2' to 'Conv2_layer_conv2PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_2' to 'Conv2_layer_conv2QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_2' to 'Conv2_layer_conv2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_3' to 'Conv2_layer_conv2Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_3' to 'Conv2_layer_conv2Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_3' to 'Conv2_layer_conv2UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_4' to 'Conv2_layer_conv2VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_4' to 'Conv2_layer_conv2WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_4' to 'Conv2_layer_conv2Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_0' to 'Conv2_layer_conv2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_0' to 'Conv2_layer_conv2Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_0' to 'Conv2_layer_conv20iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_1' to 'Conv2_layer_conv21iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_1' to 'Conv2_layer_conv22iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_1' to 'Conv2_layer_conv23i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_2' to 'Conv2_layer_conv24jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_2' to 'Conv2_layer_conv25jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_2' to 'Conv2_layer_conv26jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_3' to 'Conv2_layer_conv27jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_3' to 'Conv2_layer_conv28jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_3' to 'Conv2_layer_conv29j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_4' to 'Conv2_layer_conv2bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_4' to 'Conv2_layer_conv2bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_4' to 'Conv2_layer_conv2bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_0' to 'Conv2_layer_conv2bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_0' to 'Conv2_layer_conv2bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_0' to 'Conv2_layer_conv2bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_1' to 'Conv2_layer_conv2bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_1' to 'Conv2_layer_conv2bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_1' to 'Conv2_layer_conv2bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_2' to 'Conv2_layer_conv2bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_2' to 'Conv2_layer_conv2bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_2' to 'Conv2_layer_conv2bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_3' to 'Conv2_layer_conv2bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_3' to 'Conv2_layer_conv2bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_3' to 'Conv2_layer_conv2bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_4' to 'Conv2_layer_conv2bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_4' to 'Conv2_layer_conv2bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_4' to 'Conv2_layer_conv2brm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.258 seconds; current allocated memory: 180.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.075 seconds; current allocated memory: 182.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 183.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'row' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'column' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 185.145 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2mb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Xh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Yie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Zio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv20iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv21iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv22iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv23i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv24jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv25jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv26jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv27jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv28jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv29j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2brm_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 267.234 ; gain = 181.867
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 25.017 seconds; peak allocated memory: 185.145 MB.
==============================================================
File generated on Thu Feb 22 01:01:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.750 ; gain = 19.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.750 ; gain = 19.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.730 ; gain = 28.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 119.391 ; gain = 34.238
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Flatten_layer_label4' (minst/source/test.cpp:224) in function 'Flatten_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2_layer_label12' (minst/source/test.cpp:169) in function 'Conv2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label0' (minst/source/test.cpp:111) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (minst/source/test.cpp:224) in function 'Flatten_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (minst/source/test.cpp:225) in function 'Flatten_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:170) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (minst/source/test.cpp:171) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:173) in function 'Conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label1' (minst/source/test.cpp:114) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:304) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minst/source/test.cpp:266:16) to (minst/source/test.cpp:279:1) in function 'FC2_layer'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:305) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_layer' (minst/source/test.cpp:166:57)...76 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_layer' (minst/source/test.cpp:108:57)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 148.191 ; gain = 63.039
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (minst/source/test.cpp:258:16) in function 'run'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2_layer_label9' (minst/source/test.cpp:168:4) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (minst/source/test.cpp:166:23) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv1_layer_label7' (minst/source/test.cpp:110:4) in function 'Conv1_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:109:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 204.492 ; gain = 119.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.247 seconds; current allocated memory: 161.105 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 161.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7_Conv1_layer_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_3', minst/source/test.cpp:114) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 162.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 163.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 164.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 164.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Conv2_layer_label9_Conv2_layer_label12'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool1_output_load_10', minst/source/test.cpp:173) on array 'pool1_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool1_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 38, Depth = 97.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.655 seconds; current allocated memory: 166.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 168.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 169.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 169.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flatten_layer_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool2_output_load_2', minst/source/test.cpp:226) on array 'pool2_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool2_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 169.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 170.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_FC2_layer_label6'.
WARNING: [SCHED 204-68] The II Violation in module 'run': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (minst/source/test.cpp:261->minst/source/test.cpp:305) of variable 'tmp_38_i', minst/source/test.cpp:261->minst/source/test.cpp:305 on array 'fc2_output' and 'load' operation ('fc2_output_load', minst/source/test.cpp:261->minst/source/test.cpp:305) on array 'fc2_output'.
WARNING: [SCHED 204-68] The II Violation in module 'run': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (minst/source/test.cpp:261->minst/source/test.cpp:305) of variable 'tmp_38_i', minst/source/test.cpp:261->minst/source/test.cpp:305 on array 'fc2_output' and 'load' operation ('fc2_output_load', minst/source/test.cpp:261->minst/source/test.cpp:305) on array 'fc2_output'.
WARNING: [SCHED 204-68] The II Violation in module 'run': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (minst/source/test.cpp:261->minst/source/test.cpp:305) of variable 'tmp_38_i', minst/source/test.cpp:261->minst/source/test.cpp:305 on array 'fc2_output' and 'load' operation ('fc2_output_load', minst/source/test.cpp:261->minst/source/test.cpp:305) on array 'fc2_output'.
WARNING: [SCHED 204-68] The II Violation in module 'run': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (minst/source/test.cpp:261->minst/source/test.cpp:305) of variable 'tmp_38_i', minst/source/test.cpp:261->minst/source/test.cpp:305 on array 'fc2_output' and 'load' operation ('fc2_output_load', minst/source/test.cpp:261->minst/source/test.cpp:305) on array 'fc2_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 170.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 171.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 172.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_1_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 175.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 175.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_0' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_1' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_1' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_1' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_2' to 'Conv2_layer_conv2lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_2' to 'Conv2_layer_conv2mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_2' to 'Conv2_layer_conv2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_3' to 'Conv2_layer_conv2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_3' to 'Conv2_layer_conv2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_3' to 'Conv2_layer_conv2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_4' to 'Conv2_layer_conv2rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_4' to 'Conv2_layer_conv2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_4' to 'Conv2_layer_conv2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_0' to 'Conv2_layer_conv2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_0' to 'Conv2_layer_conv2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_0' to 'Conv2_layer_conv2wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_1' to 'Conv2_layer_conv2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_1' to 'Conv2_layer_conv2yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_1' to 'Conv2_layer_conv2zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_2' to 'Conv2_layer_conv2Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_2' to 'Conv2_layer_conv2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_2' to 'Conv2_layer_conv2CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_3' to 'Conv2_layer_conv2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_3' to 'Conv2_layer_conv2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_3' to 'Conv2_layer_conv2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_4' to 'Conv2_layer_conv2Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_4' to 'Conv2_layer_conv2Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_4' to 'Conv2_layer_conv2IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_0' to 'Conv2_layer_conv2JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_0' to 'Conv2_layer_conv2KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_0' to 'Conv2_layer_conv2Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_1' to 'Conv2_layer_conv2Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_1' to 'Conv2_layer_conv2Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_1' to 'Conv2_layer_conv2OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_2' to 'Conv2_layer_conv2PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_2' to 'Conv2_layer_conv2QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_2' to 'Conv2_layer_conv2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_3' to 'Conv2_layer_conv2Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_3' to 'Conv2_layer_conv2Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_3' to 'Conv2_layer_conv2UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_4' to 'Conv2_layer_conv2VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_4' to 'Conv2_layer_conv2WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_4' to 'Conv2_layer_conv2Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_0' to 'Conv2_layer_conv2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_0' to 'Conv2_layer_conv2Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_0' to 'Conv2_layer_conv20iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_1' to 'Conv2_layer_conv21iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_1' to 'Conv2_layer_conv22iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_1' to 'Conv2_layer_conv23i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_2' to 'Conv2_layer_conv24jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_2' to 'Conv2_layer_conv25jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_2' to 'Conv2_layer_conv26jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_3' to 'Conv2_layer_conv27jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_3' to 'Conv2_layer_conv28jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_3' to 'Conv2_layer_conv29j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_4' to 'Conv2_layer_conv2bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_4' to 'Conv2_layer_conv2bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_4' to 'Conv2_layer_conv2bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_0' to 'Conv2_layer_conv2bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_0' to 'Conv2_layer_conv2bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_0' to 'Conv2_layer_conv2bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_1' to 'Conv2_layer_conv2bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_1' to 'Conv2_layer_conv2bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_1' to 'Conv2_layer_conv2bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_2' to 'Conv2_layer_conv2bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_2' to 'Conv2_layer_conv2bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_2' to 'Conv2_layer_conv2bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_3' to 'Conv2_layer_conv2bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_3' to 'Conv2_layer_conv2bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_3' to 'Conv2_layer_conv2bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_4' to 'Conv2_layer_conv2bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_4' to 'Conv2_layer_conv2bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_4' to 'Conv2_layer_conv2brm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 181.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.092 seconds; current allocated memory: 182.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 183.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'row' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'column' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 185.464 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2mb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Xh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Yie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Zio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv20iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv21iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv22iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv23i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv24jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv25jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv26jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv27jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv28jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv29j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2brm_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_wei_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 267.488 ; gain = 182.336
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 24.976 seconds; peak allocated memory: 185.464 MB.
==============================================================
File generated on Thu Feb 22 01:02:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.660 ; gain = 19.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.660 ; gain = 19.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.289 ; gain = 28.312
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 119.480 ; gain = 34.504
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Flatten_layer_label4' (minst/source/test.cpp:224) in function 'Flatten_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'FC1_layer_label2' (minst/source/test.cpp:238) in function 'FC1_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2_layer_label12' (minst/source/test.cpp:169) in function 'Conv2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label0' (minst/source/test.cpp:111) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (minst/source/test.cpp:224) in function 'Flatten_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (minst/source/test.cpp:225) in function 'Flatten_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FC1_layer_label5' (minst/source/test.cpp:240) in function 'FC1_layer' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:170) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (minst/source/test.cpp:171) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:173) in function 'Conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label1' (minst/source/test.cpp:114) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minst/source/test.cpp:266:16) to (minst/source/test.cpp:279:1) in function 'FC2_layer'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:305) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'FC1_layer' (minst/source/test.cpp:237:43)...161 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_layer' (minst/source/test.cpp:166:57)...76 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_layer' (minst/source/test.cpp:108:57)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 149.141 ; gain = 64.164
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (minst/source/test.cpp:258:16) in function 'run'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2_layer_label9' (minst/source/test.cpp:168:4) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (minst/source/test.cpp:166:23) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv1_layer_label7' (minst/source/test.cpp:110:4) in function 'Conv1_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:109:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 217.660 ; gain = 132.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.752 seconds; current allocated memory: 173.222 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 173.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7_Conv1_layer_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_3', minst/source/test.cpp:114) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 174.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 175.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 176.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 176.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Conv2_layer_label9_Conv2_layer_label12'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool1_output_load_10', minst/source/test.cpp:173) on array 'pool1_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool1_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 38, Depth = 97.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.763 seconds; current allocated memory: 178.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 180.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 181.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 181.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flatten_layer_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool2_output_load_2', minst/source/test.cpp:226) on array 'pool2_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool2_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 181.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 182.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FC1_layer_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 183.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 186.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_FC2_layer_label6'.
WARNING: [SCHED 204-68] The II Violation in module 'run': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (minst/source/test.cpp:261->minst/source/test.cpp:305) of variable 'tmp_38_i', minst/source/test.cpp:261->minst/source/test.cpp:305 on array 'fc2_output' and 'load' operation ('fc2_output_load', minst/source/test.cpp:261->minst/source/test.cpp:305) on array 'fc2_output'.
WARNING: [SCHED 204-68] The II Violation in module 'run': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (minst/source/test.cpp:261->minst/source/test.cpp:305) of variable 'tmp_38_i', minst/source/test.cpp:261->minst/source/test.cpp:305 on array 'fc2_output' and 'load' operation ('fc2_output_load', minst/source/test.cpp:261->minst/source/test.cpp:305) on array 'fc2_output'.
WARNING: [SCHED 204-68] The II Violation in module 'run': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (minst/source/test.cpp:261->minst/source/test.cpp:305) of variable 'tmp_38_i', minst/source/test.cpp:261->minst/source/test.cpp:305 on array 'fc2_output' and 'load' operation ('fc2_output_load', minst/source/test.cpp:261->minst/source/test.cpp:305) on array 'fc2_output'.
WARNING: [SCHED 204-68] The II Violation in module 'run': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (minst/source/test.cpp:261->minst/source/test.cpp:305) of variable 'tmp_38_i', minst/source/test.cpp:261->minst/source/test.cpp:305 on array 'fc2_output' and 'load' operation ('fc2_output_load', minst/source/test.cpp:261->minst/source/test.cpp:305) on array 'fc2_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 187.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 188.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 189.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_1_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 191.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 192.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_0' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_1' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_1' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_1' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_2' to 'Conv2_layer_conv2lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_2' to 'Conv2_layer_conv2mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_2' to 'Conv2_layer_conv2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_3' to 'Conv2_layer_conv2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_3' to 'Conv2_layer_conv2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_3' to 'Conv2_layer_conv2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_4' to 'Conv2_layer_conv2rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_4' to 'Conv2_layer_conv2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_4' to 'Conv2_layer_conv2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_0' to 'Conv2_layer_conv2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_0' to 'Conv2_layer_conv2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_0' to 'Conv2_layer_conv2wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_1' to 'Conv2_layer_conv2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_1' to 'Conv2_layer_conv2yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_1' to 'Conv2_layer_conv2zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_2' to 'Conv2_layer_conv2Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_2' to 'Conv2_layer_conv2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_2' to 'Conv2_layer_conv2CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_3' to 'Conv2_layer_conv2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_3' to 'Conv2_layer_conv2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_3' to 'Conv2_layer_conv2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_4' to 'Conv2_layer_conv2Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_4' to 'Conv2_layer_conv2Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_4' to 'Conv2_layer_conv2IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_0' to 'Conv2_layer_conv2JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_0' to 'Conv2_layer_conv2KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_0' to 'Conv2_layer_conv2Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_1' to 'Conv2_layer_conv2Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_1' to 'Conv2_layer_conv2Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_1' to 'Conv2_layer_conv2OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_2' to 'Conv2_layer_conv2PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_2' to 'Conv2_layer_conv2QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_2' to 'Conv2_layer_conv2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_3' to 'Conv2_layer_conv2Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_3' to 'Conv2_layer_conv2Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_3' to 'Conv2_layer_conv2UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_4' to 'Conv2_layer_conv2VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_4' to 'Conv2_layer_conv2WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_4' to 'Conv2_layer_conv2Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_0' to 'Conv2_layer_conv2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_0' to 'Conv2_layer_conv2Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_0' to 'Conv2_layer_conv20iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_1' to 'Conv2_layer_conv21iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_1' to 'Conv2_layer_conv22iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_1' to 'Conv2_layer_conv23i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_2' to 'Conv2_layer_conv24jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_2' to 'Conv2_layer_conv25jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_2' to 'Conv2_layer_conv26jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_3' to 'Conv2_layer_conv27jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_3' to 'Conv2_layer_conv28jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_3' to 'Conv2_layer_conv29j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_4' to 'Conv2_layer_conv2bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_4' to 'Conv2_layer_conv2bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_4' to 'Conv2_layer_conv2bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_0' to 'Conv2_layer_conv2bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_0' to 'Conv2_layer_conv2bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_0' to 'Conv2_layer_conv2bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_1' to 'Conv2_layer_conv2bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_1' to 'Conv2_layer_conv2bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_1' to 'Conv2_layer_conv2bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_2' to 'Conv2_layer_conv2bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_2' to 'Conv2_layer_conv2bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_2' to 'Conv2_layer_conv2bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_3' to 'Conv2_layer_conv2bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_3' to 'Conv2_layer_conv2bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_3' to 'Conv2_layer_conv2bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_4' to 'Conv2_layer_conv2bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_4' to 'Conv2_layer_conv2bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_4' to 'Conv2_layer_conv2brm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 197.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 198.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 199.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 80 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 206.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'row' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'column' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 1.842 seconds; current allocated memory: 209.872 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2mb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Xh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Yie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Zio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv20iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv21iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv22iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv23i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv24jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv25jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv26jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv27jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv28jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv29j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2brm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_wei_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC1_layer_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_wei_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 361.668 ; gain = 276.691
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 34.182 seconds; peak allocated memory: 209.872 MB.
==============================================================
File generated on Thu Feb 22 01:04:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.918 ; gain = 19.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.918 ; gain = 19.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.977 ; gain = 28.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 119.176 ; gain = 33.879
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Flatten_layer_label4' (minst/source/test.cpp:224) in function 'Flatten_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'FC2_layer_label3' (minst/source/test.cpp:259) in function 'FC2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2_layer_label12' (minst/source/test.cpp:169) in function 'Conv2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label0' (minst/source/test.cpp:111) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (minst/source/test.cpp:224) in function 'Flatten_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (minst/source/test.cpp:225) in function 'Flatten_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FC2_layer_label6' (minst/source/test.cpp:261) in function 'FC2_layer' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:170) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (minst/source/test.cpp:171) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:173) in function 'Conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label1' (minst/source/test.cpp:114) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'fc2_wei' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:304) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minst/source/test.cpp:266:16) to (minst/source/test.cpp:279:1) in function 'FC2_layer'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'FC2_layer' (minst/source/test.cpp:258:43)...51 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_layer' (minst/source/test.cpp:166:57)...76 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_layer' (minst/source/test.cpp:108:57)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 146.773 ; gain = 61.477
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2_layer_label9' (minst/source/test.cpp:168:4) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (minst/source/test.cpp:166:23) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv1_layer_label7' (minst/source/test.cpp:110:4) in function 'Conv1_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:109:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 216.277 ; gain = 130.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.491 seconds; current allocated memory: 171.588 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 172.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7_Conv1_layer_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_3', minst/source/test.cpp:114) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 173.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 174.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 174.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 174.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Conv2_layer_label9_Conv2_layer_label12'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool1_output_load_10', minst/source/test.cpp:173) on array 'pool1_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool1_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 38, Depth = 97.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.627 seconds; current allocated memory: 176.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 179.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 179.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 179.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flatten_layer_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool2_output_load_2', minst/source/test.cpp:226) on array 'pool2_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool2_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 180.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 180.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FC2_layer_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 181.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 183.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 183.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 184.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 185.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_1_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 187.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 188.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_0' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_1' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_1' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_1' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_2' to 'Conv2_layer_conv2lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_2' to 'Conv2_layer_conv2mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_2' to 'Conv2_layer_conv2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_3' to 'Conv2_layer_conv2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_3' to 'Conv2_layer_conv2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_3' to 'Conv2_layer_conv2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_4' to 'Conv2_layer_conv2rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_4' to 'Conv2_layer_conv2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_4' to 'Conv2_layer_conv2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_0' to 'Conv2_layer_conv2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_0' to 'Conv2_layer_conv2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_0' to 'Conv2_layer_conv2wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_1' to 'Conv2_layer_conv2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_1' to 'Conv2_layer_conv2yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_1' to 'Conv2_layer_conv2zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_2' to 'Conv2_layer_conv2Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_2' to 'Conv2_layer_conv2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_2' to 'Conv2_layer_conv2CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_3' to 'Conv2_layer_conv2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_3' to 'Conv2_layer_conv2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_3' to 'Conv2_layer_conv2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_4' to 'Conv2_layer_conv2Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_4' to 'Conv2_layer_conv2Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_4' to 'Conv2_layer_conv2IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_0' to 'Conv2_layer_conv2JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_0' to 'Conv2_layer_conv2KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_0' to 'Conv2_layer_conv2Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_1' to 'Conv2_layer_conv2Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_1' to 'Conv2_layer_conv2Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_1' to 'Conv2_layer_conv2OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_2' to 'Conv2_layer_conv2PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_2' to 'Conv2_layer_conv2QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_2' to 'Conv2_layer_conv2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_3' to 'Conv2_layer_conv2Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_3' to 'Conv2_layer_conv2Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_3' to 'Conv2_layer_conv2UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_4' to 'Conv2_layer_conv2VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_4' to 'Conv2_layer_conv2WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_4' to 'Conv2_layer_conv2Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_0' to 'Conv2_layer_conv2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_0' to 'Conv2_layer_conv2Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_0' to 'Conv2_layer_conv20iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_1' to 'Conv2_layer_conv21iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_1' to 'Conv2_layer_conv22iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_1' to 'Conv2_layer_conv23i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_2' to 'Conv2_layer_conv24jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_2' to 'Conv2_layer_conv25jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_2' to 'Conv2_layer_conv26jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_3' to 'Conv2_layer_conv27jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_3' to 'Conv2_layer_conv28jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_3' to 'Conv2_layer_conv29j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_4' to 'Conv2_layer_conv2bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_4' to 'Conv2_layer_conv2bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_4' to 'Conv2_layer_conv2bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_0' to 'Conv2_layer_conv2bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_0' to 'Conv2_layer_conv2bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_0' to 'Conv2_layer_conv2bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_1' to 'Conv2_layer_conv2bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_1' to 'Conv2_layer_conv2bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_1' to 'Conv2_layer_conv2bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_2' to 'Conv2_layer_conv2bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_2' to 'Conv2_layer_conv2bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_2' to 'Conv2_layer_conv2bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_3' to 'Conv2_layer_conv2bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_3' to 'Conv2_layer_conv2bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_3' to 'Conv2_layer_conv2bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_4' to 'Conv2_layer_conv2bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_4' to 'Conv2_layer_conv2bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_4' to 'Conv2_layer_conv2brm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.261 seconds; current allocated memory: 193.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.047 seconds; current allocated memory: 194.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 195.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_10' to 'FC2_layer_fc2_weibsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_11' to 'FC2_layer_fc2_weibtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_12' to 'FC2_layer_fc2_weibun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_13' to 'FC2_layer_fc2_weibvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_14' to 'FC2_layer_fc2_weibwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_15' to 'FC2_layer_fc2_weibxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_16' to 'FC2_layer_fc2_weibyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_17' to 'FC2_layer_fc2_weibzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_18' to 'FC2_layer_fc2_weibAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_19' to 'FC2_layer_fc2_weibBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_20' to 'FC2_layer_fc2_weibCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_21' to 'FC2_layer_fc2_weibDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_22' to 'FC2_layer_fc2_weibEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_23' to 'FC2_layer_fc2_weibFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_24' to 'FC2_layer_fc2_weibGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_25' to 'FC2_layer_fc2_weibHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_26' to 'FC2_layer_fc2_weibIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_27' to 'FC2_layer_fc2_weibJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_28' to 'FC2_layer_fc2_weibKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_29' to 'FC2_layer_fc2_weibLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_30' to 'FC2_layer_fc2_weibMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_31' to 'FC2_layer_fc2_weibNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_32' to 'FC2_layer_fc2_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_33' to 'FC2_layer_fc2_weibPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_34' to 'FC2_layer_fc2_weibQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_35' to 'FC2_layer_fc2_weibRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_36' to 'FC2_layer_fc2_weibSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_37' to 'FC2_layer_fc2_weibTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_38' to 'FC2_layer_fc2_weibUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_39' to 'FC2_layer_fc2_weibVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_40' to 'FC2_layer_fc2_weibWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_41' to 'FC2_layer_fc2_weibXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_42' to 'FC2_layer_fc2_weibYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_43' to 'FC2_layer_fc2_weibZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_44' to 'FC2_layer_fc2_weib0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_45' to 'FC2_layer_fc2_weib1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_46' to 'FC2_layer_fc2_weib2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_47' to 'FC2_layer_fc2_weib3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_48' to 'FC2_layer_fc2_weib4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC2_layer_fc2_wei_49' to 'FC2_layer_fc2_weib5t' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.241 seconds; current allocated memory: 200.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'row' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'column' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 1.288 seconds; current allocated memory: 202.810 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2mb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Xh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Yie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Zio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv20iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv21iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv22iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv23i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv24jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv25jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv26jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv27jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv28jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv29j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2brm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibvn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibxn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibyn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibzo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibAo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibBo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibCo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibDo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibEo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibFp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibGp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibHp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibIp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibJp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibKp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibLp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibMq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibNq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibOq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibPq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibQq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibRq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibSr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibTr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibUr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibVr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibWr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibXr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibYs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weibZs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib0s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib1s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib2s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib3s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib4t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_weib5t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_bias_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 290.578 ; gain = 205.281
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 32.265 seconds; peak allocated memory: 202.810 MB.
==============================================================
File generated on Thu Feb 22 01:05:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.738 ; gain = 19.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.738 ; gain = 19.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.629 ; gain = 27.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 119.281 ; gain = 33.555
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Flatten_layer_label4' (minst/source/test.cpp:224) in function 'Flatten_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2_layer_label12' (minst/source/test.cpp:169) in function 'Conv2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label0' (minst/source/test.cpp:111) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (minst/source/test.cpp:224) in function 'Flatten_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (minst/source/test.cpp:225) in function 'Flatten_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:170) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (minst/source/test.cpp:171) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:173) in function 'Conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label1' (minst/source/test.cpp:114) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:304) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minst/source/test.cpp:266:16) to (minst/source/test.cpp:279:1) in function 'FC2_layer'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'FC2_layer' into 'run' (minst/source/test.cpp:305) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_layer' (minst/source/test.cpp:166:57)...76 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_layer' (minst/source/test.cpp:108:57)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 146.785 ; gain = 61.059
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2_layer_label9' (minst/source/test.cpp:168:4) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (minst/source/test.cpp:166:23) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv1_layer_label7' (minst/source/test.cpp:110:4) in function 'Conv1_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:109:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 205.219 ; gain = 119.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.413 seconds; current allocated memory: 161.090 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 161.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7_Conv1_layer_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_3', minst/source/test.cpp:114) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 162.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 163.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 163.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 164.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Conv2_layer_label9_Conv2_layer_label12'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool1_output_load_10', minst/source/test.cpp:173) on array 'pool1_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool1_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 38, Depth = 97.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.675 seconds; current allocated memory: 166.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 168.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 169.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 169.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flatten_layer_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool2_output_load_2', minst/source/test.cpp:226) on array 'pool2_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool2_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 169.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 170.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 170.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 171.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 172.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_1_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 174.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 175.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_0' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_1' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_1' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_1' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_2' to 'Conv2_layer_conv2lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_2' to 'Conv2_layer_conv2mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_2' to 'Conv2_layer_conv2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_3' to 'Conv2_layer_conv2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_3' to 'Conv2_layer_conv2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_3' to 'Conv2_layer_conv2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_4' to 'Conv2_layer_conv2rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_4' to 'Conv2_layer_conv2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_4' to 'Conv2_layer_conv2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_0' to 'Conv2_layer_conv2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_0' to 'Conv2_layer_conv2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_0' to 'Conv2_layer_conv2wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_1' to 'Conv2_layer_conv2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_1' to 'Conv2_layer_conv2yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_1' to 'Conv2_layer_conv2zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_2' to 'Conv2_layer_conv2Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_2' to 'Conv2_layer_conv2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_2' to 'Conv2_layer_conv2CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_3' to 'Conv2_layer_conv2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_3' to 'Conv2_layer_conv2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_3' to 'Conv2_layer_conv2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_4' to 'Conv2_layer_conv2Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_4' to 'Conv2_layer_conv2Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_4' to 'Conv2_layer_conv2IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_0' to 'Conv2_layer_conv2JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_0' to 'Conv2_layer_conv2KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_0' to 'Conv2_layer_conv2Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_1' to 'Conv2_layer_conv2Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_1' to 'Conv2_layer_conv2Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_1' to 'Conv2_layer_conv2OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_2' to 'Conv2_layer_conv2PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_2' to 'Conv2_layer_conv2QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_2' to 'Conv2_layer_conv2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_3' to 'Conv2_layer_conv2Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_3' to 'Conv2_layer_conv2Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_3' to 'Conv2_layer_conv2UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_4' to 'Conv2_layer_conv2VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_4' to 'Conv2_layer_conv2WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_4' to 'Conv2_layer_conv2Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_0' to 'Conv2_layer_conv2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_0' to 'Conv2_layer_conv2Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_0' to 'Conv2_layer_conv20iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_1' to 'Conv2_layer_conv21iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_1' to 'Conv2_layer_conv22iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_1' to 'Conv2_layer_conv23i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_2' to 'Conv2_layer_conv24jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_2' to 'Conv2_layer_conv25jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_2' to 'Conv2_layer_conv26jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_3' to 'Conv2_layer_conv27jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_3' to 'Conv2_layer_conv28jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_3' to 'Conv2_layer_conv29j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_4' to 'Conv2_layer_conv2bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_4' to 'Conv2_layer_conv2bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_4' to 'Conv2_layer_conv2bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_0' to 'Conv2_layer_conv2bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_0' to 'Conv2_layer_conv2bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_0' to 'Conv2_layer_conv2bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_1' to 'Conv2_layer_conv2bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_1' to 'Conv2_layer_conv2bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_1' to 'Conv2_layer_conv2bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_2' to 'Conv2_layer_conv2bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_2' to 'Conv2_layer_conv2bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_2' to 'Conv2_layer_conv2bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_3' to 'Conv2_layer_conv2bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_3' to 'Conv2_layer_conv2bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_3' to 'Conv2_layer_conv2bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_4' to 'Conv2_layer_conv2bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_4' to 'Conv2_layer_conv2bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_4' to 'Conv2_layer_conv2brm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 180.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.049 seconds; current allocated memory: 182.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 183.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'row' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'column' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 185.189 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2mb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Xh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Yie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Zio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv20iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv21iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv22iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv23i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv24jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv25jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv26jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv27jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv28jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv29j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2brm_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc2_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 266.703 ; gain = 180.977
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 25.302 seconds; peak allocated memory: 185.189 MB.
==============================================================
File generated on Thu Feb 22 01:06:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated on Thu Feb 22 01:23:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 22 01:24:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'test_png1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'minst/source/DataLoader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'minst/source/test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.961 ; gain = 19.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.961 ; gain = 19.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.996 ; gain = 28.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:306) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 119.250 ; gain = 33.941
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Flatten_layer_label4' (minst/source/test.cpp:224) in function 'Flatten_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2_layer_label12' (minst/source/test.cpp:169) in function 'Conv2_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv1_layer_label0' (minst/source/test.cpp:111) in function 'Conv1_layer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (minst/source/test.cpp:224) in function 'Flatten_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (minst/source/test.cpp:225) in function 'Flatten_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:170) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (minst/source/test.cpp:171) in function 'Conv2_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv2_layer_label2' (minst/source/test.cpp:173) in function 'Conv2_layer' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (minst/source/test.cpp:112) in function 'Conv1_layer' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Conv1_layer_label1' (minst/source/test.cpp:114) in function 'Conv1_layer' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'conv2_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.0.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.1.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_core.2.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_core.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_core.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv1_bias' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_core.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1_bias' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'FC1_layer' into 'run' (minst/source/test.cpp:306) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv2_layer' (minst/source/test.cpp:166:57)...76 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv1_layer' (minst/source/test.cpp:108:57)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 146.578 ; gain = 61.270
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2_layer_label9' (minst/source/test.cpp:168:4) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (minst/source/test.cpp:166:23) in function 'Conv2_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv1_layer_label7' (minst/source/test.cpp:110:4) in function 'Conv1_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv1_layer_label8' (minst/source/test.cpp:109:3) in function 'Conv1_layer' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 214.570 ; gain = 129.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.285 seconds; current allocated memory: 170.765 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 171.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_layer_label7_Conv1_layer_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv1_input_load_3', minst/source/test.cpp:114) on array 'conv1_input' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv1_input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 172.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 173.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 173.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 173.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Conv2_layer_label9_Conv2_layer_label12'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool1_output_load_10', minst/source/test.cpp:173) on array 'pool1_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool1_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 38, Depth = 97.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 175.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 178.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 178.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 179.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flatten_layer_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool2_output_load_2', minst/source/test.cpp:226) on array 'pool2_output' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool2_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 179.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 179.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 179.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 180.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 180.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 181.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Init'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 182.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fadd_32ns_32ns_32_4_full_dsp_1' to 'run_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'run_fmul_32ns_32ns_32_1_max_dsp_1' to 'run_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_mux_32_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 184.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling1_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'run_fcmp_32ns_32ns_1_1_1' to 'run_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling1_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 185.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_bias' to 'Conv2_layer_conv2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_0' to 'Conv2_layer_conv2fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_0' to 'Conv2_layer_conv2g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_0' to 'Conv2_layer_conv2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_1' to 'Conv2_layer_conv2ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_1' to 'Conv2_layer_conv2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_1' to 'Conv2_layer_conv2kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_2' to 'Conv2_layer_conv2lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_2' to 'Conv2_layer_conv2mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_2' to 'Conv2_layer_conv2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_3' to 'Conv2_layer_conv2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_3' to 'Conv2_layer_conv2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_3' to 'Conv2_layer_conv2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_0_4' to 'Conv2_layer_conv2rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_0_4' to 'Conv2_layer_conv2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_0_4' to 'Conv2_layer_conv2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_0' to 'Conv2_layer_conv2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_0' to 'Conv2_layer_conv2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_0' to 'Conv2_layer_conv2wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_1' to 'Conv2_layer_conv2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_1' to 'Conv2_layer_conv2yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_1' to 'Conv2_layer_conv2zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_2' to 'Conv2_layer_conv2Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_2' to 'Conv2_layer_conv2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_2' to 'Conv2_layer_conv2CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_3' to 'Conv2_layer_conv2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_3' to 'Conv2_layer_conv2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_3' to 'Conv2_layer_conv2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_1_4' to 'Conv2_layer_conv2Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_1_4' to 'Conv2_layer_conv2Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_1_4' to 'Conv2_layer_conv2IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_0' to 'Conv2_layer_conv2JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_0' to 'Conv2_layer_conv2KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_0' to 'Conv2_layer_conv2Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_1' to 'Conv2_layer_conv2Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_1' to 'Conv2_layer_conv2Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_1' to 'Conv2_layer_conv2OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_2' to 'Conv2_layer_conv2PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_2' to 'Conv2_layer_conv2QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_2' to 'Conv2_layer_conv2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_3' to 'Conv2_layer_conv2Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_3' to 'Conv2_layer_conv2Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_3' to 'Conv2_layer_conv2UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_2_4' to 'Conv2_layer_conv2VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_2_4' to 'Conv2_layer_conv2WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_2_4' to 'Conv2_layer_conv2Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_0' to 'Conv2_layer_conv2Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_0' to 'Conv2_layer_conv2Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_0' to 'Conv2_layer_conv20iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_1' to 'Conv2_layer_conv21iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_1' to 'Conv2_layer_conv22iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_1' to 'Conv2_layer_conv23i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_2' to 'Conv2_layer_conv24jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_2' to 'Conv2_layer_conv25jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_2' to 'Conv2_layer_conv26jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_3' to 'Conv2_layer_conv27jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_3' to 'Conv2_layer_conv28jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_3' to 'Conv2_layer_conv29j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_3_4' to 'Conv2_layer_conv2bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_3_4' to 'Conv2_layer_conv2bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_3_4' to 'Conv2_layer_conv2bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_0' to 'Conv2_layer_conv2bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_0' to 'Conv2_layer_conv2bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_0' to 'Conv2_layer_conv2bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_1' to 'Conv2_layer_conv2bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_1' to 'Conv2_layer_conv2bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_1' to 'Conv2_layer_conv2bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_2' to 'Conv2_layer_conv2bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_2' to 'Conv2_layer_conv2bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_2' to 'Conv2_layer_conv2bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_3' to 'Conv2_layer_conv2bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_3' to 'Conv2_layer_conv2bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_3' to 'Conv2_layer_conv2bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_0_4_4' to 'Conv2_layer_conv2bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_1_4_4' to 'Conv2_layer_conv2bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv2_layer_conv2_core_2_4_4' to 'Conv2_layer_conv2brm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.293 seconds; current allocated memory: 190.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooling2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooling2_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.068 seconds; current allocated memory: 192.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Flatten_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Flatten_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 193.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC2_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC2_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 193.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/predict' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'row' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'column' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'run_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'run_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 195.571 MB.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2mb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Xh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Yie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2Zio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv20iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv21iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv22iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv23i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv24jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv25jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv26jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv27jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv28jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv29j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv2_layer_conv2brm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FC2_layer_fc2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'run_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_input_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_conv2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_pool2_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_flatten_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'run_fc2_output_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_wei_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'run_fc1_bias_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 277.617 ; gain = 192.309
INFO: [SYSC 207-301] Generating SystemC RTL for run.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-112] Total elapsed time: 25.66 seconds; peak allocated memory: 195.571 MB.
==============================================================
File generated on Thu Feb 22 01:24:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
==============================================================
File generated on Thu Feb 22 01:26:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
