{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714137397873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714137397873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 10:16:37 2024 " "Processing started: Fri Apr 26 10:16:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714137397873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714137397873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714137397873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714137397981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714137397981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714137403014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714137403014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarme " "Found entity 1: Alarme" {  } { { "alarm.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714137403015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714137403015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aspersao.v 1 1 " "Found 1 design units, including 1 entities, in source file aspersao.v" { { "Info" "ISGN_ENTITY_NAME" "1 Aspersao " "Found entity 1: Aspersao" {  } { { "aspersao.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/aspersao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714137403015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714137403015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gotejamento.v 1 1 " "Found 1 design units, including 1 entities, in source file gotejamento.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gotejamento " "Found entity 1: Gotejamento" {  } { { "gotejamento.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/gotejamento.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714137403015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714137403015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valvula.v 1 1 " "Found 1 design units, including 1 entities, in source file valvula.v" { { "Info" "ISGN_ENTITY_NAME" "1 Valvula " "Found entity 1: Valvula" {  } { { "valvula.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/valvula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714137403016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714137403016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "And2 and2 exibir_matriz_nivel.v(21) " "Verilog HDL Declaration information at exibir_matriz_nivel.v(21): object \"And2\" differs only in case from object \"and2\" in the same scope" {  } { { "exibir_matriz_nivel.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_nivel.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714137403016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exibir_matriz_nivel.v 1 1 " "Found 1 design units, including 1 entities, in source file exibir_matriz_nivel.v" { { "Info" "ISGN_ENTITY_NAME" "1 exibir_matriz_nivel " "Found entity 1: exibir_matriz_nivel" {  } { { "exibir_matriz_nivel.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_nivel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714137403016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714137403016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exibir_matriz_rega.v 1 1 " "Found 1 design units, including 1 entities, in source file exibir_matriz_rega.v" { { "Info" "ISGN_ENTITY_NAME" "1 exibir_matriz_rega " "Found entity 1: exibir_matriz_rega" {  } { { "exibir_matriz_rega.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_rega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714137403016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714137403016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "multiplex.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/multiplex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714137403017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_barrado alarm.v(6) " "Verilog HDL Implicit Net warning at alarm.v(6): created implicit net for \"m_barrado\"" {  } { { "alarm.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/alarm.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_barrado alarm.v(7) " "Verilog HDL Implicit Net warning at alarm.v(7): created implicit net for \"b_barrado\"" {  } { { "alarm.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/alarm.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alarm0 alarm.v(9) " "Verilog HDL Implicit Net warning at alarm.v(9): created implicit net for \"Alarm0\"" {  } { { "alarm.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/alarm.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AL_barrado aspersao.v(5) " "Verilog HDL Implicit Net warning at aspersao.v(5): created implicit net for \"AL_barrado\"" {  } { { "aspersao.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/aspersao.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AS_1 aspersao.v(7) " "Verilog HDL Implicit Net warning at aspersao.v(7): created implicit net for \"AS_1\"" {  } { { "aspersao.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/aspersao.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alarme_barrado gotejamento.v(5) " "Verilog HDL Implicit Net warning at gotejamento.v(5): created implicit net for \"alarme_barrado\"" {  } { { "gotejamento.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/gotejamento.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "us_barrado gotejamento.v(7) " "Verilog HDL Implicit Net warning at gotejamento.v(7): created implicit net for \"us_barrado\"" {  } { { "gotejamento.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/gotejamento.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ua0_us1 gotejamento.v(8) " "Verilog HDL Implicit Net warning at gotejamento.v(8): created implicit net for \"ua0_us1\"" {  } { { "gotejamento.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/gotejamento.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t0_m0 gotejamento.v(10) " "Verilog HDL Implicit Net warning at gotejamento.v(10): created implicit net for \"t0_m0\"" {  } { { "gotejamento.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/gotejamento.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ativa1 gotejamento.v(11) " "Verilog HDL Implicit Net warning at gotejamento.v(11): created implicit net for \"ativa1\"" {  } { { "gotejamento.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/gotejamento.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ativa0 valvula.v(6) " "Verilog HDL Implicit Net warning at valvula.v(6): created implicit net for \"ativa0\"" {  } { { "valvula.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/valvula.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_barrado valvula.v(8) " "Verilog HDL Implicit Net warning at valvula.v(8): created implicit net for \"b_barrado\"" {  } { { "valvula.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/valvula.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ativa1 valvula.v(9) " "Verilog HDL Implicit Net warning at valvula.v(9): created implicit net for \"ativa1\"" {  } { { "valvula.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/valvula.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_a exibir_matriz_nivel.v(5) " "Verilog HDL Implicit Net warning at exibir_matriz_nivel.v(5): created implicit net for \"not_a\"" {  } { { "exibir_matriz_nivel.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_nivel.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_m exibir_matriz_nivel.v(6) " "Verilog HDL Implicit Net warning at exibir_matriz_nivel.v(6): created implicit net for \"not_m\"" {  } { { "exibir_matriz_nivel.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_nivel.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_b exibir_matriz_nivel.v(7) " "Verilog HDL Implicit Net warning at exibir_matriz_nivel.v(7): created implicit net for \"not_b\"" {  } { { "exibir_matriz_nivel.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_nivel.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux0 exibir_matriz_nivel.v(10) " "Verilog HDL Implicit Net warning at exibir_matriz_nivel.v(10): created implicit net for \"aux0\"" {  } { { "exibir_matriz_nivel.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_nivel.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux1 exibir_matriz_nivel.v(11) " "Verilog HDL Implicit Net warning at exibir_matriz_nivel.v(11): created implicit net for \"aux1\"" {  } { { "exibir_matriz_nivel.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_nivel.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux2 exibir_matriz_nivel.v(24) " "Verilog HDL Implicit Net warning at exibir_matriz_nivel.v(24): created implicit net for \"aux2\"" {  } { { "exibir_matriz_nivel.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_nivel.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux3 exibir_matriz_nivel.v(25) " "Verilog HDL Implicit Net warning at exibir_matriz_nivel.v(25): created implicit net for \"aux3\"" {  } { { "exibir_matriz_nivel.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_nivel.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux4 exibir_matriz_nivel.v(29) " "Verilog HDL Implicit Net warning at exibir_matriz_nivel.v(29): created implicit net for \"aux4\"" {  } { { "exibir_matriz_nivel.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_nivel.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux5 exibir_matriz_nivel.v(30) " "Verilog HDL Implicit Net warning at exibir_matriz_nivel.v(30): created implicit net for \"aux5\"" {  } { { "exibir_matriz_nivel.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_nivel.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_AS exibir_matriz_rega.v(5) " "Verilog HDL Implicit Net warning at exibir_matriz_rega.v(5): created implicit net for \"not_AS\"" {  } { { "exibir_matriz_rega.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_rega.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_US exibir_matriz_rega.v(6) " "Verilog HDL Implicit Net warning at exibir_matriz_rega.v(6): created implicit net for \"not_US\"" {  } { { "exibir_matriz_rega.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_rega.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_GT exibir_matriz_rega.v(7) " "Verilog HDL Implicit Net warning at exibir_matriz_rega.v(7): created implicit net for \"not_GT\"" {  } { { "exibir_matriz_rega.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_rega.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_alarm exibir_matriz_rega.v(8) " "Verilog HDL Implicit Net warning at exibir_matriz_rega.v(8): created implicit net for \"not_alarm\"" {  } { { "exibir_matriz_rega.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_rega.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SL0 multiplex.v(8) " "Verilog HDL Implicit Net warning at multiplex.v(8): created implicit net for \"SL0\"" {  } { { "multiplex.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/multiplex.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(14) " "Verilog HDL Instantiation warning at main.v(14): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(15) " "Verilog HDL Instantiation warning at main.v(15): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(16) " "Verilog HDL Instantiation warning at main.v(16): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(17) " "Verilog HDL Instantiation warning at main.v(17): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(21) " "Verilog HDL Instantiation warning at main.v(21): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(22) " "Verilog HDL Instantiation warning at main.v(22): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(24) " "Verilog HDL Instantiation warning at main.v(24): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(25) " "Verilog HDL Instantiation warning at main.v(25): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(26) " "Verilog HDL Instantiation warning at main.v(26): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(27) " "Verilog HDL Instantiation warning at main.v(27): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(28) " "Verilog HDL Instantiation warning at main.v(28): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(29) " "Verilog HDL Instantiation warning at main.v(29): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(30) " "Verilog HDL Instantiation warning at main.v(30): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714137403018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714137403050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarme Alarme:comb_6 " "Elaborating entity \"Alarme\" for hierarchy \"Alarme:comb_6\"" {  } { { "main.v" "comb_6" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Valvula Valvula:comb_7 " "Elaborating entity \"Valvula\" for hierarchy \"Valvula:comb_7\"" {  } { { "main.v" "comb_7" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gotejamento Gotejamento:comb_8 " "Elaborating entity \"Gotejamento\" for hierarchy \"Gotejamento:comb_8\"" {  } { { "main.v" "comb_8" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aspersao Aspersao:comb_9 " "Elaborating entity \"Aspersao\" for hierarchy \"Aspersao:comb_9\"" {  } { { "main.v" "comb_9" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exibir_matriz_nivel exibir_matriz_nivel:comb_11 " "Elaborating entity \"exibir_matriz_nivel\" for hierarchy \"exibir_matriz_nivel:comb_11\"" {  } { { "main.v" "comb_11" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exibir_matriz_rega exibir_matriz_rega:comb_12 " "Elaborating entity \"exibir_matriz_rega\" for hierarchy \"exibir_matriz_rega:comb_12\"" {  } { { "main.v" "comb_12" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403052 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "a7 exibir_matriz_rega.v(3) " "Output port \"a7\" at exibir_matriz_rega.v(3) has no driver" {  } { { "exibir_matriz_rega.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_rega.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714137403053 "|main|exibir_matriz_rega:comb_12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c7 exibir_matriz_rega.v(3) " "Output port \"c7\" at exibir_matriz_rega.v(3) has no driver" {  } { { "exibir_matriz_rega.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_rega.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714137403053 "|main|exibir_matriz_rega:comb_12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "e7 exibir_matriz_rega.v(3) " "Output port \"e7\" at exibir_matriz_rega.v(3) has no driver" {  } { { "exibir_matriz_rega.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_rega.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714137403053 "|main|exibir_matriz_rega:comb_12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "f7 exibir_matriz_rega.v(3) " "Output port \"f7\" at exibir_matriz_rega.v(3) has no driver" {  } { { "exibir_matriz_rega.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/exibir_matriz_rega.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714137403053 "|main|exibir_matriz_rega:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex multiplex:comb_13 " "Elaborating entity \"multiplex\" for hierarchy \"multiplex:comb_13\"" {  } { { "main.v" "comb_13" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714137403055 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1714137403100 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1714137403100 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DG1 VCC " "Pin \"DG1\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714137403232 "|main|DG1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DG2 VCC " "Pin \"DG2\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714137403232 "|main|DG2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DG3 VCC " "Pin \"DG3\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/PBL_Irrigacao_v3.0-main/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714137403232 "|main|DG3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714137403232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714137403239 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714137403239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714137403239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714137403239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714137403259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 10:16:43 2024 " "Processing ended: Fri Apr 26 10:16:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714137403259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714137403259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714137403259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714137403259 ""}
