# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim_tot.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:10 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/PPG.sv 
# -- Compiling module PPG
# 
# Top level modules:
# 	PPG
# End time: 22:48:10 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:11 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/BoothEncoder.sv 
# -- Compiling module BoothEncoder
# 
# Top level modules:
# 	BoothEncoder
# End time: 22:48:11 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:12 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/BEU.sv 
# -- Compiling module BEU
# 
# Top level modules:
# 	BEU
# End time: 22:48:12 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:13 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/BoothSelector.sv 
# -- Compiling module BoothSelector_j
# -- Compiling module BoothSelector
# 
# Top level modules:
# 	BoothSelector
# End time: 22:48:13 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:13 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/BSU.sv 
# -- Compiling module BSU
# 
# Top level modules:
# 	BSU
# End time: 22:48:13 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:14 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/part_prod_top.sv 
# -- Compiling module part_prod_top
# 
# Top level modules:
# 	part_prod_top
# End time: 22:48:14 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:15 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/PPRU.sv 
# -- Compiling module PPRU
# 
# Top level modules:
# 	PPRU
# End time: 22:48:15 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:15 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/ADJUST.sv 
# -- Compiling module ADJUST
# 
# Top level modules:
# 	ADJUST
# End time: 22:48:16 on Dec 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:16 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/DADDA_STAGE1.sv 
# -- Compiling module half_adder
# -- Compiling module full_adder
# -- Compiling module DADDA_STAGE1
# 
# Top level modules:
# 	DADDA_STAGE1
# End time: 22:48:16 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:17 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/DADDA_STAGE2.sv 
# -- Compiling module half_adder
# -- Compiling module full_adder
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ../../src/mantissa_multiplier/DADDA_STAGE2.sv(3)
# ** while parsing file included at ../../src/mantissa_multiplier/compressor_5_to_3.sv(1)
# ** at ../../src/mantissa_multiplier/full_adder.sv(2): (vlog-2275) Existing module 'full_adder' at line 2 will be overwritten.
# -- Compiling module compressor_5_to_3
# -- Compiling module DADDA_STAGE2
# 
# Top level modules:
# 	DADDA_STAGE2
# End time: 22:48:17 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:18 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/DADDA_STAGE3.sv 
# -- Compiling module half_adder
# -- Compiling module full_adder
# -- Compiling module full_adder
# ** Warning: ** while parsing file included at ../../src/mantissa_multiplier/DADDA_STAGE3.sv(3)
# ** while parsing file included at ../../src/mantissa_multiplier/compressor_5_to_3.sv(1)
# ** at ../../src/mantissa_multiplier/full_adder.sv(2): (vlog-2275) Existing module 'full_adder' at line 2 will be overwritten.
# -- Compiling module compressor_5_to_3
# -- Compiling module DADDA_STAGE3
# 
# Top level modules:
# 	DADDA_STAGE3
# End time: 22:48:18 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:20 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/FINAL_ADDER.sv 
# -- Compiling module FINAL_ADDER
# 
# Top level modules:
# 	FINAL_ADDER
# End time: 22:48:20 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:21 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/AU.sv 
# -- Compiling module AU
# 
# Top level modules:
# 	AU
# End time: 22:48:21 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:21 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/mantissa_multiplier/mantissa_multiplier.sv 
# -- Compiling module mantissa_multiplier
# 
# Top level modules:
# 	mantissa_multiplier
# End time: 22:48:21 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:22 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/FPU/cf_math_pkg.sv 
# -- Compiling package cf_math_pkg
# 
# Top level modules:
# 	--none--
# End time: 22:48:22 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:23 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/FPU/lzc.sv 
# -- Compiling module lzc
# -- Importing package cf_math_pkg
# ** Warning: ../../src/FPU/lzc.sv(66): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/lzc.sv(66): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/lzc.sv(67): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	lzc
# End time: 22:48:23 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:24 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/FPU/rr_arb_tree.sv 
# -- Compiling module rr_arb_tree
# 
# Top level modules:
# 	rr_arb_tree
# End time: 22:48:24 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:24 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/FPU/fpnew_pkg.sv 
# -- Compiling package fpnew_pkg
# 
# Top level modules:
# 	--none--
# End time: 22:48:25 on Dec 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:25 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/FPU/fpnew_classifier.sv 
# -- Compiling module fpnew_classifier
# -- Importing package fpnew_pkg
# ** Warning: ../../src/FPU/fpnew_classifier.sv(22): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(58): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(59): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(60): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(61): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(62): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(65): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(66): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(67): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(68): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(69): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(70): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_classifier.sv(71): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	fpnew_classifier
# End time: 22:48:25 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 18
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:27 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/FPU/fpnew_rounding.sv 
# -- Compiling module fpnew_rounding
# -- Importing package fpnew_pkg
# 
# Top level modules:
# 	fpnew_rounding
# End time: 22:48:27 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:28 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/FPU/fpnew_fma.sv 
# -- Compiling module mantissa_multiplier
# -- Compiling module fpnew_fma
# -- Importing package fpnew_pkg
# ** Warning: ../../src/FPU/fpnew_fma.sv(32): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	fpnew_fma
# End time: 22:48:28 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:29 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/FPU/fpnew_opgroup_fmt_slice.sv 
# -- Compiling module fpnew_opgroup_fmt_slice
# -- Importing package fpnew_pkg
# ** Warning: ../../src/FPU/fpnew_opgroup_fmt_slice.sv(32): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../src/FPU/fpnew_opgroup_fmt_slice.sv(97): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_opgroup_fmt_slice.sv(97): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_opgroup_fmt_slice.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	fpnew_opgroup_fmt_slice
# End time: 22:48:30 on Dec 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:30 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/FPU/fpnew_opgroup_block.sv 
# -- Compiling module fpnew_opgroup_block
# -- Importing package fpnew_pkg
# ** Warning: ../../src/FPU/fpnew_opgroup_block.sv(34): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../src/FPU/fpnew_opgroup_block.sv(35): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	fpnew_opgroup_block
# End time: 22:48:31 on Dec 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:31 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../src/FPU/fpnew_top.sv 
# -- Compiling module fpnew_top
# -- Importing package fpnew_pkg
# ** Warning: ../../src/FPU/fpnew_top.sv(35): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../src/FPU/fpnew_top.sv(113): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_top.sv(113): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../src/FPU/fpnew_top.sv(114): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	fpnew_top
# End time: 22:48:32 on Dec 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:32 on Dec 19,2022
# vcom -reportprogress 300 -work work ../../tb/tb_tot/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# End time: 22:48:33 on Dec 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:33 on Dec 19,2022
# vcom -reportprogress 300 -work work ../../tb/tb_tot/data_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity data_gen
# -- Compiling architecture beh of data_gen
# End time: 22:48:34 on Dec 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:34 on Dec 19,2022
# vcom -reportprogress 300 -work work ../../tb/tb_tot/data_sink_FPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity data_sink_FPU
# -- Compiling architecture beh of data_sink_FPU
# End time: 22:48:35 on Dec 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:48:35 on Dec 19,2022
# vlog -reportprogress 300 -work work ../../tb/tb_tot/tb_fpnew_top_rtl.sv 
# -- Compiling module tb_fpnew_top
# -- Importing package fpnew_pkg
# 
# Top level modules:
# 	tb_fpnew_top
# End time: 22:48:36 on Dec 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.tb_fpnew_top -voptargs="+acc" 
# Start time: 22:48:36 on Dec 19,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fpnew_pkg(fast)
# Loading work.tb_fpnew_top(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.mantissa_multiplier(fast)
# Loading work.part_prod_top(fast)
# Loading work.PPG(fast)
# Loading work.BEU(fast)
# Loading work.BoothEncoder(fast)
# Loading work.BSU(fast)
# Loading work.BoothSelector(fast)
# Loading work.BoothSelector_j(fast)
# Loading work.AU(fast)
# Loading work.PPRU(fast)
# Loading work.ADJUST(fast)
# Loading work.DADDA_STAGE1(fast)
# Loading work.half_adder(fast)
# Loading work.full_adder(fast)
# Loading work.DADDA_STAGE2(fast)
# Loading work.compressor_5_to_3(fast)
# Loading work.DADDA_STAGE3(fast)
# Loading work.FINAL_ADDER(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.lzc(fast)
# Loading work.fpnew_rounding(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast__1)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.rr_arb_tree(fast__2)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.lzc(fast__2)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)#1
# Loading work.data_gen(beh)#1
# Loading ieee.std_logic_textio(body)
# Loading work.data_sink_fpu(beh)#1
# End time: 22:52:19 on Dec 19,2022, Elapsed time: 0:03:43
# Errors: 0, Warnings: 0
