{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558588176897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558588176912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 15:09:36 2019 " "Processing started: Thu May 23 15:09:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558588176912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588176912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDMI_OUT -c HDMI_OUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off HDMI_OUT -c HDMI_OUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588176912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558588178430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558588178430 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "HDMI_OUT.v(44) " "Verilog HDL Module Instantiation warning at HDMI_OUT.v(44): ignored dangling comma in List of Port Connections" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1558588193054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_out.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_OUT " "Found entity 1: HDMI_OUT" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558588193054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193054 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertical_draw.v(30) " "Verilog HDL information at vertical_draw.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558588193054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file vertical_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_draw " "Found entity 1: vertical_draw" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558588193070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193070 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "horizontal_draw.v(29) " "Verilog HDL information at horizontal_draw.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558588193070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_draw " "Found entity 1: horizontal_draw" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558588193070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_output.v 1 1 " "Found 1 design units, including 1 entities, in source file image_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_output " "Found entity 1: image_output" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558588193085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_config " "Found entity 1: I2C_config" {  } { { "I2C_config.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/I2C_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558588193085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HDMI_OUT " "Elaborating entity \"HDMI_OUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558588193147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_draw vertical_draw:v_draw " "Elaborating entity \"vertical_draw\" for hierarchy \"vertical_draw:v_draw\"" {  } { { "HDMI_OUT.v" "v_draw" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_back_porch vertical_draw.v(54) " "Verilog HDL Always Construct warning at vertical_draw.v(54): variable \"v_back_porch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|vertical_draw:v_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_back_porch vertical_draw.v(61) " "Verilog HDL Always Construct warning at vertical_draw.v(61): variable \"v_back_porch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|vertical_draw:v_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_active_pixels vertical_draw.v(61) " "Verilog HDL Always Construct warning at vertical_draw.v(61): variable \"v_active_pixels\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|vertical_draw:v_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_back_porch vertical_draw.v(68) " "Verilog HDL Always Construct warning at vertical_draw.v(68): variable \"v_back_porch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|vertical_draw:v_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_active_pixels vertical_draw.v(68) " "Verilog HDL Always Construct warning at vertical_draw.v(68): variable \"v_active_pixels\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|vertical_draw:v_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_front_porch vertical_draw.v(68) " "Verilog HDL Always Construct warning at vertical_draw.v(68): variable \"v_front_porch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|vertical_draw:v_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_total_pixels vertical_draw.v(75) " "Verilog HDL Always Construct warning at vertical_draw.v(75): variable \"v_total_pixels\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|vertical_draw:v_draw"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState vertical_draw.v(49) " "Verilog HDL Always Construct warning at vertical_draw.v(49): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|vertical_draw:v_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.VSLEN vertical_draw.v(49) " "Inferred latch for \"nextState.VSLEN\" at vertical_draw.v(49)" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|vertical_draw:v_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.VFP vertical_draw.v(49) " "Inferred latch for \"nextState.VFP\" at vertical_draw.v(49)" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|vertical_draw:v_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.VACTIVE vertical_draw.v(49) " "Inferred latch for \"nextState.VACTIVE\" at vertical_draw.v(49)" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|vertical_draw:v_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.VBP vertical_draw.v(49) " "Inferred latch for \"nextState.VBP\" at vertical_draw.v(49)" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|vertical_draw:v_draw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_draw horizontal_draw:h_draw " "Elaborating entity \"horizontal_draw\" for hierarchy \"horizontal_draw:h_draw\"" {  } { { "HDMI_OUT.v" "h_draw" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h_back_porch horizontal_draw.v(48) " "Verilog HDL Always Construct warning at horizontal_draw.v(48): variable \"h_back_porch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h_back_porch horizontal_draw.v(55) " "Verilog HDL Always Construct warning at horizontal_draw.v(55): variable \"h_back_porch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h_active_pixels horizontal_draw.v(55) " "Verilog HDL Always Construct warning at horizontal_draw.v(55): variable \"h_active_pixels\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h_back_porch horizontal_draw.v(62) " "Verilog HDL Always Construct warning at horizontal_draw.v(62): variable \"h_back_porch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h_active_pixels horizontal_draw.v(62) " "Verilog HDL Always Construct warning at horizontal_draw.v(62): variable \"h_active_pixels\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h_front_porch horizontal_draw.v(62) " "Verilog HDL Always Construct warning at horizontal_draw.v(62): variable \"h_front_porch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h_total_pixels horizontal_draw.v(69) " "Verilog HDL Always Construct warning at horizontal_draw.v(69): variable \"h_total_pixels\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState horizontal_draw.v(43) " "Verilog HDL Always Construct warning at horizontal_draw.v(43): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h_draw_flag 0 horizontal_draw.v(14) " "Net \"h_draw_flag\" at horizontal_draw.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.RESTART horizontal_draw.v(43) " "Inferred latch for \"nextState.RESTART\" at horizontal_draw.v(43)" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.HSLEN horizontal_draw.v(43) " "Inferred latch for \"nextState.HSLEN\" at horizontal_draw.v(43)" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.HFP horizontal_draw.v(43) " "Inferred latch for \"nextState.HFP\" at horizontal_draw.v(43)" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.HACTIVE horizontal_draw.v(43) " "Inferred latch for \"nextState.HACTIVE\" at horizontal_draw.v(43)" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.HBP horizontal_draw.v(43) " "Inferred latch for \"nextState.HBP\" at horizontal_draw.v(43)" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 "|HDMI_OUT|horizontal_draw:h_draw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_output image_output:i_output " "Elaborating entity \"image_output\" for hierarchy \"image_output:i_output\"" {  } { { "HDMI_OUT.v" "i_output" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558588193193 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "image_output.v(17) " "Verilog HDL warning at image_output.v(17): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 17 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red image_output.v(15) " "Verilog HDL Always Construct warning at image_output.v(15): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green image_output.v(15) " "Verilog HDL Always Construct warning at image_output.v(15): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue image_output.v(15) " "Verilog HDL Always Construct warning at image_output.v(15): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_flag 0 image_output.v(13) " "Net \"output_flag\" at image_output.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pixel_clock image_output.v(4) " "Output port \"pixel_clock\" at image_output.v(4) has no driver" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "horz_sync image_output.v(6) " "Output port \"horz_sync\" at image_output.v(6) has no driver" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vert_sync image_output.v(7) " "Output port \"vert_sync\" at image_output.v(7) has no driver" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] image_output.v(15) " "Inferred latch for \"blue\[0\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] image_output.v(15) " "Inferred latch for \"blue\[1\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] image_output.v(15) " "Inferred latch for \"blue\[2\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] image_output.v(15) " "Inferred latch for \"blue\[3\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] image_output.v(15) " "Inferred latch for \"blue\[4\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] image_output.v(15) " "Inferred latch for \"blue\[5\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] image_output.v(15) " "Inferred latch for \"blue\[6\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] image_output.v(15) " "Inferred latch for \"blue\[7\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] image_output.v(15) " "Inferred latch for \"green\[0\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] image_output.v(15) " "Inferred latch for \"green\[1\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] image_output.v(15) " "Inferred latch for \"green\[2\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] image_output.v(15) " "Inferred latch for \"green\[3\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] image_output.v(15) " "Inferred latch for \"green\[4\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] image_output.v(15) " "Inferred latch for \"green\[5\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] image_output.v(15) " "Inferred latch for \"green\[6\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] image_output.v(15) " "Inferred latch for \"green\[7\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] image_output.v(15) " "Inferred latch for \"red\[0\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] image_output.v(15) " "Inferred latch for \"red\[1\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] image_output.v(15) " "Inferred latch for \"red\[2\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] image_output.v(15) " "Inferred latch for \"red\[3\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] image_output.v(15) " "Inferred latch for \"red\[4\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] image_output.v(15) " "Inferred latch for \"red\[5\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] image_output.v(15) " "Inferred latch for \"red\[6\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] image_output.v(15) " "Inferred latch for \"red\[7\]\" at image_output.v(15)" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|image_output:i_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_config I2C_config:i2c_config " "Elaborating entity \"I2C_config\" for hierarchy \"I2C_config:i2c_config\"" {  } { { "HDMI_OUT.v" "i2c_config" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lookup_table_index I2C_config.v(11) " "Verilog HDL warning at I2C_config.v(11): object lookup_table_index used but never assigned" {  } { { "I2C_config.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/I2C_config.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|I2C_config:i2c_config"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lookup_table_data I2C_config.v(12) " "Verilog HDL or VHDL warning at I2C_config.v(12): object \"lookup_table_data\" assigned a value but never read" {  } { { "I2C_config.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/I2C_config.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|I2C_config:i2c_config"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "i2c_serial_clock I2C_config.v(8) " "Output port \"i2c_serial_clock\" at I2C_config.v(8) has no driver" {  } { { "I2C_config.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/I2C_config.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558588193209 "|HDMI_OUT|I2C_config:i2c_config"}
{ "Warning" "WSGN_EMPTY_SHELL" "I2C_config " "Entity \"I2C_config\" contains only dangling pins" {  } { { "HDMI_OUT.v" "i2c_config" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 77 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1558588193224 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDA " "bidirectional pin \"I2C_SDA\" has no driver" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 6 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558588194178 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1558588194178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCL GND " "Pin \"I2C_SCL\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] GND " "Pin \"HDMI_TX_D\[0\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] GND " "Pin \"HDMI_TX_D\[1\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] GND " "Pin \"HDMI_TX_D\[2\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] GND " "Pin \"HDMI_TX_D\[3\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] GND " "Pin \"HDMI_TX_D\[4\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] GND " "Pin \"HDMI_TX_D\[5\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] GND " "Pin \"HDMI_TX_D\[6\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] GND " "Pin \"HDMI_TX_D\[7\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] GND " "Pin \"HDMI_TX_D\[8\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] GND " "Pin \"HDMI_TX_D\[9\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] GND " "Pin \"HDMI_TX_D\[10\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] GND " "Pin \"HDMI_TX_D\[11\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] GND " "Pin \"HDMI_TX_D\[12\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] GND " "Pin \"HDMI_TX_D\[13\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] GND " "Pin \"HDMI_TX_D\[14\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] GND " "Pin \"HDMI_TX_D\[15\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] GND " "Pin \"HDMI_TX_D\[16\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] GND " "Pin \"HDMI_TX_D\[17\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] GND " "Pin \"HDMI_TX_D\[18\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] GND " "Pin \"HDMI_TX_D\[19\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] GND " "Pin \"HDMI_TX_D\[20\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] GND " "Pin \"HDMI_TX_D\[21\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] GND " "Pin \"HDMI_TX_D\[22\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] GND " "Pin \"HDMI_TX_D\[23\]\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_HS GND " "Pin \"HDMI_TX_HS\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_VS GND " "Pin \"HDMI_TX_VS\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE VCC " "Pin \"HDMI_TX_DE\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558588194178 "|HDMI_OUT|HDMI_TX_DE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558588194178 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558588194195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/output_files/HDMI_OUT.map.smsg " "Generated suppressed messages file C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/output_files/HDMI_OUT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588194255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558588194554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558588194554 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558588195068 "|HDMI_OUT|HDMI_TX_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_clock_50 " "No output dependent on input pin \"_clock_50\"" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558588195068 "|HDMI_OUT|_clock_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558588195068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558588195068 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558588195068 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1558588195068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558588195068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558588195258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 15:09:55 2019 " "Processing ended: Thu May 23 15:09:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558588195258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558588195258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558588195258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588195258 ""}
