{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port vsync -pg 1 -y 1950 -defaultsOSRD
preplace port DDR -pg 1 -y 1340 -defaultsOSRD
preplace port hsync -pg 1 -y 1930 -defaultsOSRD
preplace port clk_b -pg 1 -y 1500 -defaultsOSRD
preplace port clk_r -pg 1 -y 1540 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1360 -defaultsOSRD
preplace port hdmi_clk_n -pg 1 -y 730 -defaultsOSRD
preplace port clk_g -pg 1 -y 1520 -defaultsOSRD
preplace port hdmi_clk_p -pg 1 -y 710 -defaultsOSRD
preplace portBus hdmi_d_n -pg 1 -y 770 -defaultsOSRD
preplace portBus hdmi_d_p -pg 1 -y 750 -defaultsOSRD
preplace portBus b -pg 1 -y 1880 -defaultsOSRD
preplace portBus r -pg 1 -y 2070 -defaultsOSRD
preplace portBus g -pg 1 -y 1760 -defaultsOSRD
preplace inst axi_interconnect_4 -pg 1 -lvl 8 -y 120 -defaultsOSRD
preplace inst axis_data_fifo_1 -pg 1 -lvl 5 -y 1990 -defaultsOSRD -orient R180
preplace inst rst_ps7_0_50M -pg 1 -lvl 4 -y 1600 -defaultsOSRD
preplace inst axis_data_fifo_2 -pg 1 -lvl 8 -y 780 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 7 -y 1120 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 7 -y 590 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -y 2010 -defaultsOSRD
preplace inst axi_dma_2 -pg 1 -lvl 7 -y 410 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 2060 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 7 -y 1510 -defaultsOSRD -orient R90
preplace inst rgb2dvi_0 -pg 1 -lvl 10 -y 760 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 4 -y 1750 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 4 -y 1870 -defaultsOSRD
preplace inst vga_sampler_0 -pg 1 -lvl 5 -y 1630 -defaultsOSRD -orient R90
preplace inst ila_0 -pg 1 -lvl 2 -y 1340 -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 7 -y 110 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 7 -y 860 -defaultsOSRD -orient R180
preplace inst rgb_gen_1 -pg 1 -lvl 9 -y 770 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 7 -y 1300 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 8 -y 1420 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 6 -y 1190 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 8 -y 1040 -defaultsOSRD
preplace inst axi_interconnect_3 -pg 1 -lvl 8 -y 340 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 6 -y 1390 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 9 -y 1520 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 9 2 3090J 1340 NJ
preplace netloc rgb2dvi_0_TMDS_Clk_n 1 10 1 3500J
preplace netloc vga_sampler_0_counter 1 1 4 30J 1460 NJ 1460 NJ 1460 N
preplace netloc rgb_gen_1_rgb 1 9 1 3070
preplace netloc b_1 1 0 4 -150J 1760 NJ 1760 NJ 1760 N
preplace netloc rgb2dvi_0_TMDS_Clk_p 1 10 1 3490J
preplace netloc rgb_gen_0_vde 1 9 1 3080
preplace netloc processing_system7_0_M_AXI_GP0 1 7 3 2200 890 NJ 890 3070
preplace netloc vga_sampler_0_command 1 1 4 50J 1450 NJ 1450 NJ 1450 N
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 6 4 1720 320 2160 680 2590 680 3100J
preplace netloc axi_interconnect_0_M02_AXI 1 6 1 1790
preplace netloc vga_sampler_0_line_counter 1 1 4 40J 1470 NJ 1470 NJ 1470 N
preplace netloc xlconcat_1_dout 1 4 1 930
preplace netloc processing_system7_0_FCLK_RESET0_N 1 3 7 550 1290 NJ 1290 1350 1290 1770 1220 NJ 1220 NJ 1220 3080
preplace netloc vga_sampler_0_MPIXEL_AXIS 1 5 1 1330
preplace netloc axi_dma_0_M_AXI_SG 1 7 1 2230
preplace netloc hsync_0_1 1 0 7 NJ 1930 10J 1930 NJ 1930 530J 1960 970J N NJ 1840 1790
preplace netloc axi_dma_0_M_AXI_MM2S 1 7 1 2160
preplace netloc rgb_gen_0_hsync 1 9 1 3060
preplace netloc xlconcat_0_dout 1 4 1 960
preplace netloc xlconstant_0_dout 1 3 4 540 1430 NJ 1430 1340J 1500 1720J
preplace netloc S00_AXI_1 1 7 1 2170
preplace netloc processing_system7_0_FIXED_IO 1 9 2 3100J 1360 NJ
preplace netloc g_1 1 0 4 -160J 1770 NJ 1770 NJ 1770 560
preplace netloc rgb2dvi_0_TMDS_Data_n 1 10 1 3520J
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 4 4 950 N 1350 1520 1760 N 2170
preplace netloc S00_AXI_2 1 7 1 2180
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 1790
preplace netloc axi_interconnect_4_M00_AXI 1 8 1 2550
preplace netloc rgb_gen_0_vsync 1 9 1 3080
preplace netloc clk_wiz_0_clk_out2 1 7 3 2210J 880 NJ 880 3070
preplace netloc In1_0_1 1 0 4 NJ 2070 NJ 2070 NJ 2070 NJ
preplace netloc axis_data_fifo_0_M_AXIS 1 6 1 1730
preplace netloc axi_interconnect_0_M01_AXI 1 6 1 1780
preplace netloc axi_dma_2_M_AXI_MM2S 1 7 1 2150
preplace netloc axis_data_fifo_1_M_AXIS 1 4 1 990
preplace netloc clk_wiz_0_clk_out3 1 1 10 20 1950 N 1950 N 1950 980 N 1320 1480 1750J 1390 2220 870 2580 860 3100J 890 3500
preplace netloc rgb2dvi_0_TMDS_Data_p 1 10 1 3510J
preplace netloc processing_system7_0_FCLK_CLK0 1 3 6 560 1420 N 1420 1310 1490 1740 N 2190 1560 2560
preplace netloc axi_interconnect_2_M00_AXI 1 8 1 2530
preplace netloc axi_interconnect_1_M00_AXI 1 8 1 2540
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 3 N 2020 NJ 2020 2150
preplace netloc axi_interconnect_3_M00_AXI 1 8 1 2570
preplace netloc axi_dma_2_M_AXIS_MM2S 1 7 1 2150
preplace netloc axis_data_fifo_2_M_AXIS 1 8 1 2560
preplace netloc processing_system7_0_FCLK_CLK1 1 6 4 1790 1380 2230J 1300 NJ 1300 3060
preplace netloc xlconcat_2_dout 1 4 1 930
preplace netloc axi_interconnect_0_M03_AXI 1 6 1 1780
preplace netloc vsync_0_1 1 0 5 NJ 1950 0J 1940 NJ 1940 NJ 1940 940J
levelinfo -pg 1 -180 -20 260 450 750 1150 1540 1970 2380 2840 3310 3540 -top -50 -bot 2240
"
}
{
   "da_board_cnt":"2",
   "da_clkrst_cnt":"47",
   "da_ps7_cnt":"1"
}
