Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.27 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.27 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: FULL_ADDER_SEQ.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FULL_ADDER_SEQ.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FULL_ADDER_SEQ"
Output Format                      : NGC
Target Device                      : Automotive CoolRunner2

---- Source Options
Top Module Name                    : FULL_ADDER_SEQ
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain

---- Other Options
lso                                : FULL_ADDER_SEQ.lso
verilog2001                        : YES
safe_implementation                : No
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Programs/VHDL/FULL_ADDER_SEQ/FULL_ADDER_SEQ.vhd" in Library work.
Entity <full_adder_seq> compiled.
Entity <full_adder_seq> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <FULL_ADDER_SEQ> in library <work> (architecture <behavioral>).

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <FULL_ADDER_SEQ> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Programs/VHDL/FULL_ADDER_SEQ/FULL_ADDER_SEQ.vhd" line 43: The following signals are missing in the process sensitivity list:
   PC.
Entity <FULL_ADDER_SEQ> analyzed. Unit <FULL_ADDER_SEQ> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FULL_ADDER_SEQ>.
    Related source file is "E:/Programs/VHDL/FULL_ADDER_SEQ/FULL_ADDER_SEQ.vhd".
    Found 5-bit register for signal <S>.
    Found 1-bit xor2 for signal <$xor0000> created at line 50.
    Found 1-bit xor2 for signal <$xor0007> created at line 46.
    Found 32-bit up counter for signal <i>.
    Found 1-bit register for signal <PC>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Xor(s).
Unit <FULL_ADDER_SEQ> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 6
 1-bit register                                        : 6
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FULL_ADDER_SEQ> ...
  implementation constraint: INIT=r	 : S_0
  implementation constraint: INIT=r	 : S_1
  implementation constraint: INIT=r	 : S_2
  implementation constraint: INIT=r	 : S_3
  implementation constraint: INIT=r	 : S_4
  implementation constraint: INIT=r	 : PC
  implementation constraint: INIT=r	 : i_31
  implementation constraint: INIT=r	 : i_0
  implementation constraint: INIT=r	 : i_1
  implementation constraint: INIT=r	 : i_2
  implementation constraint: INIT=r	 : i_3
  implementation constraint: INIT=r	 : i_4
  implementation constraint: INIT=r	 : i_5
  implementation constraint: INIT=r	 : i_6
  implementation constraint: INIT=r	 : i_7
  implementation constraint: INIT=r	 : i_8
  implementation constraint: INIT=r	 : i_9
  implementation constraint: INIT=r	 : i_10
  implementation constraint: INIT=r	 : i_11
  implementation constraint: INIT=r	 : i_12
  implementation constraint: INIT=r	 : i_13
  implementation constraint: INIT=r	 : i_14
  implementation constraint: INIT=r	 : i_15
  implementation constraint: INIT=r	 : i_16
  implementation constraint: INIT=r	 : i_17
  implementation constraint: INIT=r	 : i_18
  implementation constraint: INIT=r	 : i_19
  implementation constraint: INIT=r	 : i_20
  implementation constraint: INIT=r	 : i_21
  implementation constraint: INIT=r	 : i_22
  implementation constraint: INIT=r	 : i_23
  implementation constraint: INIT=r	 : i_24
  implementation constraint: INIT=r	 : i_25
  implementation constraint: INIT=r	 : i_26
  implementation constraint: INIT=r	 : i_27
  implementation constraint: INIT=r	 : i_28
  implementation constraint: INIT=r	 : i_29
  implementation constraint: INIT=r	 : i_30

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FULL_ADDER_SEQ.ngr
Top Level Output File Name         : FULL_ADDER_SEQ
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : Automotive CoolRunner2
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 253
#      AND2                        : 35
#      AND3                        : 2
#      AND4                        : 5
#      AND8                        : 19
#      GND                         : 1
#      INV                         : 157
#      OR2                         : 1
#      XOR2                        : 33
# FlipFlops/Latches                : 38
#      FDDCE                       : 38
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5
=========================================================================
CPU : 7.73 / 8.01 s | Elapsed : 7.00 / 8.00 s
 
--> 

Total memory usage is 141700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

