<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.7 SP1.1 (Version 11.7.1.14)</text>
<text>Date: Tue Jun 06 20:33:08 2017
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S060</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>484 FBGA</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>sha256_system</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>E:\LiberoProjects\sha256_project\synthesis\sha256_system.edn</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>2266</cell>
 <cell>56520</cell>
 <cell>4.01</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>2017</cell>
 <cell>56520</cell>
 <cell>3.57</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>801</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>1</cell>
 <cell>267</cell>
 <cell>0.37</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>1</cell>
 <cell>267</cell>
 <cell>0.37</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>133</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>69</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>5</cell>
 <cell>16</cell>
 <cell>31.25</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>6</cell>
 <cell>16.67</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>2266</cell>
 <cell>2017</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>2266</cell>
 <cell>2017</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>32</cell>
 <cell>19</cell>
</row>
<row>
 <cell>61</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>21</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 0</cell>
 <cell> 1</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 1</cell>
 <cell>100.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2010</cell>
 <cell>INT_NET</cell>
 <cell>Net   : sha256_system_sb_0_FIC_0_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: sha256_system_sb_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>37</cell>
 <cell>INT_NET</cell>
 <cell>Net   : sha256_system_sb_0/MSS_READY</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: sha256_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIFQTF/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>32</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/sha256_controller_0/un2_rst_n_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/sha256_controller_0/un2_rst_n_RNIE1K2/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : sha256_system_sb_0_POWER_ON_RESET_N</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: sha256_system_sb_0/SYSRESET_POR_RNI03O8/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/sha256_controller_0/state_i_1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/sha256_controller_0/state_inferred_clock_RNINA0F_0[1]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>837</cell>
 <cell>INT_NET</cell>
 <cell>Net   : sha256_system_sb_0_GPIO_8_M2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: sha256_system_sb_0/sha256_system_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>512</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/N_244_i_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/Inst_sha256_control/state_counter_proc.un15_ce_i_i_0_a2_RNIKNCQ</cell>
</row>
<row>
 <cell>330</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/hash_control_st_reg_i[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/Inst_sha256_control/hash_control_st_reg_i[6]</cell>
</row>
<row>
 <cell>259</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/reg9_1x32_0/wen_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/reg9_1x32_0/reg_1x32_0/wen_or</cell>
</row>
<row>
 <cell>257</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/oregs_ce_i_a2_0_a2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/Inst_sha256_control/oregs_ce_i_a2_0_a2</cell>
</row>
<row>
 <cell>256</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/N_168_i_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/Inst_sha256_control/oregs_ce_i_a2_0_a2_i</cell>
</row>
<row>
 <cell>256</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/core_ce_o_iv_i_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/Inst_sha256_control/hash_control_st_reg_RNITJL41[0]</cell>
</row>
<row>
 <cell>129</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0.reg9_1x32_0.reg_1x32_8.ren_pos</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/reg9_1x32_0/reg_1x32_0/ren_pos</cell>
</row>
<row>
 <cell>127</cell>
 <cell>INT_NET</cell>
 <cell>Net   : result_addr_net_0[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AHB_slave_dummy_0/lsram_raddr[2]</cell>
</row>
<row>
 <cell>70</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/reg_17x32_0/raddr_pos[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/reg_17x32_0/raddr_pos[2]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>837</cell>
 <cell>INT_NET</cell>
 <cell>Net   : sha256_system_sb_0_GPIO_8_M2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: sha256_system_sb_0/sha256_system_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>512</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/N_244_i_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/Inst_sha256_control/state_counter_proc.un15_ce_i_i_0_a2_RNIKNCQ</cell>
</row>
<row>
 <cell>330</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/hash_control_st_reg_i[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/Inst_sha256_control/hash_control_st_reg_i[6]</cell>
</row>
<row>
 <cell>259</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/reg9_1x32_0/wen_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/reg9_1x32_0/reg_1x32_0/wen_or</cell>
</row>
<row>
 <cell>257</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/oregs_ce_i_a2_0_a2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/Inst_sha256_control/oregs_ce_i_a2_0_a2</cell>
</row>
<row>
 <cell>256</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/N_168_i_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/Inst_sha256_control/oregs_ce_i_a2_0_a2_i</cell>
</row>
<row>
 <cell>256</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/core_ce_o_iv_i_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/gv_sha256_0/Inst_sha256_control/hash_control_st_reg_RNITJL41[0]</cell>
</row>
<row>
 <cell>129</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0.reg9_1x32_0.reg_1x32_8.ren_pos</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/reg9_1x32_0/reg_1x32_0/ren_pos</cell>
</row>
<row>
 <cell>127</cell>
 <cell>INT_NET</cell>
 <cell>Net   : result_addr_net_0[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AHB_slave_dummy_0/lsram_raddr[2]</cell>
</row>
<row>
 <cell>70</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SHA256_Module_0/SHA256_BLOCK_0/reg_17x32_0/raddr_pos[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SHA256_Module_0/SHA256_BLOCK_0/reg_17x32_0/raddr_pos[2]</cell>
</row>
</table>
</doc>
