<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2094" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2094{left:485px;bottom:68px;letter-spacing:0.1px;}
#t2_2094{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2094{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2094{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2094{left:69px;bottom:1083px;letter-spacing:0.16px;}
#t6_2094{left:359px;bottom:778px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2094{left:69px;bottom:695px;letter-spacing:-0.13px;}
#t8_2094{left:69px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t9_2094{left:69px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#ta_2094{left:69px;bottom:638px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_2094{left:69px;bottom:621px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_2094{left:69px;bottom:598px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#td_2094{left:69px;bottom:581px;letter-spacing:-0.14px;word-spacing:-1.43px;}
#te_2094{left:69px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tf_2094{left:69px;bottom:542px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tg_2094{left:69px;bottom:525px;letter-spacing:-0.17px;}
#th_2094{left:69px;bottom:490px;letter-spacing:-0.13px;}
#ti_2094{left:69px;bottom:465px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tj_2094{left:69px;bottom:447px;letter-spacing:-0.11px;}
#tk_2094{left:90px;bottom:429px;letter-spacing:-0.13px;}
#tl_2094{left:69px;bottom:410px;letter-spacing:-0.12px;}
#tm_2094{left:90px;bottom:392px;letter-spacing:-0.14px;}
#tn_2094{left:69px;bottom:355px;letter-spacing:-0.12px;}
#to_2094{left:90px;bottom:337px;letter-spacing:-0.13px;}
#tp_2094{left:69px;bottom:319px;letter-spacing:-0.12px;}
#tq_2094{left:90px;bottom:300px;letter-spacing:-0.13px;}
#tr_2094{left:69px;bottom:264px;letter-spacing:-0.12px;}
#ts_2094{left:69px;bottom:245px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tt_2094{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#tu_2094{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#tv_2094{left:313px;bottom:1065px;letter-spacing:-0.13px;}
#tw_2094{left:313px;bottom:1050px;letter-spacing:-0.18px;}
#tx_2094{left:356px;bottom:1065px;letter-spacing:-0.12px;}
#ty_2094{left:356px;bottom:1050px;letter-spacing:-0.13px;word-spacing:-1.03px;}
#tz_2094{left:356px;bottom:1034px;letter-spacing:-0.14px;}
#t10_2094{left:429px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t11_2094{left:429px;bottom:1050px;letter-spacing:-0.12px;}
#t12_2094{left:554px;bottom:1065px;letter-spacing:-0.12px;}
#t13_2094{left:78px;bottom:1011px;letter-spacing:-0.12px;}
#t14_2094{left:78px;bottom:995px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t15_2094{left:78px;bottom:978px;letter-spacing:-0.11px;}
#t16_2094{left:313px;bottom:1011px;}
#t17_2094{left:356px;bottom:1011px;letter-spacing:-0.13px;}
#t18_2094{left:378px;bottom:1018px;}
#t19_2094{left:70px;bottom:859px;letter-spacing:-0.14px;}
#t1a_2094{left:69px;bottom:840px;letter-spacing:-0.12px;}
#t1b_2094{left:429px;bottom:1011px;letter-spacing:-0.15px;}
#t1c_2094{left:554px;bottom:1011px;letter-spacing:-0.12px;}
#t1d_2094{left:554px;bottom:995px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t1e_2094{left:554px;bottom:978px;letter-spacing:-0.12px;}
#t1f_2094{left:554px;bottom:961px;letter-spacing:-0.14px;}
#t1g_2094{left:78px;bottom:938px;letter-spacing:-0.12px;}
#t1h_2094{left:78px;bottom:921px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t1i_2094{left:78px;bottom:904px;letter-spacing:-0.11px;}
#t1j_2094{left:313px;bottom:938px;}
#t1k_2094{left:356px;bottom:938px;letter-spacing:-0.1px;}
#t1l_2094{left:429px;bottom:938px;letter-spacing:-0.15px;}
#t1m_2094{left:554px;bottom:938px;letter-spacing:-0.12px;}
#t1n_2094{left:554px;bottom:921px;letter-spacing:-0.11px;}
#t1o_2094{left:554px;bottom:904px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_2094{left:554px;bottom:888px;letter-spacing:-0.14px;}
#t1q_2094{left:83px;bottom:757px;letter-spacing:-0.15px;}
#t1r_2094{left:164px;bottom:757px;letter-spacing:-0.14px;}
#t1s_2094{left:269px;bottom:757px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1t_2094{left:422px;bottom:757px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1u_2094{left:581px;bottom:757px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1v_2094{left:739px;bottom:757px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1w_2094{left:98px;bottom:733px;}
#t1x_2094{left:164px;bottom:733px;letter-spacing:-0.11px;}
#t1y_2094{left:258px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1z_2094{left:418px;bottom:733px;letter-spacing:-0.12px;}
#t20_2094{left:572px;bottom:733px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_2094{left:760px;bottom:733px;letter-spacing:-0.12px;}

.s1_2094{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2094{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2094{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2094{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2094{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2094{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2094{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2094{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_2094{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2094" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2094Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2094" style="-webkit-user-select: none;"><object width="935" height="1210" data="2094/2094.svg" type="image/svg+xml" id="pdf2094" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2094" class="t s1_2094">VCVTUSI2SH—Convert Unsigned Doubleword Integer to an FP16 Value </span>
<span id="t2_2094" class="t s2_2094">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2094" class="t s1_2094">5-132 </span><span id="t4_2094" class="t s1_2094">Vol. 2C </span>
<span id="t5_2094" class="t s3_2094">VCVTUSI2SH—Convert Unsigned Doubleword Integer to an FP16 Value </span>
<span id="t6_2094" class="t s4_2094">Instruction Operand Encoding </span>
<span id="t7_2094" class="t s5_2094">Description </span>
<span id="t8_2094" class="t s6_2094">This instruction converts an unsigned doubleword integer (or unsigned quadword integer if operand size is 64 bits) </span>
<span id="t9_2094" class="t s6_2094">in the second source operand to a FP16 value in the destination operand. The result is stored in the low word of the </span>
<span id="ta_2094" class="t s6_2094">destination operand. When conversion is inexact, the value returned is rounded according to the rounding control </span>
<span id="tb_2094" class="t s6_2094">bits in the MXCSR register or embedded rounding controls. </span>
<span id="tc_2094" class="t s6_2094">The second source operand can be a general-purpose register or a 32/64-bit memory location. The first source and </span>
<span id="td_2094" class="t s6_2094">destination operands are XMM registers. Bits 127:16 of the XMM register destination are copied from corresponding </span>
<span id="te_2094" class="t s6_2094">bits in the first source operand. Bits MAXVL-1:128 of the destination register are zeroed. </span>
<span id="tf_2094" class="t s6_2094">If the result of the convert operation is overflow and MXCSR.OM=0 then a SIMD exception will be raised with OE=1, </span>
<span id="tg_2094" class="t s6_2094">PE=1. </span>
<span id="th_2094" class="t s5_2094">Operation </span>
<span id="ti_2094" class="t s7_2094">VCVTUSI2SH dest, src1, src2 </span>
<span id="tj_2094" class="t s8_2094">IF *SRC2 is a register* and (EVEX.b = 1): </span>
<span id="tk_2094" class="t s8_2094">SET_RM(EVEX.RC) </span>
<span id="tl_2094" class="t s8_2094">ELSE: </span>
<span id="tm_2094" class="t s8_2094">SET_RM(MXCSR.RC) </span>
<span id="tn_2094" class="t s8_2094">IF 64-mode and OperandSize == 64: </span>
<span id="to_2094" class="t s8_2094">DEST.fp16[0] := Convert_unsigned_integer64_to_fp16(SRC2.qword) </span>
<span id="tp_2094" class="t s8_2094">ELSE: </span>
<span id="tq_2094" class="t s8_2094">DEST.fp16[0] := Convert_unsigned_integer32_to_fp16(SRC2.dword) </span>
<span id="tr_2094" class="t s8_2094">DEST[127:16] := SRC1[127:16] </span>
<span id="ts_2094" class="t s8_2094">DEST[MAXVL-1:128] := 0 </span>
<span id="tt_2094" class="t s7_2094">Opcode/ </span>
<span id="tu_2094" class="t s7_2094">Instruction </span>
<span id="tv_2094" class="t s7_2094">Op/ </span>
<span id="tw_2094" class="t s7_2094">En </span>
<span id="tx_2094" class="t s7_2094">64/32 </span>
<span id="ty_2094" class="t s7_2094">bit Mode </span>
<span id="tz_2094" class="t s7_2094">Support </span>
<span id="t10_2094" class="t s7_2094">CPUID Feature </span>
<span id="t11_2094" class="t s7_2094">Flag </span>
<span id="t12_2094" class="t s7_2094">Description </span>
<span id="t13_2094" class="t s8_2094">EVEX.LLIG.F3.MAP5.W0 7B /r </span>
<span id="t14_2094" class="t s8_2094">VCVTUSI2SH xmm1, xmm2, r32/m32 </span>
<span id="t15_2094" class="t s8_2094">{er} </span>
<span id="t16_2094" class="t s8_2094">A </span><span id="t17_2094" class="t s8_2094">V/V </span>
<span id="t18_2094" class="t s9_2094">1 </span>
<span id="t19_2094" class="t s5_2094">NOTES: </span>
<span id="t1a_2094" class="t s8_2094">1. Outside of 64b mode, the EVEX.W field is ignored. The instruction behaves as if W=0 was used. </span>
<span id="t1b_2094" class="t s8_2094">AVX512-FP16 </span><span id="t1c_2094" class="t s8_2094">Convert an unsigned doubleword integer from </span>
<span id="t1d_2094" class="t s8_2094">r32/m32 to an FP16 value, and store the result in </span>
<span id="t1e_2094" class="t s8_2094">xmm1. Bits 127:16 from xmm2 are copied to </span>
<span id="t1f_2094" class="t s8_2094">xmm1[127:16]. </span>
<span id="t1g_2094" class="t s8_2094">EVEX.LLIG.F3.MAP5.W1 7B /r </span>
<span id="t1h_2094" class="t s8_2094">VCVTUSI2SH xmm1, xmm2, r64/m64 </span>
<span id="t1i_2094" class="t s8_2094">{er} </span>
<span id="t1j_2094" class="t s8_2094">A </span><span id="t1k_2094" class="t s8_2094">V/N.E. </span><span id="t1l_2094" class="t s8_2094">AVX512-FP16 </span><span id="t1m_2094" class="t s8_2094">Convert an unsigned quadword integer from r64/ </span>
<span id="t1n_2094" class="t s8_2094">m64 to an FP16 value, and store the result in </span>
<span id="t1o_2094" class="t s8_2094">xmm1. Bits 127:16 from xmm2 are copied to </span>
<span id="t1p_2094" class="t s8_2094">xmm1[127:16]. </span>
<span id="t1q_2094" class="t s7_2094">Op/En </span><span id="t1r_2094" class="t s7_2094">Tuple </span><span id="t1s_2094" class="t s7_2094">Operand 1 </span><span id="t1t_2094" class="t s7_2094">Operand 2 </span><span id="t1u_2094" class="t s7_2094">Operand 3 </span><span id="t1v_2094" class="t s7_2094">Operand 4 </span>
<span id="t1w_2094" class="t s8_2094">A </span><span id="t1x_2094" class="t s8_2094">Scalar </span><span id="t1y_2094" class="t s8_2094">ModRM:reg (w) </span><span id="t1z_2094" class="t s8_2094">VEX.vvvv (r) </span><span id="t20_2094" class="t s8_2094">ModRM:r/m (r) </span><span id="t21_2094" class="t s8_2094">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
