arch                	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
k4_N4_90nm.xml      	stereovision3.v	cdb2fff     	success   	     	388                	418                  	210                 	112                   	11          	11           	71     	11    	30         	-1          	-1      	2332                 	3.5776        	-227.154            	-3.5776             	1378             	17                               	180575                	158282               	597941.           	4941.66              	3.64004            	-234.948 	-3.64004 	-0.1468 	-0.0734 	0.02           	0.00          	-1          	-1          	-1      	0.11     	1.56      	1.30                	6.22                 	47900      	7768        	32884      
k6_frac_N10_40nm.xml	stereovision3.v	cdb2fff     	success   	     	287                	317                  	114                 	54                    	6           	6            	13     	11    	30         	-1          	-1      	615                  	2.35402       	-150.633            	-2.35402            	500              	11                               	862304                	700622               	161034.           	4473.17              	2.61977            	-164.026 	-2.61977 	0       	0       	0.03           	0.00          	-1          	-1          	-1      	0.15     	0.48      	0.32                	2.34                 	46772      	7740        	32228      
