
This is a 3 Stage RiscV Processor designed in System Verilog. 
3 Stages include:
- Instruction Fetch and Decode
- Execution
- Writeback


Features

-Three-stage inorder pipeline processor
-Complete Modular code and separate stages
-RV32I instruction sets
-Data forwarding enabled
-Stalls
-Catches exception



