
Ocm_deom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e28  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000004  08002f34  08002f34  00012f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  08002f38  08002f38  00012f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002f40  08002f40  00012f40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000068c  20000000  08002f44  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000370  2000068c  080035d0  0002068c  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  200009fc  080035d0  000209fc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002068c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000019c1  00000000  00000000  000206b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000661  00000000  00000000  00022076  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c30  00000000  00000000  000226d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000af8  00000000  00000000  00023308  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002854  00000000  00000000  00023e00  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001960  00000000  00000000  00026654  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007b  00000000  00000000  00027fb4  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003348  00000000  00000000  00028030  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002b378  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000068c 	.word	0x2000068c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002f1c 	.word	0x08002f1c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000690 	.word	0x20000690
 8000148:	08002f1c 	.word	0x08002f1c

0800014c <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	6039      	str	r1, [r7, #0]
 8000156:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800015c:	2b00      	cmp	r3, #0
 800015e:	da0b      	bge.n	8000178 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000160:	683b      	ldr	r3, [r7, #0]
 8000162:	b2da      	uxtb	r2, r3
 8000164:	490c      	ldr	r1, [pc, #48]	; (8000198 <NVIC_SetPriority+0x4c>)
 8000166:	79fb      	ldrb	r3, [r7, #7]
 8000168:	f003 030f 	and.w	r3, r3, #15
 800016c:	3b04      	subs	r3, #4
 800016e:	0112      	lsls	r2, r2, #4
 8000170:	b2d2      	uxtb	r2, r2
 8000172:	440b      	add	r3, r1
 8000174:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000176:	e009      	b.n	800018c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000178:	683b      	ldr	r3, [r7, #0]
 800017a:	b2da      	uxtb	r2, r3
 800017c:	4907      	ldr	r1, [pc, #28]	; (800019c <NVIC_SetPriority+0x50>)
 800017e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000182:	0112      	lsls	r2, r2, #4
 8000184:	b2d2      	uxtb	r2, r2
 8000186:	440b      	add	r3, r1
 8000188:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800018c:	bf00      	nop
 800018e:	370c      	adds	r7, #12
 8000190:	46bd      	mov	sp, r7
 8000192:	bc80      	pop	{r7}
 8000194:	4770      	bx	lr
 8000196:	bf00      	nop
 8000198:	e000ed00 	.word	0xe000ed00
 800019c:	e000e100 	.word	0xe000e100

080001a0 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80001ae:	d301      	bcc.n	80001b4 <SysTick_Config+0x14>
 80001b0:	2301      	movs	r3, #1
 80001b2:	e011      	b.n	80001d8 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80001ba:	4a09      	ldr	r2, [pc, #36]	; (80001e0 <SysTick_Config+0x40>)
 80001bc:	3b01      	subs	r3, #1
 80001be:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 80001c0:	210f      	movs	r1, #15
 80001c2:	f04f 30ff 	mov.w	r0, #4294967295
 80001c6:	f7ff ffc1 	bl	800014c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80001ca:	4b05      	ldr	r3, [pc, #20]	; (80001e0 <SysTick_Config+0x40>)
 80001cc:	2200      	movs	r2, #0
 80001ce:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80001d0:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <SysTick_Config+0x40>)
 80001d2:	2207      	movs	r2, #7
 80001d4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80001d6:	2300      	movs	r3, #0
}
 80001d8:	4618      	mov	r0, r3
 80001da:	3708      	adds	r7, #8
 80001dc:	46bd      	mov	sp, r7
 80001de:	bd80      	pop	{r7, pc}
 80001e0:	e000e010 	.word	0xe000e010

080001e4 <Config_Data_ReInit>:

union STM32_ID_12Byte STM32_ID;
Config_Data_Str Config_Data;

void Config_Data_ReInit(Config_Data_Str *config)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b085      	sub	sp, #20
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
    u16 i;
    u8 *temp_ptr = (u8 *)config;
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	60bb      	str	r3, [r7, #8]
    //清零所有参数
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 80001f0:	2300      	movs	r3, #0
 80001f2:	81fb      	strh	r3, [r7, #14]
 80001f4:	e007      	b.n	8000206 <Config_Data_ReInit+0x22>
    {
        temp_ptr[i] = 0;
 80001f6:	89fb      	ldrh	r3, [r7, #14]
 80001f8:	68ba      	ldr	r2, [r7, #8]
 80001fa:	4413      	add	r3, r2
 80001fc:	2200      	movs	r2, #0
 80001fe:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 8000200:	89fb      	ldrh	r3, [r7, #14]
 8000202:	3301      	adds	r3, #1
 8000204:	81fb      	strh	r3, [r7, #14]
 8000206:	89fb      	ldrh	r3, [r7, #14]
 8000208:	2b29      	cmp	r3, #41	; 0x29
 800020a:	d9f4      	bls.n	80001f6 <Config_Data_ReInit+0x12>
    }
    //设置默认值
    config->save_data_flag = 1;
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	2201      	movs	r2, #1
 8000210:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    // Dev_Config_Reinit(&(config->dev_con));
    // Dev_Config_Reinit((config->dev_con));
};
 8000214:	bf00      	nop
 8000216:	3714      	adds	r7, #20
 8000218:	46bd      	mov	sp, r7
 800021a:	bc80      	pop	{r7}
 800021c:	4770      	bx	lr
	...

08000220 <Write_Config_To_Flash>:

void Write_Config_To_Flash(Config_Data_Str *config)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b086      	sub	sp, #24
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
    u16 i;
    u8 *data_ptr = (u8 *)config;
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	60fb      	str	r3, [r7, #12]
    u32 flash_addr = CONFIG_DATA_FLASH_ADDR;
 800022c:	4b22      	ldr	r3, [pc, #136]	; (80002b8 <Write_Config_To_Flash+0x98>)
 800022e:	613b      	str	r3, [r7, #16]
    FLASH_Unlock();                                                                            /* 每次擦除Flash中数据时得先解锁 */
 8000230:	f001 fc0c 	bl	8001a4c <FLASH_Unlock>
    FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR); //清除标记
 8000234:	2035      	movs	r0, #53	; 0x35
 8000236:	f001 fc7b 	bl	8001b30 <FLASH_ClearFlag>

    // 页擦除
    for (i = 0; i < (sizeof(Config_Data_Str) / FLASH_Page_SIZE + 1); i++)
 800023a:	2300      	movs	r3, #0
 800023c:	82fb      	strh	r3, [r7, #22]
 800023e:	e00e      	b.n	800025e <Write_Config_To_Flash+0x3e>
        while (FLASH_COMPLETE != FLASH_ErasePage(CONFIG_DATA_FLASH_ADDR + i * FLASH_Page_SIZE))
 8000240:	bf00      	nop
 8000242:	8afb      	ldrh	r3, [r7, #22]
 8000244:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000248:	333f      	adds	r3, #63	; 0x3f
 800024a:	029b      	lsls	r3, r3, #10
 800024c:	4618      	mov	r0, r3
 800024e:	f001 fc0f 	bl	8001a70 <FLASH_ErasePage>
 8000252:	4603      	mov	r3, r0
 8000254:	2b04      	cmp	r3, #4
 8000256:	d1f4      	bne.n	8000242 <Write_Config_To_Flash+0x22>
    for (i = 0; i < (sizeof(Config_Data_Str) / FLASH_Page_SIZE + 1); i++)
 8000258:	8afb      	ldrh	r3, [r7, #22]
 800025a:	3301      	adds	r3, #1
 800025c:	82fb      	strh	r3, [r7, #22]
 800025e:	8afb      	ldrh	r3, [r7, #22]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d0ed      	beq.n	8000240 <Write_Config_To_Flash+0x20>
            ;

    for (i = 0; i < sizeof(Config_Data_Str); i++)
 8000264:	2300      	movs	r3, #0
 8000266:	82fb      	strh	r3, [r7, #22]
 8000268:	e01f      	b.n	80002aa <Write_Config_To_Flash+0x8a>
    {
        while (FLASH_COMPLETE != FLASH_ProgramHalfWord(flash_addr, (data_ptr[i] + data_ptr[i + 1] * 256)))
 800026a:	bf00      	nop
 800026c:	8afb      	ldrh	r3, [r7, #22]
 800026e:	68fa      	ldr	r2, [r7, #12]
 8000270:	4413      	add	r3, r2
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	b29a      	uxth	r2, r3
 8000276:	8afb      	ldrh	r3, [r7, #22]
 8000278:	3301      	adds	r3, #1
 800027a:	68f9      	ldr	r1, [r7, #12]
 800027c:	440b      	add	r3, r1
 800027e:	781b      	ldrb	r3, [r3, #0]
 8000280:	b29b      	uxth	r3, r3
 8000282:	021b      	lsls	r3, r3, #8
 8000284:	b29b      	uxth	r3, r3
 8000286:	4413      	add	r3, r2
 8000288:	b29b      	uxth	r3, r3
 800028a:	4619      	mov	r1, r3
 800028c:	6938      	ldr	r0, [r7, #16]
 800028e:	f001 fc21 	bl	8001ad4 <FLASH_ProgramHalfWord>
 8000292:	4603      	mov	r3, r0
 8000294:	2b04      	cmp	r3, #4
 8000296:	d1e9      	bne.n	800026c <Write_Config_To_Flash+0x4c>
            ;
        i++;
 8000298:	8afb      	ldrh	r3, [r7, #22]
 800029a:	3301      	adds	r3, #1
 800029c:	82fb      	strh	r3, [r7, #22]
        flash_addr += 2;
 800029e:	693b      	ldr	r3, [r7, #16]
 80002a0:	3302      	adds	r3, #2
 80002a2:	613b      	str	r3, [r7, #16]
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 80002a4:	8afb      	ldrh	r3, [r7, #22]
 80002a6:	3301      	adds	r3, #1
 80002a8:	82fb      	strh	r3, [r7, #22]
 80002aa:	8afb      	ldrh	r3, [r7, #22]
 80002ac:	2b29      	cmp	r3, #41	; 0x29
 80002ae:	d9dc      	bls.n	800026a <Write_Config_To_Flash+0x4a>
    }
}
 80002b0:	bf00      	nop
 80002b2:	3718      	adds	r7, #24
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	0800fc00 	.word	0x0800fc00

080002bc <Read_Config_Form_Flash>:

void Read_Config_Form_Flash(Config_Data_Str *config)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b086      	sub	sp, #24
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
    u16 i;
    u8 *data_ptr = (u8 *)config;
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	60fb      	str	r3, [r7, #12]
    u16 tmp_read;
    u32 flash_addr = CONFIG_DATA_FLASH_ADDR;
 80002c8:	4b19      	ldr	r3, [pc, #100]	; (8000330 <Read_Config_Form_Flash+0x74>)
 80002ca:	613b      	str	r3, [r7, #16]

    // 读取指定地址的数据
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 80002cc:	2300      	movs	r3, #0
 80002ce:	82fb      	strh	r3, [r7, #22]
 80002d0:	e01c      	b.n	800030c <Read_Config_Form_Flash+0x50>
    {
        tmp_read = *(vu16 *)(flash_addr);
 80002d2:	693b      	ldr	r3, [r7, #16]
 80002d4:	881b      	ldrh	r3, [r3, #0]
 80002d6:	817b      	strh	r3, [r7, #10]
        data_ptr[i] = tmp_read % 256;
 80002d8:	8afb      	ldrh	r3, [r7, #22]
 80002da:	68fa      	ldr	r2, [r7, #12]
 80002dc:	4413      	add	r3, r2
 80002de:	897a      	ldrh	r2, [r7, #10]
 80002e0:	b2d2      	uxtb	r2, r2
 80002e2:	701a      	strb	r2, [r3, #0]
        i++;
 80002e4:	8afb      	ldrh	r3, [r7, #22]
 80002e6:	3301      	adds	r3, #1
 80002e8:	82fb      	strh	r3, [r7, #22]
        if (i < sizeof(Config_Data_Str))
 80002ea:	8afb      	ldrh	r3, [r7, #22]
 80002ec:	2b29      	cmp	r3, #41	; 0x29
 80002ee:	d807      	bhi.n	8000300 <Read_Config_Form_Flash+0x44>
            data_ptr[i] = tmp_read / 256;
 80002f0:	897b      	ldrh	r3, [r7, #10]
 80002f2:	0a1b      	lsrs	r3, r3, #8
 80002f4:	b299      	uxth	r1, r3
 80002f6:	8afb      	ldrh	r3, [r7, #22]
 80002f8:	68fa      	ldr	r2, [r7, #12]
 80002fa:	4413      	add	r3, r2
 80002fc:	b2ca      	uxtb	r2, r1
 80002fe:	701a      	strb	r2, [r3, #0]

        flash_addr += 2;
 8000300:	693b      	ldr	r3, [r7, #16]
 8000302:	3302      	adds	r3, #2
 8000304:	613b      	str	r3, [r7, #16]
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 8000306:	8afb      	ldrh	r3, [r7, #22]
 8000308:	3301      	adds	r3, #1
 800030a:	82fb      	strh	r3, [r7, #22]
 800030c:	8afb      	ldrh	r3, [r7, #22]
 800030e:	2b29      	cmp	r3, #41	; 0x29
 8000310:	d9df      	bls.n	80002d2 <Read_Config_Form_Flash+0x16>
    }

    //判断是否为第一次启动
    if (config->save_data_flag != 1)
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000318:	2b01      	cmp	r3, #1
 800031a:	d005      	beq.n	8000328 <Read_Config_Form_Flash+0x6c>
    {
        Config_Data_ReInit(config);    //重置所有参数
 800031c:	6878      	ldr	r0, [r7, #4]
 800031e:	f7ff ff61 	bl	80001e4 <Config_Data_ReInit>
        Write_Config_To_Flash(config); //回写参数到flash
 8000322:	6878      	ldr	r0, [r7, #4]
 8000324:	f7ff ff7c 	bl	8000220 <Write_Config_To_Flash>
    }
}
 8000328:	bf00      	nop
 800032a:	3718      	adds	r7, #24
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}
 8000330:	0800fc00 	.word	0x0800fc00

08000334 <Cpu_GetId>:

//读取ChipID
void Cpu_GetId(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
    STM32_ID.id_u32[0] = *(__IO u32 *)(0x1FFFF7E8); //产品唯一身份标识寄存器(96位)
 8000338:	4b07      	ldr	r3, [pc, #28]	; (8000358 <Cpu_GetId+0x24>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	4a07      	ldr	r2, [pc, #28]	; (800035c <Cpu_GetId+0x28>)
 800033e:	6013      	str	r3, [r2, #0]
    STM32_ID.id_u32[1] = *(__IO u32 *)(0x1FFFF7EC);
 8000340:	4b07      	ldr	r3, [pc, #28]	; (8000360 <Cpu_GetId+0x2c>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a05      	ldr	r2, [pc, #20]	; (800035c <Cpu_GetId+0x28>)
 8000346:	6053      	str	r3, [r2, #4]
    STM32_ID.id_u32[2] = *(__IO u32 *)(0x1FFFF7F0);
 8000348:	4b06      	ldr	r3, [pc, #24]	; (8000364 <Cpu_GetId+0x30>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	4a03      	ldr	r2, [pc, #12]	; (800035c <Cpu_GetId+0x28>)
 800034e:	6093      	str	r3, [r2, #8]
}
 8000350:	bf00      	nop
 8000352:	46bd      	mov	sp, r7
 8000354:	bc80      	pop	{r7}
 8000356:	4770      	bx	lr
 8000358:	1ffff7e8 	.word	0x1ffff7e8
 800035c:	200006b8 	.word	0x200006b8
 8000360:	1ffff7ec 	.word	0x1ffff7ec
 8000364:	1ffff7f0 	.word	0x1ffff7f0

08000368 <RCC_Configuration>:

void RCC_Configuration(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b082      	sub	sp, #8
 800036c:	af00      	add	r7, sp, #0
    ErrorStatus HSEStartUpStatus;

    RCC_DeInit();
 800036e:	f001 fd41 	bl	8001df4 <RCC_DeInit>
    RCC_HSEConfig(RCC_HSE_ON);
 8000372:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000376:	f001 fd6b 	bl	8001e50 <RCC_HSEConfig>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800037a:	f001 fd97 	bl	8001eac <RCC_WaitForHSEStartUp>
 800037e:	4603      	mov	r3, r0
 8000380:	71fb      	strb	r3, [r7, #7]
    if (HSEStartUpStatus == SUCCESS)
 8000382:	79fb      	ldrb	r3, [r7, #7]
 8000384:	2b01      	cmp	r3, #1
 8000386:	d122      	bne.n	80003ce <RCC_Configuration+0x66>
    {
        RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8000388:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800038c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000390:	f001 fdb4 	bl	8001efc <RCC_PLLConfig>
        RCC_PLLCmd(ENABLE);
 8000394:	2001      	movs	r0, #1
 8000396:	f001 fdcf 	bl	8001f38 <RCC_PLLCmd>
        while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY == RESET))
 800039a:	bf00      	nop
 800039c:	2000      	movs	r0, #0
 800039e:	f001 ff9f 	bl	80022e0 <RCC_GetFlagStatus>
 80003a2:	4603      	mov	r3, r0
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d1f9      	bne.n	800039c <RCC_Configuration+0x34>
        {
        }
        RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80003a8:	2002      	movs	r0, #2
 80003aa:	f001 fdd5 	bl	8001f58 <RCC_SYSCLKConfig>

        RCC_HCLKConfig(RCC_SYSCLK_Div1);
 80003ae:	2000      	movs	r0, #0
 80003b0:	f001 fdfc 	bl	8001fac <RCC_HCLKConfig>
        RCC_PCLK1Config(RCC_HCLK_Div2);
 80003b4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80003b8:	f001 fe14 	bl	8001fe4 <RCC_PCLK1Config>
        RCC_PCLK2Config(RCC_HCLK_Div1); //串口波特率的确定
 80003bc:	2000      	movs	r0, #0
 80003be:	f001 fe2d 	bl	800201c <RCC_PCLK2Config>

        while (RCC_GetSYSCLKSource() != 0x08)
 80003c2:	bf00      	nop
 80003c4:	f001 fde4 	bl	8001f90 <RCC_GetSYSCLKSource>
 80003c8:	4603      	mov	r3, r0
 80003ca:	2b08      	cmp	r3, #8
 80003cc:	d1fa      	bne.n	80003c4 <RCC_Configuration+0x5c>
        {
        }
    }
}
 80003ce:	bf00      	nop
 80003d0:	3708      	adds	r7, #8
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}

080003d6 <NVIC_Configuration>:

static void NVIC_Configuration(void)
{
 80003d6:	b580      	push	{r7, lr}
 80003d8:	af00      	add	r7, sp, #0
#ifdef VETB_TAB_RAM
    NVYC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
#else
    NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
 80003da:	2100      	movs	r1, #0
 80003dc:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80003e0:	f000 fe64 	bl	80010ac <NVIC_SetVectorTable>
#endif
    /* Configure one bit for preemption priority */
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 80003e4:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 80003e8:	f000 fdec 	bl	8000fc4 <NVIC_PriorityGroupConfig>
}
 80003ec:	bf00      	nop
 80003ee:	bd80      	pop	{r7, pc}

080003f0 <hw_board_init>:

void hw_board_init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
    RCC_Configuration();  // 初始化时钟
 80003f4:	f7ff ffb8 	bl	8000368 <RCC_Configuration>
    NVIC_Configuration(); // 初始化向量中断
 80003f8:	f7ff ffed 	bl	80003d6 <NVIC_Configuration>

    //启动系统时钟信号，设置时间为1ms
    SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK_Div8); //AHB=72M/8=9M
 80003fc:	f06f 0004 	mvn.w	r0, #4
 8000400:	f000 fe6a 	bl	80010d8 <SysTick_CLKSourceConfig>
    SysTick_Config(SYSTICK_TICK);
 8000404:	f242 3028 	movw	r0, #9000	; 0x2328
 8000408:	f7ff feca 	bl	80001a0 <SysTick_Config>

    Cpu_GetId();                          //网关物理地址
 800040c:	f7ff ff92 	bl	8000334 <Cpu_GetId>
    Read_Config_Form_Flash(&Config_Data); //载入保存的25个Net_ID
 8000410:	4802      	ldr	r0, [pc, #8]	; (800041c <hw_board_init+0x2c>)
 8000412:	f7ff ff53 	bl	80002bc <Read_Config_Form_Flash>
}
 8000416:	bf00      	nop
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	200006c4 	.word	0x200006c4

08000420 <tim_isr>:
    .clock_division = TIM_CKD_DIV1,
    .counter_mode = TIM_CounterMode_Up,
};

static void tim_isr(struct TIM_Device_Cfg *cfg)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
    if (TIM_GetITStatus(cfg->timer_type, TIM_IT_Update) != RESET) //检查 TIM 更新中断发生与否
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	2101      	movs	r1, #1
 800042e:	4618      	mov	r0, r3
 8000430:	f001 ff90 	bl	8002354 <TIM_GetITStatus>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d010      	beq.n	800045c <tim_isr+0x3c>
    {
        TIM_ClearITPendingBit(cfg->timer_type, TIM_IT_Update); //清除 TIM 更新中断标志
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	2101      	movs	r1, #1
 8000440:	4618      	mov	r0, r3
 8000442:	f001 ffb0 	bl	80023a6 <TIM_ClearITPendingBit>
        led_set_time(NET_LED, 1000, 900);
 8000446:	f44f 7261 	mov.w	r2, #900	; 0x384
 800044a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800044e:	2001      	movs	r0, #1
 8000450:	f000 f976 	bl	8000740 <led_set_time>
        led_set_mode(NET_LED, LED_Sharp_Repeat_MODE);
 8000454:	2104      	movs	r1, #4
 8000456:	2001      	movs	r0, #1
 8000458:	f000 f95e 	bl	8000718 <led_set_mode>
    }
}
 800045c:	bf00      	nop
 800045e:	3708      	adds	r7, #8
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}

08000464 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void) //TIM3 中断
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
    tim_isr(&tim3_cfg);
 8000468:	4802      	ldr	r0, [pc, #8]	; (8000474 <TIM3_IRQHandler+0x10>)
 800046a:	f7ff ffd9 	bl	8000420 <tim_isr>
}
 800046e:	bf00      	nop
 8000470:	bd80      	pop	{r7, pc}
 8000472:	bf00      	nop
 8000474:	20000000 	.word	0x20000000

08000478 <RCC_Configuration>:
};

struct can_rx_data can_receive; // can接收数据缓存

static void RCC_Configuration(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
	/* CAN Periph clock enable */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800047c:	2101      	movs	r1, #1
 800047e:	2004      	movs	r0, #4
 8000480:	f001 feb6 	bl	80021f0 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_CAN1, ENABLE);
 8000484:	2101      	movs	r1, #1
 8000486:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800048a:	f001 fecf 	bl	800222c <RCC_APB1PeriphClockCmd>
}
 800048e:	bf00      	nop
 8000490:	bd80      	pop	{r7, pc}

08000492 <NVIC_Configuration>:

static void NVIC_Configuration(void)
{
 8000492:	b580      	push	{r7, lr}
 8000494:	b082      	sub	sp, #8
 8000496:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;

	/* Enable CAN1 RX0 interrupt IRQ channel */
	NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 8000498:	2314      	movs	r3, #20
 800049a:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800049c:	2300      	movs	r3, #0
 800049e:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 80004a0:	2303      	movs	r3, #3
 80004a2:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80004a4:	2301      	movs	r3, #1
 80004a6:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 80004a8:	1d3b      	adds	r3, r7, #4
 80004aa:	4618      	mov	r0, r3
 80004ac:	f000 fd9c 	bl	8000fe8 <NVIC_Init>
}
 80004b0:	bf00      	nop
 80004b2:	3708      	adds	r7, #8
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}

080004b8 <GPIO_Configuration>:

static void GPIO_Configuration(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure CAN pin: RX */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 80004be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80004c2:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80004c4:	2303      	movs	r3, #3
 80004c6:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80004c8:	2328      	movs	r3, #40	; 0x28
 80004ca:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80004cc:	1d3b      	adds	r3, r7, #4
 80004ce:	4619      	mov	r1, r3
 80004d0:	4808      	ldr	r0, [pc, #32]	; (80004f4 <GPIO_Configuration+0x3c>)
 80004d2:	f001 fb87 	bl	8001be4 <GPIO_Init>

	/* Configure CAN pin: TX */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 80004d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004da:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80004dc:	2318      	movs	r3, #24
 80004de:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80004e0:	1d3b      	adds	r3, r7, #4
 80004e2:	4619      	mov	r1, r3
 80004e4:	4803      	ldr	r0, [pc, #12]	; (80004f4 <GPIO_Configuration+0x3c>)
 80004e6:	f001 fb7d 	bl	8001be4 <GPIO_Init>
}
 80004ea:	bf00      	nop
 80004ec:	3708      	adds	r7, #8
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	40010800 	.word	0x40010800

080004f8 <CAN_Configuration>:

static void CAN_Configuration(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b088      	sub	sp, #32
 80004fc:	af00      	add	r7, sp, #0
	CAN_InitTypeDef CAN_InitStructure;
	CAN_FilterInitTypeDef CAN_FilterInitStructure;

	CAN_DeInit(CAN1);
 80004fe:	4821      	ldr	r0, [pc, #132]	; (8000584 <CAN_Configuration+0x8c>)
 8000500:	f000 fe06 	bl	8001110 <CAN_DeInit>
	CAN_StructInit(&CAN_InitStructure);
 8000504:	f107 0314 	add.w	r3, r7, #20
 8000508:	4618      	mov	r0, r3
 800050a:	f000 ffb7 	bl	800147c <CAN_StructInit>

	/* CAN cell init */
	CAN_InitStructure.CAN_TTCM = DISABLE;		  /* 时间触发禁止, 时间触发：CAN硬件的内部定时器被激活，并且被用于产生时间戳 */
 800050e:	2300      	movs	r3, #0
 8000510:	76bb      	strb	r3, [r7, #26]
	CAN_InitStructure.CAN_ABOM = ENABLE;		  /* 自动离线禁止，自动离线：一旦硬件监控到128次11个隐性位，就自动退出离线状态。在这里要软件设定后才能退出 */
 8000512:	2301      	movs	r3, #1
 8000514:	76fb      	strb	r3, [r7, #27]
	CAN_InitStructure.CAN_AWUM = DISABLE;		  /* 自动唤醒禁止，有报文来的时候自动退出休眠	*/
 8000516:	2300      	movs	r3, #0
 8000518:	773b      	strb	r3, [r7, #28]
	CAN_InitStructure.CAN_NART = DISABLE;		  /* 报文重传, 如果错误一直传到成功止，否则只传一次 */
 800051a:	2300      	movs	r3, #0
 800051c:	777b      	strb	r3, [r7, #29]
	CAN_InitStructure.CAN_RFLM = DISABLE;		  /* 接收FIFO锁定, 1--锁定后接收到新的报文摘不要，0--接收到新的报文则覆盖前一报文	*/
 800051e:	2300      	movs	r3, #0
 8000520:	77bb      	strb	r3, [r7, #30]
	CAN_InitStructure.CAN_TXFP = ENABLE;		  /* 发送优先级  0---由标识符决定  1---由发送请求顺序决定	*/
 8000522:	2301      	movs	r3, #1
 8000524:	77fb      	strb	r3, [r7, #31]
	CAN_InitStructure.CAN_Mode = CAN_Mode_Normal; /* 模式	*/
 8000526:	2300      	movs	r3, #0
 8000528:	75bb      	strb	r3, [r7, #22]
	CAN_InitStructure.CAN_SJW = CAN_SJW_1tq;	  /* 重新同步跳宽，只有can硬件处于初始化模式时才能访问这个寄存器 */
 800052a:	2300      	movs	r3, #0
 800052c:	75fb      	strb	r3, [r7, #23]
	CAN_InitStructure.CAN_BS1 = CAN_BS1_4tq;	  /* 时间段1 */
 800052e:	2303      	movs	r3, #3
 8000530:	763b      	strb	r3, [r7, #24]
	CAN_InitStructure.CAN_BS2 = CAN_BS2_3tq;	  /* 时间段2 */
 8000532:	2302      	movs	r3, #2
 8000534:	767b      	strb	r3, [r7, #25]
	CAN_InitStructure.CAN_Prescaler = 45;		  /* 波特率预分频数 */
 8000536:	232d      	movs	r3, #45	; 0x2d
 8000538:	82bb      	strh	r3, [r7, #20]

	/* 波特率计算方法 */
	/* CANbps= Fpclk/((BRP+1)*((Tseg1+1)+(Tseg2+1)+1)  此处计算为  CANbps=36000000/(45*(4+3+1))=100kHz */ //此处Tseg1+1 = CAN_BS1_8tp
	/* 配置大方向: Tseg1>=Tseg2  Tseg2>=tq; Tseg2>=2TSJW */

	if (CAN_Init(CAN1, &CAN_InitStructure) == CANINITFAILED)
 800053a:	f107 0314 	add.w	r3, r7, #20
 800053e:	4619      	mov	r1, r3
 8000540:	4810      	ldr	r0, [pc, #64]	; (8000584 <CAN_Configuration+0x8c>)
 8000542:	f000 fe09 	bl	8001158 <CAN_Init>
	/* 要注意的是fifo接收存满了中断，还有就是fifo的概念，即取的一直是最早那一个数据， 要释放才能取下一个数据 */
	/* 常使用的中断有 */
	/* 1,有信息中断，即fifo挂号中断 */
	/* 2,fifo满中断	*/
	/* 3,fifo满之后又有信息来则中断，即fifo溢出中断	*/
	CAN_FilterInitStructure.CAN_FilterNumber = 0;					 /* 过滤器0 */
 8000546:	2300      	movs	r3, #0
 8000548:	73bb      	strb	r3, [r7, #14]
	CAN_FilterInitStructure.CAN_FilterMode = CAN_FilterMode_IdMask;	 /* 屏敝模式 */
 800054a:	2300      	movs	r3, #0
 800054c:	73fb      	strb	r3, [r7, #15]
	CAN_FilterInitStructure.CAN_FilterScale = CAN_FilterScale_32bit; /* 32位 */
 800054e:	2301      	movs	r3, #1
 8000550:	743b      	strb	r3, [r7, #16]
	CAN_FilterInitStructure.CAN_FilterIdHigh = 0x0000;				 /* 以下四个都为0, 表明不过滤任何id */
 8000552:	2300      	movs	r3, #0
 8000554:	80bb      	strh	r3, [r7, #4]
	CAN_FilterInitStructure.CAN_FilterIdLow = 0x0000;
 8000556:	2300      	movs	r3, #0
 8000558:	80fb      	strh	r3, [r7, #6]
	CAN_FilterInitStructure.CAN_FilterMaskIdHigh = 0x0000;
 800055a:	2300      	movs	r3, #0
 800055c:	813b      	strh	r3, [r7, #8]
	CAN_FilterInitStructure.CAN_FilterMaskIdLow = 0x0000;
 800055e:	2300      	movs	r3, #0
 8000560:	817b      	strh	r3, [r7, #10]
	CAN_FilterInitStructure.CAN_FilterFIFOAssignment = 0; /* 能够通过该过滤器的报文存到fifo0中 */
 8000562:	2300      	movs	r3, #0
 8000564:	81bb      	strh	r3, [r7, #12]
	CAN_FilterInitStructure.CAN_FilterActivation = ENABLE;
 8000566:	2301      	movs	r3, #1
 8000568:	747b      	strb	r3, [r7, #17]
	CAN_ITConfig(CAN1, CAN_IT_FMP0, ENABLE); /* 挂号中断, 进入中断后读fifo的报文函数释放报文清中断标志 */
 800056a:	2201      	movs	r2, #1
 800056c:	2102      	movs	r1, #2
 800056e:	4805      	ldr	r0, [pc, #20]	; (8000584 <CAN_Configuration+0x8c>)
 8000570:	f001 f86b 	bl	800164a <CAN_ITConfig>
	//CAN_ITConfig(CAN1,CAN_IT_TME, ENABLE);      //发送中断
	CAN_FilterInit(&CAN_FilterInitStructure);
 8000574:	1d3b      	adds	r3, r7, #4
 8000576:	4618      	mov	r0, r3
 8000578:	f000 febe 	bl	80012f8 <CAN_FilterInit>
}
 800057c:	bf00      	nop
 800057e:	3720      	adds	r7, #32
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	40006400 	.word	0x40006400

08000588 <USB_HP_CAN1_TX_IRQHandler>:

//CAN1 Send IRQ
void USB_HP_CAN1_TX_IRQHandler(void) //CAN1发送中断
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr

08000594 <USB_LP_CAN1_RX0_IRQHandler>:

//CAN1 RX0 IRQ
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b086      	sub	sp, #24
 8000598:	af00      	add	r7, sp, #0
	CanRxMsg RxMessage;

	RxMessage.IDE = CAN_ID_EXT;
 800059a:	2304      	movs	r3, #4
 800059c:	733b      	strb	r3, [r7, #12]
	CAN_Receive(CAN1, CAN_FIFO0, &RxMessage);
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	461a      	mov	r2, r3
 80005a2:	2100      	movs	r1, #0
 80005a4:	4807      	ldr	r0, [pc, #28]	; (80005c4 <USB_LP_CAN1_RX0_IRQHandler+0x30>)
 80005a6:	f000 ff93 	bl	80014d0 <CAN_Receive>

	can_rx_isr_hook(&RxMessage); // 对接收的数据进行处理
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	4618      	mov	r0, r3
 80005ae:	f3af 8000 	nop.w

	CAN_ClearITPendingBit(CAN1, CAN_IT_FMP0);
 80005b2:	2102      	movs	r1, #2
 80005b4:	4803      	ldr	r0, [pc, #12]	; (80005c4 <USB_LP_CAN1_RX0_IRQHandler+0x30>)
 80005b6:	f001 f865 	bl	8001684 <CAN_ClearITPendingBit>
}
 80005ba:	bf00      	nop
 80005bc:	3718      	adds	r7, #24
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40006400 	.word	0x40006400

080005c8 <hw_can_init>:
	CAN_CancelTransmit(CAN1, 1);
	CAN_CancelTransmit(CAN1, 2);
}

void hw_can_init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
	RCC_Configuration();
 80005cc:	f7ff ff54 	bl	8000478 <RCC_Configuration>
	NVIC_Configuration();
 80005d0:	f7ff ff5f 	bl	8000492 <NVIC_Configuration>
	GPIO_Configuration();
 80005d4:	f7ff ff70 	bl	80004b8 <GPIO_Configuration>
	CAN_Configuration();
 80005d8:	f7ff ff8e 	bl	80004f8 <CAN_Configuration>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}

080005e0 <RCC_Configuration>:
 */

#include "gpio.h"

static void RCC_Configuration(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80005e4:	2101      	movs	r1, #1
 80005e6:	2008      	movs	r0, #8
 80005e8:	f001 fe02 	bl	80021f0 <RCC_APB2PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80005ec:	2101      	movs	r1, #1
 80005ee:	2010      	movs	r0, #16
 80005f0:	f001 fdfe 	bl	80021f0 <RCC_APB2PeriphClockCmd>
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <GPIO_Configuration>:

static void GPIO_Configuration(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80005fe:	2303      	movs	r3, #3
 8000600:	71bb      	strb	r3, [r7, #6]

  /* Configure USART Rx/tx PIN */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000602:	2310      	movs	r3, #16
 8000604:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 8000606:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800060a:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	4619      	mov	r1, r3
 8000610:	480a      	ldr	r0, [pc, #40]	; (800063c <GPIO_Configuration+0x44>)
 8000612:	f001 fae7 	bl	8001be4 <GPIO_Init>
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	4619      	mov	r1, r3
 800061a:	4809      	ldr	r0, [pc, #36]	; (8000640 <GPIO_Configuration+0x48>)
 800061c:	f001 fae2 	bl	8001be4 <GPIO_Init>

  GPIO_SetBits(GPIOB, GPIO_Pin_13);
 8000620:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000624:	4805      	ldr	r0, [pc, #20]	; (800063c <GPIO_Configuration+0x44>)
 8000626:	f001 fbb2 	bl	8001d8e <GPIO_SetBits>
  GPIO_ResetBits(GPIOC, GPIO_Pin_13);
 800062a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800062e:	4804      	ldr	r0, [pc, #16]	; (8000640 <GPIO_Configuration+0x48>)
 8000630:	f001 fbbb 	bl	8001daa <GPIO_ResetBits>
}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40010c00 	.word	0x40010c00
 8000640:	40011000 	.word	0x40011000

08000644 <hw_gpio_init>:

void hw_gpio_init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  RCC_Configuration();
 8000648:	f7ff ffca 	bl	80005e0 <RCC_Configuration>
  GPIO_Configuration();
 800064c:	f7ff ffd4 	bl	80005f8 <GPIO_Configuration>
}
 8000650:	bf00      	nop
 8000652:	bd80      	pop	{r7, pc}

08000654 <RCC_Configuration>:

void led_close(struct LED_Sharp_Struct *led_dev);

/************************************************************************/
static void RCC_Configuration(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8000658:	2101      	movs	r1, #1
 800065a:	2004      	movs	r0, #4
 800065c:	f001 fdc8 	bl	80021f0 <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000660:	2101      	movs	r1, #1
 8000662:	2008      	movs	r0, #8
 8000664:	f001 fdc4 	bl	80021f0 <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8000668:	2101      	movs	r1, #1
 800066a:	2010      	movs	r0, #16
 800066c:	f001 fdc0 	bl	80021f0 <RCC_APB2PeriphClockCmd>
}
 8000670:	bf00      	nop
 8000672:	bd80      	pop	{r7, pc}

08000674 <GPIO_Configuration>:

static void GPIO_Configuration(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800067a:	2303      	movs	r3, #3
 800067c:	71bb      	strb	r3, [r7, #6]

    /* Configure USART Rx/tx PIN */
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800067e:	2310      	movs	r3, #16
 8000680:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Pin = GPIO_PIN_NET;
 8000682:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000686:	80bb      	strh	r3, [r7, #4]
    GPIO_Init(GPIO_NET, &GPIO_InitStructure);
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	4619      	mov	r1, r3
 800068c:	4811      	ldr	r0, [pc, #68]	; (80006d4 <GPIO_Configuration+0x60>)
 800068e:	f001 faa9 	bl	8001be4 <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = GPIO_PIN_STATE;
 8000692:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000696:	80bb      	strh	r3, [r7, #4]
    GPIO_Init(GPIO_STATE, &GPIO_InitStructure);
 8000698:	1d3b      	adds	r3, r7, #4
 800069a:	4619      	mov	r1, r3
 800069c:	480e      	ldr	r0, [pc, #56]	; (80006d8 <GPIO_Configuration+0x64>)
 800069e:	f001 faa1 	bl	8001be4 <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = GPIO_PIN_BL0940_LED_1 | GPIO_PIN_BL0940_LED_2 | GPIO_PIN_BL0940_LED_3 | GPIO_PIN_BL0940_LED_4;
 80006a2:	230f      	movs	r3, #15
 80006a4:	80bb      	strh	r3, [r7, #4]
    GPIO_Init(GPIO_BL0940_LED, &GPIO_InitStructure);
 80006a6:	1d3b      	adds	r3, r7, #4
 80006a8:	4619      	mov	r1, r3
 80006aa:	480c      	ldr	r0, [pc, #48]	; (80006dc <GPIO_Configuration+0x68>)
 80006ac:	f001 fa9a 	bl	8001be4 <GPIO_Init>

    STATE_LED_OFF();
 80006b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006b4:	4808      	ldr	r0, [pc, #32]	; (80006d8 <GPIO_Configuration+0x64>)
 80006b6:	f001 fb6a 	bl	8001d8e <GPIO_SetBits>
    // GPIO_SetBits(GPIO_STATE, GPIO_PIN_STATE);
    GPIO_SetBits(GPIO_NET, GPIO_PIN_NET);
 80006ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006be:	4805      	ldr	r0, [pc, #20]	; (80006d4 <GPIO_Configuration+0x60>)
 80006c0:	f001 fb65 	bl	8001d8e <GPIO_SetBits>

    GPIO_ResetBits(GPIO_BL0940_LED, GPIO_PIN_BL0940_LED_1 | GPIO_PIN_BL0940_LED_2 | GPIO_PIN_BL0940_LED_3 | GPIO_PIN_BL0940_LED_4);
 80006c4:	210f      	movs	r1, #15
 80006c6:	4805      	ldr	r0, [pc, #20]	; (80006dc <GPIO_Configuration+0x68>)
 80006c8:	f001 fb6f 	bl	8001daa <GPIO_ResetBits>
}
 80006cc:	bf00      	nop
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	40011000 	.word	0x40011000
 80006d8:	40010c00 	.word	0x40010c00
 80006dc:	40010800 	.word	0x40010800

080006e0 <_LED_GetDevice>:
    .LED_ON = led_open,
    .LED_OFF = led_close,
};

struct LED_Sharp_Struct *_LED_GetDevice(enum LED_TYPE type)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b085      	sub	sp, #20
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	71fb      	strb	r3, [r7, #7]
    struct LED_Sharp_Struct *led_dev;

    switch (type)
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	d002      	beq.n	80006f6 <_LED_GetDevice+0x16>
 80006f0:	2b02      	cmp	r3, #2
 80006f2:	d003      	beq.n	80006fc <_LED_GetDevice+0x1c>
    case STATE_LED:
        led_dev = &led_state_dev;
        break;

    default:
        break;
 80006f4:	e005      	b.n	8000702 <_LED_GetDevice+0x22>
        led_dev = &led_net_dev;
 80006f6:	4b06      	ldr	r3, [pc, #24]	; (8000710 <_LED_GetDevice+0x30>)
 80006f8:	60fb      	str	r3, [r7, #12]
        break;
 80006fa:	e002      	b.n	8000702 <_LED_GetDevice+0x22>
        led_dev = &led_state_dev;
 80006fc:	4b05      	ldr	r3, [pc, #20]	; (8000714 <_LED_GetDevice+0x34>)
 80006fe:	60fb      	str	r3, [r7, #12]
        break;
 8000700:	bf00      	nop
    }

    return led_dev;
 8000702:	68fb      	ldr	r3, [r7, #12]
}
 8000704:	4618      	mov	r0, r3
 8000706:	3714      	adds	r7, #20
 8000708:	46bd      	mov	sp, r7
 800070a:	bc80      	pop	{r7}
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop
 8000710:	2000000c 	.word	0x2000000c
 8000714:	20000024 	.word	0x20000024

08000718 <led_set_mode>:
        }
    }
}

inline void led_set_mode(enum LED_TYPE type, enum LED_Sharp_Model mode)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	460a      	mov	r2, r1
 8000722:	71fb      	strb	r3, [r7, #7]
 8000724:	4613      	mov	r3, r2
 8000726:	71bb      	strb	r3, [r7, #6]
    struct LED_Sharp_Struct *led_dev = _LED_GetDevice(type);
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff ffd8 	bl	80006e0 <_LED_GetDevice>
 8000730:	60f8      	str	r0, [r7, #12]

    led_dev->model = mode;
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	79ba      	ldrb	r2, [r7, #6]
 8000736:	705a      	strb	r2, [r3, #1]
}
 8000738:	bf00      	nop
 800073a:	3710      	adds	r7, #16
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}

08000740 <led_set_time>:

inline void led_set_time(enum LED_TYPE type, uint16_t set_time, uint16_t sharp_time)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	71fb      	strb	r3, [r7, #7]
 800074a:	460b      	mov	r3, r1
 800074c:	80bb      	strh	r3, [r7, #4]
 800074e:	4613      	mov	r3, r2
 8000750:	807b      	strh	r3, [r7, #2]
    struct LED_Sharp_Struct *led_dev = _LED_GetDevice(type);
 8000752:	79fb      	ldrb	r3, [r7, #7]
 8000754:	4618      	mov	r0, r3
 8000756:	f7ff ffc3 	bl	80006e0 <_LED_GetDevice>
 800075a:	60f8      	str	r0, [r7, #12]

    led_dev->set_time_ms = set_time;
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	88ba      	ldrh	r2, [r7, #4]
 8000760:	819a      	strh	r2, [r3, #12]
    led_dev->sharp_timer_ms = sharp_time;
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	887a      	ldrh	r2, [r7, #2]
 8000766:	815a      	strh	r2, [r3, #10]
}
 8000768:	bf00      	nop
 800076a:	3710      	adds	r7, #16
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}

08000770 <led_open>:

void led_open(struct LED_Sharp_Struct *led_dev)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
    GPIO_SetBits(led_dev->gpiox, led_dev->gpio_pin);
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	685a      	ldr	r2, [r3, #4]
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	891b      	ldrh	r3, [r3, #8]
 8000780:	4619      	mov	r1, r3
 8000782:	4610      	mov	r0, r2
 8000784:	f001 fb03 	bl	8001d8e <GPIO_SetBits>
}
 8000788:	bf00      	nop
 800078a:	3708      	adds	r7, #8
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <led_close>:

void led_close(struct LED_Sharp_Struct *led_dev)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
    GPIO_ResetBits(led_dev->gpiox, led_dev->gpio_pin);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	685a      	ldr	r2, [r3, #4]
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	891b      	ldrh	r3, [r3, #8]
 80007a0:	4619      	mov	r1, r3
 80007a2:	4610      	mov	r0, r2
 80007a4:	f001 fb01 	bl	8001daa <GPIO_ResetBits>
}
 80007a8:	bf00      	nop
 80007aa:	3708      	adds	r7, #8
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <pwm_led_count>:
 * @description: PWM计数
 * @param {*}
 * @return {*}
 */
void pwm_led_count(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
    pwm_cnt++;
 80007b4:	4b04      	ldr	r3, [pc, #16]	; (80007c8 <pwm_led_count+0x18>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	3301      	adds	r3, #1
 80007ba:	4a03      	ldr	r2, [pc, #12]	; (80007c8 <pwm_led_count+0x18>)
 80007bc:	6013      	str	r3, [r2, #0]

    return;
 80007be:	bf00      	nop
}
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bc80      	pop	{r7}
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	200006a8 	.word	0x200006a8

080007cc <hw_led_init>:

void hw_led_init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af02      	add	r7, sp, #8
    RCC_Configuration();
 80007d2:	f7ff ff3f 	bl	8000654 <RCC_Configuration>
    GPIO_Configuration();
 80007d6:	f7ff ff4d 	bl	8000674 <GPIO_Configuration>

    /* 注册LED设备到定时器 */
    // timer_creat(led_reflash_status, 10, 0, true, &led_state_dev);
    // timer_creat(led_reflash_status, 10, 0, true, &led_net_dev);

    timer_creat((void *)pwm_led_count, 1, 0, true, NULL);
 80007da:	2300      	movs	r3, #0
 80007dc:	9300      	str	r3, [sp, #0]
 80007de:	2301      	movs	r3, #1
 80007e0:	2200      	movs	r2, #0
 80007e2:	2101      	movs	r1, #1
 80007e4:	4802      	ldr	r0, [pc, #8]	; (80007f0 <hw_led_init+0x24>)
 80007e6:	f002 f869 	bl	80028bc <timer_creat>
}
 80007ea:	bf00      	nop
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	080007b1 	.word	0x080007b1

080007f4 <pwm_led_test>:
 * @description: 
 * @param {*}
 * @return {*}
 */
void pwm_led_test(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
    if (pwm_cnt == min_cnt)
 80007f8:	4b1e      	ldr	r3, [pc, #120]	; (8000874 <pwm_led_test+0x80>)
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	4b1e      	ldr	r3, [pc, #120]	; (8000878 <pwm_led_test+0x84>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	429a      	cmp	r2, r3
 8000802:	d105      	bne.n	8000810 <pwm_led_test+0x1c>
    {
        STATE_LED_OFF();
 8000804:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000808:	481c      	ldr	r0, [pc, #112]	; (800087c <pwm_led_test+0x88>)
 800080a:	f001 fac0 	bl	8001d8e <GPIO_SetBits>
            if (mid_cnt > max_cnt)
                mid_cnt = 4;
        }
    }

    return;
 800080e:	e02f      	b.n	8000870 <pwm_led_test+0x7c>
    else if (pwm_cnt == mid_cnt)
 8000810:	4b18      	ldr	r3, [pc, #96]	; (8000874 <pwm_led_test+0x80>)
 8000812:	681a      	ldr	r2, [r3, #0]
 8000814:	4b1a      	ldr	r3, [pc, #104]	; (8000880 <pwm_led_test+0x8c>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	429a      	cmp	r2, r3
 800081a:	d105      	bne.n	8000828 <pwm_led_test+0x34>
        STATE_LED_ON();
 800081c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000820:	4816      	ldr	r0, [pc, #88]	; (800087c <pwm_led_test+0x88>)
 8000822:	f001 fac2 	bl	8001daa <GPIO_ResetBits>
    return;
 8000826:	e023      	b.n	8000870 <pwm_led_test+0x7c>
    else if (pwm_cnt >= max_cnt)
 8000828:	4b12      	ldr	r3, [pc, #72]	; (8000874 <pwm_led_test+0x80>)
 800082a:	681a      	ldr	r2, [r3, #0]
 800082c:	4b15      	ldr	r3, [pc, #84]	; (8000884 <pwm_led_test+0x90>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	429a      	cmp	r2, r3
 8000832:	d31d      	bcc.n	8000870 <pwm_led_test+0x7c>
        cnt_cnt++;
 8000834:	4b14      	ldr	r3, [pc, #80]	; (8000888 <pwm_led_test+0x94>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	3301      	adds	r3, #1
 800083a:	4a13      	ldr	r2, [pc, #76]	; (8000888 <pwm_led_test+0x94>)
 800083c:	6013      	str	r3, [r2, #0]
        pwm_cnt = 0;
 800083e:	4b0d      	ldr	r3, [pc, #52]	; (8000874 <pwm_led_test+0x80>)
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
        if (cnt_cnt > 10)
 8000844:	4b10      	ldr	r3, [pc, #64]	; (8000888 <pwm_led_test+0x94>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	2b0a      	cmp	r3, #10
 800084a:	d911      	bls.n	8000870 <pwm_led_test+0x7c>
            cnt_cnt = 0;
 800084c:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <pwm_led_test+0x94>)
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
            mid_cnt += 2;
 8000852:	4b0b      	ldr	r3, [pc, #44]	; (8000880 <pwm_led_test+0x8c>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	3302      	adds	r3, #2
 8000858:	4a09      	ldr	r2, [pc, #36]	; (8000880 <pwm_led_test+0x8c>)
 800085a:	6013      	str	r3, [r2, #0]
            if (mid_cnt > max_cnt)
 800085c:	4b08      	ldr	r3, [pc, #32]	; (8000880 <pwm_led_test+0x8c>)
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	4b08      	ldr	r3, [pc, #32]	; (8000884 <pwm_led_test+0x90>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	429a      	cmp	r2, r3
 8000866:	d903      	bls.n	8000870 <pwm_led_test+0x7c>
                mid_cnt = 4;
 8000868:	4b05      	ldr	r3, [pc, #20]	; (8000880 <pwm_led_test+0x8c>)
 800086a:	2204      	movs	r2, #4
 800086c:	601a      	str	r2, [r3, #0]
    return;
 800086e:	bf00      	nop
 8000870:	bf00      	nop
}
 8000872:	bd80      	pop	{r7, pc}
 8000874:	200006a8 	.word	0x200006a8
 8000878:	20000040 	.word	0x20000040
 800087c:	40010c00 	.word	0x40010c00
 8000880:	20000044 	.word	0x20000044
 8000884:	2000003c 	.word	0x2000003c
 8000888:	200006ac 	.word	0x200006ac

0800088c <led_test>:
 * @description: for test 
 * @param {type} 
 * @return {type} 
 */
void led_test(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
    // led_set_mode(STATE_LED, LED_Sharp_Repeat_MODE);
    // led_set_time(STATE_LED, 2000, 1000);

    led_set_mode(NET_LED, LED_Sharp_Repeat_MODE);
 8000890:	2104      	movs	r1, #4
 8000892:	2001      	movs	r0, #1
 8000894:	f7ff ff40 	bl	8000718 <led_set_mode>
    led_set_time(NET_LED, 1000, 500);
 8000898:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800089c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80008a0:	2001      	movs	r0, #1
 80008a2:	f7ff ff4d 	bl	8000740 <led_set_time>
}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}

080008aa <RCC_Configuration>:
#define UART3_GPIO_TX GPIO_Pin_10
#define UART3_GPIO_RX GPIO_Pin_11
#define UART3_GPIO GPIOB

static void RCC_Configuration(void)
{
 80008aa:	b580      	push	{r7, lr}
 80008ac:	af00      	add	r7, sp, #0
  /* Enable UART GPIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 80008ae:	2101      	movs	r1, #1
 80008b0:	2005      	movs	r0, #5
 80008b2:	f001 fc9d 	bl	80021f0 <RCC_APB2PeriphClockCmd>
  /* Enable UART clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80008b6:	2101      	movs	r1, #1
 80008b8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80008bc:	f001 fc98 	bl	80021f0 <RCC_APB2PeriphClockCmd>

  /* Enable UART GPIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 80008c0:	2101      	movs	r1, #1
 80008c2:	2005      	movs	r0, #5
 80008c4:	f001 fc94 	bl	80021f0 <RCC_APB2PeriphClockCmd>
  /* Enable UART clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 80008c8:	2101      	movs	r1, #1
 80008ca:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80008ce:	f001 fcad 	bl	800222c <RCC_APB1PeriphClockCmd>

  /* Enable UART GPIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO, ENABLE);
 80008d2:	2101      	movs	r1, #1
 80008d4:	2009      	movs	r0, #9
 80008d6:	f001 fc8b 	bl	80021f0 <RCC_APB2PeriphClockCmd>
  /* Enable UART clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 80008da:	2101      	movs	r1, #1
 80008dc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80008e0:	f001 fca4 	bl	800222c <RCC_APB1PeriphClockCmd>
}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <NVIC_Configuration>:

static void NVIC_Configuration(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef NVIC_InitStructure;

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;         //通道设置为串口1中断（故后面应选择在“void USART1_IRQHandler(void)”开中断）
 80008ee:	2325      	movs	r3, #37	; 0x25
 80008f0:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; //中断占先等级0
 80008f2:	2300      	movs	r3, #0
 80008f4:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;        //中断响应优先级0
 80008f6:	2301      	movs	r3, #1
 80008f8:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           //打开中断
 80008fa:	2301      	movs	r3, #1
 80008fc:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 80008fe:	1d3b      	adds	r3, r7, #4
 8000900:	4618      	mov	r0, r3
 8000902:	f000 fb71 	bl	8000fe8 <NVIC_Init>

  //DMA发送中断设置
  NVIC_InitStructure.NVIC_IRQChannel = DMA1_Channel4_IRQn;
 8000906:	230e      	movs	r3, #14
 8000908:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800090a:	2300      	movs	r3, #0
 800090c:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 800090e:	2302      	movs	r3, #2
 8000910:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000912:	2301      	movs	r3, #1
 8000914:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000916:	1d3b      	adds	r3, r7, #4
 8000918:	4618      	mov	r0, r3
 800091a:	f000 fb65 	bl	8000fe8 <NVIC_Init>

  /* Enable the USART2 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;         //通道设置为串口1中断（故后面应选择在“void USART1_IRQHandler(void)”开中断）
 800091e:	2326      	movs	r3, #38	; 0x26
 8000920:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; //中断占先等级0
 8000922:	2300      	movs	r3, #0
 8000924:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 4;        //中断响应优先级0
 8000926:	2304      	movs	r3, #4
 8000928:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           //打开中断
 800092a:	2301      	movs	r3, #1
 800092c:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 800092e:	1d3b      	adds	r3, r7, #4
 8000930:	4618      	mov	r0, r3
 8000932:	f000 fb59 	bl	8000fe8 <NVIC_Init>

  //DMA发送中断设置
  NVIC_InitStructure.NVIC_IRQChannel = DMA1_Channel7_IRQn;
 8000936:	2311      	movs	r3, #17
 8000938:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800093a:	2300      	movs	r3, #0
 800093c:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 5;
 800093e:	2305      	movs	r3, #5
 8000940:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000942:	2301      	movs	r3, #1
 8000944:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	4618      	mov	r0, r3
 800094a:	f000 fb4d 	bl	8000fe8 <NVIC_Init>

  /* Enable the USART3 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;         //通道设置为串口1中断（故后面应选择在“void USART1_IRQHandler(void)”开中断）
 800094e:	2327      	movs	r3, #39	; 0x27
 8000950:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; //中断占先等级0
 8000952:	2300      	movs	r3, #0
 8000954:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 6;        //中断响应优先级0
 8000956:	2306      	movs	r3, #6
 8000958:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           //打开中断
 800095a:	2301      	movs	r3, #1
 800095c:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	4618      	mov	r0, r3
 8000962:	f000 fb41 	bl	8000fe8 <NVIC_Init>

  //DMA发送中断设置
  NVIC_InitStructure.NVIC_IRQChannel = DMA1_Channel2_IRQn;
 8000966:	230c      	movs	r3, #12
 8000968:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800096a:	2300      	movs	r3, #0
 800096c:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 7;
 800096e:	2307      	movs	r3, #7
 8000970:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000972:	2301      	movs	r3, #1
 8000974:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000976:	1d3b      	adds	r3, r7, #4
 8000978:	4618      	mov	r0, r3
 800097a:	f000 fb35 	bl	8000fe8 <NVIC_Init>
}
 800097e:	bf00      	nop
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
	...

08000988 <GPIO_Configuration>:

static void GPIO_Configuration(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800098e:	2303      	movs	r3, #3
 8000990:	71bb      	strb	r3, [r7, #6]

  /* Configure USART Rx/tx PIN */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000992:	2304      	movs	r3, #4
 8000994:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART1_GPIO_RX;
 8000996:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800099a:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART1_GPIO, &GPIO_InitStructure);
 800099c:	1d3b      	adds	r3, r7, #4
 800099e:	4619      	mov	r1, r3
 80009a0:	481b      	ldr	r0, [pc, #108]	; (8000a10 <GPIO_Configuration+0x88>)
 80009a2:	f001 f91f 	bl	8001be4 <GPIO_Init>

  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80009a6:	2318      	movs	r3, #24
 80009a8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART1_GPIO_TX;
 80009aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009ae:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART1_GPIO, &GPIO_InitStructure);
 80009b0:	1d3b      	adds	r3, r7, #4
 80009b2:	4619      	mov	r1, r3
 80009b4:	4816      	ldr	r0, [pc, #88]	; (8000a10 <GPIO_Configuration+0x88>)
 80009b6:	f001 f915 	bl	8001be4 <GPIO_Init>

  /* Configure USART Rx/tx PIN */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80009ba:	2304      	movs	r3, #4
 80009bc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART2_GPIO_RX;
 80009be:	2308      	movs	r3, #8
 80009c0:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART2_GPIO, &GPIO_InitStructure);
 80009c2:	1d3b      	adds	r3, r7, #4
 80009c4:	4619      	mov	r1, r3
 80009c6:	4812      	ldr	r0, [pc, #72]	; (8000a10 <GPIO_Configuration+0x88>)
 80009c8:	f001 f90c 	bl	8001be4 <GPIO_Init>

  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80009cc:	2318      	movs	r3, #24
 80009ce:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART2_GPIO_TX;
 80009d0:	2304      	movs	r3, #4
 80009d2:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART2_GPIO, &GPIO_InitStructure);
 80009d4:	1d3b      	adds	r3, r7, #4
 80009d6:	4619      	mov	r1, r3
 80009d8:	480d      	ldr	r0, [pc, #52]	; (8000a10 <GPIO_Configuration+0x88>)
 80009da:	f001 f903 	bl	8001be4 <GPIO_Init>

  /* Configure USART Rx/tx PIN */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80009de:	2304      	movs	r3, #4
 80009e0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART3_GPIO_RX;
 80009e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80009e6:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART3_GPIO, &GPIO_InitStructure);
 80009e8:	1d3b      	adds	r3, r7, #4
 80009ea:	4619      	mov	r1, r3
 80009ec:	4809      	ldr	r0, [pc, #36]	; (8000a14 <GPIO_Configuration+0x8c>)
 80009ee:	f001 f8f9 	bl	8001be4 <GPIO_Init>

  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80009f2:	2318      	movs	r3, #24
 80009f4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART3_GPIO_TX;
 80009f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009fa:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART3_GPIO, &GPIO_InitStructure);
 80009fc:	1d3b      	adds	r3, r7, #4
 80009fe:	4619      	mov	r1, r3
 8000a00:	4804      	ldr	r0, [pc, #16]	; (8000a14 <GPIO_Configuration+0x8c>)
 8000a02:	f001 f8ef 	bl	8001be4 <GPIO_Init>
}
 8000a06:	bf00      	nop
 8000a08:	3708      	adds	r7, #8
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	40010800 	.word	0x40010800
 8000a14:	40010c00 	.word	0x40010c00

08000a18 <UART_Configuration>:

static void UART_Configuration(struct uart_device *uart, struct uart_configure *cfg)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b088      	sub	sp, #32
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure;

  USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;     //提升USART时钟时使能还是失能，钟低电平活动
 8000a22:	2300      	movs	r3, #0
 8000a24:	813b      	strh	r3, [r7, #8]
  USART_ClockInitStructure.USART_CPOL = USART_CPOL_Low;           //指定SLCK引脚上时钟的极性
 8000a26:	2300      	movs	r3, #0
 8000a28:	817b      	strh	r3, [r7, #10]
  USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;         //时钟第二个边缘进行数据捕获
 8000a2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a2e:	81bb      	strh	r3, [r7, #12]
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Disable; //在SCLK引脚上输出最后发送的那个数据字的脉冲不从SCLK输出
 8000a30:	2300      	movs	r3, #0
 8000a32:	81fb      	strh	r3, [r7, #14]
  USART_ClockInit(uart->uartx, &USART_ClockInitStructure);
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f107 0208 	add.w	r2, r7, #8
 8000a3c:	4611      	mov	r1, r2
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f001 fdd8 	bl	80025f4 <USART_ClockInit>

  USART_DeInit(uart->uartx);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f001 fcbd 	bl	80023c8 <USART_DeInit>

  USART_InitStructure.USART_BaudRate = cfg->baud_rate;
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	613b      	str	r3, [r7, #16]
  if (cfg->data_bits == DATA_BITS_8)
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	791b      	ldrb	r3, [r3, #4]
 8000a58:	f003 030f 	and.w	r3, r3, #15
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	2b08      	cmp	r3, #8
 8000a60:	d102      	bne.n	8000a68 <UART_Configuration+0x50>
  {
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000a62:	2300      	movs	r3, #0
 8000a64:	82bb      	strh	r3, [r7, #20]
 8000a66:	e009      	b.n	8000a7c <UART_Configuration+0x64>
  }
  else if (cfg->data_bits == DATA_BITS_9)
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	791b      	ldrb	r3, [r3, #4]
 8000a6c:	f003 030f 	and.w	r3, r3, #15
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	2b09      	cmp	r3, #9
 8000a74:	d102      	bne.n	8000a7c <UART_Configuration+0x64>
  {
    USART_InitStructure.USART_WordLength = USART_WordLength_9b;
 8000a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a7a:	82bb      	strh	r3, [r7, #20]
  }

  if (cfg->stop_bits == STOP_BITS_1)
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	791b      	ldrb	r3, [r3, #4]
 8000a80:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d102      	bne.n	8000a90 <UART_Configuration+0x78>
  {
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	82fb      	strh	r3, [r7, #22]
 8000a8e:	e014      	b.n	8000aba <UART_Configuration+0xa2>
  }
  else if (cfg->stop_bits == STOP_BITS_1_5)
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	791b      	ldrb	r3, [r3, #4]
 8000a94:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	2b10      	cmp	r3, #16
 8000a9c:	d103      	bne.n	8000aa6 <UART_Configuration+0x8e>
  {
    USART_InitStructure.USART_StopBits = USART_StopBits_1_5;
 8000a9e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000aa2:	82fb      	strh	r3, [r7, #22]
 8000aa4:	e009      	b.n	8000aba <UART_Configuration+0xa2>
  }
  else if (cfg->stop_bits == STOP_BITS_2)
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	791b      	ldrb	r3, [r3, #4]
 8000aaa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	2b20      	cmp	r3, #32
 8000ab2:	d102      	bne.n	8000aba <UART_Configuration+0xa2>
  {
    USART_InitStructure.USART_StopBits = USART_StopBits_2;
 8000ab4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab8:	82fb      	strh	r3, [r7, #22]
  }

  if (cfg->parity == PARITY_NONE)
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	791b      	ldrb	r3, [r3, #4]
 8000abe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d102      	bne.n	8000ace <UART_Configuration+0xb6>
  {
    USART_InitStructure.USART_Parity = USART_Parity_No;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	833b      	strh	r3, [r7, #24]
 8000acc:	e014      	b.n	8000af8 <UART_Configuration+0xe0>
  }
  else if (cfg->parity == PARITY_ODD)
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	791b      	ldrb	r3, [r3, #4]
 8000ad2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	2b40      	cmp	r3, #64	; 0x40
 8000ada:	d103      	bne.n	8000ae4 <UART_Configuration+0xcc>
  {
    USART_InitStructure.USART_Parity = USART_Parity_Odd;
 8000adc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000ae0:	833b      	strh	r3, [r7, #24]
 8000ae2:	e009      	b.n	8000af8 <UART_Configuration+0xe0>
  }
  else if (cfg->parity == PARITY_EVEN)
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	791b      	ldrb	r3, [r3, #4]
 8000ae8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	2b80      	cmp	r3, #128	; 0x80
 8000af0:	d102      	bne.n	8000af8 <UART_Configuration+0xe0>
  {
    USART_InitStructure.USART_Parity = USART_Parity_Even;
 8000af2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000af6:	833b      	strh	r3, [r7, #24]
  }
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000af8:	2300      	movs	r3, #0
 8000afa:	83bb      	strh	r3, [r7, #28]
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000afc:	230c      	movs	r3, #12
 8000afe:	837b      	strh	r3, [r7, #26]
  USART_Init(uart->uartx, &USART_InitStructure);
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f107 0210 	add.w	r2, r7, #16
 8000b08:	4611      	mov	r1, r2
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f001 fcb8 	bl	8002480 <USART_Init>

  //串口采用DMA发送
  USART_DMACmd(uart->uartx, USART_DMAReq_Tx, ENABLE);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2201      	movs	r2, #1
 8000b16:	2180      	movs	r1, #128	; 0x80
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f001 fdfc 	bl	8002716 <USART_DMACmd>
  USART_ITConfig(uart->uartx, USART_IT_RXNE, ENABLE);  // 接收中断使能
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2201      	movs	r2, #1
 8000b24:	f240 5125 	movw	r1, #1317	; 0x525
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f001 fdad 	bl	8002688 <USART_ITConfig>
  USART_ClearITPendingBit(uart->uartx, USART_IT_RXNE); // 清除接收完成中断
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	f240 5125 	movw	r1, #1317	; 0x525
 8000b36:	4618      	mov	r0, r3
 8000b38:	f001 fe79 	bl	800282e <USART_ClearITPendingBit>
  /* Enable USART */
  USART_Cmd(uart->uartx, ENABLE);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	2101      	movs	r1, #1
 8000b42:	4618      	mov	r0, r3
 8000b44:	f001 fd81 	bl	800264a <USART_Cmd>
}
 8000b48:	bf00      	nop
 8000b4a:	3720      	adds	r7, #32
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <UART_DMA_Tx_Config>:
}
#endif

#ifdef USE_USART_DMA_TX
static void UART_DMA_Tx_Config(struct uart_data *pdata)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b08e      	sub	sp, #56	; 0x38
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  DMA_InitTypeDef DMA_InitStructure;
  struct uart_device *uart = pdata->uart_device;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	637b      	str	r3, [r7, #52]	; 0x34

  //启动DMA时钟
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 8000b5e:	2101      	movs	r1, #1
 8000b60:	2001      	movs	r0, #1
 8000b62:	f001 fb27 	bl	80021b4 <RCC_AHBPeriphClockCmd>

  //通道配置
  DMA_DeInit(uart->dma_tx.tx_ch);
 8000b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b68:	689b      	ldr	r3, [r3, #8]
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f000 fdf8 	bl	8001760 <DMA_DeInit>
  //外设地址
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) & (uart->uartx->DR);
 8000b70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	3304      	adds	r3, #4
 8000b76:	60bb      	str	r3, [r7, #8]
  //内存地址
  DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)pdata->stream_tx;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	3374      	adds	r3, #116	; 0x74
 8000b7c:	60fb      	str	r3, [r7, #12]
  //dma传输方向单向
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 8000b7e:	2310      	movs	r3, #16
 8000b80:	613b      	str	r3, [r7, #16]
  //设置DMA在传输时缓冲区的长度
  DMA_InitStructure.DMA_BufferSize = UART_DMA_RB_BUFSZ;
 8000b82:	236c      	movs	r3, #108	; 0x6c
 8000b84:	617b      	str	r3, [r7, #20]
  //设置DMA的外设递增模式，一个外设
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000b86:	2300      	movs	r3, #0
 8000b88:	61bb      	str	r3, [r7, #24]
  //设置DMA的内存递增模式
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8000b8a:	2380      	movs	r3, #128	; 0x80
 8000b8c:	61fb      	str	r3, [r7, #28]
  //外设数据字长
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	623b      	str	r3, [r7, #32]
  //内存数据字长
  DMA_InitStructure.DMA_MemoryDataSize = DMA_PeripheralDataSize_Byte;
 8000b92:	2300      	movs	r3, #0
 8000b94:	627b      	str	r3, [r7, #36]	; 0x24
  // DMA模式，一次或者循环模式
  //DMA_InitStructure.DMA_Mode = DMA_Mode_Normal ;
  DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 8000b96:	2320      	movs	r3, #32
 8000b98:	62bb      	str	r3, [r7, #40]	; 0x28
  //设置DMA的优先级别
  DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8000b9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //设置DMA的2个memory中的变量互相访问
  DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	633b      	str	r3, [r7, #48]	; 0x30

  DMA_Init(uart->dma_tx.tx_ch, &DMA_InitStructure);
 8000ba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	f107 0208 	add.w	r2, r7, #8
 8000bac:	4611      	mov	r1, r2
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f000 fe92 	bl	80018d8 <DMA_Init>
  // 清除DMA标志
  //  DMA_ClearFlag(uart->dma_tx.tx_gl_flag);
  DMA_ITConfig(uart->dma_tx.tx_ch, DMA_IT_TC, ENABLE); // dma传输中断
 8000bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bb6:	689b      	ldr	r3, [r3, #8]
 8000bb8:	2201      	movs	r2, #1
 8000bba:	2102      	movs	r1, #2
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f000 fee5 	bl	800198c <DMA_ITConfig>
  DMA_Cmd(uart->dma_tx.tx_ch, DISABLE);
 8000bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bc4:	689b      	ldr	r3, [r3, #8]
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f000 fec3 	bl	8001954 <DMA_Cmd>
}
 8000bce:	bf00      	nop
 8000bd0:	3738      	adds	r7, #56	; 0x38
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
	...

08000bd8 <uart_isr>:
#endif

static void uart_isr(struct uart_data *puart)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  USART_TypeDef *uart = puart->uart_device->uartx;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	60fb      	str	r3, [r7, #12]

  if (USART_GetITStatus(uart, USART_IT_RXNE) != RESET)
 8000be8:	f240 5125 	movw	r1, #1317	; 0x525
 8000bec:	68f8      	ldr	r0, [r7, #12]
 8000bee:	f001 fdc4 	bl	800277a <USART_GetITStatus>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d039      	beq.n	8000c6c <uart_isr+0x94>
  {
    if (uart_getFlagStatus(uart, UART_FLAG_RC) == false)
 8000bf8:	2104      	movs	r1, #4
 8000bfa:	68f8      	ldr	r0, [r7, #12]
 8000bfc:	f000 f930 	bl	8000e60 <uart_getFlagStatus>
 8000c00:	4603      	mov	r3, r0
 8000c02:	f083 0301 	eor.w	r3, r3, #1
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d02a      	beq.n	8000c62 <uart_isr+0x8a>
    {
      puart->stream_rx[puart->rx_index] = (uint8_t)USART_ReceiveData(uart);
 8000c0c:	68f8      	ldr	r0, [r7, #12]
 8000c0e:	f001 fda5 	bl	800275c <USART_ReceiveData>
 8000c12:	4603      	mov	r3, r0
 8000c14:	461a      	mov	r2, r3
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	799b      	ldrb	r3, [r3, #6]
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	b2d2      	uxtb	r2, r2
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	440b      	add	r3, r1
 8000c22:	721a      	strb	r2, [r3, #8]
      ++puart->rx_index;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	799b      	ldrb	r3, [r3, #6]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	719a      	strb	r2, [r3, #6]
      puart->rx_index = puart->rx_index % UART_DMA_RB_BUFSZ;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	799b      	ldrb	r3, [r3, #6]
 8000c34:	089a      	lsrs	r2, r3, #2
 8000c36:	4924      	ldr	r1, [pc, #144]	; (8000cc8 <uart_isr+0xf0>)
 8000c38:	fba1 1202 	umull	r1, r2, r1, r2
 8000c3c:	08d2      	lsrs	r2, r2, #3
 8000c3e:	216c      	movs	r1, #108	; 0x6c
 8000c40:	fb01 f202 	mul.w	r2, r1, r2
 8000c44:	1a9b      	subs	r3, r3, r2
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	719a      	strb	r2, [r3, #6]

      if (puart->rx_index == puart->recv_len)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	799a      	ldrb	r2, [r3, #6]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	79db      	ldrb	r3, [r3, #7]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d104      	bne.n	8000c62 <uart_isr+0x8a>
        __uart_setflag(uart, UART_FLAG_RC, true);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	2104      	movs	r1, #4
 8000c5c:	68f8      	ldr	r0, [r7, #12]
 8000c5e:	f000 f8cb 	bl	8000df8 <__uart_setflag>
    }
    /* clear interrupt */
    USART_ClearITPendingBit(uart, USART_IT_RXNE);
 8000c62:	f240 5125 	movw	r1, #1317	; 0x525
 8000c66:	68f8      	ldr	r0, [r7, #12]
 8000c68:	f001 fde1 	bl	800282e <USART_ClearITPendingBit>
  {
  }
#endif

  /* 一帧数据发送完成后，并且TXE=1时即数据已经被转移到移位寄存器中， USART_CR1中的TCIE为1产生中断*/
  if (USART_GetITStatus(uart, USART_IT_TC) != RESET)
 8000c6c:	f240 6126 	movw	r1, #1574	; 0x626
 8000c70:	68f8      	ldr	r0, [r7, #12]
 8000c72:	f001 fd82 	bl	800277a <USART_GetITStatus>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d011      	beq.n	8000ca0 <uart_isr+0xc8>
  {
    // 传输完成，将其UART_FLAG_xx_TC复位
#ifdef USE_USART_DMA_TX
    __uart_setflag(uart, UART_FLAG_DMA_TC, false);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2101      	movs	r1, #1
 8000c80:	68f8      	ldr	r0, [r7, #12]
 8000c82:	f000 f8b9 	bl	8000df8 <__uart_setflag>
#elif
    __uart_setflag(uart, UART_FLAG_TC, false);
#endif

    /* clear interrupt */
    uart_tc_isr_hook();
 8000c86:	f000 f989 	bl	8000f9c <uart_tc_isr_hook>
    USART_ClearITPendingBit(uart, USART_IT_TC);
 8000c8a:	f240 6126 	movw	r1, #1574	; 0x626
 8000c8e:	68f8      	ldr	r0, [r7, #12]
 8000c90:	f001 fdcd 	bl	800282e <USART_ClearITPendingBit>
    USART_ITConfig(uart, USART_IT_TC, DISABLE);
 8000c94:	2200      	movs	r2, #0
 8000c96:	f240 6126 	movw	r1, #1574	; 0x626
 8000c9a:	68f8      	ldr	r0, [r7, #12]
 8000c9c:	f001 fcf4 	bl	8002688 <USART_ITConfig>
  }

  if (USART_GetITStatus(uart, USART_IT_TXE) != RESET)
 8000ca0:	f240 7127 	movw	r1, #1831	; 0x727
 8000ca4:	68f8      	ldr	r0, [r7, #12]
 8000ca6:	f001 fd68 	bl	800277a <USART_GetITStatus>
  {
  }

  /* 检测到过载错误，当RXNE仍是1时，当前被接收在移位寄存器中的数据，需要传送至RDR寄存器是，硬件将该位 置位 */
  if (USART_GetITStatus(uart, USART_FLAG_ORE) == SET)
 8000caa:	2108      	movs	r1, #8
 8000cac:	68f8      	ldr	r0, [r7, #12]
 8000cae:	f001 fd64 	bl	800277a <USART_GetITStatus>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d102      	bne.n	8000cbe <uart_isr+0xe6>
  {
    USART_ReceiveData(uart);
 8000cb8:	68f8      	ldr	r0, [r7, #12]
 8000cba:	f001 fd4f 	bl	800275c <USART_ReceiveData>
  }
}
 8000cbe:	bf00      	nop
 8000cc0:	3710      	adds	r7, #16
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	4bda12f7 	.word	0x4bda12f7

08000ccc <dma_isr>:

static void dma_isr(struct uart_data *puart)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  struct uart_dma_tx *dma_tx = &puart->uart_device->dma_tx;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	3308      	adds	r3, #8
 8000cda:	60fb      	str	r3, [r7, #12]

  if (DMA_GetITStatus(dma_tx->tx_tc_IT) != RESET)
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f000 fe8b 	bl	80019fc <DMA_GetITStatus>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d035      	beq.n	8000d58 <dma_isr+0x8c>
  {
    if (puart->uart_device->uartx == USART3)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a1b      	ldr	r2, [pc, #108]	; (8000d60 <dma_isr+0x94>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d110      	bne.n	8000d1a <dma_isr+0x4e>
    {
      USART_ClearITPendingBit(puart->uart_device->uartx, USART_IT_TC);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f240 6126 	movw	r1, #1574	; 0x626
 8000d02:	4618      	mov	r0, r3
 8000d04:	f001 fd93 	bl	800282e <USART_ClearITPendingBit>
      USART_ITConfig(puart->uart_device->uartx, USART_IT_TC, ENABLE); // 传输中断使能
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	2201      	movs	r2, #1
 8000d10:	f240 6126 	movw	r1, #1574	; 0x626
 8000d14:	4618      	mov	r0, r3
 8000d16:	f001 fcb7 	bl	8002688 <USART_ITConfig>
    }

    NET_LED_TRIGGLE;
 8000d1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d1e:	4811      	ldr	r0, [pc, #68]	; (8000d64 <dma_isr+0x98>)
 8000d20:	f001 f81c 	bl	8001d5c <GPIO_ReadOutputDataBit>
 8000d24:	4603      	mov	r3, r0
 8000d26:	f1c3 0301 	rsb	r3, r3, #1
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d32:	480c      	ldr	r0, [pc, #48]	; (8000d64 <dma_isr+0x98>)
 8000d34:	f001 f847 	bl	8001dc6 <GPIO_WriteBit>
    uart_dmaisr_hook();
 8000d38:	f3af 8000 	nop.w
    puart->tx_flag = false; // 使能再次发送
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2200      	movs	r2, #0
 8000d40:	715a      	strb	r2, [r3, #5]
    DMA_Cmd(dma_tx->tx_ch, DISABLE);
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2100      	movs	r1, #0
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f000 fe03 	bl	8001954 <DMA_Cmd>
    DMA_ClearFlag(dma_tx->tx_gl_flag);
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 fe38 	bl	80019c8 <DMA_ClearFlag>
  }
}
 8000d58:	bf00      	nop
 8000d5a:	3710      	adds	r7, #16
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	40004800 	.word	0x40004800
 8000d64:	40010c00 	.word	0x40010c00

08000d68 <USART1_IRQHandler>:
    .rx_index = 0,
    .recv_len = 2,
};

void USART1_IRQHandler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  uart_isr(&duart1);
 8000d6c:	4802      	ldr	r0, [pc, #8]	; (8000d78 <USART1_IRQHandler+0x10>)
 8000d6e:	f7ff ff33 	bl	8000bd8 <uart_isr>
}
 8000d72:	bf00      	nop
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	20000068 	.word	0x20000068

08000d7c <DMA1_Channel4_IRQHandler>:

void DMA1_Channel4_IRQHandler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  dma_isr(&duart1);
 8000d80:	4802      	ldr	r0, [pc, #8]	; (8000d8c <DMA1_Channel4_IRQHandler+0x10>)
 8000d82:	f7ff ffa3 	bl	8000ccc <dma_isr>
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20000068 	.word	0x20000068

08000d90 <USART3_IRQHandler>:
    .rx_index = 0,
    .recv_len = 2,
};

void USART3_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  uart_isr(&duart3);
 8000d94:	4802      	ldr	r0, [pc, #8]	; (8000da0 <USART3_IRQHandler+0x10>)
 8000d96:	f7ff ff1f 	bl	8000bd8 <uart_isr>
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	20000168 	.word	0x20000168

08000da4 <DMA1_Channel2_IRQHandler>:

void DMA1_Channel2_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  dma_isr(&duart3);
 8000da8:	4802      	ldr	r0, [pc, #8]	; (8000db4 <DMA1_Channel2_IRQHandler+0x10>)
 8000daa:	f7ff ff8f 	bl	8000ccc <dma_isr>
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	20000168 	.word	0x20000168

08000db8 <__get_duartx>:
 * @description: 
 * @param {type} 
 * @return {type} 
 */
struct uart_data *__get_duartx(USART_TypeDef *uartx)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b085      	sub	sp, #20
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  struct uart_data *pstream;

#ifdef USING_UART1
  if (USART1 == uartx)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4a09      	ldr	r2, [pc, #36]	; (8000de8 <__get_duartx+0x30>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d102      	bne.n	8000dce <__get_duartx+0x16>
    pstream = &duart1;
 8000dc8:	4b08      	ldr	r3, [pc, #32]	; (8000dec <__get_duartx+0x34>)
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	e005      	b.n	8000dda <__get_duartx+0x22>
#ifdef USING_UART2
  else if (USART2 == uartx)
    pstream = &duart2;
#endif
#ifdef USING_UART3
  else if (USART3 == uartx)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4a07      	ldr	r2, [pc, #28]	; (8000df0 <__get_duartx+0x38>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d101      	bne.n	8000dda <__get_duartx+0x22>
    pstream = &duart3;
 8000dd6:	4b07      	ldr	r3, [pc, #28]	; (8000df4 <__get_duartx+0x3c>)
 8000dd8:	60fb      	str	r3, [r7, #12]
#endif

  return pstream;
 8000dda:	68fb      	ldr	r3, [r7, #12]
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3714      	adds	r7, #20
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bc80      	pop	{r7}
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	40013800 	.word	0x40013800
 8000dec:	20000068 	.word	0x20000068
 8000df0:	40004800 	.word	0x40004800
 8000df4:	20000168 	.word	0x20000168

08000df8 <__uart_setflag>:
 * @description: 内部函数，提供修改相关FLAG状态
 * @param {type} 
 * @return {type} 
 */
void __uart_setflag(USART_TypeDef *uartx, enum UART_FLAG uflag, bool status)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	460b      	mov	r3, r1
 8000e02:	70fb      	strb	r3, [r7, #3]
 8000e04:	4613      	mov	r3, r2
 8000e06:	70bb      	strb	r3, [r7, #2]
  struct uart_data *pstream = __get_duartx(uartx);
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f7ff ffd5 	bl	8000db8 <__get_duartx>
 8000e0e:	60f8      	str	r0, [r7, #12]

  switch (uflag)
 8000e10:	78fb      	ldrb	r3, [r7, #3]
 8000e12:	3b01      	subs	r3, #1
 8000e14:	2b04      	cmp	r3, #4
 8000e16:	d81d      	bhi.n	8000e54 <__uart_setflag+0x5c>
 8000e18:	a201      	add	r2, pc, #4	; (adr r2, 8000e20 <__uart_setflag+0x28>)
 8000e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e1e:	bf00      	nop
 8000e20:	08000e35 	.word	0x08000e35
 8000e24:	08000e3d 	.word	0x08000e3d
 8000e28:	08000e45 	.word	0x08000e45
 8000e2c:	08000e4d 	.word	0x08000e4d
 8000e30:	08000e55 	.word	0x08000e55
  {
  case UART_FLAG_DMA_TC:
    pstream->tx_flag = status;
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	78ba      	ldrb	r2, [r7, #2]
 8000e38:	715a      	strb	r2, [r3, #5]
    break;
 8000e3a:	e00c      	b.n	8000e56 <__uart_setflag+0x5e>

  case UART_FLAG_DMA_RC:
    pstream->rx_flag = status;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	78ba      	ldrb	r2, [r7, #2]
 8000e40:	711a      	strb	r2, [r3, #4]
    break;
 8000e42:	e008      	b.n	8000e56 <__uart_setflag+0x5e>

  case UART_FLAG_TC:
    pstream->tx_flag = status;
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	78ba      	ldrb	r2, [r7, #2]
 8000e48:	715a      	strb	r2, [r3, #5]
    break;
 8000e4a:	e004      	b.n	8000e56 <__uart_setflag+0x5e>

  case UART_FLAG_RC:
    pstream->rx_flag = status;
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	78ba      	ldrb	r2, [r7, #2]
 8000e50:	711a      	strb	r2, [r3, #4]
    break;
 8000e52:	e000      	b.n	8000e56 <__uart_setflag+0x5e>

  case UART_FLAG_IDLE:
    break;

  default:
    break;
 8000e54:	bf00      	nop
  }
}
 8000e56:	bf00      	nop
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop

08000e60 <uart_getFlagStatus>:

bool uart_getFlagStatus(USART_TypeDef *uartx, enum UART_FLAG uflag)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	460b      	mov	r3, r1
 8000e6a:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	73fb      	strb	r3, [r7, #15]
  struct uart_data *pstream = __get_duartx(uartx);
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f7ff ffa1 	bl	8000db8 <__get_duartx>
 8000e76:	60b8      	str	r0, [r7, #8]

  switch (uflag)
 8000e78:	78fb      	ldrb	r3, [r7, #3]
 8000e7a:	3b01      	subs	r3, #1
 8000e7c:	2b04      	cmp	r3, #4
 8000e7e:	d82e      	bhi.n	8000ede <uart_getFlagStatus+0x7e>
 8000e80:	a201      	add	r2, pc, #4	; (adr r2, 8000e88 <uart_getFlagStatus+0x28>)
 8000e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e86:	bf00      	nop
 8000e88:	08000e9d 	.word	0x08000e9d
 8000e8c:	08000ea5 	.word	0x08000ea5
 8000e90:	08000ead 	.word	0x08000ead
 8000e94:	08000eb5 	.word	0x08000eb5
 8000e98:	08000ebd 	.word	0x08000ebd
  {
  case UART_FLAG_DMA_TC:
    ret = (pstream->tx_flag == true) ? true : false;
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	795b      	ldrb	r3, [r3, #5]
 8000ea0:	73fb      	strb	r3, [r7, #15]
    break;
 8000ea2:	e01f      	b.n	8000ee4 <uart_getFlagStatus+0x84>

  case UART_FLAG_DMA_RC:
    ret = (pstream->rx_flag == true) ? true : false;
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	791b      	ldrb	r3, [r3, #4]
 8000ea8:	73fb      	strb	r3, [r7, #15]
    break;
 8000eaa:	e01b      	b.n	8000ee4 <uart_getFlagStatus+0x84>

  case UART_FLAG_TC:
    ret = (pstream->tx_flag == true) ? true : false;
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	795b      	ldrb	r3, [r3, #5]
 8000eb0:	73fb      	strb	r3, [r7, #15]
    break;
 8000eb2:	e017      	b.n	8000ee4 <uart_getFlagStatus+0x84>

  case UART_FLAG_RC:
    ret = (pstream->rx_flag == true) ? true : false;
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	791b      	ldrb	r3, [r3, #4]
 8000eb8:	73fb      	strb	r3, [r7, #15]
    break;
 8000eba:	e013      	b.n	8000ee4 <uart_getFlagStatus+0x84>

  case UART_FLAG_IDLE:
    if ((pstream->tx_flag == false) && (pstream->rx_flag == false))
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	795b      	ldrb	r3, [r3, #5]
 8000ec0:	f083 0301 	eor.w	r3, r3, #1
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d00b      	beq.n	8000ee2 <uart_getFlagStatus+0x82>
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	791b      	ldrb	r3, [r3, #4]
 8000ece:	f083 0301 	eor.w	r3, r3, #1
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d004      	beq.n	8000ee2 <uart_getFlagStatus+0x82>
      ret = true;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	73fb      	strb	r3, [r7, #15]
    break;
 8000edc:	e001      	b.n	8000ee2 <uart_getFlagStatus+0x82>

  default:
    break;
 8000ede:	bf00      	nop
 8000ee0:	e000      	b.n	8000ee4 <uart_getFlagStatus+0x84>
    break;
 8000ee2:	bf00      	nop
  }

  return ret;
 8000ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3710      	adds	r7, #16
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop

08000ef0 <hw_uart_init>:
  }
  return ret;
}

void hw_uart_init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
  struct uart_device *uart;

  RCC_Configuration();
 8000ef6:	f7ff fcd8 	bl	80008aa <RCC_Configuration>
  NVIC_Configuration();
 8000efa:	f7ff fcf5 	bl	80008e8 <NVIC_Configuration>
  GPIO_Configuration();
 8000efe:	f7ff fd43 	bl	8000988 <GPIO_Configuration>

#ifdef USING_UART1
  uart = &uart1;
 8000f02:	4b0f      	ldr	r3, [pc, #60]	; (8000f40 <hw_uart_init+0x50>)
 8000f04:	607b      	str	r3, [r7, #4]
  config1.baud_rate = BAUD_RATE_9600;
 8000f06:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <hw_uart_init+0x54>)
 8000f08:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000f0c:	601a      	str	r2, [r3, #0]

  UART_Configuration(uart, &config1);
 8000f0e:	490d      	ldr	r1, [pc, #52]	; (8000f44 <hw_uart_init+0x54>)
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f7ff fd81 	bl	8000a18 <UART_Configuration>
  UART_DMA_Tx_Config(&duart1);
 8000f16:	480c      	ldr	r0, [pc, #48]	; (8000f48 <hw_uart_init+0x58>)
 8000f18:	f7ff fe1a 	bl	8000b50 <UART_DMA_Tx_Config>
  UART_Configuration(uart, &config2);
  UART_DMA_Tx_Config(&duart2);
#endif

#ifdef USING_UART3
  uart = &uart3;
 8000f1c:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <hw_uart_init+0x5c>)
 8000f1e:	607b      	str	r3, [r7, #4]
  config3.baud_rate = BAUD_RATE_4800;
 8000f20:	4b0b      	ldr	r3, [pc, #44]	; (8000f50 <hw_uart_init+0x60>)
 8000f22:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8000f26:	601a      	str	r2, [r3, #0]

  UART_Configuration(uart, &config3);
 8000f28:	4909      	ldr	r1, [pc, #36]	; (8000f50 <hw_uart_init+0x60>)
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f7ff fd74 	bl	8000a18 <UART_Configuration>
  UART_DMA_Tx_Config(&duart3);
 8000f30:	4808      	ldr	r0, [pc, #32]	; (8000f54 <hw_uart_init+0x64>)
 8000f32:	f7ff fe0d 	bl	8000b50 <UART_DMA_Tx_Config>
#endif
}
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	20000050 	.word	0x20000050
 8000f44:	20000048 	.word	0x20000048
 8000f48:	20000068 	.word	0x20000068
 8000f4c:	20000150 	.word	0x20000150
 8000f50:	20000148 	.word	0x20000148
 8000f54:	20000168 	.word	0x20000168

08000f58 <RCC_Configuration>:
 */

#include "uart_485.h"

static void RCC_Configuration(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	2008      	movs	r0, #8
 8000f60:	f001 f946 	bl	80021f0 <RCC_APB2PeriphClockCmd>
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <GPIO_Configuration>:

static void GPIO_Configuration(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000f72:	2310      	movs	r3, #16
 8000f74:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8000f76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f7a:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000f7c:	1d3b      	adds	r3, r7, #4
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4805      	ldr	r0, [pc, #20]	; (8000f98 <GPIO_Configuration+0x30>)
 8000f82:	f000 fe2f 	bl	8001be4 <GPIO_Init>

  UART3_485_RECV();
 8000f86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f8a:	4803      	ldr	r0, [pc, #12]	; (8000f98 <GPIO_Configuration+0x30>)
 8000f8c:	f000 ff0d 	bl	8001daa <GPIO_ResetBits>
}
 8000f90:	bf00      	nop
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40010c00 	.word	0x40010c00

08000f9c <uart_tc_isr_hook>:

void uart_tc_isr_hook(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  UART3_485_RECV();
 8000fa0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fa4:	4802      	ldr	r0, [pc, #8]	; (8000fb0 <uart_tc_isr_hook+0x14>)
 8000fa6:	f000 ff00 	bl	8001daa <GPIO_ResetBits>
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40010c00 	.word	0x40010c00

08000fb4 <hw_uart_485_init>:
  UART3_485_SEND();
  return uart_write(uartx, pbuf, size);
}

void hw_uart_485_init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  RCC_Configuration();
 8000fb8:	f7ff ffce 	bl	8000f58 <RCC_Configuration>
  GPIO_Configuration();
 8000fbc:	f7ff ffd4 	bl	8000f68 <GPIO_Configuration>
}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000fcc:	4a05      	ldr	r2, [pc, #20]	; (8000fe4 <NVIC_PriorityGroupConfig+0x20>)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fd8:	60d3      	str	r3, [r2, #12]
}
 8000fda:	bf00      	nop
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bc80      	pop	{r7}
 8000fe2:	4770      	bx	lr
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b087      	sub	sp, #28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	613b      	str	r3, [r7, #16]
 8000ff8:	230f      	movs	r3, #15
 8000ffa:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	78db      	ldrb	r3, [r3, #3]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d03a      	beq.n	800107a <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001004:	4b27      	ldr	r3, [pc, #156]	; (80010a4 <NVIC_Init+0xbc>)
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	43db      	mvns	r3, r3
 800100a:	0a1b      	lsrs	r3, r3, #8
 800100c:	f003 0307 	and.w	r3, r3, #7
 8001010:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	f1c3 0304 	rsb	r3, r3, #4
 8001018:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 800101a:	68fa      	ldr	r2, [r7, #12]
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	fa22 f303 	lsr.w	r3, r2, r3
 8001022:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	785b      	ldrb	r3, [r3, #1]
 8001028:	461a      	mov	r2, r3
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	789b      	ldrb	r3, [r3, #2]
 8001036:	461a      	mov	r2, r3
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	4013      	ands	r3, r2
 800103c:	697a      	ldr	r2, [r7, #20]
 800103e:	4313      	orrs	r3, r2
 8001040:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	011b      	lsls	r3, r3, #4
 8001046:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001048:	4a17      	ldr	r2, [pc, #92]	; (80010a8 <NVIC_Init+0xc0>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	6979      	ldr	r1, [r7, #20]
 8001050:	b2c9      	uxtb	r1, r1
 8001052:	4413      	add	r3, r2
 8001054:	460a      	mov	r2, r1
 8001056:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001062:	4911      	ldr	r1, [pc, #68]	; (80010a8 <NVIC_Init+0xc0>)
 8001064:	687a      	ldr	r2, [r7, #4]
 8001066:	7812      	ldrb	r2, [r2, #0]
 8001068:	0952      	lsrs	r2, r2, #5
 800106a:	b2d2      	uxtb	r2, r2
 800106c:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800106e:	2201      	movs	r2, #1
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001074:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001078:	e00f      	b.n	800109a <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001082:	4909      	ldr	r1, [pc, #36]	; (80010a8 <NVIC_Init+0xc0>)
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	7812      	ldrb	r2, [r2, #0]
 8001088:	0952      	lsrs	r2, r2, #5
 800108a:	b2d2      	uxtb	r2, r2
 800108c:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800108e:	2201      	movs	r2, #1
 8001090:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001092:	f100 0320 	add.w	r3, r0, #32
 8001096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800109a:	bf00      	nop
 800109c:	371c      	adds	r7, #28
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr
 80010a4:	e000ed00 	.word	0xe000ed00
 80010a8:	e000e100 	.word	0xe000e100

080010ac <NVIC_SetVectorTable>:
  * @param  Offset: Vector Table base offset field. This value must be a multiple 
  *         of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80010bc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80010c0:	4904      	ldr	r1, [pc, #16]	; (80010d4 <NVIC_SetVectorTable+0x28>)
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	608b      	str	r3, [r1, #8]
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bc80      	pop	{r7}
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2b04      	cmp	r3, #4
 80010e4:	d106      	bne.n	80010f4 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80010e6:	4b09      	ldr	r3, [pc, #36]	; (800110c <SysTick_CLKSourceConfig+0x34>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a08      	ldr	r2, [pc, #32]	; (800110c <SysTick_CLKSourceConfig+0x34>)
 80010ec:	f043 0304 	orr.w	r3, r3, #4
 80010f0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 80010f2:	e005      	b.n	8001100 <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80010f4:	4b05      	ldr	r3, [pc, #20]	; (800110c <SysTick_CLKSourceConfig+0x34>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a04      	ldr	r2, [pc, #16]	; (800110c <SysTick_CLKSourceConfig+0x34>)
 80010fa:	f023 0304 	bic.w	r3, r3, #4
 80010fe:	6013      	str	r3, [r2, #0]
}
 8001100:	bf00      	nop
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	bc80      	pop	{r7}
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	e000e010 	.word	0xe000e010

08001110 <CAN_DeInit>:
  * @brief  Deinitializes the CAN peripheral registers to their default reset values.
  * @param  CANx: where x can be 1 or 2 to select the CAN peripheral.
  * @retval None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  if (CANx == CAN1)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a0e      	ldr	r2, [pc, #56]	; (8001154 <CAN_DeInit+0x44>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d10a      	bne.n	8001136 <CAN_DeInit+0x26>
  {
    /* Enable CAN1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 8001120:	2101      	movs	r1, #1
 8001122:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8001126:	f001 f8bd 	bl	80022a4 <RCC_APB1PeriphResetCmd>
    /* Release CAN1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 800112a:	2100      	movs	r1, #0
 800112c:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8001130:	f001 f8b8 	bl	80022a4 <RCC_APB1PeriphResetCmd>
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
  }
}
 8001134:	e009      	b.n	800114a <CAN_DeInit+0x3a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
 8001136:	2101      	movs	r1, #1
 8001138:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800113c:	f001 f8b2 	bl	80022a4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 8001140:	2100      	movs	r1, #0
 8001142:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8001146:	f001 f8ad 	bl	80022a4 <RCC_APB1PeriphResetCmd>
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40006400 	.word	0x40006400

08001158 <CAN_Init>:
  *                         CAN peripheral.
  * @retval Constant indicates initialization succeed which will be 
  *         CAN_InitStatus_Failed or CAN_InitStatus_Success.
  */
uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
  uint8_t InitStatus = CAN_InitStatus_Failed;
 8001162:	2300      	movs	r3, #0
 8001164:	73fb      	strb	r3, [r7, #15]
  uint32_t wait_ack = 0x00000000;
 8001166:	2300      	movs	r3, #0
 8001168:	60bb      	str	r3, [r7, #8]
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f023 0202 	bic.w	r2, r3, #2
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f043 0201 	orr.w	r2, r3, #1
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	601a      	str	r2, [r3, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8001182:	e002      	b.n	800118a <CAN_Init+0x32>
  {
    wait_ack++;
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	3301      	adds	r3, #1
 8001188:	60bb      	str	r3, [r7, #8]
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	2b01      	cmp	r3, #1
 8001194:	d004      	beq.n	80011a0 <CAN_Init+0x48>
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800119c:	4293      	cmp	r3, r2
 800119e:	d1f1      	bne.n	8001184 <CAN_Init+0x2c>
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f003 0301 	and.w	r3, r3, #1
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d002      	beq.n	80011b2 <CAN_Init+0x5a>
  {
    InitStatus = CAN_InitStatus_Failed;
 80011ac:	2300      	movs	r3, #0
 80011ae:	73fb      	strb	r3, [r7, #15]
 80011b0:	e09c      	b.n	80012ec <CAN_Init+0x194>
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	799b      	ldrb	r3, [r3, #6]
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d106      	bne.n	80011c8 <CAN_Init+0x70>
    {
      CANx->MCR |= CAN_MCR_TTCM;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	e005      	b.n	80011d4 <CAN_Init+0x7c>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	79db      	ldrb	r3, [r3, #7]
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d106      	bne.n	80011ea <CAN_Init+0x92>
    {
      CANx->MCR |= CAN_MCR_ABOM;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	e005      	b.n	80011f6 <CAN_Init+0x9e>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	7a1b      	ldrb	r3, [r3, #8]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d106      	bne.n	800120c <CAN_Init+0xb4>
    {
      CANx->MCR |= CAN_MCR_AWUM;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f043 0220 	orr.w	r2, r3, #32
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	e005      	b.n	8001218 <CAN_Init+0xc0>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f023 0220 	bic.w	r2, r3, #32
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	601a      	str	r2, [r3, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	7a5b      	ldrb	r3, [r3, #9]
 800121c:	2b01      	cmp	r3, #1
 800121e:	d106      	bne.n	800122e <CAN_Init+0xd6>
    {
      CANx->MCR |= CAN_MCR_NART;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f043 0210 	orr.w	r2, r3, #16
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	e005      	b.n	800123a <CAN_Init+0xe2>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f023 0210 	bic.w	r2, r3, #16
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	601a      	str	r2, [r3, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	7a9b      	ldrb	r3, [r3, #10]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d106      	bne.n	8001250 <CAN_Init+0xf8>
    {
      CANx->MCR |= CAN_MCR_RFLM;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f043 0208 	orr.w	r2, r3, #8
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	e005      	b.n	800125c <CAN_Init+0x104>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f023 0208 	bic.w	r2, r3, #8
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	601a      	str	r2, [r3, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	7adb      	ldrb	r3, [r3, #11]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d106      	bne.n	8001272 <CAN_Init+0x11a>
    {
      CANx->MCR |= CAN_MCR_TXFP;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f043 0204 	orr.w	r2, r3, #4
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	e005      	b.n	800127e <CAN_Init+0x126>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f023 0204 	bic.w	r2, r3, #4
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	601a      	str	r2, [r3, #0]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	789b      	ldrb	r3, [r3, #2]
 8001282:	079a      	lsls	r2, r3, #30
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	78db      	ldrb	r3, [r3, #3]
 8001288:	061b      	lsls	r3, r3, #24
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 800128a:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	791b      	ldrb	r3, [r3, #4]
 8001290:	041b      	lsls	r3, r3, #16
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8001292:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	795b      	ldrb	r3, [r3, #5]
 8001298:	051b      	lsls	r3, r3, #20
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 800129a:	431a      	orrs	r2, r3
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	881b      	ldrh	r3, [r3, #0]
 80012a0:	3b01      	subs	r3, #1
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 80012a2:	431a      	orrs	r2, r3
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	61da      	str	r2, [r3, #28]

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f023 0201 	bic.w	r2, r3, #1
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	601a      	str	r2, [r3, #0]

   /* Wait the acknowledge */
   wait_ack = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 80012b8:	e002      	b.n	80012c0 <CAN_Init+0x168>
   {
     wait_ack++;
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	3301      	adds	r3, #1
 80012be:	60bb      	str	r3, [r7, #8]
   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f003 0301 	and.w	r3, r3, #1
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d104      	bne.n	80012d6 <CAN_Init+0x17e>
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d1f1      	bne.n	80012ba <CAN_Init+0x162>
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f003 0301 	and.w	r3, r3, #1
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d102      	bne.n	80012e8 <CAN_Init+0x190>
    {
      InitStatus = CAN_InitStatus_Failed;
 80012e2:	2300      	movs	r3, #0
 80012e4:	73fb      	strb	r3, [r7, #15]
 80012e6:	e001      	b.n	80012ec <CAN_Init+0x194>
    }
    else
    {
      InitStatus = CAN_InitStatus_Success ;
 80012e8:	2301      	movs	r3, #1
 80012ea:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr

080012f8 <CAN_FilterInit>:
  *                               structure that contains the configuration 
  *                               information.
  * @retval None.
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 80012f8:	b490      	push	{r4, r7}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  uint32_t filter_number_bit_pos = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	7a9b      	ldrb	r3, [r3, #10]
 8001308:	461a      	mov	r2, r3
 800130a:	2301      	movs	r3, #1
 800130c:	4093      	lsls	r3, r2
 800130e:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8001310:	4b59      	ldr	r3, [pc, #356]	; (8001478 <CAN_FilterInit+0x180>)
 8001312:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001316:	4a58      	ldr	r2, [pc, #352]	; (8001478 <CAN_FilterInit+0x180>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8001320:	4b55      	ldr	r3, [pc, #340]	; (8001478 <CAN_FilterInit+0x180>)
 8001322:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	43db      	mvns	r3, r3
 800132a:	4953      	ldr	r1, [pc, #332]	; (8001478 <CAN_FilterInit+0x180>)
 800132c:	4013      	ands	r3, r2
 800132e:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	7b1b      	ldrb	r3, [r3, #12]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d129      	bne.n	800138e <CAN_FilterInit+0x96>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 800133a:	4b4f      	ldr	r3, [pc, #316]	; (8001478 <CAN_FilterInit+0x180>)
 800133c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	43db      	mvns	r3, r3
 8001344:	494c      	ldr	r1, [pc, #304]	; (8001478 <CAN_FilterInit+0x180>)
 8001346:	4013      	ands	r3, r2
 8001348:	f8c1 320c 	str.w	r3, [r1, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	88db      	ldrh	r3, [r3, #6]
 8001350:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	8852      	ldrh	r2, [r2, #2]
 8001356:	4614      	mov	r4, r2
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8001358:	4947      	ldr	r1, [pc, #284]	; (8001478 <CAN_FilterInit+0x180>)
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	7a92      	ldrb	r2, [r2, #10]
 800135e:	4610      	mov	r0, r2
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8001360:	ea43 0204 	orr.w	r2, r3, r4
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8001364:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8001368:	f841 2033 	str.w	r2, [r1, r3, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	889b      	ldrh	r3, [r3, #4]
 8001370:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	8812      	ldrh	r2, [r2, #0]
 8001376:	4614      	mov	r4, r2
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8001378:	493f      	ldr	r1, [pc, #252]	; (8001478 <CAN_FilterInit+0x180>)
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	7a92      	ldrb	r2, [r2, #10]
 800137e:	4610      	mov	r0, r2
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8001380:	ea43 0204 	orr.w	r2, r3, r4
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8001384:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8001388:	00db      	lsls	r3, r3, #3
 800138a:	440b      	add	r3, r1
 800138c:	605a      	str	r2, [r3, #4]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	7b1b      	ldrb	r3, [r3, #12]
 8001392:	2b01      	cmp	r3, #1
 8001394:	d128      	bne.n	80013e8 <CAN_FilterInit+0xf0>
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8001396:	4b38      	ldr	r3, [pc, #224]	; (8001478 <CAN_FilterInit+0x180>)
 8001398:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800139c:	4936      	ldr	r1, [pc, #216]	; (8001478 <CAN_FilterInit+0x180>)
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	f8c1 320c 	str.w	r3, [r1, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	881b      	ldrh	r3, [r3, #0]
 80013aa:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	8852      	ldrh	r2, [r2, #2]
 80013b0:	4614      	mov	r4, r2
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80013b2:	4931      	ldr	r1, [pc, #196]	; (8001478 <CAN_FilterInit+0x180>)
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	7a92      	ldrb	r2, [r2, #10]
 80013b8:	4610      	mov	r0, r2
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 80013ba:	ea43 0204 	orr.w	r2, r3, r4
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80013be:	f100 0348 	add.w	r3, r0, #72	; 0x48
 80013c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	889b      	ldrh	r3, [r3, #4]
 80013ca:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	88d2      	ldrh	r2, [r2, #6]
 80013d0:	4614      	mov	r4, r2
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80013d2:	4929      	ldr	r1, [pc, #164]	; (8001478 <CAN_FilterInit+0x180>)
 80013d4:	687a      	ldr	r2, [r7, #4]
 80013d6:	7a92      	ldrb	r2, [r2, #10]
 80013d8:	4610      	mov	r0, r2
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80013da:	ea43 0204 	orr.w	r2, r3, r4
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80013de:	f100 0348 	add.w	r3, r0, #72	; 0x48
 80013e2:	00db      	lsls	r3, r3, #3
 80013e4:	440b      	add	r3, r1
 80013e6:	605a      	str	r2, [r3, #4]
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	7adb      	ldrb	r3, [r3, #11]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d109      	bne.n	8001404 <CAN_FilterInit+0x10c>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 80013f0:	4b21      	ldr	r3, [pc, #132]	; (8001478 <CAN_FilterInit+0x180>)
 80013f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	43db      	mvns	r3, r3
 80013fa:	491f      	ldr	r1, [pc, #124]	; (8001478 <CAN_FilterInit+0x180>)
 80013fc:	4013      	ands	r3, r2
 80013fe:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
 8001402:	e007      	b.n	8001414 <CAN_FilterInit+0x11c>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8001404:	4b1c      	ldr	r3, [pc, #112]	; (8001478 <CAN_FilterInit+0x180>)
 8001406:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800140a:	491b      	ldr	r1, [pc, #108]	; (8001478 <CAN_FilterInit+0x180>)
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	4313      	orrs	r3, r2
 8001410:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	891b      	ldrh	r3, [r3, #8]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d108      	bne.n	800142e <CAN_FilterInit+0x136>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 800141c:	4b16      	ldr	r3, [pc, #88]	; (8001478 <CAN_FilterInit+0x180>)
 800141e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	43db      	mvns	r3, r3
 8001426:	4914      	ldr	r1, [pc, #80]	; (8001478 <CAN_FilterInit+0x180>)
 8001428:	4013      	ands	r3, r2
 800142a:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
  }

  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	891b      	ldrh	r3, [r3, #8]
 8001432:	2b01      	cmp	r3, #1
 8001434:	d107      	bne.n	8001446 <CAN_FilterInit+0x14e>
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8001436:	4b10      	ldr	r3, [pc, #64]	; (8001478 <CAN_FilterInit+0x180>)
 8001438:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800143c:	490e      	ldr	r1, [pc, #56]	; (8001478 <CAN_FilterInit+0x180>)
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	4313      	orrs	r3, r2
 8001442:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	7b5b      	ldrb	r3, [r3, #13]
 800144a:	2b01      	cmp	r3, #1
 800144c:	d107      	bne.n	800145e <CAN_FilterInit+0x166>
  {
    CAN1->FA1R |= filter_number_bit_pos;
 800144e:	4b0a      	ldr	r3, [pc, #40]	; (8001478 <CAN_FilterInit+0x180>)
 8001450:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001454:	4908      	ldr	r1, [pc, #32]	; (8001478 <CAN_FilterInit+0x180>)
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	4313      	orrs	r3, r2
 800145a:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 800145e:	4b06      	ldr	r3, [pc, #24]	; (8001478 <CAN_FilterInit+0x180>)
 8001460:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001464:	4a04      	ldr	r2, [pc, #16]	; (8001478 <CAN_FilterInit+0x180>)
 8001466:	f023 0301 	bic.w	r3, r3, #1
 800146a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 800146e:	bf00      	nop
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bc90      	pop	{r4, r7}
 8001476:	4770      	bx	lr
 8001478:	40006400 	.word	0x40006400

0800147c <CAN_StructInit>:
  * @param  CAN_InitStruct: pointer to a CAN_InitTypeDef structure which
  *                         will be initialized.
  * @retval None.
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  /* Reset CAN init structure parameters values */
  
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2200      	movs	r2, #0
 8001488:	719a      	strb	r2, [r3, #6]
  
  /* Initialize the automatic bus-off management */
  CAN_InitStruct->CAN_ABOM = DISABLE;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	71da      	strb	r2, [r3, #7]
  
  /* Initialize the automatic wake-up mode */
  CAN_InitStruct->CAN_AWUM = DISABLE;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	721a      	strb	r2, [r3, #8]
  
  /* Initialize the no automatic retransmission */
  CAN_InitStruct->CAN_NART = DISABLE;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2200      	movs	r2, #0
 800149a:	725a      	strb	r2, [r3, #9]
  
  /* Initialize the receive FIFO locked mode */
  CAN_InitStruct->CAN_RFLM = DISABLE;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	729a      	strb	r2, [r3, #10]
  
  /* Initialize the transmit FIFO priority */
  CAN_InitStruct->CAN_TXFP = DISABLE;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	72da      	strb	r2, [r3, #11]
  
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	709a      	strb	r2, [r3, #2]
  
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2200      	movs	r2, #0
 80014b2:	70da      	strb	r2, [r3, #3]
  
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2203      	movs	r2, #3
 80014b8:	711a      	strb	r2, [r3, #4]
  
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2202      	movs	r2, #2
 80014be:	715a      	strb	r2, [r3, #5]
  
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2201      	movs	r2, #1
 80014c4:	801a      	strh	r2, [r3, #0]
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bc80      	pop	{r7}
 80014ce:	4770      	bx	lr

080014d0 <CAN_Receive>:
  * @param  RxMessage:  pointer to a structure receive message which contains 
  *                     CAN Id, CAN DLC, CAN datas and FMI number.
  * @retval None.
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	460b      	mov	r3, r1
 80014da:	607a      	str	r2, [r7, #4]
 80014dc:	72fb      	strb	r3, [r7, #11]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 80014de:	7afb      	ldrb	r3, [r7, #11]
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	331b      	adds	r3, #27
 80014e4:	011b      	lsls	r3, r3, #4
 80014e6:	4413      	add	r3, r2
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	f003 0304 	and.w	r3, r3, #4
 80014f0:	b2da      	uxtb	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	721a      	strb	r2, [r3, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	7a1b      	ldrb	r3, [r3, #8]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d10b      	bne.n	8001516 <CAN_Receive+0x46>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 80014fe:	7afb      	ldrb	r3, [r7, #11]
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	331b      	adds	r3, #27
 8001504:	011b      	lsls	r3, r3, #4
 8001506:	4413      	add	r3, r2
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	0d5b      	lsrs	r3, r3, #21
 800150c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	e00a      	b.n	800152c <CAN_Receive+0x5c>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 8001516:	7afb      	ldrb	r3, [r7, #11]
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	331b      	adds	r3, #27
 800151c:	011b      	lsls	r3, r3, #4
 800151e:	4413      	add	r3, r2
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	08db      	lsrs	r3, r3, #3
 8001524:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	605a      	str	r2, [r3, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 800152c:	7afb      	ldrb	r3, [r7, #11]
 800152e:	68fa      	ldr	r2, [r7, #12]
 8001530:	331b      	adds	r3, #27
 8001532:	011b      	lsls	r3, r3, #4
 8001534:	4413      	add	r3, r2
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	b2db      	uxtb	r3, r3
 800153a:	f003 0302 	and.w	r3, r3, #2
 800153e:	b2da      	uxtb	r2, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	725a      	strb	r2, [r3, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8001544:	7afb      	ldrb	r3, [r7, #11]
 8001546:	68fa      	ldr	r2, [r7, #12]
 8001548:	331b      	adds	r3, #27
 800154a:	011b      	lsls	r3, r3, #4
 800154c:	4413      	add	r3, r2
 800154e:	3304      	adds	r3, #4
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	b2db      	uxtb	r3, r3
 8001554:	f003 030f 	and.w	r3, r3, #15
 8001558:	b2da      	uxtb	r2, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	729a      	strb	r2, [r3, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 800155e:	7afb      	ldrb	r3, [r7, #11]
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	331b      	adds	r3, #27
 8001564:	011b      	lsls	r3, r3, #4
 8001566:	4413      	add	r3, r2
 8001568:	3304      	adds	r3, #4
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	0a1b      	lsrs	r3, r3, #8
 800156e:	b2da      	uxtb	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	74da      	strb	r2, [r3, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8001574:	7afb      	ldrb	r3, [r7, #11]
 8001576:	68fa      	ldr	r2, [r7, #12]
 8001578:	011b      	lsls	r3, r3, #4
 800157a:	4413      	add	r3, r2
 800157c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	b2da      	uxtb	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	72da      	strb	r2, [r3, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8001588:	7afb      	ldrb	r3, [r7, #11]
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	011b      	lsls	r3, r3, #4
 800158e:	4413      	add	r3, r2
 8001590:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	0a1b      	lsrs	r3, r3, #8
 8001598:	b2da      	uxtb	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	731a      	strb	r2, [r3, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 800159e:	7afb      	ldrb	r3, [r7, #11]
 80015a0:	68fa      	ldr	r2, [r7, #12]
 80015a2:	011b      	lsls	r3, r3, #4
 80015a4:	4413      	add	r3, r2
 80015a6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	0c1b      	lsrs	r3, r3, #16
 80015ae:	b2da      	uxtb	r2, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	735a      	strb	r2, [r3, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 80015b4:	7afb      	ldrb	r3, [r7, #11]
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	011b      	lsls	r3, r3, #4
 80015ba:	4413      	add	r3, r2
 80015bc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	0e1b      	lsrs	r3, r3, #24
 80015c4:	b2da      	uxtb	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	739a      	strb	r2, [r3, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 80015ca:	7afb      	ldrb	r3, [r7, #11]
 80015cc:	68fa      	ldr	r2, [r7, #12]
 80015ce:	011b      	lsls	r3, r3, #4
 80015d0:	4413      	add	r3, r2
 80015d2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	73da      	strb	r2, [r3, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 80015de:	7afb      	ldrb	r3, [r7, #11]
 80015e0:	68fa      	ldr	r2, [r7, #12]
 80015e2:	011b      	lsls	r3, r3, #4
 80015e4:	4413      	add	r3, r2
 80015e6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	0a1b      	lsrs	r3, r3, #8
 80015ee:	b2da      	uxtb	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	741a      	strb	r2, [r3, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 80015f4:	7afb      	ldrb	r3, [r7, #11]
 80015f6:	68fa      	ldr	r2, [r7, #12]
 80015f8:	011b      	lsls	r3, r3, #4
 80015fa:	4413      	add	r3, r2
 80015fc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	0c1b      	lsrs	r3, r3, #16
 8001604:	b2da      	uxtb	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	745a      	strb	r2, [r3, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 800160a:	7afb      	ldrb	r3, [r7, #11]
 800160c:	68fa      	ldr	r2, [r7, #12]
 800160e:	011b      	lsls	r3, r3, #4
 8001610:	4413      	add	r3, r2
 8001612:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	0e1b      	lsrs	r3, r3, #24
 800161a:	b2da      	uxtb	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	749a      	strb	r2, [r3, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8001620:	7afb      	ldrb	r3, [r7, #11]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d106      	bne.n	8001634 <CAN_Receive+0x164>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	f043 0220 	orr.w	r2, r3, #32
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	60da      	str	r2, [r3, #12]
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
  }
}
 8001632:	e005      	b.n	8001640 <CAN_Receive+0x170>
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	f043 0220 	orr.w	r2, r3, #32
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	611a      	str	r2, [r3, #16]
}
 8001640:	bf00      	nop
 8001642:	3714      	adds	r7, #20
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr

0800164a <CAN_ITConfig>:
  * @param  NewState: new state of the CAN interrupts.
  *                   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)
{
 800164a:	b480      	push	{r7}
 800164c:	b085      	sub	sp, #20
 800164e:	af00      	add	r7, sp, #0
 8001650:	60f8      	str	r0, [r7, #12]
 8001652:	60b9      	str	r1, [r7, #8]
 8001654:	4613      	mov	r3, r2
 8001656:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d006      	beq.n	800166c <CAN_ITConfig+0x22>
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	695a      	ldr	r2, [r3, #20]
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	431a      	orrs	r2, r3
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	615a      	str	r2, [r3, #20]
  else
  {
    /* Disable the selected CANx interrupt */
    CANx->IER &= ~CAN_IT;
  }
}
 800166a:	e006      	b.n	800167a <CAN_ITConfig+0x30>
    CANx->IER &= ~CAN_IT;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	695a      	ldr	r2, [r3, #20]
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	43db      	mvns	r3, r3
 8001674:	401a      	ands	r2, r3
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	615a      	str	r2, [r3, #20]
}
 800167a:	bf00      	nop
 800167c:	3714      	adds	r7, #20
 800167e:	46bd      	mov	sp, r7
 8001680:	bc80      	pop	{r7}
 8001682:	4770      	bx	lr

08001684 <CAN_ClearITPendingBit>:
  *                  -  CAN_IT_LEC    
  *                  -  CAN_IT_ERR 
  * @retval None.
  */
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_IT(CAN_IT));

  switch (CAN_IT)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001694:	d043      	beq.n	800171e <CAN_ClearITPendingBit+0x9a>
 8001696:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800169a:	d80d      	bhi.n	80016b8 <CAN_ClearITPendingBit+0x34>
 800169c:	2b08      	cmp	r3, #8
 800169e:	d02a      	beq.n	80016f6 <CAN_ClearITPendingBit+0x72>
 80016a0:	2b08      	cmp	r3, #8
 80016a2:	d804      	bhi.n	80016ae <CAN_ClearITPendingBit+0x2a>
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d01e      	beq.n	80016e6 <CAN_ClearITPendingBit+0x62>
 80016a8:	2b04      	cmp	r3, #4
 80016aa:	d020      	beq.n	80016ee <CAN_ClearITPendingBit+0x6a>
	      CANx->MSR = CAN_MSR_ERRI; 
	      /* Note : BOFF, EPVF and EWGF Flags are cleared by hardware depending 
                  of the CAN Bus status*/
	      break;
      default :
	      break;
 80016ac:	e051      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
  switch (CAN_IT)
 80016ae:	2b20      	cmp	r3, #32
 80016b0:	d025      	beq.n	80016fe <CAN_ClearITPendingBit+0x7a>
 80016b2:	2b40      	cmp	r3, #64	; 0x40
 80016b4:	d027      	beq.n	8001706 <CAN_ClearITPendingBit+0x82>
	      break;
 80016b6:	e04c      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
  switch (CAN_IT)
 80016b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80016bc:	d03b      	beq.n	8001736 <CAN_ClearITPendingBit+0xb2>
 80016be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80016c2:	d806      	bhi.n	80016d2 <CAN_ClearITPendingBit+0x4e>
 80016c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80016c8:	d02d      	beq.n	8001726 <CAN_ClearITPendingBit+0xa2>
 80016ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016ce:	d02e      	beq.n	800172e <CAN_ClearITPendingBit+0xaa>
	      break;
 80016d0:	e03f      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
  switch (CAN_IT)
 80016d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016d6:	d01a      	beq.n	800170e <CAN_ClearITPendingBit+0x8a>
 80016d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80016dc:	d01b      	beq.n	8001716 <CAN_ClearITPendingBit+0x92>
 80016de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016e2:	d02f      	beq.n	8001744 <CAN_ClearITPendingBit+0xc0>
	      break;
 80016e4:	e035      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
	      CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2;  
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a1c      	ldr	r2, [pc, #112]	; (800175c <CAN_ClearITPendingBit+0xd8>)
 80016ea:	609a      	str	r2, [r3, #8]
	      break;
 80016ec:	e031      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
	      CANx->RF0R = CAN_RF0R_FULL0; 
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2208      	movs	r2, #8
 80016f2:	60da      	str	r2, [r3, #12]
	      break;
 80016f4:	e02d      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
	      CANx->RF0R = CAN_RF0R_FOVR0; 
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2210      	movs	r2, #16
 80016fa:	60da      	str	r2, [r3, #12]
	      break;
 80016fc:	e029      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
	      CANx->RF1R = CAN_RF1R_FULL1;  
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2208      	movs	r2, #8
 8001702:	611a      	str	r2, [r3, #16]
	      break;
 8001704:	e025      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
	      CANx->RF1R = CAN_RF1R_FOVR1; 
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2210      	movs	r2, #16
 800170a:	611a      	str	r2, [r3, #16]
	      break;
 800170c:	e021      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
	      CANx->MSR = CAN_MSR_WKUI;  
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2208      	movs	r2, #8
 8001712:	605a      	str	r2, [r3, #4]
	      break;
 8001714:	e01d      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
	      CANx->MSR = CAN_MSR_SLAKI;   
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2210      	movs	r2, #16
 800171a:	605a      	str	r2, [r3, #4]
	      break;
 800171c:	e019      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
	      CANx->MSR = CAN_MSR_ERRI;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2204      	movs	r2, #4
 8001722:	605a      	str	r2, [r3, #4]
	      break;
 8001724:	e015      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
	      CANx->MSR = CAN_MSR_ERRI; 
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2204      	movs	r2, #4
 800172a:	605a      	str	r2, [r3, #4]
	      break;
 800172c:	e011      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
	      CANx->MSR = CAN_MSR_ERRI; 
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2204      	movs	r2, #4
 8001732:	605a      	str	r2, [r3, #4]
	      break;
 8001734:	e00d      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
	      CANx->ESR = RESET; 
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2200      	movs	r2, #0
 800173a:	619a      	str	r2, [r3, #24]
	      CANx->MSR = CAN_MSR_ERRI; 
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2204      	movs	r2, #4
 8001740:	605a      	str	r2, [r3, #4]
	      break;
 8001742:	e006      	b.n	8001752 <CAN_ClearITPendingBit+0xce>
	      CANx->ESR = RESET; 
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	619a      	str	r2, [r3, #24]
	      CANx->MSR = CAN_MSR_ERRI; 
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2204      	movs	r2, #4
 800174e:	605a      	str	r2, [r3, #4]
	      break;
 8001750:	bf00      	nop
   }
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr
 800175c:	00010101 	.word	0x00010101

08001760 <DMA_DeInit>:
  * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval None
  */
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001770:	4013      	ands	r3, r2
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	6013      	str	r3, [r2, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	60da      	str	r2, [r3, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a43      	ldr	r2, [pc, #268]	; (80018a0 <DMA_DeInit+0x140>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d106      	bne.n	80017a4 <DMA_DeInit+0x44>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 8001796:	4b43      	ldr	r3, [pc, #268]	; (80018a4 <DMA_DeInit+0x144>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	4a42      	ldr	r2, [pc, #264]	; (80018a4 <DMA_DeInit+0x144>)
 800179c:	f043 030f 	orr.w	r3, r3, #15
 80017a0:	6053      	str	r3, [r2, #4]
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
    }
  }
}
 80017a2:	e077      	b.n	8001894 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel2)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	4a40      	ldr	r2, [pc, #256]	; (80018a8 <DMA_DeInit+0x148>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d106      	bne.n	80017ba <DMA_DeInit+0x5a>
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 80017ac:	4b3d      	ldr	r3, [pc, #244]	; (80018a4 <DMA_DeInit+0x144>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	4a3c      	ldr	r2, [pc, #240]	; (80018a4 <DMA_DeInit+0x144>)
 80017b2:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80017b6:	6053      	str	r3, [r2, #4]
}
 80017b8:	e06c      	b.n	8001894 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel3)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a3b      	ldr	r2, [pc, #236]	; (80018ac <DMA_DeInit+0x14c>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d106      	bne.n	80017d0 <DMA_DeInit+0x70>
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 80017c2:	4b38      	ldr	r3, [pc, #224]	; (80018a4 <DMA_DeInit+0x144>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	4a37      	ldr	r2, [pc, #220]	; (80018a4 <DMA_DeInit+0x144>)
 80017c8:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 80017cc:	6053      	str	r3, [r2, #4]
}
 80017ce:	e061      	b.n	8001894 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel4)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4a37      	ldr	r2, [pc, #220]	; (80018b0 <DMA_DeInit+0x150>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d106      	bne.n	80017e6 <DMA_DeInit+0x86>
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 80017d8:	4b32      	ldr	r3, [pc, #200]	; (80018a4 <DMA_DeInit+0x144>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	4a31      	ldr	r2, [pc, #196]	; (80018a4 <DMA_DeInit+0x144>)
 80017de:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 80017e2:	6053      	str	r3, [r2, #4]
}
 80017e4:	e056      	b.n	8001894 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel5)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a32      	ldr	r2, [pc, #200]	; (80018b4 <DMA_DeInit+0x154>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d106      	bne.n	80017fc <DMA_DeInit+0x9c>
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 80017ee:	4b2d      	ldr	r3, [pc, #180]	; (80018a4 <DMA_DeInit+0x144>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	4a2c      	ldr	r2, [pc, #176]	; (80018a4 <DMA_DeInit+0x144>)
 80017f4:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 80017f8:	6053      	str	r3, [r2, #4]
}
 80017fa:	e04b      	b.n	8001894 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel6)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	4a2e      	ldr	r2, [pc, #184]	; (80018b8 <DMA_DeInit+0x158>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d106      	bne.n	8001812 <DMA_DeInit+0xb2>
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 8001804:	4b27      	ldr	r3, [pc, #156]	; (80018a4 <DMA_DeInit+0x144>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	4a26      	ldr	r2, [pc, #152]	; (80018a4 <DMA_DeInit+0x144>)
 800180a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800180e:	6053      	str	r3, [r2, #4]
}
 8001810:	e040      	b.n	8001894 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel7)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4a29      	ldr	r2, [pc, #164]	; (80018bc <DMA_DeInit+0x15c>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d106      	bne.n	8001828 <DMA_DeInit+0xc8>
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 800181a:	4b22      	ldr	r3, [pc, #136]	; (80018a4 <DMA_DeInit+0x144>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	4a21      	ldr	r2, [pc, #132]	; (80018a4 <DMA_DeInit+0x144>)
 8001820:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8001824:	6053      	str	r3, [r2, #4]
}
 8001826:	e035      	b.n	8001894 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel1)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4a25      	ldr	r2, [pc, #148]	; (80018c0 <DMA_DeInit+0x160>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d106      	bne.n	800183e <DMA_DeInit+0xde>
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 8001830:	4b24      	ldr	r3, [pc, #144]	; (80018c4 <DMA_DeInit+0x164>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	4a23      	ldr	r2, [pc, #140]	; (80018c4 <DMA_DeInit+0x164>)
 8001836:	f043 030f 	orr.w	r3, r3, #15
 800183a:	6053      	str	r3, [r2, #4]
}
 800183c:	e02a      	b.n	8001894 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel2)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4a21      	ldr	r2, [pc, #132]	; (80018c8 <DMA_DeInit+0x168>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d106      	bne.n	8001854 <DMA_DeInit+0xf4>
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 8001846:	4b1f      	ldr	r3, [pc, #124]	; (80018c4 <DMA_DeInit+0x164>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	4a1e      	ldr	r2, [pc, #120]	; (80018c4 <DMA_DeInit+0x164>)
 800184c:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001850:	6053      	str	r3, [r2, #4]
}
 8001852:	e01f      	b.n	8001894 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel3)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a1d      	ldr	r2, [pc, #116]	; (80018cc <DMA_DeInit+0x16c>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d106      	bne.n	800186a <DMA_DeInit+0x10a>
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 800185c:	4b19      	ldr	r3, [pc, #100]	; (80018c4 <DMA_DeInit+0x164>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	4a18      	ldr	r2, [pc, #96]	; (80018c4 <DMA_DeInit+0x164>)
 8001862:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8001866:	6053      	str	r3, [r2, #4]
}
 8001868:	e014      	b.n	8001894 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel4)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a18      	ldr	r2, [pc, #96]	; (80018d0 <DMA_DeInit+0x170>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d106      	bne.n	8001880 <DMA_DeInit+0x120>
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 8001872:	4b14      	ldr	r3, [pc, #80]	; (80018c4 <DMA_DeInit+0x164>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	4a13      	ldr	r2, [pc, #76]	; (80018c4 <DMA_DeInit+0x164>)
 8001878:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 800187c:	6053      	str	r3, [r2, #4]
}
 800187e:	e009      	b.n	8001894 <DMA_DeInit+0x134>
    if (DMAy_Channelx == DMA2_Channel5)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4a14      	ldr	r2, [pc, #80]	; (80018d4 <DMA_DeInit+0x174>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d105      	bne.n	8001894 <DMA_DeInit+0x134>
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 8001888:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <DMA_DeInit+0x164>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	4a0d      	ldr	r2, [pc, #52]	; (80018c4 <DMA_DeInit+0x164>)
 800188e:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 8001892:	6053      	str	r3, [r2, #4]
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	bc80      	pop	{r7}
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	40020008 	.word	0x40020008
 80018a4:	40020000 	.word	0x40020000
 80018a8:	4002001c 	.word	0x4002001c
 80018ac:	40020030 	.word	0x40020030
 80018b0:	40020044 	.word	0x40020044
 80018b4:	40020058 	.word	0x40020058
 80018b8:	4002006c 	.word	0x4002006c
 80018bc:	40020080 	.word	0x40020080
 80018c0:	40020408 	.word	0x40020408
 80018c4:	40020400 	.word	0x40020400
 80018c8:	4002041c 	.word	0x4002041c
 80018cc:	40020430 	.word	0x40020430
 80018d0:	40020444 	.word	0x40020444
 80018d4:	40020458 	.word	0x40020458

080018d8 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80018f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018f6:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	6a1b      	ldr	r3, [r3, #32]
 8001900:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	691b      	ldr	r3, [r3, #16]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001906:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	695b      	ldr	r3, [r3, #20]
 800190c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	699b      	ldr	r3, [r3, #24]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001912:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	69db      	ldr	r3, [r3, #28]
 8001918:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800191e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001924:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	4313      	orrs	r3, r2
 800192a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	68fa      	ldr	r2, [r7, #12]
 8001930:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	68da      	ldr	r2, [r3, #12]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685a      	ldr	r2, [r3, #4]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	60da      	str	r2, [r3, #12]
}
 800194a:	bf00      	nop
 800194c:	3714      	adds	r7, #20
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr

08001954 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	460b      	mov	r3, r1
 800195e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001960:	78fb      	ldrb	r3, [r7, #3]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d006      	beq.n	8001974 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f043 0201 	orr.w	r2, r3, #1
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  }
}
 8001972:	e006      	b.n	8001982 <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800197c:	4013      	ands	r3, r2
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	6013      	str	r3, [r2, #0]
}
 8001982:	bf00      	nop
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	bc80      	pop	{r7}
 800198a:	4770      	bx	lr

0800198c <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	4613      	mov	r3, r2
 8001998:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800199a:	79fb      	ldrb	r3, [r7, #7]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d006      	beq.n	80019ae <DMA_ITConfig+0x22>
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	431a      	orrs	r2, r3
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
  }
}
 80019ac:	e006      	b.n	80019bc <DMA_ITConfig+0x30>
    DMAy_Channelx->CCR &= ~DMA_IT;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	43db      	mvns	r3, r3
 80019b6:	401a      	ands	r2, r3
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	601a      	str	r2, [r3, #0]
}
 80019bc:	bf00      	nop
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bc80      	pop	{r7}
 80019c4:	4770      	bx	lr
	...

080019c8 <DMA_ClearFlag>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval None
  */
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d003      	beq.n	80019e2 <DMA_ClearFlag+0x1a>
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 80019da:	4a06      	ldr	r2, [pc, #24]	; (80019f4 <DMA_ClearFlag+0x2c>)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6053      	str	r3, [r2, #4]
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
  }
}
 80019e0:	e002      	b.n	80019e8 <DMA_ClearFlag+0x20>
    DMA1->IFCR = DMAy_FLAG;
 80019e2:	4a05      	ldr	r2, [pc, #20]	; (80019f8 <DMA_ClearFlag+0x30>)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6053      	str	r3, [r2, #4]
}
 80019e8:	bf00      	nop
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bc80      	pop	{r7}
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	40020400 	.word	0x40020400
 80019f8:	40020000 	.word	0x40020000

080019fc <DMA_GetITStatus>:
  *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
  *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
  * @retval The new state of DMAy_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(uint32_t DMAy_IT)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8001a04:	2300      	movs	r3, #0
 8001a06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMAy_IT));

  /* Calculate the used DMA */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d003      	beq.n	8001a1e <DMA_GetITStatus+0x22>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR;
 8001a16:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <DMA_GetITStatus+0x48>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	60bb      	str	r3, [r7, #8]
 8001a1c:	e002      	b.n	8001a24 <DMA_GetITStatus+0x28>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR;
 8001a1e:	4b0a      	ldr	r3, [pc, #40]	; (8001a48 <DMA_GetITStatus+0x4c>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMAy interrupt */
  if ((tmpreg & DMAy_IT) != (uint32_t)RESET)
 8001a24:	68ba      	ldr	r2, [r7, #8]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d002      	beq.n	8001a34 <DMA_GetITStatus+0x38>
  {
    /* DMAy_IT is set */
    bitstatus = SET;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	73fb      	strb	r3, [r7, #15]
 8001a32:	e001      	b.n	8001a38 <DMA_GetITStatus+0x3c>
  }
  else
  {
    /* DMAy_IT is reset */
    bitstatus = RESET;
 8001a34:	2300      	movs	r3, #0
 8001a36:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the DMA_IT status */
  return  bitstatus;
 8001a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3714      	adds	r7, #20
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr
 8001a44:	40020400 	.word	0x40020400
 8001a48:	40020000 	.word	0x40020000

08001a4c <FLASH_Unlock>:
  *           to FLASH_UnlockBank1 function.. 
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 8001a50:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <FLASH_Unlock+0x18>)
 8001a52:	4a05      	ldr	r2, [pc, #20]	; (8001a68 <FLASH_Unlock+0x1c>)
 8001a54:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8001a56:	4b03      	ldr	r3, [pc, #12]	; (8001a64 <FLASH_Unlock+0x18>)
 8001a58:	4a04      	ldr	r2, [pc, #16]	; (8001a6c <FLASH_Unlock+0x20>)
 8001a5a:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_XL
  /* Authorize the FPEC of Bank2 Access */
  FLASH->KEYR2 = FLASH_KEY1;
  FLASH->KEYR2 = FLASH_KEY2;
#endif /* STM32F10X_XL */
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr
 8001a64:	40022000 	.word	0x40022000
 8001a68:	45670123 	.word	0x45670123
 8001a6c:	cdef89ab 	.word	0xcdef89ab

08001a70 <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8001a78:	2304      	movs	r3, #4
 8001a7a:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PER_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001a7c:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8001a80:	f000 f88e 	bl	8001ba0 <FLASH_WaitForLastOperation>
 8001a84:	4603      	mov	r3, r0
 8001a86:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8001a88:	7bfb      	ldrb	r3, [r7, #15]
 8001a8a:	2b04      	cmp	r3, #4
 8001a8c:	d11b      	bne.n	8001ac6 <FLASH_ErasePage+0x56>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001a8e:	4b10      	ldr	r3, [pc, #64]	; (8001ad0 <FLASH_ErasePage+0x60>)
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	4a0f      	ldr	r2, [pc, #60]	; (8001ad0 <FLASH_ErasePage+0x60>)
 8001a94:	f043 0302 	orr.w	r3, r3, #2
 8001a98:	6113      	str	r3, [r2, #16]
    FLASH->AR = Page_Address; 
 8001a9a:	4a0d      	ldr	r2, [pc, #52]	; (8001ad0 <FLASH_ErasePage+0x60>)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6153      	str	r3, [r2, #20]
    FLASH->CR|= CR_STRT_Set;
 8001aa0:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <FLASH_ErasePage+0x60>)
 8001aa2:	691b      	ldr	r3, [r3, #16]
 8001aa4:	4a0a      	ldr	r2, [pc, #40]	; (8001ad0 <FLASH_ErasePage+0x60>)
 8001aa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001aaa:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001aac:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8001ab0:	f000 f876 	bl	8001ba0 <FLASH_WaitForLastOperation>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PER Bit */
    FLASH->CR &= CR_PER_Reset;
 8001ab8:	4b05      	ldr	r3, [pc, #20]	; (8001ad0 <FLASH_ErasePage+0x60>)
 8001aba:	691a      	ldr	r2, [r3, #16]
 8001abc:	4904      	ldr	r1, [pc, #16]	; (8001ad0 <FLASH_ErasePage+0x60>)
 8001abe:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	610b      	str	r3, [r1, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3710      	adds	r7, #16
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40022000 	.word	0x40022000

08001ad4 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	460b      	mov	r3, r1
 8001ade:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE;
 8001ae0:	2304      	movs	r3, #4
 8001ae2:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001ae4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001ae8:	f000 f85a 	bl	8001ba0 <FLASH_WaitForLastOperation>
 8001aec:	4603      	mov	r3, r0
 8001aee:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
 8001af2:	2b04      	cmp	r3, #4
 8001af4:	d115      	bne.n	8001b22 <FLASH_ProgramHalfWord+0x4e>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8001af6:	4b0d      	ldr	r3, [pc, #52]	; (8001b2c <FLASH_ProgramHalfWord+0x58>)
 8001af8:	691b      	ldr	r3, [r3, #16]
 8001afa:	4a0c      	ldr	r2, [pc, #48]	; (8001b2c <FLASH_ProgramHalfWord+0x58>)
 8001afc:	f043 0301 	orr.w	r3, r3, #1
 8001b00:	6113      	str	r3, [r2, #16]
  
    *(__IO uint16_t*)Address = Data;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	887a      	ldrh	r2, [r7, #2]
 8001b06:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001b08:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001b0c:	f000 f848 	bl	8001ba0 <FLASH_WaitForLastOperation>
 8001b10:	4603      	mov	r3, r0
 8001b12:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PG Bit */
    FLASH->CR &= CR_PG_Reset;
 8001b14:	4b05      	ldr	r3, [pc, #20]	; (8001b2c <FLASH_ProgramHalfWord+0x58>)
 8001b16:	691a      	ldr	r2, [r3, #16]
 8001b18:	4904      	ldr	r1, [pc, #16]	; (8001b2c <FLASH_ProgramHalfWord+0x58>)
 8001b1a:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8001b1e:	4013      	ands	r3, r2
 8001b20:	610b      	str	r3, [r1, #16]
  } 
#endif  /* STM32F10X_XL */
  
  /* Return the Program Status */
  return status;
 8001b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3710      	adds	r7, #16
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40022000 	.word	0x40022000

08001b30 <FLASH_ClearFlag>:
  *     @arg FLASH_FLAG_WRPRTERR: FLASH Write protected error flag      
  *     @arg FLASH_FLAG_EOP: FLASH End of Operation flag           
  * @retval None
  */
void FLASH_ClearFlag(uint32_t FLASH_FLAG)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
#else
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8001b38:	4a03      	ldr	r2, [pc, #12]	; (8001b48 <FLASH_ClearFlag+0x18>)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	60d3      	str	r3, [r2, #12]
#endif /* STM32F10X_XL */
}
 8001b3e:	bf00      	nop
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr
 8001b48:	40022000 	.word	0x40022000

08001b4c <FLASH_GetBank1Status>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetBank1Status(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 8001b52:	2304      	movs	r3, #4
 8001b54:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 8001b56:	4b11      	ldr	r3, [pc, #68]	; (8001b9c <FLASH_GetBank1Status+0x50>)
 8001b58:	68db      	ldr	r3, [r3, #12]
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d102      	bne.n	8001b68 <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
 8001b62:	2301      	movs	r3, #1
 8001b64:	71fb      	strb	r3, [r7, #7]
 8001b66:	e013      	b.n	8001b90 <FLASH_GetBank1Status+0x44>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 8001b68:	4b0c      	ldr	r3, [pc, #48]	; (8001b9c <FLASH_GetBank1Status+0x50>)
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d002      	beq.n	8001b7a <FLASH_GetBank1Status+0x2e>
    { 
      flashstatus = FLASH_ERROR_PG;
 8001b74:	2302      	movs	r3, #2
 8001b76:	71fb      	strb	r3, [r7, #7]
 8001b78:	e00a      	b.n	8001b90 <FLASH_GetBank1Status+0x44>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 8001b7a:	4b08      	ldr	r3, [pc, #32]	; (8001b9c <FLASH_GetBank1Status+0x50>)
 8001b7c:	68db      	ldr	r3, [r3, #12]
 8001b7e:	f003 0310 	and.w	r3, r3, #16
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d002      	beq.n	8001b8c <FLASH_GetBank1Status+0x40>
      {
        flashstatus = FLASH_ERROR_WRP;
 8001b86:	2303      	movs	r3, #3
 8001b88:	71fb      	strb	r3, [r7, #7]
 8001b8a:	e001      	b.n	8001b90 <FLASH_GetBank1Status+0x44>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8001b8c:	2304      	movs	r3, #4
 8001b8e:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
 8001b90:	79fb      	ldrb	r3, [r7, #7]
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr
 8001b9c:	40022000 	.word	0x40022000

08001ba0 <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8001ba8:	2304      	movs	r3, #4
 8001baa:	73fb      	strb	r3, [r7, #15]
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 8001bac:	f7ff ffce 	bl	8001b4c <FLASH_GetBank1Status>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	73fb      	strb	r3, [r7, #15]
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8001bb4:	e006      	b.n	8001bc4 <FLASH_WaitForLastOperation+0x24>
  {
    status = FLASH_GetBank1Status();
 8001bb6:	f7ff ffc9 	bl	8001b4c <FLASH_GetBank1Status>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	73fb      	strb	r3, [r7, #15]
    Timeout--;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	607b      	str	r3, [r7, #4]
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8001bc4:	7bfb      	ldrb	r3, [r7, #15]
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d102      	bne.n	8001bd0 <FLASH_WaitForLastOperation+0x30>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d1f2      	bne.n	8001bb6 <FLASH_WaitForLastOperation+0x16>
  }
  if(Timeout == 0x00 )
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d101      	bne.n	8001bda <FLASH_WaitForLastOperation+0x3a>
  {
    status = FLASH_TIMEOUT;
 8001bd6:	2305      	movs	r3, #5
 8001bd8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the operation status */
  return status;
 8001bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b089      	sub	sp, #36	; 0x24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61fb      	str	r3, [r7, #28]
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	613b      	str	r3, [r7, #16]
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61bb      	str	r3, [r7, #24]
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	617b      	str	r3, [r7, #20]
 8001c02:	2300      	movs	r3, #0
 8001c04:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	78db      	ldrb	r3, [r3, #3]
 8001c0a:	f003 030f 	and.w	r3, r3, #15
 8001c0e:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	78db      	ldrb	r3, [r3, #3]
 8001c14:	f003 0310 	and.w	r3, r3, #16
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d005      	beq.n	8001c28 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	789b      	ldrb	r3, [r3, #2]
 8001c20:	461a      	mov	r2, r3
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d044      	beq.n	8001cbc <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001c38:	2300      	movs	r3, #0
 8001c3a:	61bb      	str	r3, [r7, #24]
 8001c3c:	e038      	b.n	8001cb0 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8001c3e:	2201      	movs	r2, #1
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	881b      	ldrh	r3, [r3, #0]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	4013      	ands	r3, r2
 8001c52:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d126      	bne.n	8001caa <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8001c62:	220f      	movs	r2, #15
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	697a      	ldr	r2, [r7, #20]
 8001c72:	4013      	ands	r3, r2
 8001c74:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001c76:	69fa      	ldr	r2, [r7, #28]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	697a      	ldr	r2, [r7, #20]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	78db      	ldrb	r3, [r3, #3]
 8001c88:	2b28      	cmp	r3, #40	; 0x28
 8001c8a:	d105      	bne.n	8001c98 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	69bb      	ldr	r3, [r7, #24]
 8001c90:	409a      	lsls	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	615a      	str	r2, [r3, #20]
 8001c96:	e008      	b.n	8001caa <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	78db      	ldrb	r3, [r3, #3]
 8001c9c:	2b48      	cmp	r3, #72	; 0x48
 8001c9e:	d104      	bne.n	8001caa <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	409a      	lsls	r2, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	3301      	adds	r3, #1
 8001cae:	61bb      	str	r3, [r7, #24]
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	2b07      	cmp	r3, #7
 8001cb4:	d9c3      	bls.n	8001c3e <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	697a      	ldr	r2, [r7, #20]
 8001cba:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	881b      	ldrh	r3, [r3, #0]
 8001cc0:	2bff      	cmp	r3, #255	; 0xff
 8001cc2:	d946      	bls.n	8001d52 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61bb      	str	r3, [r7, #24]
 8001cce:	e03a      	b.n	8001d46 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	3308      	adds	r3, #8
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	881b      	ldrh	r3, [r3, #0]
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d127      	bne.n	8001d40 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8001cf6:	220f      	movs	r2, #15
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	43db      	mvns	r3, r3
 8001d04:	697a      	ldr	r2, [r7, #20]
 8001d06:	4013      	ands	r3, r2
 8001d08:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001d0a:	69fa      	ldr	r2, [r7, #28]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	697a      	ldr	r2, [r7, #20]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	78db      	ldrb	r3, [r3, #3]
 8001d1c:	2b28      	cmp	r3, #40	; 0x28
 8001d1e:	d105      	bne.n	8001d2c <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	3308      	adds	r3, #8
 8001d24:	2201      	movs	r2, #1
 8001d26:	409a      	lsls	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	78db      	ldrb	r3, [r3, #3]
 8001d30:	2b48      	cmp	r3, #72	; 0x48
 8001d32:	d105      	bne.n	8001d40 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	3308      	adds	r3, #8
 8001d38:	2201      	movs	r2, #1
 8001d3a:	409a      	lsls	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	3301      	adds	r3, #1
 8001d44:	61bb      	str	r3, [r7, #24]
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	2b07      	cmp	r3, #7
 8001d4a:	d9c1      	bls.n	8001cd0 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	605a      	str	r2, [r3, #4]
  }
}
 8001d52:	bf00      	nop
 8001d54:	3724      	adds	r7, #36	; 0x24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bc80      	pop	{r7}
 8001d5a:	4770      	bx	lr

08001d5c <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	460b      	mov	r3, r1
 8001d66:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	68da      	ldr	r2, [r3, #12]
 8001d70:	887b      	ldrh	r3, [r7, #2]
 8001d72:	4013      	ands	r3, r2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d002      	beq.n	8001d7e <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	73fb      	strb	r3, [r7, #15]
 8001d7c:	e001      	b.n	8001d82 <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3714      	adds	r7, #20
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc80      	pop	{r7}
 8001d8c:	4770      	bx	lr

08001d8e <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	b083      	sub	sp, #12
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
 8001d96:	460b      	mov	r3, r1
 8001d98:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001d9a:	887a      	ldrh	r2, [r7, #2]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	611a      	str	r2, [r3, #16]
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bc80      	pop	{r7}
 8001da8:	4770      	bx	lr

08001daa <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001daa:	b480      	push	{r7}
 8001dac:	b083      	sub	sp, #12
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
 8001db2:	460b      	mov	r3, r1
 8001db4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8001db6:	887a      	ldrh	r2, [r7, #2]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	615a      	str	r2, [r3, #20]
}
 8001dbc:	bf00      	nop
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bc80      	pop	{r7}
 8001dc4:	4770      	bx	lr

08001dc6 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	b083      	sub	sp, #12
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
 8001dce:	460b      	mov	r3, r1
 8001dd0:	807b      	strh	r3, [r7, #2]
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8001dd6:	787b      	ldrb	r3, [r7, #1]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d003      	beq.n	8001de4 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ddc:	887a      	ldrh	r2, [r7, #2]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
 8001de2:	e002      	b.n	8001dea <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin;
 8001de4:	887a      	ldrh	r2, [r7, #2]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	615a      	str	r2, [r3, #20]
}
 8001dea:	bf00      	nop
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr

08001df4 <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001df8:	4b13      	ldr	r3, [pc, #76]	; (8001e48 <RCC_DeInit+0x54>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a12      	ldr	r2, [pc, #72]	; (8001e48 <RCC_DeInit+0x54>)
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001e04:	4b10      	ldr	r3, [pc, #64]	; (8001e48 <RCC_DeInit+0x54>)
 8001e06:	685a      	ldr	r2, [r3, #4]
 8001e08:	490f      	ldr	r1, [pc, #60]	; (8001e48 <RCC_DeInit+0x54>)
 8001e0a:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <RCC_DeInit+0x58>)
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001e10:	4b0d      	ldr	r3, [pc, #52]	; (8001e48 <RCC_DeInit+0x54>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a0c      	ldr	r2, [pc, #48]	; (8001e48 <RCC_DeInit+0x54>)
 8001e16:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001e1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e1e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001e20:	4b09      	ldr	r3, [pc, #36]	; (8001e48 <RCC_DeInit+0x54>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a08      	ldr	r2, [pc, #32]	; (8001e48 <RCC_DeInit+0x54>)
 8001e26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e2a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001e2c:	4b06      	ldr	r3, [pc, #24]	; (8001e48 <RCC_DeInit+0x54>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	4a05      	ldr	r2, [pc, #20]	; (8001e48 <RCC_DeInit+0x54>)
 8001e32:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001e36:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001e38:	4b03      	ldr	r3, [pc, #12]	; (8001e48 <RCC_DeInit+0x54>)
 8001e3a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001e3e:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bc80      	pop	{r7}
 8001e46:	4770      	bx	lr
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	f8ff0000 	.word	0xf8ff0000

08001e50 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8001e58:	4b13      	ldr	r3, [pc, #76]	; (8001ea8 <RCC_HSEConfig+0x58>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a12      	ldr	r2, [pc, #72]	; (8001ea8 <RCC_HSEConfig+0x58>)
 8001e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e62:	6013      	str	r3, [r2, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8001e64:	4b10      	ldr	r3, [pc, #64]	; (8001ea8 <RCC_HSEConfig+0x58>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a0f      	ldr	r2, [pc, #60]	; (8001ea8 <RCC_HSEConfig+0x58>)
 8001e6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e6e:	6013      	str	r3, [r2, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e76:	d003      	beq.n	8001e80 <RCC_HSEConfig+0x30>
 8001e78:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001e7c:	d007      	beq.n	8001e8e <RCC_HSEConfig+0x3e>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
 8001e7e:	e00d      	b.n	8001e9c <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEON_Set;
 8001e80:	4b09      	ldr	r3, [pc, #36]	; (8001ea8 <RCC_HSEConfig+0x58>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a08      	ldr	r2, [pc, #32]	; (8001ea8 <RCC_HSEConfig+0x58>)
 8001e86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e8a:	6013      	str	r3, [r2, #0]
      break;
 8001e8c:	e006      	b.n	8001e9c <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8001e8e:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <RCC_HSEConfig+0x58>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a05      	ldr	r2, [pc, #20]	; (8001ea8 <RCC_HSEConfig+0x58>)
 8001e94:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8001e98:	6013      	str	r3, [r2, #0]
      break;
 8001e9a:	bf00      	nop
  }
}
 8001e9c:	bf00      	nop
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bc80      	pop	{r7}
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	40021000 	.word	0x40021000

08001eac <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8001ebe:	2031      	movs	r0, #49	; 0x31
 8001ec0:	f000 fa0e 	bl	80022e0 <RCC_GetFlagStatus>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001ed4:	d002      	beq.n	8001edc <RCC_WaitForHSEStartUp+0x30>
 8001ed6:	79bb      	ldrb	r3, [r7, #6]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0f0      	beq.n	8001ebe <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001edc:	2031      	movs	r0, #49	; 0x31
 8001ede:	f000 f9ff 	bl	80022e0 <RCC_GetFlagStatus>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d002      	beq.n	8001eee <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	71fb      	strb	r3, [r7, #7]
 8001eec:	e001      	b.n	8001ef2 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8001f0a:	4b0a      	ldr	r3, [pc, #40]	; (8001f34 <RCC_PLLConfig+0x38>)
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001f16:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001f24:	4a03      	ldr	r2, [pc, #12]	; (8001f34 <RCC_PLLConfig+0x38>)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	6053      	str	r3, [r2, #4]
}
 8001f2a:	bf00      	nop
 8001f2c:	3714      	adds	r7, #20
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr
 8001f34:	40021000 	.word	0x40021000

08001f38 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8001f42:	4a04      	ldr	r2, [pc, #16]	; (8001f54 <RCC_PLLCmd+0x1c>)
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	6013      	str	r3, [r2, #0]
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bc80      	pop	{r7}
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	42420060 	.word	0x42420060

08001f58 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b085      	sub	sp, #20
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001f60:	2300      	movs	r3, #0
 8001f62:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 8001f64:	4b09      	ldr	r3, [pc, #36]	; (8001f8c <RCC_SYSCLKConfig+0x34>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f023 0303 	bic.w	r3, r3, #3
 8001f70:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001f7a:	4a04      	ldr	r2, [pc, #16]	; (8001f8c <RCC_SYSCLKConfig+0x34>)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6053      	str	r3, [r2, #4]
}
 8001f80:	bf00      	nop
 8001f82:	3714      	adds	r7, #20
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bc80      	pop	{r7}
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	40021000 	.word	0x40021000

08001f90 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 8001f94:	4b04      	ldr	r3, [pc, #16]	; (8001fa8 <RCC_GetSYSCLKSource+0x18>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	f003 030c 	and.w	r3, r3, #12
 8001f9e:	b2db      	uxtb	r3, r3
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr
 8001fa8:	40021000 	.word	0x40021000

08001fac <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8001fb8:	4b09      	ldr	r3, [pc, #36]	; (8001fe0 <RCC_HCLKConfig+0x34>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fc4:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001fce:	4a04      	ldr	r2, [pc, #16]	; (8001fe0 <RCC_HCLKConfig+0x34>)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	6053      	str	r3, [r2, #4]
}
 8001fd4:	bf00      	nop
 8001fd6:	3714      	adds	r7, #20
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bc80      	pop	{r7}
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	40021000 	.word	0x40021000

08001fe4 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001fec:	2300      	movs	r3, #0
 8001fee:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8001ff0:	4b09      	ldr	r3, [pc, #36]	; (8002018 <RCC_PCLK1Config+0x34>)
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001ffc:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001ffe:	68fa      	ldr	r2, [r7, #12]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4313      	orrs	r3, r2
 8002004:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002006:	4a04      	ldr	r2, [pc, #16]	; (8002018 <RCC_PCLK1Config+0x34>)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	6053      	str	r3, [r2, #4]
}
 800200c:	bf00      	nop
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	bc80      	pop	{r7}
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	40021000 	.word	0x40021000

0800201c <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8002024:	2300      	movs	r3, #0
 8002026:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8002028:	4b09      	ldr	r3, [pc, #36]	; (8002050 <RCC_PCLK2Config+0x34>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002034:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	4313      	orrs	r3, r2
 800203e:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002040:	4a03      	ldr	r2, [pc, #12]	; (8002050 <RCC_PCLK2Config+0x34>)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6053      	str	r3, [r2, #4]
}
 8002046:	bf00      	nop
 8002048:	3714      	adds	r7, #20
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr
 8002050:	40021000 	.word	0x40021000

08002054 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8002054:	b480      	push	{r7}
 8002056:	b087      	sub	sp, #28
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	2300      	movs	r3, #0
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	2300      	movs	r3, #0
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	2300      	movs	r3, #0
 800206a:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 800206c:	4b4c      	ldr	r3, [pc, #304]	; (80021a0 <RCC_GetClocksFreq+0x14c>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f003 030c 	and.w	r3, r3, #12
 8002074:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	2b04      	cmp	r3, #4
 800207a:	d007      	beq.n	800208c <RCC_GetClocksFreq+0x38>
 800207c:	2b08      	cmp	r3, #8
 800207e:	d009      	beq.n	8002094 <RCC_GetClocksFreq+0x40>
 8002080:	2b00      	cmp	r3, #0
 8002082:	d133      	bne.n	80020ec <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a47      	ldr	r2, [pc, #284]	; (80021a4 <RCC_GetClocksFreq+0x150>)
 8002088:	601a      	str	r2, [r3, #0]
      break;
 800208a:	e033      	b.n	80020f4 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a45      	ldr	r2, [pc, #276]	; (80021a4 <RCC_GetClocksFreq+0x150>)
 8002090:	601a      	str	r2, [r3, #0]
      break;
 8002092:	e02f      	b.n	80020f4 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8002094:	4b42      	ldr	r3, [pc, #264]	; (80021a0 <RCC_GetClocksFreq+0x14c>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800209c:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800209e:	4b40      	ldr	r3, [pc, #256]	; (80021a0 <RCC_GetClocksFreq+0x14c>)
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020a6:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	0c9b      	lsrs	r3, r3, #18
 80020ac:	3302      	adds	r3, #2
 80020ae:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d106      	bne.n	80020c4 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	4a3b      	ldr	r2, [pc, #236]	; (80021a8 <RCC_GetClocksFreq+0x154>)
 80020ba:	fb02 f203 	mul.w	r2, r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 80020c2:	e017      	b.n	80020f4 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 80020c4:	4b36      	ldr	r3, [pc, #216]	; (80021a0 <RCC_GetClocksFreq+0x14c>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d006      	beq.n	80020de <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	4a35      	ldr	r2, [pc, #212]	; (80021a8 <RCC_GetClocksFreq+0x154>)
 80020d4:	fb02 f203 	mul.w	r2, r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	601a      	str	r2, [r3, #0]
      break;
 80020dc:	e00a      	b.n	80020f4 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	4a30      	ldr	r2, [pc, #192]	; (80021a4 <RCC_GetClocksFreq+0x150>)
 80020e2:	fb02 f203 	mul.w	r2, r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	601a      	str	r2, [r3, #0]
      break;
 80020ea:	e003      	b.n	80020f4 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a2d      	ldr	r2, [pc, #180]	; (80021a4 <RCC_GetClocksFreq+0x150>)
 80020f0:	601a      	str	r2, [r3, #0]
      break;
 80020f2:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80020f4:	4b2a      	ldr	r3, [pc, #168]	; (80021a0 <RCC_GetClocksFreq+0x14c>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020fc:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	091b      	lsrs	r3, r3, #4
 8002102:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8002104:	4a29      	ldr	r2, [pc, #164]	; (80021ac <RCC_GetClocksFreq+0x158>)
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	4413      	add	r3, r2
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	b2db      	uxtb	r3, r3
 800210e:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	40da      	lsrs	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800211c:	4b20      	ldr	r3, [pc, #128]	; (80021a0 <RCC_GetClocksFreq+0x14c>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002124:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	0a1b      	lsrs	r3, r3, #8
 800212a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800212c:	4a1f      	ldr	r2, [pc, #124]	; (80021ac <RCC_GetClocksFreq+0x158>)
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	4413      	add	r3, r2
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	b2db      	uxtb	r3, r3
 8002136:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685a      	ldr	r2, [r3, #4]
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	40da      	lsrs	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8002144:	4b16      	ldr	r3, [pc, #88]	; (80021a0 <RCC_GetClocksFreq+0x14c>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800214c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	0adb      	lsrs	r3, r3, #11
 8002152:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8002154:	4a15      	ldr	r2, [pc, #84]	; (80021ac <RCC_GetClocksFreq+0x158>)
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	4413      	add	r3, r2
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	b2db      	uxtb	r3, r3
 800215e:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	40da      	lsrs	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 800216c:	4b0c      	ldr	r3, [pc, #48]	; (80021a0 <RCC_GetClocksFreq+0x14c>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002174:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	0b9b      	lsrs	r3, r3, #14
 800217a:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 800217c:	4a0c      	ldr	r2, [pc, #48]	; (80021b0 <RCC_GetClocksFreq+0x15c>)
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	4413      	add	r3, r2
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	b2db      	uxtb	r3, r3
 8002186:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	68da      	ldr	r2, [r3, #12]
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	611a      	str	r2, [r3, #16]
}
 8002196:	bf00      	nop
 8002198:	371c      	adds	r7, #28
 800219a:	46bd      	mov	sp, r7
 800219c:	bc80      	pop	{r7}
 800219e:	4770      	bx	lr
 80021a0:	40021000 	.word	0x40021000
 80021a4:	007a1200 	.word	0x007a1200
 80021a8:	003d0900 	.word	0x003d0900
 80021ac:	20000248 	.word	0x20000248
 80021b0:	20000258 	.word	0x20000258

080021b4 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	460b      	mov	r3, r1
 80021be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80021c0:	78fb      	ldrb	r3, [r7, #3]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d006      	beq.n	80021d4 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80021c6:	4b09      	ldr	r3, [pc, #36]	; (80021ec <RCC_AHBPeriphClockCmd+0x38>)
 80021c8:	695a      	ldr	r2, [r3, #20]
 80021ca:	4908      	ldr	r1, [pc, #32]	; (80021ec <RCC_AHBPeriphClockCmd+0x38>)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 80021d2:	e006      	b.n	80021e2 <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80021d4:	4b05      	ldr	r3, [pc, #20]	; (80021ec <RCC_AHBPeriphClockCmd+0x38>)
 80021d6:	695a      	ldr	r2, [r3, #20]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	43db      	mvns	r3, r3
 80021dc:	4903      	ldr	r1, [pc, #12]	; (80021ec <RCC_AHBPeriphClockCmd+0x38>)
 80021de:	4013      	ands	r3, r2
 80021e0:	614b      	str	r3, [r1, #20]
}
 80021e2:	bf00      	nop
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bc80      	pop	{r7}
 80021ea:	4770      	bx	lr
 80021ec:	40021000 	.word	0x40021000

080021f0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	460b      	mov	r3, r1
 80021fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80021fc:	78fb      	ldrb	r3, [r7, #3]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d006      	beq.n	8002210 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8002202:	4b09      	ldr	r3, [pc, #36]	; (8002228 <RCC_APB2PeriphClockCmd+0x38>)
 8002204:	699a      	ldr	r2, [r3, #24]
 8002206:	4908      	ldr	r1, [pc, #32]	; (8002228 <RCC_APB2PeriphClockCmd+0x38>)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4313      	orrs	r3, r2
 800220c:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800220e:	e006      	b.n	800221e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8002210:	4b05      	ldr	r3, [pc, #20]	; (8002228 <RCC_APB2PeriphClockCmd+0x38>)
 8002212:	699a      	ldr	r2, [r3, #24]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	43db      	mvns	r3, r3
 8002218:	4903      	ldr	r1, [pc, #12]	; (8002228 <RCC_APB2PeriphClockCmd+0x38>)
 800221a:	4013      	ands	r3, r2
 800221c:	618b      	str	r3, [r1, #24]
}
 800221e:	bf00      	nop
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	bc80      	pop	{r7}
 8002226:	4770      	bx	lr
 8002228:	40021000 	.word	0x40021000

0800222c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	460b      	mov	r3, r1
 8002236:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002238:	78fb      	ldrb	r3, [r7, #3]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d006      	beq.n	800224c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800223e:	4b09      	ldr	r3, [pc, #36]	; (8002264 <RCC_APB1PeriphClockCmd+0x38>)
 8002240:	69da      	ldr	r2, [r3, #28]
 8002242:	4908      	ldr	r1, [pc, #32]	; (8002264 <RCC_APB1PeriphClockCmd+0x38>)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4313      	orrs	r3, r2
 8002248:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800224a:	e006      	b.n	800225a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800224c:	4b05      	ldr	r3, [pc, #20]	; (8002264 <RCC_APB1PeriphClockCmd+0x38>)
 800224e:	69da      	ldr	r2, [r3, #28]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	43db      	mvns	r3, r3
 8002254:	4903      	ldr	r1, [pc, #12]	; (8002264 <RCC_APB1PeriphClockCmd+0x38>)
 8002256:	4013      	ands	r3, r2
 8002258:	61cb      	str	r3, [r1, #28]
}
 800225a:	bf00      	nop
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	bc80      	pop	{r7}
 8002262:	4770      	bx	lr
 8002264:	40021000 	.word	0x40021000

08002268 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	460b      	mov	r3, r1
 8002272:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002274:	78fb      	ldrb	r3, [r7, #3]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d006      	beq.n	8002288 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800227a:	4b09      	ldr	r3, [pc, #36]	; (80022a0 <RCC_APB2PeriphResetCmd+0x38>)
 800227c:	68da      	ldr	r2, [r3, #12]
 800227e:	4908      	ldr	r1, [pc, #32]	; (80022a0 <RCC_APB2PeriphResetCmd+0x38>)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4313      	orrs	r3, r2
 8002284:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8002286:	e006      	b.n	8002296 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8002288:	4b05      	ldr	r3, [pc, #20]	; (80022a0 <RCC_APB2PeriphResetCmd+0x38>)
 800228a:	68da      	ldr	r2, [r3, #12]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	43db      	mvns	r3, r3
 8002290:	4903      	ldr	r1, [pc, #12]	; (80022a0 <RCC_APB2PeriphResetCmd+0x38>)
 8002292:	4013      	ands	r3, r2
 8002294:	60cb      	str	r3, [r1, #12]
}
 8002296:	bf00      	nop
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr
 80022a0:	40021000 	.word	0x40021000

080022a4 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	460b      	mov	r3, r1
 80022ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80022b0:	78fb      	ldrb	r3, [r7, #3]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d006      	beq.n	80022c4 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80022b6:	4b09      	ldr	r3, [pc, #36]	; (80022dc <RCC_APB1PeriphResetCmd+0x38>)
 80022b8:	691a      	ldr	r2, [r3, #16]
 80022ba:	4908      	ldr	r1, [pc, #32]	; (80022dc <RCC_APB1PeriphResetCmd+0x38>)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4313      	orrs	r3, r2
 80022c0:	610b      	str	r3, [r1, #16]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 80022c2:	e006      	b.n	80022d2 <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80022c4:	4b05      	ldr	r3, [pc, #20]	; (80022dc <RCC_APB1PeriphResetCmd+0x38>)
 80022c6:	691a      	ldr	r2, [r3, #16]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	43db      	mvns	r3, r3
 80022cc:	4903      	ldr	r1, [pc, #12]	; (80022dc <RCC_APB1PeriphResetCmd+0x38>)
 80022ce:	4013      	ands	r3, r2
 80022d0:	610b      	str	r3, [r1, #16]
}
 80022d2:	bf00      	nop
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bc80      	pop	{r7}
 80022da:	4770      	bx	lr
 80022dc:	40021000 	.word	0x40021000

080022e0 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b087      	sub	sp, #28
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	4603      	mov	r3, r0
 80022e8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80022ea:	2300      	movs	r3, #0
 80022ec:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80022f2:	2300      	movs	r3, #0
 80022f4:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	095b      	lsrs	r3, r3, #5
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d103      	bne.n	800230c <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8002304:	4b12      	ldr	r3, [pc, #72]	; (8002350 <RCC_GetFlagStatus+0x70>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	e009      	b.n	8002320 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2b02      	cmp	r3, #2
 8002310:	d103      	bne.n	800231a <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8002312:	4b0f      	ldr	r3, [pc, #60]	; (8002350 <RCC_GetFlagStatus+0x70>)
 8002314:	6a1b      	ldr	r3, [r3, #32]
 8002316:	617b      	str	r3, [r7, #20]
 8002318:	e002      	b.n	8002320 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800231a:	4b0d      	ldr	r3, [pc, #52]	; (8002350 <RCC_GetFlagStatus+0x70>)
 800231c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231e:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 8002320:	79fb      	ldrb	r3, [r7, #7]
 8002322:	f003 031f 	and.w	r3, r3, #31
 8002326:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8002328:	697a      	ldr	r2, [r7, #20]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	fa22 f303 	lsr.w	r3, r2, r3
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	2b00      	cmp	r3, #0
 8002336:	d002      	beq.n	800233e <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8002338:	2301      	movs	r3, #1
 800233a:	74fb      	strb	r3, [r7, #19]
 800233c:	e001      	b.n	8002342 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 800233e:	2300      	movs	r3, #0
 8002340:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 8002342:	7cfb      	ldrb	r3, [r7, #19]
}
 8002344:	4618      	mov	r0, r3
 8002346:	371c      	adds	r7, #28
 8002348:	46bd      	mov	sp, r7
 800234a:	bc80      	pop	{r7}
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	40021000 	.word	0x40021000

08002354 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	460b      	mov	r3, r1
 800235e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8002360:	2300      	movs	r3, #0
 8002362:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8002364:	2300      	movs	r3, #0
 8002366:	81bb      	strh	r3, [r7, #12]
 8002368:	2300      	movs	r3, #0
 800236a:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	8a1b      	ldrh	r3, [r3, #16]
 8002370:	b29a      	uxth	r2, r3
 8002372:	887b      	ldrh	r3, [r7, #2]
 8002374:	4013      	ands	r3, r2
 8002376:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	899b      	ldrh	r3, [r3, #12]
 800237c:	b29a      	uxth	r2, r3
 800237e:	887b      	ldrh	r3, [r7, #2]
 8002380:	4013      	ands	r3, r2
 8002382:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8002384:	89bb      	ldrh	r3, [r7, #12]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d005      	beq.n	8002396 <TIM_GetITStatus+0x42>
 800238a:	897b      	ldrh	r3, [r7, #10]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d002      	beq.n	8002396 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8002390:	2301      	movs	r3, #1
 8002392:	73fb      	strb	r3, [r7, #15]
 8002394:	e001      	b.n	800239a <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8002396:	2300      	movs	r3, #0
 8002398:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800239a:	7bfb      	ldrb	r3, [r7, #15]
}
 800239c:	4618      	mov	r0, r3
 800239e:	3714      	adds	r7, #20
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr

080023a6 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b083      	sub	sp, #12
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
 80023ae:	460b      	mov	r3, r1
 80023b0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80023b2:	887b      	ldrh	r3, [r7, #2]
 80023b4:	43db      	mvns	r3, r3
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	821a      	strh	r2, [r3, #16]
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr
	...

080023c8 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4a26      	ldr	r2, [pc, #152]	; (800246c <USART_DeInit+0xa4>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d10a      	bne.n	80023ee <USART_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80023d8:	2101      	movs	r1, #1
 80023da:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80023de:	f7ff ff43 	bl	8002268 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80023e2:	2100      	movs	r1, #0
 80023e4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80023e8:	f7ff ff3e 	bl	8002268 <RCC_APB2PeriphResetCmd>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    }
  }
}
 80023ec:	e03a      	b.n	8002464 <USART_DeInit+0x9c>
  else if (USARTx == USART2)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a1f      	ldr	r2, [pc, #124]	; (8002470 <USART_DeInit+0xa8>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d10a      	bne.n	800240c <USART_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80023f6:	2101      	movs	r1, #1
 80023f8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80023fc:	f7ff ff52 	bl	80022a4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8002400:	2100      	movs	r1, #0
 8002402:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002406:	f7ff ff4d 	bl	80022a4 <RCC_APB1PeriphResetCmd>
}
 800240a:	e02b      	b.n	8002464 <USART_DeInit+0x9c>
  else if (USARTx == USART3)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a19      	ldr	r2, [pc, #100]	; (8002474 <USART_DeInit+0xac>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d10a      	bne.n	800242a <USART_DeInit+0x62>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8002414:	2101      	movs	r1, #1
 8002416:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800241a:	f7ff ff43 	bl	80022a4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800241e:	2100      	movs	r1, #0
 8002420:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002424:	f7ff ff3e 	bl	80022a4 <RCC_APB1PeriphResetCmd>
}
 8002428:	e01c      	b.n	8002464 <USART_DeInit+0x9c>
  else if (USARTx == UART4)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a12      	ldr	r2, [pc, #72]	; (8002478 <USART_DeInit+0xb0>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d10a      	bne.n	8002448 <USART_DeInit+0x80>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8002432:	2101      	movs	r1, #1
 8002434:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002438:	f7ff ff34 	bl	80022a4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 800243c:	2100      	movs	r1, #0
 800243e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002442:	f7ff ff2f 	bl	80022a4 <RCC_APB1PeriphResetCmd>
}
 8002446:	e00d      	b.n	8002464 <USART_DeInit+0x9c>
    if (USARTx == UART5)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a0c      	ldr	r2, [pc, #48]	; (800247c <USART_DeInit+0xb4>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d109      	bne.n	8002464 <USART_DeInit+0x9c>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8002450:	2101      	movs	r1, #1
 8002452:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002456:	f7ff ff25 	bl	80022a4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800245a:	2100      	movs	r1, #0
 800245c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002460:	f7ff ff20 	bl	80022a4 <RCC_APB1PeriphResetCmd>
}
 8002464:	bf00      	nop
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	40013800 	.word	0x40013800
 8002470:	40004400 	.word	0x40004400
 8002474:	40004800 	.word	0x40004800
 8002478:	40004c00 	.word	0x40004c00
 800247c:	40005000 	.word	0x40005000

08002480 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b08c      	sub	sp, #48	; 0x30
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800248a:	2300      	movs	r3, #0
 800248c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800248e:	2300      	movs	r3, #0
 8002490:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8002492:	2300      	movs	r3, #0
 8002494:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8002496:	2300      	movs	r3, #0
 8002498:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 800249a:	2300      	movs	r3, #0
 800249c:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	8a1b      	ldrh	r3, [r3, #16]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80024aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024ac:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 80024b0:	4013      	ands	r3, r2
 80024b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	88db      	ldrh	r3, [r3, #6]
 80024b8:	461a      	mov	r2, r3
 80024ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024bc:	4313      	orrs	r3, r2
 80024be:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80024c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024c2:	b29a      	uxth	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	899b      	ldrh	r3, [r3, #12]
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80024d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024d2:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 80024d6:	4013      	ands	r3, r2
 80024d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	889a      	ldrh	r2, [r3, #4]
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	891b      	ldrh	r3, [r3, #8]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80024ea:	4313      	orrs	r3, r2
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	461a      	mov	r2, r3
 80024f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024f2:	4313      	orrs	r3, r2
 80024f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80024f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024f8:	b29a      	uxth	r2, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	8a9b      	ldrh	r3, [r3, #20]
 8002502:	b29b      	uxth	r3, r3
 8002504:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8002506:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002508:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 800250c:	4013      	ands	r3, r2
 800250e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	899b      	ldrh	r3, [r3, #12]
 8002514:	461a      	mov	r2, r3
 8002516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002518:	4313      	orrs	r3, r2
 800251a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800251c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800251e:	b29a      	uxth	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002524:	f107 0308 	add.w	r3, r7, #8
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff fd93 	bl	8002054 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	4a2e      	ldr	r2, [pc, #184]	; (80025ec <USART_Init+0x16c>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d102      	bne.n	800253c <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	62bb      	str	r3, [r7, #40]	; 0x28
 800253a:	e001      	b.n	8002540 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	899b      	ldrh	r3, [r3, #12]
 8002544:	b29b      	uxth	r3, r3
 8002546:	b21b      	sxth	r3, r3
 8002548:	2b00      	cmp	r3, #0
 800254a:	da0c      	bge.n	8002566 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800254c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800254e:	4613      	mov	r3, r2
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	4413      	add	r3, r2
 8002554:	009a      	lsls	r2, r3, #2
 8002556:	441a      	add	r2, r3
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002562:	627b      	str	r3, [r7, #36]	; 0x24
 8002564:	e00b      	b.n	800257e <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8002566:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002568:	4613      	mov	r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	4413      	add	r3, r2
 800256e:	009a      	lsls	r2, r3, #2
 8002570:	441a      	add	r2, r3
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	fbb2 f3f3 	udiv	r3, r2, r3
 800257c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 800257e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002580:	4a1b      	ldr	r2, [pc, #108]	; (80025f0 <USART_Init+0x170>)
 8002582:	fba2 2303 	umull	r2, r3, r2, r3
 8002586:	095b      	lsrs	r3, r3, #5
 8002588:	011b      	lsls	r3, r3, #4
 800258a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800258c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800258e:	091b      	lsrs	r3, r3, #4
 8002590:	2264      	movs	r2, #100	; 0x64
 8002592:	fb02 f303 	mul.w	r3, r2, r3
 8002596:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	899b      	ldrh	r3, [r3, #12]
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	b21b      	sxth	r3, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	da0c      	bge.n	80025c2 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80025a8:	6a3b      	ldr	r3, [r7, #32]
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	3332      	adds	r3, #50	; 0x32
 80025ae:	4a10      	ldr	r2, [pc, #64]	; (80025f0 <USART_Init+0x170>)
 80025b0:	fba2 2303 	umull	r2, r3, r2, r3
 80025b4:	095b      	lsrs	r3, r3, #5
 80025b6:	f003 0307 	and.w	r3, r3, #7
 80025ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025bc:	4313      	orrs	r3, r2
 80025be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025c0:	e00b      	b.n	80025da <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80025c2:	6a3b      	ldr	r3, [r7, #32]
 80025c4:	011b      	lsls	r3, r3, #4
 80025c6:	3332      	adds	r3, #50	; 0x32
 80025c8:	4a09      	ldr	r2, [pc, #36]	; (80025f0 <USART_Init+0x170>)
 80025ca:	fba2 2303 	umull	r2, r3, r2, r3
 80025ce:	095b      	lsrs	r3, r3, #5
 80025d0:	f003 030f 	and.w	r3, r3, #15
 80025d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025d6:	4313      	orrs	r3, r2
 80025d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80025da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025dc:	b29a      	uxth	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	811a      	strh	r2, [r3, #8]
}
 80025e2:	bf00      	nop
 80025e4:	3730      	adds	r7, #48	; 0x30
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40013800 	.word	0x40013800
 80025f0:	51eb851f 	.word	0x51eb851f

080025f4 <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 80025fe:	2300      	movs	r3, #0
 8002600:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	8a1b      	ldrh	r3, [r3, #16]
 8002606:	b29b      	uxth	r3, r3
 8002608:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
 8002610:	4013      	ands	r3, r2
 8002612:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	881a      	ldrh	r2, [r3, #0]
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800261c:	4313      	orrs	r3, r2
 800261e:	b29a      	uxth	r2, r3
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	889b      	ldrh	r3, [r3, #4]
 8002624:	4313      	orrs	r3, r2
 8002626:	b29a      	uxth	r2, r3
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	88db      	ldrh	r3, [r3, #6]
 800262c:	4313      	orrs	r3, r2
 800262e:	b29b      	uxth	r3, r3
 8002630:	461a      	mov	r2, r3
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	4313      	orrs	r3, r2
 8002636:	60fb      	str	r3, [r7, #12]
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	b29a      	uxth	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	821a      	strh	r2, [r3, #16]
}
 8002640:	bf00      	nop
 8002642:	3714      	adds	r7, #20
 8002644:	46bd      	mov	sp, r7
 8002646:	bc80      	pop	{r7}
 8002648:	4770      	bx	lr

0800264a <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800264a:	b480      	push	{r7}
 800264c:	b083      	sub	sp, #12
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
 8002652:	460b      	mov	r3, r1
 8002654:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002656:	78fb      	ldrb	r3, [r7, #3]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d008      	beq.n	800266e <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	899b      	ldrh	r3, [r3, #12]
 8002660:	b29b      	uxth	r3, r3
 8002662:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002666:	b29a      	uxth	r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 800266c:	e007      	b.n	800267e <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	899b      	ldrh	r3, [r3, #12]
 8002672:	b29b      	uxth	r3, r3
 8002674:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002678:	b29a      	uxth	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	819a      	strh	r2, [r3, #12]
}
 800267e:	bf00      	nop
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	bc80      	pop	{r7}
 8002686:	4770      	bx	lr

08002688 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8002688:	b480      	push	{r7}
 800268a:	b087      	sub	sp, #28
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	460b      	mov	r3, r1
 8002692:	807b      	strh	r3, [r7, #2]
 8002694:	4613      	mov	r3, r2
 8002696:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8002698:	2300      	movs	r3, #0
 800269a:	613b      	str	r3, [r7, #16]
 800269c:	2300      	movs	r3, #0
 800269e:	60fb      	str	r3, [r7, #12]
 80026a0:	2300      	movs	r3, #0
 80026a2:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80026a4:	2300      	movs	r3, #0
 80026a6:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80026ac:	887b      	ldrh	r3, [r7, #2]
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	095b      	lsrs	r3, r3, #5
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 80026b6:	887b      	ldrh	r3, [r7, #2]
 80026b8:	f003 031f 	and.w	r3, r3, #31
 80026bc:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80026be:	2201      	movs	r2, #1
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d103      	bne.n	80026d6 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	330c      	adds	r3, #12
 80026d2:	617b      	str	r3, [r7, #20]
 80026d4:	e009      	b.n	80026ea <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d103      	bne.n	80026e4 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	3310      	adds	r3, #16
 80026e0:	617b      	str	r3, [r7, #20]
 80026e2:	e002      	b.n	80026ea <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	3314      	adds	r3, #20
 80026e8:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80026ea:	787b      	ldrb	r3, [r7, #1]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d006      	beq.n	80026fe <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	6819      	ldr	r1, [r3, #0]
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	430a      	orrs	r2, r1
 80026fa:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80026fc:	e006      	b.n	800270c <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	6819      	ldr	r1, [r3, #0]
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	43da      	mvns	r2, r3
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	400a      	ands	r2, r1
 800270a:	601a      	str	r2, [r3, #0]
}
 800270c:	bf00      	nop
 800270e:	371c      	adds	r7, #28
 8002710:	46bd      	mov	sp, r7
 8002712:	bc80      	pop	{r7}
 8002714:	4770      	bx	lr

08002716 <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
 800271e:	460b      	mov	r3, r1
 8002720:	807b      	strh	r3, [r7, #2]
 8002722:	4613      	mov	r3, r2
 8002724:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 8002726:	787b      	ldrb	r3, [r7, #1]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d008      	beq.n	800273e <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	8a9b      	ldrh	r3, [r3, #20]
 8002730:	b29a      	uxth	r2, r3
 8002732:	887b      	ldrh	r3, [r7, #2]
 8002734:	4313      	orrs	r3, r2
 8002736:	b29a      	uxth	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
 800273c:	e009      	b.n	8002752 <USART_DMACmd+0x3c>
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	8a9b      	ldrh	r3, [r3, #20]
 8002742:	b29a      	uxth	r2, r3
 8002744:	887b      	ldrh	r3, [r7, #2]
 8002746:	43db      	mvns	r3, r3
 8002748:	b29b      	uxth	r3, r3
 800274a:	4013      	ands	r3, r2
 800274c:	b29a      	uxth	r2, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	829a      	strh	r2, [r3, #20]
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr

0800275c <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	889b      	ldrh	r3, [r3, #4]
 8002768:	b29b      	uxth	r3, r3
 800276a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800276e:	b29b      	uxth	r3, r3
}
 8002770:	4618      	mov	r0, r3
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	bc80      	pop	{r7}
 8002778:	4770      	bx	lr

0800277a <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800277a:	b480      	push	{r7}
 800277c:	b087      	sub	sp, #28
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
 8002782:	460b      	mov	r3, r1
 8002784:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
 800278a:	2300      	movs	r3, #0
 800278c:	617b      	str	r3, [r7, #20]
 800278e:	2300      	movs	r3, #0
 8002790:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8002792:	2300      	movs	r3, #0
 8002794:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002796:	887b      	ldrh	r3, [r7, #2]
 8002798:	b2db      	uxtb	r3, r3
 800279a:	095b      	lsrs	r3, r3, #5
 800279c:	b2db      	uxtb	r3, r3
 800279e:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 80027a0:	887b      	ldrh	r3, [r7, #2]
 80027a2:	f003 031f 	and.w	r3, r3, #31
 80027a6:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80027a8:	2201      	movs	r2, #1
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d107      	bne.n	80027c8 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	899b      	ldrh	r3, [r3, #12]
 80027bc:	b29b      	uxth	r3, r3
 80027be:	461a      	mov	r2, r3
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	4013      	ands	r3, r2
 80027c4:	617b      	str	r3, [r7, #20]
 80027c6:	e011      	b.n	80027ec <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d107      	bne.n	80027de <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	8a1b      	ldrh	r3, [r3, #16]
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	461a      	mov	r2, r3
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	4013      	ands	r3, r2
 80027da:	617b      	str	r3, [r7, #20]
 80027dc:	e006      	b.n	80027ec <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	8a9b      	ldrh	r3, [r3, #20]
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	461a      	mov	r2, r3
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	4013      	ands	r3, r2
 80027ea:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 80027ec:	887b      	ldrh	r3, [r7, #2]
 80027ee:	0a1b      	lsrs	r3, r3, #8
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80027f4:	2201      	movs	r2, #1
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	881b      	ldrh	r3, [r3, #0]
 8002802:	b29b      	uxth	r3, r3
 8002804:	461a      	mov	r2, r3
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	4013      	ands	r3, r2
 800280a:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d005      	beq.n	800281e <USART_GetITStatus+0xa4>
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d002      	beq.n	800281e <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8002818:	2301      	movs	r3, #1
 800281a:	74fb      	strb	r3, [r7, #19]
 800281c:	e001      	b.n	8002822 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 800281e:	2300      	movs	r3, #0
 8002820:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8002822:	7cfb      	ldrb	r3, [r7, #19]
}
 8002824:	4618      	mov	r0, r3
 8002826:	371c      	adds	r7, #28
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr

0800282e <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800282e:	b480      	push	{r7}
 8002830:	b085      	sub	sp, #20
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
 8002836:	460b      	mov	r3, r1
 8002838:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 800283a:	2300      	movs	r3, #0
 800283c:	81fb      	strh	r3, [r7, #14]
 800283e:	2300      	movs	r3, #0
 8002840:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 8002842:	887b      	ldrh	r3, [r7, #2]
 8002844:	0a1b      	lsrs	r3, r3, #8
 8002846:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8002848:	89fb      	ldrh	r3, [r7, #14]
 800284a:	2201      	movs	r2, #1
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8002852:	89bb      	ldrh	r3, [r7, #12]
 8002854:	43db      	mvns	r3, r3
 8002856:	b29a      	uxth	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	801a      	strh	r2, [r3, #0]
}
 800285c:	bf00      	nop
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr
	...

08002868 <TickHandler>:
#define SYS_TICK_RATE_HZ 1000
static volatile uint32_t sys_seconds_cnt;
static volatile uint16_t sys_millisec_cnt;

inline void TickHandler(void)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
    uint32_t millisec_increment = 1000 / SYS_TICK_RATE_HZ;
 800286e:	2301      	movs	r3, #1
 8002870:	607b      	str	r3, [r7, #4]

    sys_millisec_cnt += millisec_increment;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	b29a      	uxth	r2, r3
 8002876:	4b0f      	ldr	r3, [pc, #60]	; (80028b4 <TickHandler+0x4c>)
 8002878:	881b      	ldrh	r3, [r3, #0]
 800287a:	b29b      	uxth	r3, r3
 800287c:	4413      	add	r3, r2
 800287e:	b29a      	uxth	r2, r3
 8002880:	4b0c      	ldr	r3, [pc, #48]	; (80028b4 <TickHandler+0x4c>)
 8002882:	801a      	strh	r2, [r3, #0]
    if (sys_millisec_cnt >= 1000)
 8002884:	4b0b      	ldr	r3, [pc, #44]	; (80028b4 <TickHandler+0x4c>)
 8002886:	881b      	ldrh	r3, [r3, #0]
 8002888:	b29b      	uxth	r3, r3
 800288a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800288e:	d30c      	bcc.n	80028aa <TickHandler+0x42>
    {
        sys_millisec_cnt -= 1000;
 8002890:	4b08      	ldr	r3, [pc, #32]	; (80028b4 <TickHandler+0x4c>)
 8002892:	881b      	ldrh	r3, [r3, #0]
 8002894:	b29b      	uxth	r3, r3
 8002896:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 800289a:	b29a      	uxth	r2, r3
 800289c:	4b05      	ldr	r3, [pc, #20]	; (80028b4 <TickHandler+0x4c>)
 800289e:	801a      	strh	r2, [r3, #0]
        sys_seconds_cnt++;
 80028a0:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <TickHandler+0x50>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	3301      	adds	r3, #1
 80028a6:	4a04      	ldr	r2, [pc, #16]	; (80028b8 <TickHandler+0x50>)
 80028a8:	6013      	str	r3, [r2, #0]
    }
}
 80028aa:	bf00      	nop
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr
 80028b4:	200006b4 	.word	0x200006b4
 80028b8:	200006b0 	.word	0x200006b0

080028bc <timer_creat>:
timer_id timer_creat(void (*pFunction)(void *para),
                     const unsigned int delay,
                     const unsigned int period,
                     bool run,
                     void *para)
{
 80028bc:	b480      	push	{r7}
 80028be:	b087      	sub	sp, #28
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	607a      	str	r2, [r7, #4]
 80028c8:	70fb      	strb	r3, [r7, #3]
    timer_id index = 0;
 80028ca:	2300      	movs	r3, #0
 80028cc:	75fb      	strb	r3, [r7, #23]

    while ((timer_list[index].pfun != NULL) && (index < OS_TIMER_MAX))
 80028ce:	e005      	b.n	80028dc <timer_creat+0x20>
    {
        index++;
 80028d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	3301      	adds	r3, #1
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	75fb      	strb	r3, [r7, #23]
    while ((timer_list[index].pfun != NULL) && (index < OS_TIMER_MAX))
 80028dc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80028e0:	492d      	ldr	r1, [pc, #180]	; (8002998 <timer_creat+0xdc>)
 80028e2:	4613      	mov	r3, r2
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	4413      	add	r3, r2
 80028e8:	00db      	lsls	r3, r3, #3
 80028ea:	440b      	add	r3, r1
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <timer_creat+0x3e>
 80028f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80028f6:	2b1f      	cmp	r3, #31
 80028f8:	ddea      	ble.n	80028d0 <timer_creat+0x14>
    }

    if (index < OS_TIMER_MAX)
 80028fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80028fe:	2b1f      	cmp	r3, #31
 8002900:	dc41      	bgt.n	8002986 <timer_creat+0xca>
    {
        // printf("time index %d\r\n",index);
        timer_list[index].pfun = pFunction;
 8002902:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002906:	4924      	ldr	r1, [pc, #144]	; (8002998 <timer_creat+0xdc>)
 8002908:	4613      	mov	r3, r2
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	4413      	add	r3, r2
 800290e:	00db      	lsls	r3, r3, #3
 8002910:	440b      	add	r3, r1
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	601a      	str	r2, [r3, #0]
        timer_list[index].delay = delay;
 8002916:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800291a:	491f      	ldr	r1, [pc, #124]	; (8002998 <timer_creat+0xdc>)
 800291c:	4613      	mov	r3, r2
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	4413      	add	r3, r2
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	440b      	add	r3, r1
 8002926:	3304      	adds	r3, #4
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	601a      	str	r2, [r3, #0]
        timer_list[index].delay_temp = delay;
 800292c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002930:	4919      	ldr	r1, [pc, #100]	; (8002998 <timer_creat+0xdc>)
 8002932:	4613      	mov	r3, r2
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	4413      	add	r3, r2
 8002938:	00db      	lsls	r3, r3, #3
 800293a:	440b      	add	r3, r1
 800293c:	3308      	adds	r3, #8
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	601a      	str	r2, [r3, #0]
        timer_list[index].period = period;
 8002942:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002946:	4914      	ldr	r1, [pc, #80]	; (8002998 <timer_creat+0xdc>)
 8002948:	4613      	mov	r3, r2
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	4413      	add	r3, r2
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	440b      	add	r3, r1
 8002952:	330c      	adds	r3, #12
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	601a      	str	r2, [r3, #0]
        timer_list[index].run = run;
 8002958:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800295c:	490e      	ldr	r1, [pc, #56]	; (8002998 <timer_creat+0xdc>)
 800295e:	4613      	mov	r3, r2
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	4413      	add	r3, r2
 8002964:	00db      	lsls	r3, r3, #3
 8002966:	440b      	add	r3, r1
 8002968:	3310      	adds	r3, #16
 800296a:	78fa      	ldrb	r2, [r7, #3]
 800296c:	701a      	strb	r2, [r3, #0]
        timer_list[index].para = para;
 800296e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002972:	4909      	ldr	r1, [pc, #36]	; (8002998 <timer_creat+0xdc>)
 8002974:	4613      	mov	r3, r2
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	4413      	add	r3, r2
 800297a:	00db      	lsls	r3, r3, #3
 800297c:	440b      	add	r3, r1
 800297e:	3314      	adds	r3, #20
 8002980:	6a3a      	ldr	r2, [r7, #32]
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	e001      	b.n	800298a <timer_creat+0xce>
    }
    else
    {
        index = -1;
 8002986:	23ff      	movs	r3, #255	; 0xff
 8002988:	75fb      	strb	r3, [r7, #23]
    }

    return index;
 800298a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800298e:	4618      	mov	r0, r3
 8002990:	371c      	adds	r7, #28
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr
 8002998:	200006f0 	.word	0x200006f0

0800299c <timer_delete>:

bool timer_delete(const timer_id index)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	4603      	mov	r3, r0
 80029a4:	71fb      	strb	r3, [r7, #7]
    if (index >= OS_TIMER_MAX)
 80029a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029aa:	2b1f      	cmp	r3, #31
 80029ac:	dd01      	ble.n	80029b2 <timer_delete+0x16>
        return false;
 80029ae:	2300      	movs	r3, #0
 80029b0:	e043      	b.n	8002a3a <timer_delete+0x9e>

    if (timer_list[index].pfun == NULL)
 80029b2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80029b6:	4923      	ldr	r1, [pc, #140]	; (8002a44 <timer_delete+0xa8>)
 80029b8:	4613      	mov	r3, r2
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	4413      	add	r3, r2
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	440b      	add	r3, r1
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <timer_delete+0x30>
    {
        return false;
 80029c8:	2300      	movs	r3, #0
 80029ca:	e036      	b.n	8002a3a <timer_delete+0x9e>
    }
    timer_list[index].pfun = NULL;
 80029cc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80029d0:	491c      	ldr	r1, [pc, #112]	; (8002a44 <timer_delete+0xa8>)
 80029d2:	4613      	mov	r3, r2
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	4413      	add	r3, r2
 80029d8:	00db      	lsls	r3, r3, #3
 80029da:	440b      	add	r3, r1
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]
    timer_list[index].delay = 0;
 80029e0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80029e4:	4917      	ldr	r1, [pc, #92]	; (8002a44 <timer_delete+0xa8>)
 80029e6:	4613      	mov	r3, r2
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	4413      	add	r3, r2
 80029ec:	00db      	lsls	r3, r3, #3
 80029ee:	440b      	add	r3, r1
 80029f0:	3304      	adds	r3, #4
 80029f2:	2200      	movs	r2, #0
 80029f4:	601a      	str	r2, [r3, #0]
    timer_list[index].period = 0;
 80029f6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80029fa:	4912      	ldr	r1, [pc, #72]	; (8002a44 <timer_delete+0xa8>)
 80029fc:	4613      	mov	r3, r2
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	4413      	add	r3, r2
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	440b      	add	r3, r1
 8002a06:	330c      	adds	r3, #12
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]
    timer_list[index].run = false;
 8002a0c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002a10:	490c      	ldr	r1, [pc, #48]	; (8002a44 <timer_delete+0xa8>)
 8002a12:	4613      	mov	r3, r2
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	4413      	add	r3, r2
 8002a18:	00db      	lsls	r3, r3, #3
 8002a1a:	440b      	add	r3, r1
 8002a1c:	3310      	adds	r3, #16
 8002a1e:	2200      	movs	r2, #0
 8002a20:	701a      	strb	r2, [r3, #0]
    timer_list[index].para = NULL;
 8002a22:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002a26:	4907      	ldr	r1, [pc, #28]	; (8002a44 <timer_delete+0xa8>)
 8002a28:	4613      	mov	r3, r2
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	4413      	add	r3, r2
 8002a2e:	00db      	lsls	r3, r3, #3
 8002a30:	440b      	add	r3, r1
 8002a32:	3314      	adds	r3, #20
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
    return true;
 8002a38:	2301      	movs	r3, #1
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bc80      	pop	{r7}
 8002a42:	4770      	bx	lr
 8002a44:	200006f0 	.word	0x200006f0

08002a48 <timer_sched>:
 * @description: period : 0 一直重复执行， n(>0)  重复执行n次
 * @param {type} 
 * @return {type} 
 */
inline void timer_sched(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
    uint8_t index;

    for (index = 0; index < OS_TIMER_MAX; index++)
 8002a4e:	2300      	movs	r3, #0
 8002a50:	71fb      	strb	r3, [r7, #7]
 8002a52:	e091      	b.n	8002b78 <timer_sched+0x130>
    {
        if (timer_list[index].delay == 0)
 8002a54:	79fa      	ldrb	r2, [r7, #7]
 8002a56:	494c      	ldr	r1, [pc, #304]	; (8002b88 <timer_sched+0x140>)
 8002a58:	4613      	mov	r3, r2
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	4413      	add	r3, r2
 8002a5e:	00db      	lsls	r3, r3, #3
 8002a60:	440b      	add	r3, r1
 8002a62:	3304      	adds	r3, #4
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d171      	bne.n	8002b4e <timer_sched+0x106>
        {
            if (timer_list[index].run)
 8002a6a:	79fa      	ldrb	r2, [r7, #7]
 8002a6c:	4946      	ldr	r1, [pc, #280]	; (8002b88 <timer_sched+0x140>)
 8002a6e:	4613      	mov	r3, r2
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	4413      	add	r3, r2
 8002a74:	00db      	lsls	r3, r3, #3
 8002a76:	440b      	add	r3, r1
 8002a78:	3310      	adds	r3, #16
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d078      	beq.n	8002b72 <timer_sched+0x12a>
            {
                (*timer_list[index].pfun)(timer_list[index].para);
 8002a80:	79fa      	ldrb	r2, [r7, #7]
 8002a82:	4941      	ldr	r1, [pc, #260]	; (8002b88 <timer_sched+0x140>)
 8002a84:	4613      	mov	r3, r2
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	4413      	add	r3, r2
 8002a8a:	00db      	lsls	r3, r3, #3
 8002a8c:	440b      	add	r3, r1
 8002a8e:	6819      	ldr	r1, [r3, #0]
 8002a90:	79fa      	ldrb	r2, [r7, #7]
 8002a92:	483d      	ldr	r0, [pc, #244]	; (8002b88 <timer_sched+0x140>)
 8002a94:	4613      	mov	r3, r2
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	4413      	add	r3, r2
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	4403      	add	r3, r0
 8002a9e:	3314      	adds	r3, #20
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	4788      	blx	r1

                if (timer_list[index].period == 0)
 8002aa6:	79fa      	ldrb	r2, [r7, #7]
 8002aa8:	4937      	ldr	r1, [pc, #220]	; (8002b88 <timer_sched+0x140>)
 8002aaa:	4613      	mov	r3, r2
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	4413      	add	r3, r2
 8002ab0:	00db      	lsls	r3, r3, #3
 8002ab2:	440b      	add	r3, r1
 8002ab4:	330c      	adds	r3, #12
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d112      	bne.n	8002ae2 <timer_sched+0x9a>
                {
                    timer_list[index].delay = timer_list[index].delay_temp;
 8002abc:	79f9      	ldrb	r1, [r7, #7]
 8002abe:	79fa      	ldrb	r2, [r7, #7]
 8002ac0:	4831      	ldr	r0, [pc, #196]	; (8002b88 <timer_sched+0x140>)
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	440b      	add	r3, r1
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	4403      	add	r3, r0
 8002acc:	3308      	adds	r3, #8
 8002ace:	6819      	ldr	r1, [r3, #0]
 8002ad0:	482d      	ldr	r0, [pc, #180]	; (8002b88 <timer_sched+0x140>)
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	4413      	add	r3, r2
 8002ad8:	00db      	lsls	r3, r3, #3
 8002ada:	4403      	add	r3, r0
 8002adc:	3304      	adds	r3, #4
 8002ade:	6019      	str	r1, [r3, #0]
 8002ae0:	e047      	b.n	8002b72 <timer_sched+0x12a>
                }
                else if (timer_list[index].period == 1)
 8002ae2:	79fa      	ldrb	r2, [r7, #7]
 8002ae4:	4928      	ldr	r1, [pc, #160]	; (8002b88 <timer_sched+0x140>)
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	4413      	add	r3, r2
 8002aec:	00db      	lsls	r3, r3, #3
 8002aee:	440b      	add	r3, r1
 8002af0:	330c      	adds	r3, #12
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d105      	bne.n	8002b04 <timer_sched+0xbc>
                {
                    timer_delete(index);
 8002af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff ff4d 	bl	800299c <timer_delete>
 8002b02:	e036      	b.n	8002b72 <timer_sched+0x12a>
                }
                else
                {
                    timer_list[index].delay = timer_list[index].delay_temp;
 8002b04:	79f9      	ldrb	r1, [r7, #7]
 8002b06:	79fa      	ldrb	r2, [r7, #7]
 8002b08:	481f      	ldr	r0, [pc, #124]	; (8002b88 <timer_sched+0x140>)
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	440b      	add	r3, r1
 8002b10:	00db      	lsls	r3, r3, #3
 8002b12:	4403      	add	r3, r0
 8002b14:	3308      	adds	r3, #8
 8002b16:	6819      	ldr	r1, [r3, #0]
 8002b18:	481b      	ldr	r0, [pc, #108]	; (8002b88 <timer_sched+0x140>)
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	4413      	add	r3, r2
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	4403      	add	r3, r0
 8002b24:	3304      	adds	r3, #4
 8002b26:	6019      	str	r1, [r3, #0]
                    --timer_list[index].period;
 8002b28:	79fa      	ldrb	r2, [r7, #7]
 8002b2a:	4917      	ldr	r1, [pc, #92]	; (8002b88 <timer_sched+0x140>)
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	4413      	add	r3, r2
 8002b32:	00db      	lsls	r3, r3, #3
 8002b34:	440b      	add	r3, r1
 8002b36:	330c      	adds	r3, #12
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	1e59      	subs	r1, r3, #1
 8002b3c:	4812      	ldr	r0, [pc, #72]	; (8002b88 <timer_sched+0x140>)
 8002b3e:	4613      	mov	r3, r2
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	4413      	add	r3, r2
 8002b44:	00db      	lsls	r3, r3, #3
 8002b46:	4403      	add	r3, r0
 8002b48:	330c      	adds	r3, #12
 8002b4a:	6019      	str	r1, [r3, #0]
 8002b4c:	e011      	b.n	8002b72 <timer_sched+0x12a>
                }
            }
        }
        else
        {
            --timer_list[index].delay;
 8002b4e:	79fa      	ldrb	r2, [r7, #7]
 8002b50:	490d      	ldr	r1, [pc, #52]	; (8002b88 <timer_sched+0x140>)
 8002b52:	4613      	mov	r3, r2
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	4413      	add	r3, r2
 8002b58:	00db      	lsls	r3, r3, #3
 8002b5a:	440b      	add	r3, r1
 8002b5c:	3304      	adds	r3, #4
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	1e59      	subs	r1, r3, #1
 8002b62:	4809      	ldr	r0, [pc, #36]	; (8002b88 <timer_sched+0x140>)
 8002b64:	4613      	mov	r3, r2
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	4413      	add	r3, r2
 8002b6a:	00db      	lsls	r3, r3, #3
 8002b6c:	4403      	add	r3, r0
 8002b6e:	3304      	adds	r3, #4
 8002b70:	6019      	str	r1, [r3, #0]
    for (index = 0; index < OS_TIMER_MAX; index++)
 8002b72:	79fb      	ldrb	r3, [r7, #7]
 8002b74:	3301      	adds	r3, #1
 8002b76:	71fb      	strb	r3, [r7, #7]
 8002b78:	79fb      	ldrb	r3, [r7, #7]
 8002b7a:	2b1f      	cmp	r3, #31
 8002b7c:	f67f af6a 	bls.w	8002a54 <timer_sched+0xc>
        }
    }
}
 8002b80:	bf00      	nop
 8002b82:	3708      	adds	r7, #8
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	200006f0 	.word	0x200006f0

08002b8c <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08c      	sub	sp, #48	; 0x30
 8002b90:	af00      	add	r7, sp, #0
  uint16_t size = -1;
 8002b92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b96:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint8_t buf_rc[40];

  hw_board_init();
 8002b98:	f7fd fc2a 	bl	80003f0 <hw_board_init>
  hw_uart_init();
 8002b9c:	f7fe f9a8 	bl	8000ef0 <hw_uart_init>
  hw_uart_485_init();
 8002ba0:	f7fe fa08 	bl	8000fb4 <hw_uart_485_init>
  hw_can_init();
 8002ba4:	f7fd fd10 	bl	80005c8 <hw_can_init>
  hw_gpio_init();
 8002ba8:	f7fd fd4c 	bl	8000644 <hw_gpio_init>
  hw_led_init();
 8002bac:	f7fd fe0e 	bl	80007cc <hw_led_init>

  /* TODO - Add your application code here */
  led_test();
 8002bb0:	f7fd fe6c 	bl	800088c <led_test>
    //   size = uart_read(USART1, buf_rc, 2);
    //   uart_write(USART1, buf_rc, size);
    //   memset(buf_rc, 0, sizeof(buf_rc));
    // }

    pwm_led_test();
 8002bb4:	f7fd fe1e 	bl	80007f4 <pwm_led_test>
 8002bb8:	e7fc      	b.n	8002bb4 <main+0x28>
	...

08002bbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002bbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bf4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002bc0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002bc2:	e003      	b.n	8002bcc <LoopCopyDataInit>

08002bc4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002bc4:	4b0c      	ldr	r3, [pc, #48]	; (8002bf8 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8002bc6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002bc8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002bca:	3104      	adds	r1, #4

08002bcc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002bcc:	480b      	ldr	r0, [pc, #44]	; (8002bfc <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8002bce:	4b0c      	ldr	r3, [pc, #48]	; (8002c00 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8002bd0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002bd2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002bd4:	d3f6      	bcc.n	8002bc4 <CopyDataInit>
	ldr	r2, =_sbss
 8002bd6:	4a0b      	ldr	r2, [pc, #44]	; (8002c04 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8002bd8:	e002      	b.n	8002be0 <LoopFillZerobss>

08002bda <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002bda:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002bdc:	f842 3b04 	str.w	r3, [r2], #4

08002be0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002be0:	4b09      	ldr	r3, [pc, #36]	; (8002c08 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8002be2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002be4:	d3f9      	bcc.n	8002bda <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002be6:	f000 f83f 	bl	8002c68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bea:	f000 f8f7 	bl	8002ddc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002bee:	f7ff ffcd 	bl	8002b8c <main>
	bx	lr
 8002bf2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002bf4:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8002bf8:	08002f44 	.word	0x08002f44
	ldr	r0, =_sdata
 8002bfc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002c00:	2000068c 	.word	0x2000068c
	ldr	r2, =_sbss
 8002c04:	2000068c 	.word	0x2000068c
	ldr	r3, = _ebss
 8002c08:	200009fc 	.word	0x200009fc

08002c0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c0c:	e7fe      	b.n	8002c0c <ADC1_2_IRQHandler>

08002c0e <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	af00      	add	r7, sp, #0
}
 8002c12:	bf00      	nop
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bc80      	pop	{r7}
 8002c18:	4770      	bx	lr

08002c1a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8002c1e:	e7fe      	b.n	8002c1e <HardFault_Handler+0x4>

08002c20 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002c24:	e7fe      	b.n	8002c24 <MemManage_Handler+0x4>

08002c26 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002c26:	b480      	push	{r7}
 8002c28:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002c2a:	e7fe      	b.n	8002c2a <BusFault_Handler+0x4>

08002c2c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002c30:	e7fe      	b.n	8002c30 <UsageFault_Handler+0x4>

08002c32 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002c32:	b480      	push	{r7}
 8002c34:	af00      	add	r7, sp, #0
}
 8002c36:	bf00      	nop
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bc80      	pop	{r7}
 8002c3c:	4770      	bx	lr

08002c3e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	af00      	add	r7, sp, #0
}
 8002c42:	bf00      	nop
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bc80      	pop	{r7}
 8002c48:	4770      	bx	lr

08002c4a <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	af00      	add	r7, sp, #0
}
 8002c4e:	bf00      	nop
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bc80      	pop	{r7}
 8002c54:	4770      	bx	lr

08002c56 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	af00      	add	r7, sp, #0
  TickHandler();
 8002c5a:	f7ff fe05 	bl	8002868 <TickHandler>
  timer_sched();
 8002c5e:	f7ff fef3 	bl	8002a48 <timer_sched>
}
 8002c62:	bf00      	nop
 8002c64:	bd80      	pop	{r7, pc}
	...

08002c68 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002c6c:	4b15      	ldr	r3, [pc, #84]	; (8002cc4 <SystemInit+0x5c>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a14      	ldr	r2, [pc, #80]	; (8002cc4 <SystemInit+0x5c>)
 8002c72:	f043 0301 	orr.w	r3, r3, #1
 8002c76:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002c78:	4b12      	ldr	r3, [pc, #72]	; (8002cc4 <SystemInit+0x5c>)
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	4911      	ldr	r1, [pc, #68]	; (8002cc4 <SystemInit+0x5c>)
 8002c7e:	4b12      	ldr	r3, [pc, #72]	; (8002cc8 <SystemInit+0x60>)
 8002c80:	4013      	ands	r3, r2
 8002c82:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002c84:	4b0f      	ldr	r3, [pc, #60]	; (8002cc4 <SystemInit+0x5c>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a0e      	ldr	r2, [pc, #56]	; (8002cc4 <SystemInit+0x5c>)
 8002c8a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c92:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002c94:	4b0b      	ldr	r3, [pc, #44]	; (8002cc4 <SystemInit+0x5c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a0a      	ldr	r2, [pc, #40]	; (8002cc4 <SystemInit+0x5c>)
 8002c9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c9e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002ca0:	4b08      	ldr	r3, [pc, #32]	; (8002cc4 <SystemInit+0x5c>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	4a07      	ldr	r2, [pc, #28]	; (8002cc4 <SystemInit+0x5c>)
 8002ca6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002caa:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002cac:	4b05      	ldr	r3, [pc, #20]	; (8002cc4 <SystemInit+0x5c>)
 8002cae:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002cb2:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8002cb4:	f000 f80c 	bl	8002cd0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002cb8:	4b04      	ldr	r3, [pc, #16]	; (8002ccc <SystemInit+0x64>)
 8002cba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002cbe:	609a      	str	r2, [r3, #8]
#endif 
}
 8002cc0:	bf00      	nop
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	f8ff0000 	.word	0xf8ff0000
 8002ccc:	e000ed00 	.word	0xe000ed00

08002cd0 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8002cd4:	f000 f802 	bl	8002cdc <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8002cd8:	bf00      	nop
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	607b      	str	r3, [r7, #4]
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002cea:	4b3a      	ldr	r3, [pc, #232]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a39      	ldr	r2, [pc, #228]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cf4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002cf6:	4b37      	ldr	r3, [pc, #220]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cfe:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	3301      	adds	r3, #1
 8002d04:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d103      	bne.n	8002d14 <SetSysClockTo72+0x38>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002d12:	d1f0      	bne.n	8002cf6 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002d14:	4b2f      	ldr	r3, [pc, #188]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d002      	beq.n	8002d26 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002d20:	2301      	movs	r3, #1
 8002d22:	603b      	str	r3, [r7, #0]
 8002d24:	e001      	b.n	8002d2a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002d26:	2300      	movs	r3, #0
 8002d28:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d14b      	bne.n	8002dc8 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8002d30:	4b29      	ldr	r3, [pc, #164]	; (8002dd8 <SetSysClockTo72+0xfc>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a28      	ldr	r2, [pc, #160]	; (8002dd8 <SetSysClockTo72+0xfc>)
 8002d36:	f043 0310 	orr.w	r3, r3, #16
 8002d3a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8002d3c:	4b26      	ldr	r3, [pc, #152]	; (8002dd8 <SetSysClockTo72+0xfc>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a25      	ldr	r2, [pc, #148]	; (8002dd8 <SetSysClockTo72+0xfc>)
 8002d42:	f023 0303 	bic.w	r3, r3, #3
 8002d46:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8002d48:	4b23      	ldr	r3, [pc, #140]	; (8002dd8 <SetSysClockTo72+0xfc>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a22      	ldr	r2, [pc, #136]	; (8002dd8 <SetSysClockTo72+0xfc>)
 8002d4e:	f043 0302 	orr.w	r3, r3, #2
 8002d52:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8002d54:	4b1f      	ldr	r3, [pc, #124]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d56:	4a1f      	ldr	r2, [pc, #124]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8002d5c:	4b1d      	ldr	r3, [pc, #116]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d5e:	4a1d      	ldr	r2, [pc, #116]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8002d64:	4b1b      	ldr	r3, [pc, #108]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	4a1a      	ldr	r2, [pc, #104]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d6e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8002d70:	4b18      	ldr	r3, [pc, #96]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	4a17      	ldr	r2, [pc, #92]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d76:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8002d7a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8002d7c:	4b15      	ldr	r3, [pc, #84]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	4a14      	ldr	r2, [pc, #80]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d82:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8002d86:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002d88:	4b12      	ldr	r3, [pc, #72]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a11      	ldr	r2, [pc, #68]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d92:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002d94:	bf00      	nop
 8002d96:	4b0f      	ldr	r3, [pc, #60]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d0f9      	beq.n	8002d96 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002da2:	4b0c      	ldr	r3, [pc, #48]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	4a0b      	ldr	r2, [pc, #44]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002da8:	f023 0303 	bic.w	r3, r3, #3
 8002dac:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8002dae:	4b09      	ldr	r3, [pc, #36]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	4a08      	ldr	r2, [pc, #32]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002db4:	f043 0302 	orr.w	r3, r3, #2
 8002db8:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8002dba:	bf00      	nop
 8002dbc:	4b05      	ldr	r3, [pc, #20]	; (8002dd4 <SetSysClockTo72+0xf8>)
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f003 030c 	and.w	r3, r3, #12
 8002dc4:	2b08      	cmp	r3, #8
 8002dc6:	d1f9      	bne.n	8002dbc <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	40022000 	.word	0x40022000

08002ddc <__libc_init_array>:
 8002ddc:	b570      	push	{r4, r5, r6, lr}
 8002dde:	2500      	movs	r5, #0
 8002de0:	4e0c      	ldr	r6, [pc, #48]	; (8002e14 <__libc_init_array+0x38>)
 8002de2:	4c0d      	ldr	r4, [pc, #52]	; (8002e18 <__libc_init_array+0x3c>)
 8002de4:	1ba4      	subs	r4, r4, r6
 8002de6:	10a4      	asrs	r4, r4, #2
 8002de8:	42a5      	cmp	r5, r4
 8002dea:	d109      	bne.n	8002e00 <__libc_init_array+0x24>
 8002dec:	f000 f896 	bl	8002f1c <_init>
 8002df0:	2500      	movs	r5, #0
 8002df2:	4e0a      	ldr	r6, [pc, #40]	; (8002e1c <__libc_init_array+0x40>)
 8002df4:	4c0a      	ldr	r4, [pc, #40]	; (8002e20 <__libc_init_array+0x44>)
 8002df6:	1ba4      	subs	r4, r4, r6
 8002df8:	10a4      	asrs	r4, r4, #2
 8002dfa:	42a5      	cmp	r5, r4
 8002dfc:	d105      	bne.n	8002e0a <__libc_init_array+0x2e>
 8002dfe:	bd70      	pop	{r4, r5, r6, pc}
 8002e00:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e04:	4798      	blx	r3
 8002e06:	3501      	adds	r5, #1
 8002e08:	e7ee      	b.n	8002de8 <__libc_init_array+0xc>
 8002e0a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e0e:	4798      	blx	r3
 8002e10:	3501      	adds	r5, #1
 8002e12:	e7f2      	b.n	8002dfa <__libc_init_array+0x1e>
 8002e14:	08002f38 	.word	0x08002f38
 8002e18:	08002f38 	.word	0x08002f38
 8002e1c:	08002f38 	.word	0x08002f38
 8002e20:	08002f40 	.word	0x08002f40

08002e24 <register_fini>:
 8002e24:	4b02      	ldr	r3, [pc, #8]	; (8002e30 <register_fini+0xc>)
 8002e26:	b113      	cbz	r3, 8002e2e <register_fini+0xa>
 8002e28:	4802      	ldr	r0, [pc, #8]	; (8002e34 <register_fini+0x10>)
 8002e2a:	f000 b805 	b.w	8002e38 <atexit>
 8002e2e:	4770      	bx	lr
 8002e30:	00000000 	.word	0x00000000
 8002e34:	08002e45 	.word	0x08002e45

08002e38 <atexit>:
 8002e38:	2300      	movs	r3, #0
 8002e3a:	4601      	mov	r1, r0
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f000 b816 	b.w	8002e70 <__register_exitproc>

08002e44 <__libc_fini_array>:
 8002e44:	b538      	push	{r3, r4, r5, lr}
 8002e46:	4d07      	ldr	r5, [pc, #28]	; (8002e64 <__libc_fini_array+0x20>)
 8002e48:	4c07      	ldr	r4, [pc, #28]	; (8002e68 <__libc_fini_array+0x24>)
 8002e4a:	1b64      	subs	r4, r4, r5
 8002e4c:	10a4      	asrs	r4, r4, #2
 8002e4e:	b91c      	cbnz	r4, 8002e58 <__libc_fini_array+0x14>
 8002e50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002e54:	f000 b868 	b.w	8002f28 <_fini>
 8002e58:	3c01      	subs	r4, #1
 8002e5a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8002e5e:	4798      	blx	r3
 8002e60:	e7f5      	b.n	8002e4e <__libc_fini_array+0xa>
 8002e62:	bf00      	nop
 8002e64:	08002f40 	.word	0x08002f40
 8002e68:	08002f44 	.word	0x08002f44

08002e6c <__retarget_lock_acquire_recursive>:
 8002e6c:	4770      	bx	lr

08002e6e <__retarget_lock_release_recursive>:
 8002e6e:	4770      	bx	lr

08002e70 <__register_exitproc>:
 8002e70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e74:	4c26      	ldr	r4, [pc, #152]	; (8002f10 <__register_exitproc+0xa0>)
 8002e76:	4606      	mov	r6, r0
 8002e78:	6820      	ldr	r0, [r4, #0]
 8002e7a:	4698      	mov	r8, r3
 8002e7c:	460f      	mov	r7, r1
 8002e7e:	4691      	mov	r9, r2
 8002e80:	f7ff fff4 	bl	8002e6c <__retarget_lock_acquire_recursive>
 8002e84:	4b23      	ldr	r3, [pc, #140]	; (8002f14 <__register_exitproc+0xa4>)
 8002e86:	681d      	ldr	r5, [r3, #0]
 8002e88:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 8002e8c:	b918      	cbnz	r0, 8002e96 <__register_exitproc+0x26>
 8002e8e:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 8002e92:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8002e96:	6843      	ldr	r3, [r0, #4]
 8002e98:	2b1f      	cmp	r3, #31
 8002e9a:	dd19      	ble.n	8002ed0 <__register_exitproc+0x60>
 8002e9c:	4b1e      	ldr	r3, [pc, #120]	; (8002f18 <__register_exitproc+0xa8>)
 8002e9e:	b933      	cbnz	r3, 8002eae <__register_exitproc+0x3e>
 8002ea0:	6820      	ldr	r0, [r4, #0]
 8002ea2:	f7ff ffe4 	bl	8002e6e <__retarget_lock_release_recursive>
 8002ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8002eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002eae:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002eb2:	f3af 8000 	nop.w
 8002eb6:	2800      	cmp	r0, #0
 8002eb8:	d0f2      	beq.n	8002ea0 <__register_exitproc+0x30>
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8002ec0:	6042      	str	r2, [r0, #4]
 8002ec2:	6003      	str	r3, [r0, #0]
 8002ec4:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8002ec8:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 8002ecc:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 8002ed0:	6843      	ldr	r3, [r0, #4]
 8002ed2:	b19e      	cbz	r6, 8002efc <__register_exitproc+0x8c>
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 8002eda:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 8002ede:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	4311      	orrs	r1, r2
 8002ee6:	2e02      	cmp	r6, #2
 8002ee8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 8002eec:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 8002ef0:	bf02      	ittt	eq
 8002ef2:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 8002ef6:	430a      	orreq	r2, r1
 8002ef8:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 8002efc:	1c5a      	adds	r2, r3, #1
 8002efe:	3302      	adds	r3, #2
 8002f00:	6042      	str	r2, [r0, #4]
 8002f02:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 8002f06:	6820      	ldr	r0, [r4, #0]
 8002f08:	f7ff ffb1 	bl	8002e6e <__retarget_lock_release_recursive>
 8002f0c:	2000      	movs	r0, #0
 8002f0e:	e7cc      	b.n	8002eaa <__register_exitproc+0x3a>
 8002f10:	20000688 	.word	0x20000688
 8002f14:	08002f34 	.word	0x08002f34
 8002f18:	00000000 	.word	0x00000000

08002f1c <_init>:
 8002f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f1e:	bf00      	nop
 8002f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f22:	bc08      	pop	{r3}
 8002f24:	469e      	mov	lr, r3
 8002f26:	4770      	bx	lr

08002f28 <_fini>:
 8002f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f2a:	bf00      	nop
 8002f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f2e:	bc08      	pop	{r3}
 8002f30:	469e      	mov	lr, r3
 8002f32:	4770      	bx	lr
