
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.93

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    10    0.10    0.74    1.20    1.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.74    0.00    1.40 ^ rd_ptr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.33    0.33   library removal time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  1.07   slack (MET)


Startpoint: wr_data[0] (input port clocked by core_clock)
Endpoint: mem[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.04    0.00    0.00    0.20 v wr_data[0] (in)
                                         wr_data[0] (net)
                  0.00    0.00    0.20 v _440_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _440_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _083_ (net)
                  0.06    0.00    0.39 v mem[4][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[4][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    10    0.10    0.74    1.20    1.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.74    0.00    1.40 ^ rd_ptr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library recovery time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  8.48   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    11    0.10    0.41    0.63    0.63 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[1] (net)
                  0.41    0.00    0.63 ^ _322_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    10    0.14    0.35    0.27    0.89 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _273_ (net)
                  0.35    0.00    0.89 v _588_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.19    0.42    1.31 v _588_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _275_ (net)
                  0.19    0.00    1.31 v _304_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     4    0.04    0.19    0.42    1.74 ^ _304_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _148_ (net)
                  0.19    0.00    1.74 ^ _314_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     2    0.04    0.11    0.20    1.94 ^ _314_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _156_ (net)
                  0.11    0.00    1.94 ^ _315_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     2    0.04    0.26    0.16    2.10 v _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _157_ (net)
                  0.26    0.00    2.10 v _369_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.11    0.09    0.21    2.31 v _369_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _178_ (net)
                  0.09    0.00    2.31 v _400_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.03    0.09    0.22    2.52 v _400_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _185_ (net)
                  0.09    0.00    2.52 v _401_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.12    0.09    0.16    2.69 v _401_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _186_ (net)
                  0.09    0.00    2.69 v _518_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.00    0.05    0.25    2.94 ^ _518_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _140_ (net)
                  0.05    0.00    2.94 ^ wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.94   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    10    0.10    0.74    1.20    1.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.74    0.00    1.40 ^ rd_ptr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library recovery time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  8.48   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    11    0.10    0.41    0.63    0.63 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[1] (net)
                  0.41    0.00    0.63 ^ _322_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    10    0.14    0.35    0.27    0.89 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _273_ (net)
                  0.35    0.00    0.89 v _588_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.19    0.42    1.31 v _588_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _275_ (net)
                  0.19    0.00    1.31 v _304_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     4    0.04    0.19    0.42    1.74 ^ _304_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _148_ (net)
                  0.19    0.00    1.74 ^ _314_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     2    0.04    0.11    0.20    1.94 ^ _314_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _156_ (net)
                  0.11    0.00    1.94 ^ _315_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     2    0.04    0.26    0.16    2.10 v _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _157_ (net)
                  0.26    0.00    2.10 v _369_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.11    0.09    0.21    2.31 v _369_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _178_ (net)
                  0.09    0.00    2.31 v _400_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.03    0.09    0.22    2.52 v _400_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _185_ (net)
                  0.09    0.00    2.52 v _401_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.12    0.09    0.16    2.69 v _401_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _186_ (net)
                  0.09    0.00    2.69 v _518_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.00    0.05    0.25    2.94 ^ _518_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _140_ (net)
                  0.05    0.00    2.94 ^ wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.94   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.41e-02   3.09e-03   8.12e-08   2.72e-02  39.8%
Combinational          3.26e-02   8.51e-03   9.10e-08   4.11e-02  60.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.67e-02   1.16e-02   1.72e-07   6.83e-02 100.0%
                          83.0%      17.0%       0.0%
