{
  "module_name": "dcn10_hubbub.h",
  "hash_id": "868a927f1b2117f76815230ce77a5f533a888c51e406be0fbe49402e6ab78498",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hubbub.h",
  "human_readable_source": " \n\n#ifndef __DC_HUBBUB_DCN10_H__\n#define __DC_HUBBUB_DCN10_H__\n\n#include \"core_types.h\"\n#include \"dchubbub.h\"\n\n#define TO_DCN10_HUBBUB(hubbub)\\\n\tcontainer_of(hubbub, struct dcn10_hubbub, base)\n\n#define HUBBUB_REG_LIST_DCN_COMMON()\\\n\tSR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A),\\\n\tSR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A),\\\n\tSR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B),\\\n\tSR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B),\\\n\tSR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C),\\\n\tSR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C),\\\n\tSR(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D),\\\n\tSR(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D),\\\n\tSR(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL),\\\n\tSR(DCHUBBUB_ARB_DRAM_STATE_CNTL),\\\n\tSR(DCHUBBUB_ARB_SAT_LEVEL),\\\n\tSR(DCHUBBUB_ARB_DF_REQ_OUTSTAND),\\\n\tSR(DCHUBBUB_GLOBAL_TIMER_CNTL), \\\n\tSR(DCHUBBUB_TEST_DEBUG_INDEX), \\\n\tSR(DCHUBBUB_TEST_DEBUG_DATA),\\\n\tSR(DCHUBBUB_SOFT_RESET)\n\n#define HUBBUB_VM_REG_LIST() \\\n\tSR(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A),\\\n\tSR(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B),\\\n\tSR(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C),\\\n\tSR(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D)\n\n#define HUBBUB_SR_WATERMARK_REG_LIST()\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D)\n\n#define HUBBUB_REG_LIST_DCN10(id)\\\n\tHUBBUB_REG_LIST_DCN_COMMON(), \\\n\tHUBBUB_VM_REG_LIST(), \\\n\tHUBBUB_SR_WATERMARK_REG_LIST(), \\\n\tSR(DCHUBBUB_SDPIF_FB_TOP),\\\n\tSR(DCHUBBUB_SDPIF_FB_BASE),\\\n\tSR(DCHUBBUB_SDPIF_FB_OFFSET),\\\n\tSR(DCHUBBUB_SDPIF_AGP_BASE),\\\n\tSR(DCHUBBUB_SDPIF_AGP_BOT),\\\n\tSR(DCHUBBUB_SDPIF_AGP_TOP)\n\nstruct dcn_hubbub_registers {\n\tuint32_t DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A;\n\tuint32_t DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A;\n\tuint32_t DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A;\n\tuint32_t DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B;\n\tuint32_t DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B;\n\tuint32_t DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B;\n\tuint32_t DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C;\n\tuint32_t DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C;\n\tuint32_t DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C;\n\tuint32_t DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D;\n\tuint32_t DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D;\n\tuint32_t DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D;\n\tuint32_t DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL;\n\tuint32_t DCHUBBUB_ARB_SAT_LEVEL;\n\tuint32_t DCHUBBUB_ARB_DF_REQ_OUTSTAND;\n\tuint32_t DCHUBBUB_GLOBAL_TIMER_CNTL;\n\tuint32_t DCHUBBUB_ARB_DRAM_STATE_CNTL;\n\tuint32_t DCHUBBUB_TEST_DEBUG_INDEX;\n\tuint32_t DCHUBBUB_TEST_DEBUG_DATA;\n\tuint32_t DCHUBBUB_SDPIF_FB_TOP;\n\tuint32_t DCHUBBUB_SDPIF_FB_BASE;\n\tuint32_t DCHUBBUB_SDPIF_FB_OFFSET;\n\tuint32_t DCHUBBUB_SDPIF_AGP_BASE;\n\tuint32_t DCHUBBUB_SDPIF_AGP_BOT;\n\tuint32_t DCHUBBUB_SDPIF_AGP_TOP;\n\tuint32_t DCHUBBUB_CRC_CTRL;\n\tuint32_t DCHUBBUB_SOFT_RESET;\n\tuint32_t DCN_VM_FB_LOCATION_BASE;\n\tuint32_t DCN_VM_FB_LOCATION_TOP;\n\tuint32_t DCN_VM_FB_OFFSET;\n\tuint32_t DCN_VM_AGP_BOT;\n\tuint32_t DCN_VM_AGP_TOP;\n\tuint32_t DCN_VM_AGP_BASE;\n\tuint32_t DCN_VM_PROTECTION_FAULT_DEFAULT_ADDR_MSB;\n\tuint32_t DCN_VM_PROTECTION_FAULT_DEFAULT_ADDR_LSB;\n\tuint32_t DCN_VM_FAULT_ADDR_MSB;\n\tuint32_t DCN_VM_FAULT_ADDR_LSB;\n\tuint32_t DCN_VM_FAULT_CNTL;\n\tuint32_t DCN_VM_FAULT_STATUS;\n\tuint32_t DCHUBBUB_ARB_FRAC_URG_BW_NOM_A;\n\tuint32_t DCHUBBUB_ARB_FRAC_URG_BW_NOM_B;\n\tuint32_t DCHUBBUB_ARB_FRAC_URG_BW_NOM_C;\n\tuint32_t DCHUBBUB_ARB_FRAC_URG_BW_NOM_D;\n\tuint32_t DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A;\n\tuint32_t DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B;\n\tuint32_t DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C;\n\tuint32_t DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D;\n\tuint32_t DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A;\n\tuint32_t DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B;\n\tuint32_t DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C;\n\tuint32_t DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D;\n\tuint32_t DCHUBBUB_ARB_HOSTVM_CNTL;\n\tuint32_t DCHVM_CTRL0;\n\tuint32_t DCHVM_MEM_CTRL;\n\tuint32_t DCHVM_CLK_CTRL;\n\tuint32_t DCHVM_RIOMMU_CTRL0;\n\tuint32_t DCHVM_RIOMMU_STAT0;\n\tuint32_t DCHUBBUB_DET0_CTRL;\n\tuint32_t DCHUBBUB_DET1_CTRL;\n\tuint32_t DCHUBBUB_DET2_CTRL;\n\tuint32_t DCHUBBUB_DET3_CTRL;\n\tuint32_t DCHUBBUB_COMPBUF_CTRL;\n\tuint32_t COMPBUF_RESERVED_SPACE;\n\tuint32_t DCHUBBUB_DEBUG_CTRL_0;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_A;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_A;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_B;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_B;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_C;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_C;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_D;\n\tuint32_t DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_D;\n\tuint32_t DCHUBBUB_ARB_USR_RETRAINING_CNTL;\n\tuint32_t DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_A;\n\tuint32_t DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_B;\n\tuint32_t DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_C;\n\tuint32_t DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_D;\n\tuint32_t DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_A;\n\tuint32_t DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_B;\n\tuint32_t DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_C;\n\tuint32_t DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_D;\n\tuint32_t DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_A;\n\tuint32_t DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_B;\n\tuint32_t DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_C;\n\tuint32_t DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_D;\n\tuint32_t SDPIF_REQUEST_RATE_LIMIT;\n\tuint32_t DCHUBBUB_SDPIF_CFG0;\n\tuint32_t DCHUBBUB_SDPIF_CFG1;\n\tuint32_t DCHUBBUB_CLOCK_CNTL;\n\tuint32_t DCHUBBUB_MEM_PWR_MODE_CTRL;\n};\n\n#define HUBBUB_REG_FIELD_LIST_DCN32(type) \\\n\t\ttype DCHUBBUB_ARB_ALLOW_USR_RETRAINING_FORCE_VALUE;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_USR_RETRAINING_FORCE_ENABLE;\\\n\t\ttype DCHUBBUB_ARB_DO_NOT_FORCE_ALLOW_USR_RETRAINING_DURING_PSTATE_CHANGE_REQUEST;\\\n\t\ttype DCHUBBUB_ARB_DO_NOT_FORCE_ALLOW_USR_RETRAINING_DURING_PRE_CSTATE;\\\n\t\ttype DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_A;\\\n\t\ttype DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_B;\\\n\t\ttype DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_C;\\\n\t\ttype DCHUBBUB_ARB_USR_RETRAINING_WATERMARK_D;\\\n\t\ttype DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_A;\\\n\t\ttype DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_B;\\\n\t\ttype DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_C;\\\n\t\ttype DCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_D;\\\n\t\ttype DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_A;\\\n\t\ttype DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_B;\\\n\t\ttype DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_C;\\\n\t\ttype DCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_D\n\n \n#define HUBBUB_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define HUBBUB_MASK_SH_LIST_DCN_COMMON(mask_sh)\\\n\t\tHUBBUB_SF(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_SOFT_RESET, DCHUBBUB_GLOBAL_SOFT_RESET, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL, DCHUBBUB_ARB_WATERMARK_CHANGE_REQUEST, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL, DCHUBBUB_ARB_WATERMARK_CHANGE_DONE_INTERRUPT_DISABLE, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_DRAM_STATE_CNTL, DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_VALUE, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_DRAM_STATE_CNTL, DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_ENABLE, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_DRAM_STATE_CNTL, DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_VALUE, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_DRAM_STATE_CNTL, DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_ENABLE, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_SAT_LEVEL, DCHUBBUB_ARB_SAT_LEVEL, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_DF_REQ_OUTSTAND, DCHUBBUB_ARB_MIN_REQ_OUTSTAND, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A, DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B, DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C, DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D, DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A, DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B, DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C, DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D, DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D, mask_sh)\n\n#define HUBBUB_MASK_SH_LIST_STUTTER(mask_sh) \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A, DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B, DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C, DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D, DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A, DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B, DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C, DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D, DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D, mask_sh)\n\n#define HUBBUB_MASK_SH_LIST_DCN10(mask_sh)\\\n\t\tHUBBUB_MASK_SH_LIST_DCN_COMMON(mask_sh), \\\n\t\tHUBBUB_MASK_SH_LIST_STUTTER(mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_SDPIF_FB_TOP, SDPIF_FB_TOP, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_SDPIF_FB_BASE, SDPIF_FB_BASE, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_SDPIF_FB_OFFSET, SDPIF_FB_OFFSET, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_SDPIF_AGP_BASE, SDPIF_AGP_BASE, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_SDPIF_AGP_BOT, SDPIF_AGP_BOT, mask_sh), \\\n\t\tHUBBUB_SF(DCHUBBUB_SDPIF_AGP_TOP, SDPIF_AGP_TOP, mask_sh)\n\n#define DCN_HUBBUB_REG_FIELD_LIST(type) \\\n\t\ttype DCHUBBUB_GLOBAL_TIMER_ENABLE; \\\n\t\ttype DCHUBBUB_ARB_WATERMARK_CHANGE_REQUEST;\\\n\t\ttype DCHUBBUB_ARB_WATERMARK_CHANGE_DONE_INTERRUPT_DISABLE;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_VALUE;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SELF_REFRESH_FORCE_ENABLE;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_VALUE;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_ENABLE;\\\n\t\ttype DCHUBBUB_ARB_SAT_LEVEL;\\\n\t\ttype DCHUBBUB_ARB_MIN_REQ_OUTSTAND;\\\n\t\ttype DCHUBBUB_GLOBAL_TIMER_REFDIV;\\\n\t\ttype DCHUBBUB_GLOBAL_SOFT_RESET; \\\n\t\ttype SDPIF_FB_TOP;\\\n\t\ttype SDPIF_FB_BASE;\\\n\t\ttype SDPIF_FB_OFFSET;\\\n\t\ttype SDPIF_AGP_BASE;\\\n\t\ttype SDPIF_AGP_BOT;\\\n\t\ttype SDPIF_AGP_TOP;\\\n\t\ttype FB_BASE;\\\n\t\ttype FB_TOP;\\\n\t\ttype FB_OFFSET;\\\n\t\ttype AGP_BOT;\\\n\t\ttype AGP_TOP;\\\n\t\ttype AGP_BASE;\\\n\t\ttype DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A;\\\n\t\ttype DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B;\\\n\t\ttype DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C;\\\n\t\ttype DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D;\\\n\t\ttype DCN_VM_PROTECTION_FAULT_DEFAULT_ADDR_MSB;\\\n\t\ttype DCN_VM_PROTECTION_FAULT_DEFAULT_ADDR_LSB;\\\n\t\ttype DCN_VM_FAULT_ADDR_MSB;\\\n\t\ttype DCN_VM_FAULT_ADDR_LSB;\\\n\t\ttype DCN_VM_ERROR_STATUS_CLEAR;\\\n\t\ttype DCN_VM_ERROR_STATUS_MODE;\\\n\t\ttype DCN_VM_ERROR_INTERRUPT_ENABLE;\\\n\t\ttype DCN_VM_RANGE_FAULT_DISABLE;\\\n\t\ttype DCN_VM_PRQ_FAULT_DISABLE;\\\n\t\ttype DCN_VM_ERROR_STATUS;\\\n\t\ttype DCN_VM_ERROR_VMID;\\\n\t\ttype DCN_VM_ERROR_TABLE_LEVEL;\\\n\t\ttype DCN_VM_ERROR_PIPE;\\\n\t\ttype DCN_VM_ERROR_INTERRUPT_STATUS\n\n#define HUBBUB_STUTTER_REG_FIELD_LIST(type) \\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D\n\n#define HUBBUB_HVM_REG_FIELD_LIST(type) \\\n\t\ttype DCHUBBUB_ARB_MIN_REQ_OUTSTAND_COMMIT_THRESHOLD;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_A;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_B;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_C;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_D;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_A;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_B;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_C;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_ALLOW_SR_ENTER_WATERMARK_D;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_A;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_B;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_C;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_ALLOW_SR_EXIT_WATERMARK_D;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C;\\\n\t\ttype DCHUBBUB_ARB_VM_ROW_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D;\\\n\t\ttype DCHUBBUB_ARB_FRAC_URG_BW_NOM_A;\\\n\t\ttype DCHUBBUB_ARB_FRAC_URG_BW_NOM_B;\\\n\t\ttype DCHUBBUB_ARB_FRAC_URG_BW_NOM_C;\\\n\t\ttype DCHUBBUB_ARB_FRAC_URG_BW_NOM_D;\\\n\t\ttype DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A;\\\n\t\ttype DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B;\\\n\t\ttype DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C;\\\n\t\ttype DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D;\\\n\t\ttype DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A;\\\n\t\ttype DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B;\\\n\t\ttype DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C;\\\n\t\ttype DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D;\\\n\t\ttype DCHUBBUB_ARB_MAX_QOS_COMMIT_THRESHOLD;\\\n\t\ttype HOSTVM_INIT_REQ; \\\n\t\ttype HVM_GPUVMRET_PWR_REQ_DIS; \\\n\t\ttype HVM_GPUVMRET_FORCE_REQ; \\\n\t\ttype HVM_GPUVMRET_POWER_STATUS; \\\n\t\ttype HVM_DISPCLK_R_GATE_DIS; \\\n\t\ttype HVM_DISPCLK_G_GATE_DIS; \\\n\t\ttype HVM_DCFCLK_R_GATE_DIS; \\\n\t\ttype HVM_DCFCLK_G_GATE_DIS; \\\n\t\ttype TR_REQ_REQCLKREQ_MODE; \\\n\t\ttype TW_RSP_COMPCLKREQ_MODE; \\\n\t\ttype HOSTVM_PREFETCH_REQ; \\\n\t\ttype HOSTVM_POWERSTATUS; \\\n\t\ttype RIOMMU_ACTIVE; \\\n\t\ttype HOSTVM_PREFETCH_DONE\n\n#define HUBBUB_RET_REG_FIELD_LIST(type) \\\n\t\ttype DET_DEPTH;\\\n\t\ttype DET0_SIZE;\\\n\t\ttype DET1_SIZE;\\\n\t\ttype DET2_SIZE;\\\n\t\ttype DET3_SIZE;\\\n\t\ttype DET0_SIZE_CURRENT;\\\n\t\ttype DET1_SIZE_CURRENT;\\\n\t\ttype DET2_SIZE_CURRENT;\\\n\t\ttype DET3_SIZE_CURRENT;\\\n\t\ttype COMPBUF_SIZE;\\\n\t\ttype COMPBUF_SIZE_CURRENT;\\\n\t\ttype CONFIG_ERROR;\\\n\t\ttype COMPBUF_RESERVED_SPACE_64B;\\\n\t\ttype COMPBUF_RESERVED_SPACE_ZS;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_A;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_A;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_B;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_B;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_C;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_C;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_D;\\\n\t\ttype DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_D;\\\n\t\ttype SDPIF_REQUEST_RATE_LIMIT;\\\n\t\ttype DISPCLK_R_DCHUBBUB_GATE_DIS;\\\n\t\ttype DCFCLK_R_DCHUBBUB_GATE_DIS;\\\n\t\ttype SDPIF_MAX_NUM_OUTSTANDING;\\\n\t\ttype DCHUBBUB_ARB_MAX_REQ_OUTSTAND;\\\n\t\ttype SDPIF_PORT_CONTROL;\\\n\t\ttype DET_MEM_PWR_LS_MODE\n\n\nstruct dcn_hubbub_shift {\n\tDCN_HUBBUB_REG_FIELD_LIST(uint8_t);\n\tHUBBUB_STUTTER_REG_FIELD_LIST(uint8_t);\n\tHUBBUB_HVM_REG_FIELD_LIST(uint8_t);\n\tHUBBUB_RET_REG_FIELD_LIST(uint8_t);\n\tHUBBUB_REG_FIELD_LIST_DCN32(uint8_t);\n};\n\nstruct dcn_hubbub_mask {\n\tDCN_HUBBUB_REG_FIELD_LIST(uint32_t);\n\tHUBBUB_STUTTER_REG_FIELD_LIST(uint32_t);\n\tHUBBUB_HVM_REG_FIELD_LIST(uint32_t);\n\tHUBBUB_RET_REG_FIELD_LIST(uint32_t);\n\tHUBBUB_REG_FIELD_LIST_DCN32(uint32_t);\n};\n\nstruct dc;\n\nstruct dcn10_hubbub {\n\tstruct hubbub base;\n\tconst struct dcn_hubbub_registers *regs;\n\tconst struct dcn_hubbub_shift *shifts;\n\tconst struct dcn_hubbub_mask *masks;\n\tunsigned int debug_test_index_pstate;\n\tstruct dcn_watermark_set watermarks;\n};\n\nvoid hubbub1_update_dchub(\n\tstruct hubbub *hubbub,\n\tstruct dchub_init_data *dh_data);\n\nbool hubbub1_verify_allow_pstate_change_high(\n\tstruct hubbub *hubbub);\n\nvoid hubbub1_wm_change_req_wa(struct hubbub *hubbub);\n\nbool hubbub1_program_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower);\n\nvoid hubbub1_allow_self_refresh_control(struct hubbub *hubbub, bool allow);\n\nbool hubbub1_is_allow_self_refresh_enabled(struct hubbub *hubub);\n\nvoid hubbub1_toggle_watermark_change_req(\n\t\tstruct hubbub *hubbub);\n\nvoid hubbub1_wm_read_state(struct hubbub *hubbub,\n\t\tstruct dcn_hubbub_wm *wm);\n\nvoid hubbub1_soft_reset(struct hubbub *hubbub, bool reset);\nvoid hubbub1_construct(struct hubbub *hubbub,\n\tstruct dc_context *ctx,\n\tconst struct dcn_hubbub_registers *hubbub_regs,\n\tconst struct dcn_hubbub_shift *hubbub_shift,\n\tconst struct dcn_hubbub_mask *hubbub_mask);\n\nbool hubbub1_program_urgent_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower);\nbool hubbub1_program_stutter_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower);\nbool hubbub1_program_pstate_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}