Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: serial_main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "serial_main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "serial_main"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : serial_main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/benjamin/Documents/Git/Projet_S8/FPGA_QuadDecoder/Serial/serial_module/serial_rx.vhd" in Library work.
Architecture behavioral of Entity serial_rx is up to date.
Compiling vhdl file "/home/benjamin/Documents/Git/Projet_S8/FPGA_QuadDecoder/Serial/serial_module/serial_tx.vhd" in Library work.
Architecture behavioral of Entity serial_tx is up to date.
Compiling vhdl file "/home/benjamin/Documents/Git/Projet_S8/FPGA_QuadDecoder/Serial/serial_module/serial_main.vhd" in Library work.
Architecture behavioral of Entity serial_main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <serial_main> in library <work> (architecture <behavioral>) with generics.
	Param_baud_rate = 9600
	Param_clk_fq = 50000000
	Param_nb_bit_data = 8

Analyzing hierarchy for entity <serial_rx> in library <work> (architecture <behavioral>) with generics.
	Param_baud_rate = 115200
	Param_clk_fq = 50000000
	Param_nb_bit_data = 8

Analyzing hierarchy for entity <serial_tx> in library <work> (architecture <behavioral>) with generics.
	Param_baud_rate = 9600
	Param_clk_fq = 50000000
	Param_nb_bit_data = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <serial_main> in library <work> (Architecture <behavioral>).
	Param_baud_rate = 9600
	Param_clk_fq = 50000000
	Param_nb_bit_data = 8
Entity <serial_main> analyzed. Unit <serial_main> generated.

Analyzing generic Entity <serial_rx> in library <work> (Architecture <behavioral>).
	Param_baud_rate = 115200
	Param_clk_fq = 50000000
	Param_nb_bit_data = 8
WARNING:Xst:819 - "/home/benjamin/Documents/Git/Projet_S8/FPGA_QuadDecoder/Serial/serial_module/serial_rx.vhd" line 55: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <start>, <enable>
Entity <serial_rx> analyzed. Unit <serial_rx> generated.

Analyzing generic Entity <serial_tx> in library <work> (Architecture <behavioral>).
	Param_baud_rate = 9600
	Param_clk_fq = 50000000
	Param_nb_bit_data = 8
Entity <serial_tx> analyzed. Unit <serial_tx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <serial_rx>.
    Related source file is "/home/benjamin/Documents/Git/Projet_S8/FPGA_QuadDecoder/Serial/serial_module/serial_rx.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <start>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit register for signal <oData>.
    Found 32-bit up counter for signal <cpt>.
    Found 32-bit comparator less for signal <cpt$cmp_lt0000> created at line 81.
    Found 9-bit register for signal <Data_next>.
    Found 1-bit register for signal <enable>.
    Found 32-bit up counter for signal <i>.
    Summary:
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <serial_rx> synthesized.


Synthesizing Unit <serial_tx>.
    Related source file is "/home/benjamin/Documents/Git/Projet_S8/FPGA_QuadDecoder/Serial/serial_module/serial_tx.vhd".
    Found 1-bit register for signal <oTx>.
    Found 32-bit up counter for signal <cpt>.
    Found 1-bit register for signal <Enable>.
    Found 1-bit register for signal <EnableTransmitPrec>.
    Found 32-bit up counter for signal <i>.
    Found 32-bit comparator greatequal for signal <i$cmp_ge0000> created at line 66.
    Found 32-bit comparator less for signal <oTx$cmp_lt0000> created at line 66.
    Found 1-bit 9-to-1 multiplexer for signal <oTx$mux0000> created at line 67.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <serial_tx> synthesized.


Synthesizing Unit <serial_main>.
    Related source file is "/home/benjamin/Documents/Git/Projet_S8/FPGA_QuadDecoder/Serial/serial_module/serial_main.vhd".
Unit <serial_main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 13
 1-bit register                                        : 12
 9-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 3
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 2
# Multiplexers                                         : 1
 1-bit 9-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 21
 Flip-Flops                                            : 21
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 3
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 2
# Multiplexers                                         : 1
 1-bit 9-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <serial_main> ...

Optimizing unit <serial_rx> ...

Optimizing unit <serial_tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block serial_main, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 149
 Flip-Flops                                            : 149

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : serial_main.ngr
Top Level Output File Name         : serial_main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 560
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 128
#      LUT2                        : 33
#      LUT2_L                      : 1
#      LUT3                        : 14
#      LUT3_L                      : 1
#      LUT4                        : 53
#      LUT4_D                      : 3
#      MUXCY                       : 184
#      MUXF5                       : 2
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 128
# FlipFlops/Latches                : 150
#      FD                          : 1
#      FDE                         : 18
#      FDRE                        : 129
#      FDSE                        : 1
#      LDCE_1                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 10
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      137  out of   1920     7%  
 Number of Slice Flip Flops:            150  out of   3840     3%  
 Number of 4 input LUTs:                243  out of   3840     6%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    173    11%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iClk                               | BUFGP                  | 149   |
rx/start                           | NONE(rx/start)         | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rx/enable(rx/enable:Q)             | NONE(rx/start)         | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.612ns (Maximum Frequency: 131.380MHz)
   Minimum input arrival time before clock: 4.288ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iClk'
  Clock period: 7.612ns (frequency: 131.380MHz)
  Total number of paths / destination ports: 16723 / 424
-------------------------------------------------------------------------
Delay:               7.612ns (Levels of Logic = 10)
  Source:            tx/cpt_8 (FF)
  Destination:       tx/cpt_31 (FF)
  Source Clock:      iClk rising
  Destination Clock: iClk rising

  Data Path: tx/cpt_8 to tx/cpt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.626   1.040  tx/cpt_8 (tx/cpt_8)
     LUT4:I0->O            1   0.479   0.000  tx/oTx_and0000_wg_lut<0> (tx/oTx_and0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  tx/oTx_and0000_wg_cy<0> (tx/oTx_and0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  tx/oTx_and0000_wg_cy<1> (tx/oTx_and0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  tx/oTx_and0000_wg_cy<2> (tx/oTx_and0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  tx/oTx_and0000_wg_cy<3> (tx/oTx_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  tx/oTx_and0000_wg_cy<4> (tx/oTx_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  tx/oTx_and0000_wg_cy<5> (tx/oTx_and0000_wg_cy<5>)
     MUXCY:CI->O           3   0.265   0.941  tx/oTx_and0000_wg_cy<6> (tx/oTx_and00001)
     LUT2_L:I1->LO         1   0.479   0.123  tx/oTx_and000041_SW0 (N2)
     LUT4:I3->O           32   0.479   1.575  tx/cpt_and00001 (tx/cpt_and0000)
     FDRE:R                    0.892          tx/cpt_0
    ----------------------------------------
    Total                      7.612ns (3.932ns logic, 3.680ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rx/start'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.144ns (Levels of Logic = 2)
  Source:            iRx (PAD)
  Destination:       rx/start (LATCH)
  Destination Clock: rx/start rising

  Data Path: iRx to rx/start
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  iRx_IBUF (iRx_IBUF)
     INV:I->O              1   0.479   0.681  rx/start_0_not00001_INV_0 (rx/start_0_not0000)
     LDCE_1:GE                 0.524          rx/start
    ----------------------------------------
    Total                      3.144ns (1.718ns logic, 1.426ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iClk'
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Offset:              4.288ns (Levels of Logic = 5)
  Source:            iDataToTransmit<0> (PAD)
  Destination:       tx/oTx (FF)
  Destination Clock: iClk rising

  Data Path: iDataToTransmit<0> to tx/oTx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.976  iDataToTransmit_0_IBUF (iDataToTransmit_0_IBUF)
     LUT2:I0->O            1   0.479   0.000  tx/Mmux_oTx_mux0000_9 (tx/Mmux_oTx_mux0000_9)
     MUXF5:I0->O           1   0.314   0.000  tx/Mmux_oTx_mux0000_7_f5 (tx/Mmux_oTx_mux0000_7_f5)
     MUXF6:I0->O           1   0.298   0.851  tx/Mmux_oTx_mux0000_5_f6 (tx/Mmux_oTx_mux0000_5_f6)
     LUT3:I1->O            1   0.479   0.000  tx/i<3>1 (tx/oTx_mux0000)
     FDSE:D                    0.176          tx/oTx
    ----------------------------------------
    Total                      4.288ns (2.461ns logic, 1.827ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iClk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            tx/oTx (FF)
  Destination:       oTx (PAD)
  Source Clock:      iClk rising

  Data Path: tx/oTx to oTx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.626   0.681  tx/oTx (tx/oTx)
     OBUF:I->O                 4.909          oTx_OBUF (oTx)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.41 secs
 
--> 


Total memory usage is 520792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

