// Seed: 2258086321
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd30,
    parameter id_9 = 32'd33
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[1'd0 : 1],
    _id_6,
    id_7,
    id_8
);
  inout tri0 id_8;
  inout wire id_7;
  input wire _id_6;
  input logic [7:0] id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_8
  );
  inout reg id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_8 = -1;
  _id_9 :
  assert property (@(posedge -1) -1) id_3 <= -1 & -1'b0;
  assign id_1[1 :-1-id_6] = "";
  logic id_10 = -1;
  logic [id_9 : id_9] id_11;
  ;
endmodule
