{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1458446764836 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Radar EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Radar\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1458446764982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458446765089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458446765089 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a0 " "Atom \"windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1458446765240 "|Radar_top|windowing:window_inst|memory:memory_inst|altsyncram:rom_rtl_0|altsyncram_4eo1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a1 " "Atom \"windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1458446765240 "|Radar_top|windowing:window_inst|memory:memory_inst|altsyncram:rom_rtl_0|altsyncram_4eo1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a2 " "Atom \"windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1458446765240 "|Radar_top|windowing:window_inst|memory:memory_inst|altsyncram:rom_rtl_0|altsyncram_4eo1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a3 " "Atom \"windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1458446765240 "|Radar_top|windowing:window_inst|memory:memory_inst|altsyncram:rom_rtl_0|altsyncram_4eo1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a4 " "Atom \"windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1458446765240 "|Radar_top|windowing:window_inst|memory:memory_inst|altsyncram:rom_rtl_0|altsyncram_4eo1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a5 " "Atom \"windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1458446765240 "|Radar_top|windowing:window_inst|memory:memory_inst|altsyncram:rom_rtl_0|altsyncram_4eo1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a6 " "Atom \"windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1458446765240 "|Radar_top|windowing:window_inst|memory:memory_inst|altsyncram:rom_rtl_0|altsyncram_4eo1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a7 " "Atom \"windowing:window_inst\|memory:memory_inst\|altsyncram:rom_rtl_0\|altsyncram_4eo1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1458446765240 "|Radar_top|windowing:window_inst|memory:memory_inst|altsyncram:rom_rtl_0|altsyncram_4eo1:auto_generated|ram_block1a7"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1458446765240 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1458446765447 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1458446765495 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458446767620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458446767620 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1458446767620 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 7229 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458446767632 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 7230 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458446767632 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 7231 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458446767632 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1458446767632 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1458446767703 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "92 92 " "No exact pin location assignment(s) for 92 pins of 92 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out1\[0\] " "Pin mag_out1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out1[0] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 14 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out1\[1\] " "Pin mag_out1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out1[1] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 14 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out1\[2\] " "Pin mag_out1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out1[2] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 14 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out1\[3\] " "Pin mag_out1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out1[3] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 14 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out1\[4\] " "Pin mag_out1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out1[4] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 14 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out1\[5\] " "Pin mag_out1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out1[5] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 14 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out1\[6\] " "Pin mag_out1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out1[6] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 14 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out1\[7\] " "Pin mag_out1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out1[7] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 14 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out1\[8\] " "Pin mag_out1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out1[8] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 14 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out1\[9\] " "Pin mag_out1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out1[9] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 14 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out1\[10\] " "Pin mag_out1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out1[10] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 14 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out1\[11\] " "Pin mag_out1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out1[11] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 14 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out2\[0\] " "Pin mag_out2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out2[0] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 15 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out2\[1\] " "Pin mag_out2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out2[1] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 15 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out2\[2\] " "Pin mag_out2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out2[2] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 15 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out2\[3\] " "Pin mag_out2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out2[3] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 15 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out2\[4\] " "Pin mag_out2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out2[4] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 15 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out2\[5\] " "Pin mag_out2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out2[5] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 15 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out2\[6\] " "Pin mag_out2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out2[6] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 15 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out2\[7\] " "Pin mag_out2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out2[7] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 15 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out2\[8\] " "Pin mag_out2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out2[8] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 15 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out2\[9\] " "Pin mag_out2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out2[9] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 15 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out2\[10\] " "Pin mag_out2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out2[10] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 15 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mag_out2\[11\] " "Pin mag_out2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { mag_out2[11] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 15 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mag_out2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "next_data " "Pin next_data not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { next_data } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 16 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data " "Pin data not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { data } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 17 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_div_16 " "Pin clk_div_16 not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_div_16 } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 18 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_next_out " "Pin fft_next_out not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { fft_next_out } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 21 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_next_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out1\[0\] " "Pin avg_out1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out1[0] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 22 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out1\[1\] " "Pin avg_out1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out1[1] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 22 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out1\[2\] " "Pin avg_out1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out1[2] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 22 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out1\[3\] " "Pin avg_out1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out1[3] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 22 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out1\[4\] " "Pin avg_out1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out1[4] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 22 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out1\[5\] " "Pin avg_out1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out1[5] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 22 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out1\[6\] " "Pin avg_out1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out1[6] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 22 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out1\[7\] " "Pin avg_out1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out1[7] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 22 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out1\[8\] " "Pin avg_out1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out1[8] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 22 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out1\[9\] " "Pin avg_out1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out1[9] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 22 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out1\[10\] " "Pin avg_out1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out1[10] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 22 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out1\[11\] " "Pin avg_out1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out1[11] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 22 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out2\[0\] " "Pin avg_out2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out2[0] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 23 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out2\[1\] " "Pin avg_out2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out2[1] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 23 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out2\[2\] " "Pin avg_out2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out2[2] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 23 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out2\[3\] " "Pin avg_out2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out2[3] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 23 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out2\[4\] " "Pin avg_out2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out2[4] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 23 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out2\[5\] " "Pin avg_out2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out2[5] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 23 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out2\[6\] " "Pin avg_out2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out2[6] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 23 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out2\[7\] " "Pin avg_out2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out2[7] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 23 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out2\[8\] " "Pin avg_out2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out2[8] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 23 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out2\[9\] " "Pin avg_out2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out2[9] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 23 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out2\[10\] " "Pin avg_out2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out2[10] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 23 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg_out2\[11\] " "Pin avg_out2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { avg_out2[11] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 23 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avg_out2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out1\[0\] " "Pin win_out1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out1[0] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 24 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out1\[1\] " "Pin win_out1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out1[1] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 24 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out1\[2\] " "Pin win_out1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out1[2] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 24 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out1\[3\] " "Pin win_out1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out1[3] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 24 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out1\[4\] " "Pin win_out1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out1[4] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 24 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out1\[5\] " "Pin win_out1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out1[5] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 24 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out1\[6\] " "Pin win_out1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out1[6] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 24 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out1\[7\] " "Pin win_out1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out1[7] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 24 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out1\[8\] " "Pin win_out1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out1[8] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 24 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out1\[9\] " "Pin win_out1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out1[9] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 24 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out1\[10\] " "Pin win_out1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out1[10] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 24 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out1\[11\] " "Pin win_out1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out1[11] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 24 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out2\[0\] " "Pin win_out2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out2[0] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 25 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out2\[1\] " "Pin win_out2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out2[1] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 25 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out2\[2\] " "Pin win_out2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out2[2] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 25 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out2\[3\] " "Pin win_out2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out2[3] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 25 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out2\[4\] " "Pin win_out2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out2[4] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 25 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out2\[5\] " "Pin win_out2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out2[5] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 25 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out2\[6\] " "Pin win_out2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out2[6] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 25 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out2\[7\] " "Pin win_out2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out2[7] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 25 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out2\[8\] " "Pin win_out2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out2[8] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 25 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out2\[9\] " "Pin win_out2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out2[9] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 25 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out2\[10\] " "Pin win_out2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out2[10] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 25 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "win_out2\[11\] " "Pin win_out2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { win_out2[11] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 25 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { win_out2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_next " "Pin fft_next not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { fft_next } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 26 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_reset " "Pin fft_reset not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { fft_reset } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 28 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 12 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 11 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_in\[3\] " "Pin adc_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { adc_in[3] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 13 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_in\[2\] " "Pin adc_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { adc_in[2] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 13 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_in\[1\] " "Pin adc_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { adc_in[1] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 13 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_in\[0\] " "Pin adc_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { adc_in[0] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 13 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_in\[4\] " "Pin adc_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { adc_in[4] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 13 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_in\[5\] " "Pin adc_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { adc_in[5] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 13 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_in\[6\] " "Pin adc_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { adc_in[6] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 13 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_in\[7\] " "Pin adc_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { adc_in[7] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 13 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_in\[8\] " "Pin adc_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { adc_in[8] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 13 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_in\[9\] " "Pin adc_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { adc_in[9] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 13 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_in\[10\] " "Pin adc_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { adc_in[10] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 13 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_in\[11\] " "Pin adc_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { adc_in[11] } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 13 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458446768271 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1458446768271 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1458446769302 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Radar.sdc " "Synopsys Design Constraints File file not found: 'Radar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1458446769314 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1458446769314 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1458446769516 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458446769962 ""}  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 11 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458446769962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clk_div_inst\|clk_div_32  " "Automatically promoted node clk_div:clk_div_inst\|clk_div_32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458446769962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:clk_div_inst\|clk_div_32~0 " "Destination node clk_div:clk_div_inst\|clk_div_32~0" {  } { { "clk_div.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/clk_div.v" 12 -1 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clk_div_inst|clk_div_32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 3075 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458446769962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1458446769962 ""}  } { { "clk_div.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/clk_div.v" 12 -1 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clk_div_inst|clk_div_32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 1294 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458446769962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:clk_div_inst\|clk_div_16  " "Automatically promoted node clk_div:clk_div_inst\|clk_div_16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458446769962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "windowing:window_inst\|state\[3\] " "Destination node windowing:window_inst\|state\[3\]" {  } { { "windowing.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/windowing.v" 59 -1 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { windowing:window_inst|state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458446769962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "windowing:window_inst\|state\[1\] " "Destination node windowing:window_inst\|state\[1\]" {  } { { "windowing.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/windowing.v" 59 -1 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { windowing:window_inst|state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 1272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458446769962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "windowing:window_inst\|state\[2\] " "Destination node windowing:window_inst\|state\[2\]" {  } { { "windowing.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/windowing.v" 59 -1 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { windowing:window_inst|state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 1273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458446769962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:clk_div_inst\|clk_div_16~0 " "Destination node clk_div:clk_div_inst\|clk_div_16~0" {  } { { "clk_div.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/clk_div.v" 13 -1 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clk_div_inst|clk_div_16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 2664 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458446769962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_16 " "Destination node clk_div_16" {  } { { "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_div_16 } } } { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 18 0 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458446769962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1458446769962 ""}  } { { "clk_div.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/clk_div.v" 13 -1 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:clk_div_inst|clk_div_16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 1293 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458446769962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "windowing:window_inst\|Mux2~0  " "Automatically promoted node windowing:window_inst\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458446769970 ""}  } { { "windowing.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/windowing.v" 92 -1 0 } } { "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera_lite/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { windowing:window_inst|Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 0 { 0 ""} 0 3260 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458446769970 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1458446771250 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458446771266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458446771266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458446771294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458446771310 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1458446771322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1458446771886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 EC " "Packed 24 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1458446771902 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "96 Embedded multiplier block " "Packed 96 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1458446771902 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Embedded multiplier output " "Packed 72 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1458446771902 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1458446771902 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1458446771902 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "91 unused 3.3V 15 76 0 " "Number of I/O pins in group: 91 (unused VREF, 3.3V VCCIO, 15 input, 76 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1458446771937 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1458446771937 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1458446771937 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458446771945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458446771945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458446771945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458446771945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458446771945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458446771945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458446771945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458446771945 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1458446771945 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1458446771945 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458446772259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1458446779071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458446782406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1458446782478 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1458446801477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458446801477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1458446802882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1458446811434 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1458446811434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458446820823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1458446820838 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1458446820838 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "8.80 " "Total time spent on timing analysis during the Fitter is 8.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1458446821164 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458446821188 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "76 " "Found 76 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out1\[0\] 0 " "Pin \"mag_out1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out1\[1\] 0 " "Pin \"mag_out1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out1\[2\] 0 " "Pin \"mag_out1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out1\[3\] 0 " "Pin \"mag_out1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out1\[4\] 0 " "Pin \"mag_out1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out1\[5\] 0 " "Pin \"mag_out1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out1\[6\] 0 " "Pin \"mag_out1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out1\[7\] 0 " "Pin \"mag_out1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out1\[8\] 0 " "Pin \"mag_out1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out1\[9\] 0 " "Pin \"mag_out1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out1\[10\] 0 " "Pin \"mag_out1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out1\[11\] 0 " "Pin \"mag_out1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out2\[0\] 0 " "Pin \"mag_out2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out2\[1\] 0 " "Pin \"mag_out2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out2\[2\] 0 " "Pin \"mag_out2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out2\[3\] 0 " "Pin \"mag_out2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out2\[4\] 0 " "Pin \"mag_out2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out2\[5\] 0 " "Pin \"mag_out2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out2\[6\] 0 " "Pin \"mag_out2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out2\[7\] 0 " "Pin \"mag_out2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out2\[8\] 0 " "Pin \"mag_out2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out2\[9\] 0 " "Pin \"mag_out2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out2\[10\] 0 " "Pin \"mag_out2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mag_out2\[11\] 0 " "Pin \"mag_out2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "next_data 0 " "Pin \"next_data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data 0 " "Pin \"data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_div_16 0 " "Pin \"clk_div_16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fft_next_out 0 " "Pin \"fft_next_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out1\[0\] 0 " "Pin \"avg_out1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out1\[1\] 0 " "Pin \"avg_out1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out1\[2\] 0 " "Pin \"avg_out1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out1\[3\] 0 " "Pin \"avg_out1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out1\[4\] 0 " "Pin \"avg_out1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out1\[5\] 0 " "Pin \"avg_out1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out1\[6\] 0 " "Pin \"avg_out1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out1\[7\] 0 " "Pin \"avg_out1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out1\[8\] 0 " "Pin \"avg_out1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out1\[9\] 0 " "Pin \"avg_out1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out1\[10\] 0 " "Pin \"avg_out1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out1\[11\] 0 " "Pin \"avg_out1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out2\[0\] 0 " "Pin \"avg_out2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out2\[1\] 0 " "Pin \"avg_out2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out2\[2\] 0 " "Pin \"avg_out2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out2\[3\] 0 " "Pin \"avg_out2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out2\[4\] 0 " "Pin \"avg_out2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out2\[5\] 0 " "Pin \"avg_out2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out2\[6\] 0 " "Pin \"avg_out2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out2\[7\] 0 " "Pin \"avg_out2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out2\[8\] 0 " "Pin \"avg_out2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out2\[9\] 0 " "Pin \"avg_out2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out2\[10\] 0 " "Pin \"avg_out2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg_out2\[11\] 0 " "Pin \"avg_out2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out1\[0\] 0 " "Pin \"win_out1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out1\[1\] 0 " "Pin \"win_out1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out1\[2\] 0 " "Pin \"win_out1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out1\[3\] 0 " "Pin \"win_out1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out1\[4\] 0 " "Pin \"win_out1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out1\[5\] 0 " "Pin \"win_out1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out1\[6\] 0 " "Pin \"win_out1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out1\[7\] 0 " "Pin \"win_out1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out1\[8\] 0 " "Pin \"win_out1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out1\[9\] 0 " "Pin \"win_out1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out1\[10\] 0 " "Pin \"win_out1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out1\[11\] 0 " "Pin \"win_out1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out2\[0\] 0 " "Pin \"win_out2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out2\[1\] 0 " "Pin \"win_out2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out2\[2\] 0 " "Pin \"win_out2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out2\[3\] 0 " "Pin \"win_out2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out2\[4\] 0 " "Pin \"win_out2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out2\[5\] 0 " "Pin \"win_out2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out2\[6\] 0 " "Pin \"win_out2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out2\[7\] 0 " "Pin \"win_out2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out2\[8\] 0 " "Pin \"win_out2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out2\[9\] 0 " "Pin \"win_out2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out2\[10\] 0 " "Pin \"win_out2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "win_out2\[11\] 0 " "Pin \"win_out2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1458446821329 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1458446821329 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458446824101 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458446824738 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458446827792 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458446829350 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1458446829470 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1458446829979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/output_files/Radar.fit.smsg " "Generated suppressed messages file C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/output_files/Radar.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1458446830940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458446833120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 19 21:07:13 2016 " "Processing ended: Sat Mar 19 21:07:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458446833120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458446833120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458446833120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1458446833120 ""}
