WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2510124 heartbeat IPC: 3.984 cumulative IPC: 3.984 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5037295 heartbeat IPC: 3.957 cumulative IPC: 3.97 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6287296 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6287296 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 41 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 30000001 cycles: 10089115 heartbeat IPC: 1.979 cumulative IPC: 1.315 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 13964268 heartbeat IPC: 2.581 cumulative IPC: 1.954 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 19907343 heartbeat IPC: 1.683 cumulative IPC: 1.836 (Simulation time: 00 hr 01 min 49 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000002 cycles: 25732163 heartbeat IPC: 1.717 cumulative IPC: 1.8 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 29140475 heartbeat IPC: 2.934 cumulative IPC: 1.969 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 35085022 heartbeat IPC: 1.682 cumulative IPC: 1.91 (Simulation time: 00 hr 03 min 08 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 41170348 heartbeat IPC: 1.643 cumulative IPC: 1.863 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 44596937 heartbeat IPC: 2.918 cumulative IPC: 1.958 (Simulation time: 00 hr 03 min 58 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 50439195 heartbeat IPC: 1.712 cumulative IPC: 1.925 (Simulation time: 00 hr 04 min 26 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000002 cycles: 56348014 heartbeat IPC: 1.692 cumulative IPC: 1.898 (Simulation time: 00 hr 04 min 55 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 51634617 cumulative IPC: 1.937 (Simulation time: 00 hr 05 min 05 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 51634617 cumulative IPC: 1.937 (Simulation time: 00 hr 05 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto23.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.937 instructions: 100000004 cycles: 51634617
CPU 0 Branch Prediction Accuracy: 84.33% MPKI: 9.383 Average ROB Occupancy at Mispredict: 50.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0518
BRANCH_INDIRECT: 2.37
BRANCH_CONDITIONAL: 6.56
BRANCH_DIRECT_CALL: 0.151
BRANCH_INDIRECT_CALL: 0.163
BRANCH_RETURN: 0.082

LLC TOTAL        ACCESS:     380771 HIT:     184094 MISS:     196677
LLC LOAD         ACCESS:     120144 HIT:      29354 MISS:      90790
LLC RFO          ACCESS:     123915 HIT:      20697 MISS:     103218
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     133508 HIT:     133369 MISS:        139
LLC TRANSLATION  ACCESS:       3204 HIT:        674 MISS:       2530
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 575.7 cycles
cpu0_DTLB TOTAL        ACCESS:   11679762 HIT:   11634949 MISS:      44813
cpu0_DTLB LOAD         ACCESS:   11679762 HIT:   11634949 MISS:      44813
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 21.43 cycles
cpu0_ITLB TOTAL        ACCESS:     325949 HIT:     299936 MISS:      26013
cpu0_ITLB LOAD         ACCESS:     325949 HIT:     299936 MISS:      26013
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 11.11 cycles
cpu0_L1D TOTAL        ACCESS:   13055450 HIT:   12545987 MISS:     509463
cpu0_L1D LOAD         ACCESS:    9332323 HIT:    9130769 MISS:     201554
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    3715861 HIT:    3411880 MISS:     303981
cpu0_L1D TRANSLATION  ACCESS:       7266 HIT:       3338 MISS:       3928
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 219.3 cycles
cpu0_L1I TOTAL        ACCESS:     355791 HIT:     260645 MISS:      95146
cpu0_L1I LOAD         ACCESS:     355791 HIT:     260645 MISS:      95146
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 73.51 cycles
cpu0_L2C TOTAL        ACCESS:     461838 HIT:     214545 MISS:     247293
cpu0_L2C LOAD         ACCESS:     183236 HIT:      63092 MISS:     120144
cpu0_L2C RFO          ACCESS:     127992 HIT:       4077 MISS:     123915
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     146813 HIT:     146783 MISS:         30
cpu0_L2C TRANSLATION  ACCESS:       3797 HIT:        593 MISS:       3204
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 478.7 cycles
cpu0_STLB TOTAL        ACCESS:      35296 HIT:      28462 MISS:       6834
cpu0_STLB LOAD         ACCESS:      35296 HIT:      28462 MISS:       6834
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 164.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      80680
  ROW_BUFFER_MISS:     115858
 AVG DBUS CONGESTED CYCLE: 3.983
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      14607
  FULL:     102631
