

================================================================
== Vivado HLS Report for 'dec2_2stage'
================================================================
* Date:           Tue Apr 13 07:36:17 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_laba_single_class
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.972 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|        7| 5.000 ns | 35.000 ns |    1|    7|   none  |
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_exec_1_fu_120  |exec_1  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_exec_fu_147    |exec    |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     39|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|     768|    472|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    125|    -|
|Register         |        -|      -|      55|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     823|    636|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |grp_exec_fu_147    |exec    |        0|      1|  328|  217|    0|
    |grp_exec_1_fu_120  |exec_1  |        0|      1|  440|  255|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |Total              |        |        0|      2|  768|  472|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_225_p2             |     +    |      0|  0|  13|           4|           1|
    |ap_block_state8                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op44_write_state8  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_1_fu_209_p2          |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_fu_187_p2            |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |select_ln20_fu_193_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln791_fu_201_p3          |  select  |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  39|          13|          10|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  62|         15|    1|         15|
    |ap_phi_mux_storemerge_phi_fu_112_p4  |  15|          3|    1|          3|
    |h_V_address0                         |  15|          3|    2|          6|
    |h_V_ce0                              |  15|          3|    1|          3|
    |x_V_V_blk_n                          |   9|          2|    1|          2|
    |y_V_V_blk_n                          |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 125|         28|    7|         31|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |f0_vld_in                       |   1|   0|    1|          0|
    |f0_vld_out                      |   1|   0|    1|          0|
    |f1_vld_out                      |   1|   0|    1|          0|
    |grp_exec_1_fu_120_ap_start_reg  |   1|   0|    1|          0|
    |grp_exec_fu_147_ap_start_reg    |   1|   0|    1|          0|
    |p_Val2_s_reg_236                |   4|   0|    4|          0|
    |phase_cnt_V                     |   4|   0|    4|          0|
    |select_ln791_reg_241            |   2|   0|    2|          0|
    |x_int_V_03_reg_97               |   8|   0|    8|          0|
    |y0_int_V                        |  18|   0|   18|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  55|   0|   55|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  dec2_2stage | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  dec2_2stage | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  dec2_2stage | return value |
|ap_done        | out |    1| ap_ctrl_hs |  dec2_2stage | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  dec2_2stage | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  dec2_2stage | return value |
|x_V_V_dout     |  in |    8|   ap_fifo  |     x_V_V    |    pointer   |
|x_V_V_empty_n  |  in |    1|   ap_fifo  |     x_V_V    |    pointer   |
|x_V_V_read     | out |    1|   ap_fifo  |     x_V_V    |    pointer   |
|h_V_address0   | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce0        | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q0         |  in |    8|  ap_memory |      h_V     |     array    |
|y_V_V_din      | out |   28|   ap_fifo  |     y_V_V    |    pointer   |
|y_V_V_full_n   |  in |    1|   ap_fifo  |     y_V_V    |    pointer   |
|y_V_V_write    | out |    1|   ap_fifo  |     y_V_V    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

