 
****************************************
Report : qor
Design : SCC_4LC_encoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:40:56 2023
****************************************


  Timing Path Group 'vclk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.40
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 80
  Buf/Inv Cell Count:               3
  Buf Cell Count:                   0
  Inv Cell Count:                   3
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        80
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      120.623998
  Noncombinational Area:     0.000000
  Buf/Inv Area:              1.008000
  Total Buffer Area:             0.00
  Total Inverter Area:           1.01
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               120.623998
  Design Area:             120.623998


  Design Rules
  -----------------------------------
  Total Number of Nets:           144
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: SALserver01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.36
  Mapping Optimization:                2.01
  -----------------------------------------
  Overall Compile Time:               20.59
  Overall Compile Wall Clock Time:    20.88

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
