Protel Design System Design Rule Check
PCB File : C:\Users\20180\Documents\PersonalProject\FOC\PCB\C_FOC.PcbDoc
Date     : 2021/12/28
Time     : 16:24:45

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=4mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6097.84mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6097.84mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6097.84mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6097.84mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6137.21mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6137.21mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6137.21mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6137.21mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6176.58mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6176.58mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6176.58mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6176.58mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6215.95mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6215.95mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6215.95mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6215.95mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6255.32mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6255.32mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6255.32mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6255.32mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6294.69mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6294.69mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6294.69mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6294.69mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6334.66mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6334.66mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6334.66mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6334.66mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6373.43mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6373.43mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6373.43mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6373.43mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6412.8mil,2399.77mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6412.8mil,2439.13mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6412.8mil,2478.5mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6412.8mil,2517.87mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6452.17mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6452.17mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6452.17mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad U7-21(6275mil,2460mil) on Bottom Layer And Via (6452.17mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (6050mil,2346.89mil)(6163.11mil,2460mil) on Bottom Layer And Via (6097.84mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (6050mil,2346.89mil)(6163.11mil,2460mil) on Bottom Layer And Via (6137.21mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (6050mil,2573.11mil)(6163.11mil,2460mil) on Bottom Layer And Via (6097.84mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (6050mil,2573.11mil)(6163.11mil,2460mil) on Bottom Layer And Via (6137.21mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (6100mil,2346.89mil)(6213.11mil,2460mil) on Bottom Layer And Via (6137.21mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (6100mil,2346.89mil)(6213.11mil,2460mil) on Bottom Layer And Via (6176.58mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (6100mil,2346.89mil)(6213.11mil,2460mil) on Bottom Layer And Via (6176.58mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (6100mil,2346.89mil)(6213.11mil,2460mil) on Bottom Layer And Via (6215.95mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.894mil < 4mil) Between Track (6100mil,2346.89mil)(6213.11mil,2460mil) on Bottom Layer And Via (6215.95mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (6100mil,2573.11mil)(6213.11mil,2460mil) on Bottom Layer And Via (6137.21mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (6100mil,2573.11mil)(6213.11mil,2460mil) on Bottom Layer And Via (6176.58mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (6100mil,2573.11mil)(6213.11mil,2460mil) on Bottom Layer And Via (6176.58mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.884mil < 4mil) Between Track (6100mil,2573.11mil)(6213.11mil,2460mil) on Bottom Layer And Via (6215.95mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (6100mil,2573.11mil)(6213.11mil,2460mil) on Bottom Layer And Via (6215.95mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.68mil < 4mil) Between Track (6163.11mil,2460mil)(6213.11mil,2460mil) on Bottom Layer And Via (6176.58mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.69mil < 4mil) Between Track (6163.11mil,2460mil)(6213.11mil,2460mil) on Bottom Layer And Via (6176.58mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.884mil < 4mil) Between Track (6163.11mil,2460mil)(6213.11mil,2460mil) on Bottom Layer And Via (6215.95mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.894mil < 4mil) Between Track (6163.11mil,2460mil)(6213.11mil,2460mil) on Bottom Layer And Via (6215.95mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.68mil < 4mil) Between Track (6213.11mil,2460mil)(6275mil,2460mil) on Bottom Layer And Via (6215.95mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.69mil < 4mil) Between Track (6213.11mil,2460mil)(6275mil,2460mil) on Bottom Layer And Via (6215.95mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.68mil < 4mil) Between Track (6213.11mil,2460mil)(6275mil,2460mil) on Bottom Layer And Via (6255.32mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (2.69mil < 4mil) Between Track (6213.11mil,2460mil)(6275mil,2460mil) on Bottom Layer And Via (6255.32mil,2479.69mil) from Top Layer to Bottom Layer 
Rule Violations :62

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net M_EN Between Pad R8-2(6780mil,2044.655mil) on Top Layer And Pad C12-1(6820mil,1540mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad U3-2(5712mil,1630mil) on Top Layer And Pad D2-1(6075.632mil,1862.598mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad D2-1(6075.632mil,1862.598mil) on Bottom Layer And Via (6450mil,2060mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetLED2_2 Between Pad LED2-2(6780mil,1920mil) on Top Layer And Pad R8-1(6780mil,1985.345mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net M_OUT_Y Between Pad U5-1(5445.846mil,2240mil) on Bottom Layer And Pad R13-1(5513.916mil,2115mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net M_OUT2 Between Pad R13-2(5590mil,2115mil) on Bottom Layer And Pad U5-8(5664.154mil,2240mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net M_OUT_X Between Pad U6-1(5435.846mil,2670mil) on Bottom Layer And Pad R14-1(5508.916mil,2570mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net M_OUT1 Between Pad R14-2(5585mil,2570mil) on Bottom Layer And Pad U6-8(5654.154mil,2670mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net M_OUT3 Between Pad R15-2(5590mil,2010mil) on Bottom Layer And Via (6335mil,2090mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net M_EN Between Via (6385mil,2050mil) from Top Layer to Bottom Layer And Pad R8-2(6780mil,2044.655mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Track (5510mil,1305.11mil)(5579.008mil,1305.11mil) on Top Layer And Pad U3-2(5712mil,1630mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net M_EN Between Pad U4-4(6810mil,1175mil) on Top Layer And Pad U4-2(6810mil,1408.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net M_EN Between Pad U5-3(5445.846mil,2340mil) on Bottom Layer And Pad U5-6(5664.154mil,2340mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net M_EN Between Pad U6-3(5435.846mil,2770mil) on Bottom Layer And Pad U5-3(5445.846mil,2340mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net ADC2 Between Pad U5-5(5664.154mil,2390mil) on Bottom Layer And Via (6995mil,2015.722mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net M_OUT2 Between Pad U5-8(5664.154mil,2240mil) on Bottom Layer And Via (6205mil,2835mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net M_EN Between Pad U6-3(5435.846mil,2770mil) on Bottom Layer And Pad U6-6(5654.154mil,2770mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net ADC1 Between Pad U6-5(5654.154mil,2820mil) on Bottom Layer And Via (7000mil,1925mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net M_EN Between Pad U6-6(5654.154mil,2770mil) on Bottom Layer And Pad U7-3(6150mil,2721.722mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net M_OUT1 Between Pad U6-8(5654.154mil,2670mil) on Bottom Layer And Via (6270mil,2835mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad U7-2(6100mil,2721.722mil) on Bottom Layer And Pad U7-10(6500mil,2721.722mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Track (6099.998mil,2198.276mil)(6100mil,2198.278mil) on Bottom Layer And Pad U7-11(6500mil,2198.278mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad U7-12(6450mil,2198.278mil) on Bottom Layer And Track (6450mil,2721.722mil)(6450mil,2820mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net M_EN Between Pad U7-13(6400mil,2198.278mil) on Bottom Layer And Pad U7-8(6400mil,2721.722mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Track (5865mil,1985mil)(5865mil,2360mil) on Layer 1 And Track (6100mil,2198.278mil)(6100mil,2346.89mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6097.84mil,2400.95mil) from Top Layer to Bottom Layer And Via (6097.84mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6097.84mil,2400.95mil) from Top Layer to Bottom Layer And Via (6137.21mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6097.84mil,2440.32mil) from Top Layer to Bottom Layer And Via (6097.84mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6097.84mil,2479.69mil) from Top Layer to Bottom Layer And Via (6097.84mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6097.84mil,2519.06mil) from Top Layer to Bottom Layer And Via (6137.21mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6137.21mil,2400.95mil) from Top Layer to Bottom Layer And Via (6176.58mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6137.21mil,2519.06mil) from Top Layer to Bottom Layer And Via (6176.58mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6176.58mil,2400.95mil) from Top Layer to Bottom Layer And Via (6215.95mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6176.58mil,2519.06mil) from Top Layer to Bottom Layer And Via (6215.95mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6215.95mil,2400.95mil) from Top Layer to Bottom Layer And Via (6255.32mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6215.95mil,2519.06mil) from Top Layer to Bottom Layer And Via (6255.32mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6255.32mil,2400.95mil) from Top Layer to Bottom Layer And Via (6294.69mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6255.32mil,2519.06mil) from Top Layer to Bottom Layer And Via (6294.69mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6294.69mil,2400.95mil) from Top Layer to Bottom Layer And Via (6334.66mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6294.69mil,2519.06mil) from Top Layer to Bottom Layer And Via (6334.66mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6334.66mil,2400.95mil) from Top Layer to Bottom Layer And Via (6373.43mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6334.66mil,2519.06mil) from Top Layer to Bottom Layer And Via (6373.43mil,2519.06mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6373.43mil,2400.95mil) from Top Layer to Bottom Layer And Via (6412.8mil,2399.77mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6412.8mil,2399.77mil) from Top Layer to Bottom Layer And Via (6452.17mil,2400.95mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6452.17mil,2400.95mil) from Top Layer to Bottom Layer And Via (6452.17mil,2440.32mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6452.17mil,2440.32mil) from Top Layer to Bottom Layer And Via (6452.17mil,2479.69mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6452.17mil,2479.69mil) from Top Layer to Bottom Layer And Via (6452.17mil,2519.06mil) from Top Layer to Bottom Layer 
Rule Violations :47

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=50mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.066mil < 10mil) Between Pad U1-1(7541.163mil,2207.113mil) on Top Layer And Pad U1-2(7560.859mil,2207.113mil) on Top Layer [Top Solder] Mask Sliver [1.066mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.046mil < 10mil) Between Pad U1-10(7718.336mil,2207.113mil) on Top Layer And Pad U1-11(7738.012mil,2207.113mil) on Top Layer [Top Solder] Mask Sliver [1.046mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad U1-10(7718.336mil,2207.113mil) on Top Layer And Pad U1-9(7698.642mil,2207.113mil) on Top Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad U1-11(7738.012mil,2207.113mil) on Top Layer And Pad U1-12(7757.707mil,2207.113mil) on Top Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-13(7816.757mil,2266.157mil) on Top Layer And Pad U1-14(7816.752mil,2285.847mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-14(7816.752mil,2285.847mil) on Top Layer And Pad U1-15(7816.756mil,2305.526mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-15(7816.756mil,2305.526mil) on Top Layer And Pad U1-16(7816.752mil,2325.216mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-16(7816.752mil,2325.216mil) on Top Layer And Pad U1-17(7816.756mil,2344.896mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-17(7816.756mil,2344.896mil) on Top Layer And Pad U1-18(7816.752mil,2364.586mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-18(7816.752mil,2364.586mil) on Top Layer And Pad U1-19(7816.758mil,2384.267mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-19(7816.758mil,2384.267mil) on Top Layer And Pad U1-20(7816.752mil,2403.956mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.044mil < 10mil) Between Pad U1-2(7560.859mil,2207.113mil) on Top Layer And Pad U1-3(7580.533mil,2207.113mil) on Top Layer [Top Solder] Mask Sliver [1.044mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-20(7816.752mil,2403.956mil) on Top Layer And Pad U1-21(7816.758mil,2423.637mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-21(7816.758mil,2423.637mil) on Top Layer And Pad U1-22(7816.752mil,2443.327mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-22(7816.752mil,2443.327mil) on Top Layer And Pad U1-23(7816.758mil,2463.006mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-23(7816.758mil,2463.006mil) on Top Layer And Pad U1-24(7816.752mil,2482.697mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad U1-25(7757.707mil,2541.746mil) on Top Layer And Pad U1-26(7738.012mil,2541.747mil) on Top Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.046mil < 10mil) Between Pad U1-26(7738.012mil,2541.747mil) on Top Layer And Pad U1-27(7718.337mil,2541.747mil) on Top Layer [Top Solder] Mask Sliver [1.046mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad U1-27(7718.337mil,2541.747mil) on Top Layer And Pad U1-28(7698.642mil,2541.747mil) on Top Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.046mil < 10mil) Between Pad U1-28(7698.642mil,2541.747mil) on Top Layer And Pad U1-29(7678.967mil,2541.747mil) on Top Layer [Top Solder] Mask Sliver [1.046mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad U1-29(7678.967mil,2541.747mil) on Top Layer And Pad U1-30(7659.273mil,2541.747mil) on Top Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.066mil < 10mil) Between Pad U1-3(7580.533mil,2207.113mil) on Top Layer And Pad U1-4(7600.229mil,2207.113mil) on Top Layer [Top Solder] Mask Sliver [1.066mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.044mil < 10mil) Between Pad U1-30(7659.273mil,2541.747mil) on Top Layer And Pad U1-31(7639.599mil,2541.747mil) on Top Layer [Top Solder] Mask Sliver [1.044mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.066mil < 10mil) Between Pad U1-31(7639.599mil,2541.747mil) on Top Layer And Pad U1-32(7619.902mil,2541.747mil) on Top Layer [Top Solder] Mask Sliver [1.066mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.044mil < 10mil) Between Pad U1-32(7619.902mil,2541.747mil) on Top Layer And Pad U1-33(7600.229mil,2541.747mil) on Top Layer [Top Solder] Mask Sliver [1.044mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.066mil < 10mil) Between Pad U1-33(7600.229mil,2541.747mil) on Top Layer And Pad U1-34(7580.532mil,2541.747mil) on Top Layer [Top Solder] Mask Sliver [1.066mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.044mil < 10mil) Between Pad U1-34(7580.532mil,2541.747mil) on Top Layer And Pad U1-35(7560.859mil,2541.747mil) on Top Layer [Top Solder] Mask Sliver [1.044mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.066mil < 10mil) Between Pad U1-35(7560.859mil,2541.747mil) on Top Layer And Pad U1-36(7541.162mil,2541.747mil) on Top Layer [Top Solder] Mask Sliver [1.066mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-37(7482.113mil,2482.702mil) on Top Layer And Pad U1-38(7482.118mil,2463.012mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-38(7482.118mil,2463.012mil) on Top Layer And Pad U1-39(7482.113mil,2443.332mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-39(7482.113mil,2443.332mil) on Top Layer And Pad U1-40(7482.118mil,2423.643mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.044mil < 10mil) Between Pad U1-4(7600.229mil,2207.113mil) on Top Layer And Pad U1-5(7619.902mil,2207.113mil) on Top Layer [Top Solder] Mask Sliver [1.044mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-40(7482.118mil,2423.643mil) on Top Layer And Pad U1-41(7482.113mil,2403.963mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-41(7482.113mil,2403.963mil) on Top Layer And Pad U1-42(7482.118mil,2384.273mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-42(7482.118mil,2384.273mil) on Top Layer And Pad U1-43(7482.113mil,2364.593mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-43(7482.113mil,2364.593mil) on Top Layer And Pad U1-44(7482.117mil,2344.903mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-44(7482.117mil,2344.903mil) on Top Layer And Pad U1-45(7482.113mil,2325.222mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-45(7482.113mil,2325.222mil) on Top Layer And Pad U1-46(7482.117mil,2305.532mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-46(7482.117mil,2305.532mil) on Top Layer And Pad U1-47(7482.113mil,2285.853mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-47(7482.113mil,2285.853mil) on Top Layer And Pad U1-48(7482.117mil,2266.162mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.066mil < 10mil) Between Pad U1-5(7619.902mil,2207.113mil) on Top Layer And Pad U1-6(7639.599mil,2207.113mil) on Top Layer [Top Solder] Mask Sliver [1.066mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.044mil < 10mil) Between Pad U1-6(7639.599mil,2207.113mil) on Top Layer And Pad U1-7(7659.273mil,2207.113mil) on Top Layer [Top Solder] Mask Sliver [1.044mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad U1-7(7659.273mil,2207.113mil) on Top Layer And Pad U1-8(7678.967mil,2207.113mil) on Top Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.046mil < 10mil) Between Pad U1-8(7678.967mil,2207.113mil) on Top Layer And Pad U1-9(7698.642mil,2207.113mil) on Top Layer [Top Solder] Mask Sliver [1.046mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.654mil < 10mil) Between Pad uart1-5(8384.961mil,1556.335mil) on Bottom Layer And Via (8305mil,1550mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.654mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6097.84mil,2400.95mil) from Top Layer to Bottom Layer And Via (6097.84mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6097.84mil,2400.95mil) from Top Layer to Bottom Layer And Via (6137.21mil,2400.95mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6097.84mil,2440.32mil) from Top Layer to Bottom Layer And Via (6097.84mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6097.84mil,2440.32mil) from Top Layer to Bottom Layer And Via (6137.21mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6097.84mil,2479.69mil) from Top Layer to Bottom Layer And Via (6097.84mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6097.84mil,2479.69mil) from Top Layer to Bottom Layer And Via (6137.21mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6097.84mil,2519.06mil) from Top Layer to Bottom Layer And Via (6137.21mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6137.21mil,2400.95mil) from Top Layer to Bottom Layer And Via (6137.21mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6137.21mil,2400.95mil) from Top Layer to Bottom Layer And Via (6176.58mil,2400.95mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6137.21mil,2440.32mil) from Top Layer to Bottom Layer And Via (6137.21mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6137.21mil,2440.32mil) from Top Layer to Bottom Layer And Via (6176.58mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6137.21mil,2479.69mil) from Top Layer to Bottom Layer And Via (6137.21mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6137.21mil,2479.69mil) from Top Layer to Bottom Layer And Via (6176.58mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6137.21mil,2519.06mil) from Top Layer to Bottom Layer And Via (6176.58mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6176.58mil,2400.95mil) from Top Layer to Bottom Layer And Via (6176.58mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6176.58mil,2400.95mil) from Top Layer to Bottom Layer And Via (6215.95mil,2400.95mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6176.58mil,2440.32mil) from Top Layer to Bottom Layer And Via (6176.58mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6176.58mil,2440.32mil) from Top Layer to Bottom Layer And Via (6215.95mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6176.58mil,2479.69mil) from Top Layer to Bottom Layer And Via (6176.58mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6176.58mil,2479.69mil) from Top Layer to Bottom Layer And Via (6215.95mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6176.58mil,2519.06mil) from Top Layer to Bottom Layer And Via (6215.95mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (6205mil,2835mil) from Top Layer to Bottom Layer And Via (6270mil,2835mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6215.95mil,2400.95mil) from Top Layer to Bottom Layer And Via (6215.95mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6215.95mil,2400.95mil) from Top Layer to Bottom Layer And Via (6255.32mil,2400.95mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6215.95mil,2440.32mil) from Top Layer to Bottom Layer And Via (6215.95mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6215.95mil,2440.32mil) from Top Layer to Bottom Layer And Via (6255.32mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6215.95mil,2479.69mil) from Top Layer to Bottom Layer And Via (6215.95mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6215.95mil,2479.69mil) from Top Layer to Bottom Layer And Via (6255.32mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6215.95mil,2519.06mil) from Top Layer to Bottom Layer And Via (6255.32mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6255.32mil,2400.95mil) from Top Layer to Bottom Layer And Via (6255.32mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6255.32mil,2400.95mil) from Top Layer to Bottom Layer And Via (6294.69mil,2400.95mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6255.32mil,2440.32mil) from Top Layer to Bottom Layer And Via (6255.32mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6255.32mil,2440.32mil) from Top Layer to Bottom Layer And Via (6294.69mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6255.32mil,2479.69mil) from Top Layer to Bottom Layer And Via (6255.32mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6255.32mil,2479.69mil) from Top Layer to Bottom Layer And Via (6294.69mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6255.32mil,2519.06mil) from Top Layer to Bottom Layer And Via (6294.69mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6294.69mil,2400.95mil) from Top Layer to Bottom Layer And Via (6294.69mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.97mil < 10mil) Between Via (6294.69mil,2400.95mil) from Top Layer to Bottom Layer And Via (6334.66mil,2400.95mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.97mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6294.69mil,2440.32mil) from Top Layer to Bottom Layer And Via (6294.69mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.97mil < 10mil) Between Via (6294.69mil,2440.32mil) from Top Layer to Bottom Layer And Via (6334.66mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.97mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6294.69mil,2479.69mil) from Top Layer to Bottom Layer And Via (6294.69mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.97mil < 10mil) Between Via (6294.69mil,2479.69mil) from Top Layer to Bottom Layer And Via (6334.66mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.97mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.97mil < 10mil) Between Via (6294.69mil,2519.06mil) from Top Layer to Bottom Layer And Via (6334.66mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.97mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6334.66mil,2400.95mil) from Top Layer to Bottom Layer And Via (6334.66mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.77mil < 10mil) Between Via (6334.66mil,2400.95mil) from Top Layer to Bottom Layer And Via (6373.43mil,2400.95mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.77mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6334.66mil,2440.32mil) from Top Layer to Bottom Layer And Via (6334.66mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.77mil < 10mil) Between Via (6334.66mil,2440.32mil) from Top Layer to Bottom Layer And Via (6373.43mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.77mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6334.66mil,2479.69mil) from Top Layer to Bottom Layer And Via (6334.66mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.77mil < 10mil) Between Via (6334.66mil,2479.69mil) from Top Layer to Bottom Layer And Via (6373.43mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.77mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.77mil < 10mil) Between Via (6334.66mil,2519.06mil) from Top Layer to Bottom Layer And Via (6373.43mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.77mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.031mil < 10mil) Between Via (6335mil,2090mil) from Top Layer to Bottom Layer And Via (6385mil,2050mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.031mil] / [Bottom Solder] Mask Sliver [6.031mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6373.43mil,2400.95mil) from Top Layer to Bottom Layer And Via (6373.43mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.388mil < 10mil) Between Via (6373.43mil,2400.95mil) from Top Layer to Bottom Layer And Via (6412.8mil,2399.77mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.388mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6373.43mil,2440.32mil) from Top Layer to Bottom Layer And Via (6373.43mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.388mil < 10mil) Between Via (6373.43mil,2440.32mil) from Top Layer to Bottom Layer And Via (6412.8mil,2439.13mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.388mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6373.43mil,2479.69mil) from Top Layer to Bottom Layer And Via (6373.43mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.388mil < 10mil) Between Via (6373.43mil,2479.69mil) from Top Layer to Bottom Layer And Via (6412.8mil,2478.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.388mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.388mil < 10mil) Between Via (6373.43mil,2519.06mil) from Top Layer to Bottom Layer And Via (6412.8mil,2517.87mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.388mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.765mil < 10mil) Between Via (6385mil,2050mil) from Top Layer to Bottom Layer And Via (6450mil,2060mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.765mil] / [Bottom Solder] Mask Sliver [7.765mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.36mil < 10mil) Between Via (6412.8mil,2399.77mil) from Top Layer to Bottom Layer And Via (6412.8mil,2439.13mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.36mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.388mil < 10mil) Between Via (6412.8mil,2399.77mil) from Top Layer to Bottom Layer And Via (6452.17mil,2400.95mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.388mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6412.8mil,2439.13mil) from Top Layer to Bottom Layer And Via (6412.8mil,2478.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.388mil < 10mil) Between Via (6412.8mil,2439.13mil) from Top Layer to Bottom Layer And Via (6452.17mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.388mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6412.8mil,2478.5mil) from Top Layer to Bottom Layer And Via (6412.8mil,2517.87mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.388mil < 10mil) Between Via (6412.8mil,2478.5mil) from Top Layer to Bottom Layer And Via (6452.17mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.388mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.388mil < 10mil) Between Via (6412.8mil,2517.87mil) from Top Layer to Bottom Layer And Via (6452.17mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.388mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6452.17mil,2400.95mil) from Top Layer to Bottom Layer And Via (6452.17mil,2440.32mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6452.17mil,2440.32mil) from Top Layer to Bottom Layer And Via (6452.17mil,2479.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (6452.17mil,2479.69mil) from Top Layer to Bottom Layer And Via (6452.17mil,2519.06mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (7940mil,2155mil) from Top Layer to Bottom Layer And Via (7940mil,2215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
Rule Violations :115

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (5398.673mil,1209.244mil) on Top Overlay And Pad C11-1(5428.248mil,1240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (5398.673mil,1351.858mil) on Top Overlay And Pad C11-2(5428.248mil,1321.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Arc (5445.85mil,2210.61mil) on Bottom Overlay And Pad U5-1(5445.846mil,2240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (5457.823mil,1209.244mil) on Top Overlay And Pad C11-1(5428.248mil,1240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (5457.823mil,1351.858mil) on Top Overlay And Pad C11-2(5428.248mil,1321.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (5494.031mil,1234.418mil) on Top Overlay And Pad C10-1(5510mil,1250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (5494.26mil,1320.082mil) on Top Overlay And Pad C10-2(5510mil,1305.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (5517.527mil,1508.191mil) on Top Overlay And Pad C16-2(5502.555mil,1523.947mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (5517.527mil,1539.687mil) on Top Overlay And Pad C16-2(5502.555mil,1523.947mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (5525.527mil,1234.418mil) on Top Overlay And Pad C10-1(5510mil,1250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (5525.756mil,1320.082mil) on Top Overlay And Pad C10-2(5510mil,1305.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (5565.425mil,1209.244mil) on Top Overlay And Pad C9-1(5595mil,1240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (5565.425mil,1351.858mil) on Top Overlay And Pad C9-2(5595mil,1321.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (5624.575mil,1209.244mil) on Top Overlay And Pad C9-1(5595mil,1240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (5624.575mil,1351.858mil) on Top Overlay And Pad C9-2(5595mil,1321.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (5769.308mil,1748.253mil) on Top Overlay And Pad C8-1(5784.89mil,1763.78mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (5769.308mil,1779.748mil) on Top Overlay And Pad C8-1(5784.89mil,1763.78mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (5854.972mil,1748.024mil) on Top Overlay And Pad C8-2(5840mil,1763.78mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (5854.972mil,1779.52mil) on Top Overlay And Pad C8-2(5840mil,1763.78mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.749mil < 10mil) Between Arc (6019.37mil,2721.72mil) on Bottom Overlay And Pad U7-1(6050mil,2721.722mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (6205.425mil,1949.244mil) on Bottom Overlay And Pad C20-2(6235mil,1980mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (6205.425mil,2091.858mil) on Bottom Overlay And Pad C20-1(6235mil,2061.102mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (6264.575mil,1949.244mil) on Bottom Overlay And Pad C20-2(6235mil,1980mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (6264.575mil,2091.858mil) on Bottom Overlay And Pad C20-1(6235mil,2061.102mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (6329.244mil,1910.425mil) on Bottom Overlay And Pad C21-2(6360mil,1940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (6329.244mil,1969.575mil) on Bottom Overlay And Pad C21-2(6360mil,1940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (6404.031mil,1751.863mil) on Top Overlay And Pad C14-1(6420mil,1767.445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (6404.26mil,1837.527mil) on Top Overlay And Pad C14-2(6420mil,1822.555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (6435.527mil,1751.863mil) on Top Overlay And Pad C14-1(6420mil,1767.445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (6435.756mil,1837.527mil) on Top Overlay And Pad C14-2(6420mil,1822.555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (6471.858mil,1910.425mil) on Bottom Overlay And Pad C21-1(6441.102mil,1940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (6471.858mil,1969.575mil) on Bottom Overlay And Pad C21-1(6441.102mil,1940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (6494.031mil,1754.418mil) on Top Overlay And Pad C15-1(6510mil,1770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (6494.26mil,1840.082mil) on Top Overlay And Pad C15-2(6510mil,1825.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (6525.527mil,1754.418mil) on Top Overlay And Pad C15-1(6510mil,1770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (6525.756mil,1840.082mil) on Top Overlay And Pad C15-2(6510mil,1825.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (6662.473mil,1524.26mil) on Top Overlay And Pad C13-2(6677.445mil,1540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (6662.473mil,1555.756mil) on Top Overlay And Pad C13-2(6677.445mil,1540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (6748.137mil,1524.031mil) on Top Overlay And Pad C13-1(6732.555mil,1540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (6748.137mil,1555.527mil) on Top Overlay And Pad C13-1(6732.555mil,1540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (7273.142mil,1985.425mil) on Top Overlay And Pad C6-1(7303.898mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (7273.142mil,2044.575mil) on Top Overlay And Pad C6-1(7303.898mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (7278.142mil,1740.425mil) on Top Overlay And Pad C5-1(7308.898mil,1770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (7278.142mil,1799.575mil) on Top Overlay And Pad C5-1(7308.898mil,1770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (7420.756mil,1740.425mil) on Top Overlay And Pad C5-2(7390mil,1770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (7420.756mil,1799.575mil) on Top Overlay And Pad C5-2(7390mil,1770mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (7489.244mil,2670.425mil) on Top Overlay And Pad C1-1(7520mil,2700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (7489.244mil,2729.575mil) on Top Overlay And Pad C1-1(7520mil,2700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.633mil < 10mil) Between Arc (7516.02mil,2206.713mil) on Top Overlay And Pad U1-1(7541.163mil,2207.113mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.633mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (7631.858mil,2670.425mil) on Top Overlay And Pad C1-2(7601.102mil,2700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Arc (7631.858mil,2729.575mil) on Top Overlay And Pad C1-2(7601.102mil,2700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C10-1(5510mil,1250mil) on Top Layer And Track (5481.833mil,1234.42mil)(5481.833mil,1265.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C10-1(5510mil,1250mil) on Top Layer And Track (5494.031mil,1222.222mil)(5525.526mil,1222.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C10-1(5510mil,1250mil) on Top Layer And Track (5537.723mil,1234.42mil)(5537.723mil,1265.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C10-2(5510mil,1305.11mil) on Top Layer And Track (5482.062mil,1288.589mil)(5482.062mil,1320.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C10-2(5510mil,1305.11mil) on Top Layer And Track (5494.261mil,1332.28mil)(5525.758mil,1332.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C10-2(5510mil,1305.11mil) on Top Layer And Track (5537.954mil,1288.589mil)(5537.954mil,1320.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(7520mil,2700mil) on Top Layer And Track (7483.244mil,2670.424mil)(7483.244mil,2729.574mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.488mil < 10mil) Between Pad C1-1(7520mil,2700mil) on Top Layer And Track (7489.244mil,2664.424mil)(7544.756mil,2664.424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C1-1(7520mil,2700mil) on Top Layer And Track (7489.244mil,2735.574mil)(7544.756mil,2735.574mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C11-1(5428.248mil,1240mil) on Top Layer And Track (5392.673mil,1209.244mil)(5392.673mil,1264.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(5428.248mil,1240mil) on Top Layer And Track (5398.673mil,1203.244mil)(5457.823mil,1203.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(5428.248mil,1240mil) on Top Layer And Track (5463.823mil,1209.244mil)(5463.823mil,1264.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(5428.248mil,1321.102mil) on Top Layer And Track (5392.673mil,1296.346mil)(5392.673mil,1351.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(5428.248mil,1321.102mil) on Top Layer And Track (5398.673mil,1357.858mil)(5457.823mil,1357.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(5428.248mil,1321.102mil) on Top Layer And Track (5463.823mil,1296.346mil)(5463.823mil,1351.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C1-2(7601.102mil,2700mil) on Top Layer And Track (7576.346mil,2664.424mil)(7631.858mil,2664.424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C1-2(7601.102mil,2700mil) on Top Layer And Track (7576.346mil,2735.574mil)(7631.858mil,2735.574mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(7601.102mil,2700mil) on Top Layer And Track (7637.858mil,2670.424mil)(7637.858mil,2729.574mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(6820mil,1540mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(6820mil,1540mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.433mil < 10mil) Between Pad C12-1(6820mil,1540mil) on Top Layer And Text "U4" (6686mil,1520.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.985mil < 10mil) Between Pad C12-1(6820mil,1540mil) on Top Layer And Track (6820.397mil,1505.503mil)(6952.379mil,1505.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.985mil < 10mil) Between Pad C12-1(6820mil,1540mil) on Top Layer And Track (6820.397mil,1574.497mil)(6952.379mil,1574.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C12-1(6820mil,1540mil) on Top Layer And Track (6862.596mil,1505.503mil)(6862.596mil,1574.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.985mil < 10mil) Between Pad C12-2(6952.776mil,1540mil) on Top Layer And Track (6820.397mil,1505.503mil)(6952.379mil,1505.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.985mil < 10mil) Between Pad C12-2(6952.776mil,1540mil) on Top Layer And Track (6820.397mil,1574.497mil)(6952.379mil,1574.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-1(6732.555mil,1540mil) on Top Layer And Text "U4" (6686mil,1520.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C13-1(6732.555mil,1540mil) on Top Layer And Track (6716.639mil,1511.833mil)(6748.135mil,1511.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C13-1(6732.555mil,1540mil) on Top Layer And Track (6716.639mil,1567.723mil)(6748.135mil,1567.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C13-1(6732.555mil,1540mil) on Top Layer And Track (6760.333mil,1524.031mil)(6760.333mil,1555.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(6677.445mil,1540mil) on Top Layer And Text "U4" (6686mil,1520.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C13-2(6677.445mil,1540mil) on Top Layer And Track (6650.275mil,1524.261mil)(6650.275mil,1555.758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C13-2(6677.445mil,1540mil) on Top Layer And Track (6662.471mil,1512.062mil)(6693.966mil,1512.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C13-2(6677.445mil,1540mil) on Top Layer And Track (6662.471mil,1567.954mil)(6693.966mil,1567.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C14-1(6420mil,1767.445mil) on Top Layer And Track (6391.833mil,1751.865mil)(6391.833mil,1783.361mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C14-1(6420mil,1767.445mil) on Top Layer And Track (6404.031mil,1739.667mil)(6435.526mil,1739.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C14-1(6420mil,1767.445mil) on Top Layer And Track (6447.723mil,1751.865mil)(6447.723mil,1783.361mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C14-2(6420mil,1822.555mil) on Top Layer And Track (6392.062mil,1806.034mil)(6392.062mil,1837.529mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C14-2(6420mil,1822.555mil) on Top Layer And Track (6404.261mil,1849.725mil)(6435.758mil,1849.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C14-2(6420mil,1822.555mil) on Top Layer And Track (6447.954mil,1806.034mil)(6447.954mil,1837.529mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C15-1(6510mil,1770mil) on Top Layer And Track (6481.833mil,1754.42mil)(6481.833mil,1785.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C15-1(6510mil,1770mil) on Top Layer And Track (6494.031mil,1742.222mil)(6525.526mil,1742.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C15-1(6510mil,1770mil) on Top Layer And Track (6537.723mil,1754.42mil)(6537.723mil,1785.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C15-2(6510mil,1825.11mil) on Top Layer And Track (6482.062mil,1808.589mil)(6482.062mil,1840.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C15-2(6510mil,1825.11mil) on Top Layer And Track (6494.261mil,1852.28mil)(6525.758mil,1852.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C15-2(6510mil,1825.11mil) on Top Layer And Track (6537.954mil,1808.589mil)(6537.954mil,1840.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad C16-2(5502.555mil,1523.947mil) on Top Layer And Track (5486.034mil,1495.993mil)(5517.529mil,1495.993mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C16-2(5502.555mil,1523.947mil) on Top Layer And Track (5486.034mil,1551.885mil)(5517.529mil,1551.885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C16-2(5502.555mil,1523.947mil) on Top Layer And Track (5529.725mil,1508.189mil)(5529.725mil,1539.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-1(6235mil,2061.102mil) on Bottom Layer And Track (6199.425mil,2036.346mil)(6199.425mil,2091.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-1(6235mil,2061.102mil) on Bottom Layer And Track (6205.425mil,2097.858mil)(6264.575mil,2097.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-1(6235mil,2061.102mil) on Bottom Layer And Track (6270.575mil,2036.346mil)(6270.575mil,2091.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C20-2(6235mil,1980mil) on Bottom Layer And Track (6199.425mil,1949.244mil)(6199.425mil,2004.756mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-2(6235mil,1980mil) on Bottom Layer And Track (6205.425mil,1943.244mil)(6264.575mil,1943.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-2(6235mil,1980mil) on Bottom Layer And Track (6270.575mil,1949.244mil)(6270.575mil,2004.756mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-1(6441.102mil,1940mil) on Bottom Layer And Track (6416.346mil,1904.425mil)(6471.858mil,1904.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-1(6441.102mil,1940mil) on Bottom Layer And Track (6416.346mil,1975.575mil)(6471.858mil,1975.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-1(6441.102mil,1940mil) on Bottom Layer And Track (6477.858mil,1910.425mil)(6477.858mil,1969.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-2(6360mil,1940mil) on Bottom Layer And Track (6323.244mil,1910.425mil)(6323.244mil,1969.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C21-2(6360mil,1940mil) on Bottom Layer And Track (6329.244mil,1904.425mil)(6384.756mil,1904.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-2(6360mil,1940mil) on Bottom Layer And Track (6329.244mil,1975.575mil)(6384.756mil,1975.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(7308.898mil,1770mil) on Top Layer And Track (7272.142mil,1740.424mil)(7272.142mil,1799.574mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.488mil < 10mil) Between Pad C5-1(7308.898mil,1770mil) on Top Layer And Track (7278.142mil,1734.424mil)(7333.654mil,1734.424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C5-1(7308.898mil,1770mil) on Top Layer And Track (7278.142mil,1805.574mil)(7333.654mil,1805.574mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C5-2(7390mil,1770mil) on Top Layer And Track (7365.244mil,1734.424mil)(7420.756mil,1734.424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.999mil < 10mil) Between Pad C5-2(7390mil,1770mil) on Top Layer And Track (7365.244mil,1805.574mil)(7420.756mil,1805.574mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(7390mil,1770mil) on Top Layer And Track (7426.756mil,1740.424mil)(7426.756mil,1799.574mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(7303.898mil,2015mil) on Top Layer And Track (7267.142mil,1985.425mil)(7267.142mil,2044.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C6-1(7303.898mil,2015mil) on Top Layer And Track (7273.142mil,1979.425mil)(7328.654mil,1979.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(7303.898mil,2015mil) on Top Layer And Track (7273.142mil,2050.575mil)(7328.654mil,2050.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(5784.89mil,1763.78mil) on Top Layer And Text "U3" (5679.5mil,1751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad C8-1(5784.89mil,1763.78mil) on Top Layer And Track (5757.112mil,1748.254mil)(5757.112mil,1779.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C8-1(5784.89mil,1763.78mil) on Top Layer And Track (5769.31mil,1736.056mil)(5800.806mil,1736.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C8-1(5784.89mil,1763.78mil) on Top Layer And Track (5769.31mil,1791.947mil)(5800.806mil,1791.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad C8-2(5840mil,1763.78mil) on Top Layer And Track (5823.479mil,1735.825mil)(5854.974mil,1735.825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C8-2(5840mil,1763.78mil) on Top Layer And Track (5823.479mil,1791.717mil)(5854.974mil,1791.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C8-2(5840mil,1763.78mil) on Top Layer And Track (5867.17mil,1748.022mil)(5867.17mil,1779.518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C9-1(5595mil,1240mil) on Top Layer And Track (5559.425mil,1209.244mil)(5559.425mil,1264.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(5595mil,1240mil) on Top Layer And Track (5565.425mil,1203.244mil)(5624.575mil,1203.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(5595mil,1240mil) on Top Layer And Track (5630.575mil,1209.244mil)(5630.575mil,1264.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(5595mil,1321.102mil) on Top Layer And Track (5559.425mil,1296.346mil)(5559.425mil,1351.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(5595mil,1321.102mil) on Top Layer And Track (5565.425mil,1357.858mil)(5624.575mil,1357.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(5595mil,1321.102mil) on Top Layer And Track (5630.575mil,1296.346mil)(5630.575mil,1351.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.914mil < 10mil) Between Pad D1-2(5720mil,1235mil) on Top Layer And Track (5664.298mil,1219.256mil)(5673.716mil,1219.519mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.362mil < 10mil) Between Pad D1-2(5720mil,1235mil) on Top Layer And Track (5766.732mil,1219.142mil)(5776.15mil,1219.405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.725mil < 10mil) Between Pad D2-2(6075.632mil,1937.402mil) on Bottom Layer And Track (6086.409mil,1882.071mil)(6086.409mil,1917.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D2-2(6075.632mil,1937.402mil) on Bottom Layer And Track (6086.409mil,1960.087mil)(6143.591mil,1960.087mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.692mil < 10mil) Between Pad D2-3(6154.368mil,1900mil) on Bottom Layer And Track (6143.591mil,1839.913mil)(6143.591mil,1880.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.692mil < 10mil) Between Pad D2-3(6154.368mil,1900mil) on Bottom Layer And Track (6143.591mil,1919.472mil)(6143.591mil,1960.087mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad i1-2(8260.038mil,1925.397mil) on Bottom Layer And Track (8299.37mil,1898.17mil)(8299.37mil,1903.405mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad i1-2(8260.038mil,1925.397mil) on Bottom Layer And Track (8299.37mil,1947.389mil)(8299.37mil,1952.619mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad i1-3(8260.038mil,1974.611mil) on Bottom Layer And Track (8299.37mil,1947.389mil)(8299.37mil,1952.619mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad i1-3(8260.038mil,1974.611mil) on Bottom Layer And Track (8299.37mil,1996.603mil)(8299.37mil,2001.824mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad i1-4(8260.038mil,2023.816mil) on Bottom Layer And Track (8299.37mil,1996.603mil)(8299.37mil,2001.824mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad i1-4(8260.038mil,2023.816mil) on Bottom Layer And Track (8299.37mil,2045.808mil)(8299.37mil,2110.432mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad i1-5(8389.961mil,2116.335mil) on Bottom Layer And Track (8299.37mil,2110.432mil)(8337.554mil,2110.432mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad i1-5(8389.961mil,2116.335mil) on Bottom Layer And Track (8442.368mil,2110.432mil)(8496.221mil,2110.432mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad i1-6(8389.961mil,1783.661mil) on Bottom Layer And Track (8299.37mil,1789.568mil)(8337.554mil,1789.568mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad i1-6(8389.961mil,1783.661mil) on Bottom Layer And Track (8442.368mil,1789.568mil)(8496.221mil,1789.568mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.332mil < 10mil) Between Pad L1-2(6240mil,1825.67mil) on Top Layer And Track (6141.58mil,1851.255mil)(6149.228mil,1851.255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.332mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.105mil < 10mil) Between Pad L1-2(6240mil,1825.67mil) on Top Layer And Track (6330.782mil,1851.255mil)(6338.43mil,1851.255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad LED1-2(7279.812mil,2110mil) on Top Layer And Track (7248.612mil,2149.95mil)(7308.612mil,2149.95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad LED1-2(7279.812mil,2110mil) on Top Layer And Track (7249.612mil,2068.95mil)(7307.612mil,2068.95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.734mil < 10mil) Between Pad LED2-1(6780.276mil,1857.049mil) on Top Layer And Track (6750.443mil,1841.687mil)(6762.252mil,1829.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED2-1(6780.276mil,1857.049mil) on Top Layer And Track (6762.252mil,1829.878mil)(6766.195mil,1829.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.694mil < 10mil) Between Pad LED2-1(6780.276mil,1857.049mil) on Top Layer And Track (6766.195mil,1829.878mil)(6793.752mil,1829.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.694mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED2-1(6780.276mil,1857.049mil) on Top Layer And Track (6766.496mil,1897.202mil)(6779.882mil,1883.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED2-1(6780.276mil,1857.049mil) on Top Layer And Track (6779.882mil,1883.816mil)(6779.882mil,1897.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED2-1(6780.276mil,1857.049mil) on Top Layer And Track (6779.882mil,1883.816mil)(6792.876mil,1896.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED2-1(6780.276mil,1857.049mil) on Top Layer And Track (6793.752mil,1829.878mil)(6797.69mil,1829.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.303mil < 10mil) Between Pad LED2-1(6780.276mil,1857.049mil) on Top Layer And Track (6797.69mil,1829.878mil)(6809.503mil,1841.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LED2-2(6780mil,1920mil) on Top Layer And Track (6750.356mil,1943.267mil)(6808.621mil,1943.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED2-2(6780mil,1920mil) on Top Layer And Track (6766.103mil,1897.202mil)(6766.496mil,1897.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.66mil < 10mil) Between Pad LED2-2(6780mil,1920mil) on Top Layer And Track (6766.103mil,1897.202mil)(6792.876mil,1897.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.66mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED2-2(6780mil,1920mil) on Top Layer And Track (6766.496mil,1897.202mil)(6779.882mil,1883.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED2-2(6780mil,1920mil) on Top Layer And Track (6779.882mil,1883.816mil)(6779.882mil,1897.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.024mil < 10mil) Between Pad LED2-2(6780mil,1920mil) on Top Layer And Track (6779.882mil,1883.816mil)(6792.876mil,1896.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.66mil < 10mil) Between Pad LED2-2(6780mil,1920mil) on Top Layer And Track (6792.876mil,1896.81mil)(6792.876mil,1897.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.66mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R10-1(5445mil,1595mil) on Top Layer And Track (5418.992mil,1570.124mil)(5418.992mil,1607.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(5445mil,1595mil) on Top Layer And Track (5418.992mil,1570.124mil)(5471.008mil,1570.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(5445mil,1595mil) on Top Layer And Track (5471.008mil,1570.124mil)(5471.008mil,1607.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(5445mil,1654.31mil) on Top Layer And Track (5418.992mil,1641.435mil)(5418.992mil,1679.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(5445mil,1654.31mil) on Top Layer And Track (5418.992mil,1679.186mil)(5471.008mil,1679.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(5445mil,1654.31mil) on Top Layer And Track (5471.008mil,1641.435mil)(5471.008mil,1679.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(6520.69mil,1695mil) on Top Layer And Track (6495.814mil,1668.992mil)(6495.814mil,1721.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R11-1(6520.69mil,1695mil) on Top Layer And Track (6495.814mil,1668.992mil)(6533.565mil,1668.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(6520.69mil,1695mil) on Top Layer And Track (6495.814mil,1721.008mil)(6533.565mil,1721.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(6580mil,1695mil) on Top Layer And Track (6567.125mil,1668.992mil)(6604.876mil,1668.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(6580mil,1695mil) on Top Layer And Track (6567.125mil,1721.008mil)(6604.876mil,1721.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(6580mil,1695mil) on Top Layer And Track (6604.876mil,1668.992mil)(6604.876mil,1721.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(5513.916mil,2115mil) on Bottom Layer And Text "R15" (5640mil,2079.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(5513.916mil,2115mil) on Bottom Layer And Track (5482.622mil,2078.894mil)(5482.622mil,2151.106mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Pad R13-1(5513.916mil,2115mil) on Bottom Layer And Track (5482.622mil,2078.894mil)(5533.21mil,2078.894mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(5513.916mil,2115mil) on Bottom Layer And Track (5482.622mil,2151.106mil)(5533.21mil,2151.106mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(5590mil,2115mil) on Bottom Layer And Text "R15" (5640mil,2079.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(5590mil,2115mil) on Bottom Layer And Track (5570.706mil,2078.894mil)(5621.294mil,2078.894mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(5590mil,2115mil) on Bottom Layer And Track (5570.706mil,2151.106mil)(5621.294mil,2151.106mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(5590mil,2115mil) on Bottom Layer And Track (5621.294mil,2078.894mil)(5621.294mil,2151.106mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.894mil < 10mil) Between Pad R2-1(7448.916mil,2110mil) on Top Layer And Text "R2" (7435mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(7448.916mil,2110mil) on Top Layer And Track (7417.622mil,2073.894mil)(7417.622mil,2146.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Pad R2-1(7448.916mil,2110mil) on Top Layer And Track (7417.622mil,2073.894mil)(7468.21mil,2073.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(7448.916mil,2110mil) on Top Layer And Track (7417.622mil,2146.106mil)(7468.21mil,2146.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.894mil < 10mil) Between Pad R2-2(7525mil,2110mil) on Top Layer And Text "R2" (7435mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(7525mil,2110mil) on Top Layer And Track (7505.706mil,2073.894mil)(7556.294mil,2073.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(7525mil,2110mil) on Top Layer And Track (7505.706mil,2146.106mil)(7556.294mil,2146.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(7525mil,2110mil) on Top Layer And Track (7556.294mil,2073.894mil)(7556.294mil,2146.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(7385mil,1931.084mil) on Top Layer And Track (7348.894mil,1911.79mil)(7348.894mil,1962.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(7385mil,1931.084mil) on Top Layer And Track (7348.894mil,1962.378mil)(7421.106mil,1962.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(7385mil,1931.084mil) on Top Layer And Track (7421.106mil,1911.79mil)(7421.106mil,1962.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.486mil < 10mil) Between Pad R3-2(7385mil,1855mil) on Top Layer And Track (7348.894mil,1823.706mil)(7348.894mil,1874.294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(7385mil,1855mil) on Top Layer And Track (7348.894mil,1823.706mil)(7421.106mil,1823.706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(7385mil,1855mil) on Top Layer And Track (7421.106mil,1823.706mil)(7421.106mil,1874.294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R6-1(6581.972mil,1770.69mil) on Top Layer And Track (6555.964mil,1745.814mil)(6555.964mil,1783.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(6581.972mil,1770.69mil) on Top Layer And Track (6555.964mil,1745.814mil)(6607.98mil,1745.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(6581.972mil,1770.69mil) on Top Layer And Track (6607.98mil,1745.814mil)(6607.98mil,1783.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(6581.972mil,1830mil) on Top Layer And Track (6555.964mil,1817.125mil)(6555.964mil,1854.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(6581.972mil,1830mil) on Top Layer And Track (6555.964mil,1854.876mil)(6607.98mil,1854.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(6581.972mil,1830mil) on Top Layer And Track (6607.98mil,1817.125mil)(6607.98mil,1854.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R7-1(5445mil,1720.69mil) on Top Layer And Track (5418.992mil,1695.814mil)(5418.992mil,1733.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(5445mil,1720.69mil) on Top Layer And Track (5418.992mil,1695.814mil)(5471.008mil,1695.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(5445mil,1720.69mil) on Top Layer And Track (5471.008mil,1695.814mil)(5471.008mil,1733.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(5445mil,1780mil) on Top Layer And Track (5418.992mil,1767.125mil)(5418.992mil,1804.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(5445mil,1780mil) on Top Layer And Track (5418.992mil,1804.876mil)(5471.008mil,1804.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(5445mil,1780mil) on Top Layer And Track (5471.008mil,1767.125mil)(5471.008mil,1804.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(5250mil,1630mil) on Top Layer And Track (5230.706mil,1593.894mil)(5281.294mil,1593.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(5250mil,1630mil) on Top Layer And Track (5230.706mil,1666.106mil)(5281.294mil,1666.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(5250mil,1630mil) on Top Layer And Track (5281.294mil,1593.894mil)(5281.294mil,1666.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad swd1-5(8389.96mil,2656.336mil) on Bottom Layer And Track (8299.37mil,2650.432mil)(8337.554mil,2650.432mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad swd1-5(8389.96mil,2656.336mil) on Bottom Layer And Track (8442.368mil,2650.432mil)(8496.22mil,2650.432mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad swd1-6(8389.96mil,2323.662mil) on Bottom Layer And Track (8299.37mil,2329.568mil)(8337.554mil,2329.568mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad swd1-6(8389.96mil,2323.662mil) on Bottom Layer And Track (8442.368mil,2329.568mil)(8496.22mil,2329.568mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-1(7541.163mil,2207.113mil) on Top Layer And Text "LED1" (7360mil,2165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-1(7541.163mil,2207.113mil) on Top Layer And Text "R2" (7435mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.905mil < 10mil) Between Pad U1-1(7541.163mil,2207.113mil) on Top Layer And Track (7518.435mil,2243.928mil)(7779.434mil,2243.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.905mil < 10mil) Between Pad U1-12(7757.707mil,2207.113mil) on Top Layer And Track (7518.435mil,2243.928mil)(7779.434mil,2243.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.93mil < 10mil) Between Pad U1-13(7816.757mil,2266.157mil) on Top Layer And Track (7779.434mil,2243.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.926mil < 10mil) Between Pad U1-14(7816.752mil,2285.847mil) on Top Layer And Track (7779.434mil,2243.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.93mil < 10mil) Between Pad U1-15(7816.756mil,2305.526mil) on Top Layer And Track (7779.434mil,2243.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.926mil < 10mil) Between Pad U1-16(7816.752mil,2325.216mil) on Top Layer And Track (7779.434mil,2243.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.93mil < 10mil) Between Pad U1-17(7816.756mil,2344.896mil) on Top Layer And Track (7779.434mil,2243.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.926mil < 10mil) Between Pad U1-18(7816.752mil,2364.586mil) on Top Layer And Track (7779.434mil,2243.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.159mil < 10mil) Between Pad U1-2(7560.859mil,2207.113mil) on Top Layer And Text "LED1" (7360mil,2165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.905mil < 10mil) Between Pad U1-2(7560.859mil,2207.113mil) on Top Layer And Track (7518.435mil,2243.928mil)(7779.434mil,2243.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.624mil < 10mil) Between Pad U1-28(7698.642mil,2541.747mil) on Top Layer And Track (7535.435mil,2505.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.624mil < 10mil) Between Pad U1-29(7678.967mil,2541.747mil) on Top Layer And Track (7535.435mil,2505.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.624mil < 10mil) Between Pad U1-30(7659.273mil,2541.747mil) on Top Layer And Track (7535.435mil,2505.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.624mil < 10mil) Between Pad U1-31(7639.599mil,2541.747mil) on Top Layer And Track (7535.435mil,2505.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.624mil < 10mil) Between Pad U1-32(7619.902mil,2541.747mil) on Top Layer And Track (7535.435mil,2505.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.624mil < 10mil) Between Pad U1-33(7600.229mil,2541.747mil) on Top Layer And Track (7535.435mil,2505.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.624mil < 10mil) Between Pad U1-34(7580.532mil,2541.747mil) on Top Layer And Track (7535.435mil,2505.928mil)(7779.434mil,2505.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U1-44(7482.117mil,2344.903mil) on Top Layer And Track (7518.434mil,2505.928mil)(7518.435mil,2243.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.172mil < 10mil) Between Pad U1-45(7482.113mil,2325.222mil) on Top Layer And Track (7518.434mil,2505.928mil)(7518.435mil,2243.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U1-46(7482.117mil,2305.532mil) on Top Layer And Track (7518.434mil,2505.928mil)(7518.435mil,2243.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.172mil < 10mil) Between Pad U1-47(7482.113mil,2285.853mil) on Top Layer And Track (7518.434mil,2505.928mil)(7518.435mil,2243.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U1-48(7482.117mil,2266.162mil) on Top Layer And Track (7518.434mil,2505.928mil)(7518.435mil,2243.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U2-1(7956.614mil,1480.551mil) on Bottom Layer And Track (7898.992mil,1259.047mil)(7898.992mil,1520.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U2-2(7956.614mil,1390mil) on Bottom Layer And Track (7898.992mil,1259.047mil)(7898.992mil,1520.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U2-3(7956.614mil,1299.449mil) on Bottom Layer And Track (7898.992mil,1259.047mil)(7898.992mil,1520.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.613mil < 10mil) Between Pad U3-5(5925mil,1530mil) on Top Layer And Track (5731.886mil,1506.575mil)(5905.114mil,1506.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.613mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Pad U3-5(5925mil,1530mil) on Top Layer And Track (5905.114mil,1506.575mil)(5905.114mil,1509.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Pad U3-5(5925mil,1530mil) on Top Layer And Track (5905.114mil,1550.289mil)(5905.114mil,1559.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Pad U3-6(5925mil,1580mil) on Top Layer And Track (5905.114mil,1550.289mil)(5905.114mil,1559.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Pad U3-6(5925mil,1580mil) on Top Layer And Track (5905.114mil,1600.289mil)(5905.114mil,1609.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.076mil < 10mil) Between Pad U5-1(5445.846mil,2240mil) on Bottom Layer And Text "R13" (5640mil,2184mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.076mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.386mil < 10mil) Between Pad U5-1(5445.846mil,2240mil) on Bottom Layer And Track (5495.102mil,2215.543mil)(5495.102mil,2414.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.386mil < 10mil) Between Pad U5-2(5445.846mil,2290mil) on Bottom Layer And Track (5495.102mil,2215.543mil)(5495.102mil,2414.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.386mil < 10mil) Between Pad U5-3(5445.846mil,2340mil) on Bottom Layer And Track (5495.102mil,2215.543mil)(5495.102mil,2414.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.386mil < 10mil) Between Pad U5-4(5445.846mil,2390mil) on Bottom Layer And Track (5495.102mil,2215.543mil)(5495.102mil,2414.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.896mil < 10mil) Between Pad U6-5(5654.154mil,2820mil) on Bottom Layer And Track (5604.898mil,2645.543mil)(5604.898mil,2844.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.761mil < 10mil) Between Pad U7-1(6050mil,2721.722mil) on Bottom Layer And Track (5959.008mil,2659.661mil)(6590.992mil,2659.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.761mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad U7-12(6450mil,2198.278mil) on Bottom Layer And Track (5959.008mil,2260.339mil)(6590.992mil,2260.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad U7-13(6400mil,2198.278mil) on Bottom Layer And Track (5959.008mil,2260.339mil)(6590.992mil,2260.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-14(6350mil,2198.278mil) on Bottom Layer And Text "C20" (6366mil,2130.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad U7-14(6350mil,2198.278mil) on Bottom Layer And Track (5959.008mil,2260.339mil)(6590.992mil,2260.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-15(6300mil,2198.278mil) on Bottom Layer And Text "C20" (6366mil,2130.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad U7-15(6300mil,2198.278mil) on Bottom Layer And Track (5959.008mil,2260.339mil)(6590.992mil,2260.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-16(6250mil,2198.278mil) on Bottom Layer And Text "C20" (6366mil,2130.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad U7-16(6250mil,2198.278mil) on Bottom Layer And Track (5959.008mil,2260.339mil)(6590.992mil,2260.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.761mil < 10mil) Between Pad U7-2(6100mil,2721.722mil) on Bottom Layer And Track (5959.008mil,2659.661mil)(6590.992mil,2659.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.761mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.761mil < 10mil) Between Pad U7-3(6150mil,2721.722mil) on Bottom Layer And Track (5959.008mil,2659.661mil)(6590.992mil,2659.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.761mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.761mil < 10mil) Between Pad U7-4(6200mil,2721.722mil) on Bottom Layer And Track (5959.008mil,2659.661mil)(6590.992mil,2659.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.761mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.761mil < 10mil) Between Pad U7-5(6250mil,2721.722mil) on Bottom Layer And Track (5959.008mil,2659.661mil)(6590.992mil,2659.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.761mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.523mil < 10mil) Between Pad X1-1(7525.512mil,1980mil) on Top Layer And Text "X1" (7535.512mil,1875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.523mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad X1-1(7525.512mil,1980mil) on Top Layer And Track (7492.89mil,1782.024mil)(7492.89mil,2020.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad X1-1(7525.512mil,1980mil) on Top Layer And Track (7492.89mil,2020.496mil)(7652.622mil,2020.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
Rule Violations :276

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01