import{_ as e,a as o,b as t,c as a,i as r,d as n,S as i,s,e as l,t as d,f as h,g as c,h as u,j as f,k as p,l as g,m,n as w,o as y,p as b}from"./client.50071826.js";function v(e){var a=function(){if("undefined"==typeof Reflect||!Reflect.construct)return!1;if(Reflect.construct.sham)return!1;if("function"==typeof Proxy)return!0;try{return Date.prototype.toString.call(Reflect.construct(Date,[],(function(){}))),!0}catch(e){return!1}}();return function(){var r,n=o(e);if(a){var i=o(this).constructor;r=Reflect.construct(n,arguments,i)}else r=n.apply(this,arguments);return t(this,r)}}function S(e){var o,t,a,r,n,i,s,v,S,k,P,G,F,A,D,R,C,x,E,I,V,T,z,N,H,W,X,K,Y,U,B,J,L,M,_,j,q,O,Q;return{c:function(){o=l("p"),t=d("Voltera available for Phase 4 Ground prototyping, 5GHz updates, Snickerdoodle Vivado, SDK, SDSoC progress and the release of our first music single from @Firmwarez."),a=h(),r=l("p"),n=l("a"),i=d("https://youtu.be/moKFVagY_Ro"),s=h(),v=l("p"),S=d("Voltera V-one available for circuit printing, solder paste and reflow. Send your Gerbers in!"),k=h(),P=l("p"),G=d("5GHz updates described photographically."),F=h(),A=l("p"),D=d("Xilinx SDSoC and the Snickerdoodle FPGA board."),R=h(),C=l("p"),x=d("The FPGA or field programmable gate array is at the heart of many modern software defined radios. Having powerful reconfigurable digital logic realizes a lot of the promise of SDRs. Balancing the workload between the general purpose processor and the FPGA is a big challenge. We’ve talked about RFNoC, or Radio Frequency Network on a Chip from Ettus Research for the 300 series USRPs before. RFNoC lets you place blocks that run on the FPGA in GNU Radio as if they were being run by the host computer. This lets you use the FPGA to full advantage within GNU Radio Companion. You have to develop and properly package the FPGA code, but once you do that, your FPGA will be a lot less bored."),E=h(),I=l("p"),V=d("Well, SDSoC is somewhat similar. It’s a tool from Xilinx and you get a free license with the Snickerdoodle Black. So what is it? It stands for Software Defined System on a Chip."),T=h(),z=l("p"),N=d("Instead of part of your team working on the FPGA code, and another part of your team working on the general purpose code, and constantly meeting up and trying to figure out if they have the right balance of work between general purpose processor and FPGA, with SDSoC, you write the entire thing in C or C++, and then run a profiler to find out which parts need to be optimized to run on the FPGA and which parts can run on, for example, an embedded ARM. You can then right click and assign functions to hardware."),H=h(),W=l("p"),X=d("Sounds like magic? We’re going to try it out and see if it works for us for our receiver."),K=h(),Y=l("p"),U=d("Last week, we unboxed and got the SD card set up and the Snickerdoodle running Linux. So far this week, we’ve gotten Vivado and the Xilinx SDK to see the Snickerdoodle. The SDSoC development environment terminal program connects to the Snickerdoodle, but the board isn’t in the platform list, and we’re not entirely sure what to do about that."),B=h(),J=l("p"),L=d("We’ve asked for help on the forums and noticed other people asking about this. It may be that we don’t need platform files, but I’d feel a lot better if we did. There are a lot of pins involved as you can see from the video, and properly defining them helps make functional code."),M=h(),_=l("p"),j=d("Another thing we’ve done is ordered a JTAG cable designed especially for Xilinx chips and tools. This will help better communicate with the board and I’m hoping it will allow us to move code directly to it, instead of having to take out the SD card and physically move it to the development machine to transfer files. It’s a HS3 from Digilent and connects directly to the breakout board."),q=h(),O=l("p"),Q=d("If you can help ease the process of learning this environment, please let us know! My contact information is at the end. Join us on either the #fpga or #dvb-receiver channels on our Slack for engineering discussions."),this.h()},l:function(e){o=c(e,"P",{});var l=u(o);t=f(l,"Voltera available for Phase 4 Ground prototyping, 5GHz updates, Snickerdoodle Vivado, SDK, SDSoC progress and the release of our first music single from @Firmwarez."),l.forEach(p),a=g(e),r=c(e,"P",{});var d=u(r);n=c(d,"A",{href:!0,rel:!0});var h=u(n);i=f(h,"https://youtu.be/moKFVagY_Ro"),h.forEach(p),d.forEach(p),s=g(e),v=c(e,"P",{});var m=u(v);S=f(m,"Voltera V-one available for circuit printing, solder paste and reflow. Send your Gerbers in!"),m.forEach(p),k=g(e),P=c(e,"P",{});var w=u(P);G=f(w,"5GHz updates described photographically."),w.forEach(p),F=g(e),A=c(e,"P",{});var y=u(A);D=f(y,"Xilinx SDSoC and the Snickerdoodle FPGA board."),y.forEach(p),R=g(e),C=c(e,"P",{});var b=u(C);x=f(b,"The FPGA or field programmable gate array is at the heart of many modern software defined radios. Having powerful reconfigurable digital logic realizes a lot of the promise of SDRs. Balancing the workload between the general purpose processor and the FPGA is a big challenge. We’ve talked about RFNoC, or Radio Frequency Network on a Chip from Ettus Research for the 300 series USRPs before. RFNoC lets you place blocks that run on the FPGA in GNU Radio as if they were being run by the host computer. This lets you use the FPGA to full advantage within GNU Radio Companion. You have to develop and properly package the FPGA code, but once you do that, your FPGA will be a lot less bored."),b.forEach(p),E=g(e),I=c(e,"P",{});var Z=u(I);V=f(Z,"Well, SDSoC is somewhat similar. It’s a tool from Xilinx and you get a free license with the Snickerdoodle Black. So what is it? It stands for Software Defined System on a Chip."),Z.forEach(p),T=g(e),z=c(e,"P",{});var $=u(z);N=f($,"Instead of part of your team working on the FPGA code, and another part of your team working on the general purpose code, and constantly meeting up and trying to figure out if they have the right balance of work between general purpose processor and FPGA, with SDSoC, you write the entire thing in C or C++, and then run a profiler to find out which parts need to be optimized to run on the FPGA and which parts can run on, for example, an embedded ARM. You can then right click and assign functions to hardware."),$.forEach(p),H=g(e),W=c(e,"P",{});var ee=u(W);X=f(ee,"Sounds like magic? We’re going to try it out and see if it works for us for our receiver."),ee.forEach(p),K=g(e),Y=c(e,"P",{});var oe=u(Y);U=f(oe,"Last week, we unboxed and got the SD card set up and the Snickerdoodle running Linux. So far this week, we’ve gotten Vivado and the Xilinx SDK to see the Snickerdoodle. The SDSoC development environment terminal program connects to the Snickerdoodle, but the board isn’t in the platform list, and we’re not entirely sure what to do about that."),oe.forEach(p),B=g(e),J=c(e,"P",{});var te=u(J);L=f(te,"We’ve asked for help on the forums and noticed other people asking about this. It may be that we don’t need platform files, but I’d feel a lot better if we did. There are a lot of pins involved as you can see from the video, and properly defining them helps make functional code."),te.forEach(p),M=g(e),_=c(e,"P",{});var ae=u(_);j=f(ae,"Another thing we’ve done is ordered a JTAG cable designed especially for Xilinx chips and tools. This will help better communicate with the board and I’m hoping it will allow us to move code directly to it, instead of having to take out the SD card and physically move it to the development machine to transfer files. It’s a HS3 from Digilent and connects directly to the breakout board."),ae.forEach(p),q=g(e),O=c(e,"P",{});var re=u(O);Q=f(re,"If you can help ease the process of learning this environment, please let us know! My contact information is at the end. Join us on either the #fpga or #dvb-receiver channels on our Slack for engineering discussions."),re.forEach(p),this.h()},h:function(){m(n,"href","https://youtu.be/moKFVagY_Ro"),m(n,"rel","nofollow")},m:function(e,l){w(e,o,l),y(o,t),w(e,a,l),w(e,r,l),y(r,n),y(n,i),w(e,s,l),w(e,v,l),y(v,S),w(e,k,l),w(e,P,l),y(P,G),w(e,F,l),w(e,A,l),y(A,D),w(e,R,l),w(e,C,l),y(C,x),w(e,E,l),w(e,I,l),y(I,V),w(e,T,l),w(e,z,l),y(z,N),w(e,H,l),w(e,W,l),y(W,X),w(e,K,l),w(e,Y,l),y(Y,U),w(e,B,l),w(e,J,l),y(J,L),w(e,M,l),w(e,_,l),y(_,j),w(e,q,l),w(e,O,l),y(O,Q)},p:b,i:b,o:b,d:function(e){e&&p(o),e&&p(a),e&&p(r),e&&p(s),e&&p(v),e&&p(k),e&&p(P),e&&p(F),e&&p(A),e&&p(R),e&&p(C),e&&p(E),e&&p(I),e&&p(T),e&&p(z),e&&p(H),e&&p(W),e&&p(K),e&&p(Y),e&&p(B),e&&p(J),e&&p(M),e&&p(_),e&&p(q),e&&p(O)}}}var k=function(o){e(l,i);var t=v(l);function l(e){var o;return a(this,l),o=t.call(this),r(n(o),e,null,S,s,{}),o}return l}();export default k;
