<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description="ACL SGDMA Core"
   tags=""
   categories="ACL Internal Components" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element modular_sgdma_dispatcher_0.CSR
   {
      datum baseAddress
      {
         value = "24576";
         type = "long";
      }
   }
   element modular_sgdma_dispatcher_0.Descriptor_Slave
   {
      datum baseAddress
      {
         value = "24608";
         type = "long";
      }
   }
   element modular_sgdma_dispatcher_0.Read_Response_Sink
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element dma_clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element dma_read_master
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element dma_write_master
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element modular_sgdma_dispatcher_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element pipe_stage_dma_read
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element pipe_stage_dma_write
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="Unknown" />
 <parameter name="deviceFamily" value="Stratix V" />
 <parameter name="deviceSpeedGrade" value="Unknown" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="2" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1357920049441" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceParameter
   name="DATA_WIDTH"
   displayName="DATA_WIDTH"
   type="integer"
   defaultValue="256"
   legalRanges=""
   description="" />
 <instanceParameter
   name="BURST_SIZE"
   displayName="BURST_SIZE"
   type="integer"
   defaultValue="16"
   legalRanges=""
   description="" />
 <instanceParameter
   name="ADDR_WIDTH"
   displayName="ADDR_WIDTH"
   type="integer"
   defaultValue="20"
   legalRanges=""
   description="" />
 <instanceScript><![CDATA[# request a specific version of the scripting API
package require -exact qsys 12.1

# Set the name of the procedure to manipulate parameters
set_module_property COMPOSITION_CALLBACK compose

proc compose {} {
    set width [ get_parameter_value DATA_WIDTH ]
    set burst [ get_parameter_value BURST_SIZE ]
    set addr [ get_parameter_value ADDR_WIDTH ]

    set_instance_parameter_value dma_read_master DATA_WIDTH $width
    set_instance_parameter_value dma_read_master GUI_MAX_BURST_COUNT $burst

    set_instance_parameter_value dma_write_master DATA_WIDTH $width
    set_instance_parameter_value dma_write_master GUI_MAX_BURST_COUNT $burst

    set_instance_parameter_value pipe_stage_dma_read DATA_WIDTH $width
    set_instance_parameter_value pipe_stage_dma_read MAX_BURST_SIZE $burst
    set_instance_parameter_value pipe_stage_dma_read ADDRESS_WIDTH $addr

    set_instance_parameter_value pipe_stage_dma_write DATA_WIDTH $width
    set_instance_parameter_value pipe_stage_dma_write MAX_BURST_SIZE $burst
    set_instance_parameter_value pipe_stage_dma_write ADDRESS_WIDTH $addr

}]]></instanceScript>
 <interface name="mem_export_irq_export" internal=".irq_export" />
 <interface name="mem_export_export" internal=".export" />
 <interface
   name="dma_irq"
   internal="modular_sgdma_dispatcher_0.csr_irq"
   type="interrupt"
   dir="end" />
 <interface name="dma_clk" internal="dma_clk.clk_in" type="clock" dir="end" />
 <interface
   name="dma_reset"
   internal="dma_clk.clk_in_reset"
   type="reset"
   dir="end" />
 <interface
   name="dma_csr"
   internal="modular_sgdma_dispatcher_0.CSR"
   type="avalon"
   dir="end" />
 <interface
   name="dma_descriptor"
   internal="modular_sgdma_dispatcher_0.Descriptor_Slave"
   type="avalon"
   dir="end" />
 <interface
   name="dma_read"
   internal="pipe_stage_dma_read.m0"
   type="avalon"
   dir="start" />
 <interface
   name="dma_write"
   internal="pipe_stage_dma_write.m0"
   type="avalon"
   dir="start" />
 <module
   kind="modular_sgdma_dispatcher"
   version="1.0"
   enabled="1"
   name="modular_sgdma_dispatcher_0">
  <parameter name="MODE" value="0" />
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="ENHANCED_FEATURES" value="1" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
 </module>
 <module
   kind="dma_read_master"
   version="1.0"
   enabled="1"
   name="dma_read_master">
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="LENGTH_WIDTH" value="20" />
  <parameter name="FIFO_DEPTH" value="128" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="GUI_STRIDE_WIDTH" value="1" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="GUI_MAX_BURST_COUNT" value="16" />
  <parameter name="GUI_PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="GUI_BURST_WRAPPING_SUPPORT" value="1" />
  <parameter name="TRANSFER_TYPE">Full Word Accesses Only</parameter>
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="48" />
  <parameter name="FIFO_SPEED_OPTIMIZATION" value="1" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
 </module>
 <module
   kind="dma_write_master"
   version="1.0"
   enabled="1"
   name="dma_write_master">
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="LENGTH_WIDTH" value="20" />
  <parameter name="FIFO_DEPTH" value="128" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="GUI_STRIDE_WIDTH" value="1" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="GUI_MAX_BURST_COUNT" value="16" />
  <parameter name="GUI_PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="GUI_BURST_WRAPPING_SUPPORT" value="1" />
  <parameter name="TRANSFER_TYPE">Full Word Accesses Only</parameter>
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="48" />
  <parameter name="FIFO_SPEED_OPTIMIZATION" value="1" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
 </module>
 <module
   kind="altera_avalon_mm_bridge"
   version="12.1"
   enabled="1"
   name="pipe_stage_dma_read">
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="48" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="16" />
  <parameter name="MAX_PENDING_RESPONSES" value="64" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
 </module>
 <module
   kind="altera_avalon_mm_bridge"
   version="12.1"
   enabled="1"
   name="pipe_stage_dma_write">
  <parameter name="DATA_WIDTH" value="512" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="48" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="16" />
  <parameter name="MAX_PENDING_RESPONSES" value="64" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
 </module>
 <module kind="clock_source" version="12.1" enabled="1" name="dma_clk">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="false" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="DEASSERT" />
 </module>
 <connection
   kind="avalon_streaming"
   version="12.1"
   start="modular_sgdma_dispatcher_0.Read_Command_Source"
   end="dma_read_master.Command_Sink" />
 <connection
   kind="avalon_streaming"
   version="12.1"
   start="dma_read_master.Response_Source"
   end="modular_sgdma_dispatcher_0.Read_Response_Sink" />
 <connection
   kind="avalon_streaming"
   version="12.1"
   start="modular_sgdma_dispatcher_0.Write_Command_Source"
   end="dma_write_master.Command_Sink" />
 <connection
   kind="avalon_streaming"
   version="12.1"
   start="dma_write_master.Response_Source"
   end="modular_sgdma_dispatcher_0.Write_Response_Sink" />
 <connection
   kind="avalon_streaming"
   version="12.1"
   start="dma_read_master.Data_Source"
   end="dma_write_master.Data_Sink" />
 <connection
   kind="avalon"
   version="12.1"
   start="dma_write_master.Data_Write_Master"
   end="pipe_stage_dma_write.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="12.1"
   start="dma_read_master.Data_Read_Master"
   end="pipe_stage_dma_read.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="clock"
   version="12.1"
   start="dma_clk.clk"
   end="modular_sgdma_dispatcher_0.clock" />
 <connection
   kind="clock"
   version="12.1"
   start="dma_clk.clk"
   end="dma_read_master.Clock" />
 <connection
   kind="clock"
   version="12.1"
   start="dma_clk.clk"
   end="pipe_stage_dma_read.clk" />
 <connection
   kind="clock"
   version="12.1"
   start="dma_clk.clk"
   end="dma_write_master.Clock" />
 <connection
   kind="clock"
   version="12.1"
   start="dma_clk.clk"
   end="pipe_stage_dma_write.clk" />
 <connection
   kind="reset"
   version="12.1"
   start="dma_clk.clk_reset"
   end="modular_sgdma_dispatcher_0.clock_reset" />
 <connection
   kind="reset"
   version="12.1"
   start="dma_clk.clk_reset"
   end="dma_read_master.Clock_reset" />
 <connection
   kind="reset"
   version="12.1"
   start="dma_clk.clk_reset"
   end="pipe_stage_dma_read.reset" />
 <connection
   kind="reset"
   version="12.1"
   start="dma_clk.clk_reset"
   end="dma_write_master.Clock_reset" />
 <connection
   kind="reset"
   version="12.1"
   start="dma_clk.clk_reset"
   end="pipe_stage_dma_write.reset" />
</system>
