/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [21:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [6:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [10:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [30:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [17:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_2z[4] | celloutsig_0_2z[2]);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[4] | in_data[22]) & (celloutsig_0_1z[5] | celloutsig_0_0z[13]));
  assign celloutsig_0_6z = ~((celloutsig_0_0z[16] | in_data[70]) & (celloutsig_0_1z[7] | in_data[80]));
  assign celloutsig_1_3z = { in_data[138:131], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } == in_data[110:99];
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_13z } && { celloutsig_1_5z[24:14], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[143:141] && in_data[157:155];
  assign celloutsig_1_4z = { in_data[154:140], celloutsig_1_2z } && { in_data[171:157], celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_5z[17], celloutsig_1_4z, celloutsig_1_2z } < { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z } < { in_data[147:141], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z } % { 1'h1, celloutsig_1_8z[11], celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_17z = { celloutsig_0_1z[0], celloutsig_0_3z, celloutsig_0_13z } % { 1'h1, celloutsig_0_0z[2:1] };
  assign celloutsig_1_16z = celloutsig_1_7z ? celloutsig_1_8z[10:6] : { celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_13z = { celloutsig_0_11z[3:0], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_12z } != { in_data[39:26], celloutsig_0_5z };
  assign celloutsig_0_1z = celloutsig_0_0z[11:1] | in_data[13:3];
  assign celloutsig_0_2z = celloutsig_0_0z[7:0] | celloutsig_0_1z[10:3];
  assign celloutsig_1_14z = celloutsig_1_8z[11] & in_data[139];
  assign celloutsig_0_10z = celloutsig_0_6z & celloutsig_0_4z;
  assign celloutsig_1_2z = celloutsig_1_1z & celloutsig_1_0z;
  assign celloutsig_1_1z = ^ { in_data[119:111], celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z } << celloutsig_0_11z[2:0];
  assign celloutsig_1_15z = ~((celloutsig_1_12z & celloutsig_1_12z) | celloutsig_1_9z);
  assign celloutsig_0_16z = ~((in_data[2] & in_data[2]) | celloutsig_0_11z[3]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z[19] & celloutsig_1_0z) | celloutsig_1_3z);
  assign celloutsig_1_7z = ~((in_data[155] & celloutsig_1_6z) | celloutsig_1_2z);
  assign celloutsig_1_9z = ~((celloutsig_1_2z & celloutsig_1_8z[16]) | celloutsig_1_4z);
  assign celloutsig_1_10z = ~((celloutsig_1_5z[16] & celloutsig_1_0z) | celloutsig_1_5z[30]);
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 22'h000000;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[64:43];
  always_latch
    if (clkin_data[64]) celloutsig_0_11z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_11z = { celloutsig_0_1z[3:0], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 31'h00000000;
    else if (!clkin_data[0]) celloutsig_1_5z = { in_data[125:101], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 18'h00000;
    else if (!clkin_data[32]) celloutsig_1_8z = celloutsig_1_5z[29:12];
  assign celloutsig_0_5z = ~((celloutsig_0_1z[2] & celloutsig_0_0z[14]) | (celloutsig_0_3z & in_data[80]));
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
