$date
	Wed Mar 15 10:22:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module inv_tb $end
$scope module u1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#10000
0"
1!
#30000
