<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="MTran_Lab4_Verilog_7SegmentLed">
	</PROJECT>
</LOG_ROOT>
