{
	"author": ["Luciano Lavagno", "Claudio Passerone", "Vishal Shah", "Yosinori Watanabe"],
	"booktitle": "DATE",
	"crossref": "conf/date/2005",
	"dblpkey": "conf/date/LavagnoPSW05",
	"doi": "10.1109/DATE.2005.41",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2005.41",
	"pages": "378-383",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["a", "time", "slice", "base", "schedul", "model", "for", "system", "level", "design"],
	"tag": ["design", "slicing"],
	"title": "A Time Slice Based Scheduler Model for System Level Design",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2005
}