
# Messages from "go new"

Creating project directory 'H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\sobel_filter'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Completed transformation 'compile' on solution 'mean_vga.v2': elapsed time 3.98 seconds, memory usage 156856kB, peak memory usage 288120kB (SOL-9)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v5' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v7' at state 'new' (PRJ-2)
Branching solution 'solution.v8' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v11' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v11': elapsed time 1.89 seconds, memory usage 283620kB, peak memory usage 361124kB (SOL-9)
$PROJECT_HOME/../sobel_filter_source/blur_sob.c(130): variable "bit" was set but never used (CRD-550)
          detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v11' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining routine 'abs' (CIN-14)
Inlining routine 'abs' (CIN-14)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Inout port 'counter' is only used as an output. (OPT-11)
Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/MAC1' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/MAC2' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC3' iterated at most 3 times. (LOOP-2)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 654, Real ops = 151, Vars = 146) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 654, Real ops = 151, Vars = 143) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 638, Real ops = 143, Vars = 145) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 638, Real ops = 143, Vars = 148) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 638, Real ops = 143, Vars = 148) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 638, Real ops = 143, Vars = 145) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 586, Real ops = 139, Vars = 125) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 568, Real ops = 137, Vars = 124) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 568, Real ops = 137, Vars = 124) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 568, Real ops = 137, Vars = 127) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 568, Real ops = 137, Vars = 127) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 550, Real ops = 137, Vars = 157) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 705, Real ops = 126, Vars = 32) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 705, Real ops = 126, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 705, Real ops = 126, Vars = 32) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 705, Real ops = 126, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 705, Real ops = 126, Vars = 32) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 705, Real ops = 126, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 705, Real ops = 126, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 705, Real ops = 126, Vars = 32) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 561, Real ops = 117, Vars = 39) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 456, Real ops = 101, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 456, Real ops = 101, Vars = 33) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 448, Real ops = 101, Vars = 37) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 442, Real ops = 101, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 442, Real ops = 101, Vars = 33) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 442, Real ops = 101, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 442, Real ops = 101, Vars = 33) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 442, Real ops = 101, Vars = 33) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 442, Real ops = 101, Vars = 30) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v26': elapsed time 13.73 seconds, memory usage 285608kB, peak memory usage 361124kB (SOL-9)
Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)

# Messages from "go architect"

Starting transformation 'architect' on solution 'mean_vga.v26' (SOL-8)
Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/MAC1' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/MAC2' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/ACC2' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/ACC3' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
Optimizing partition '/mean_vga/core': (Total ops = 1213, Real ops = 276, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1083, Real ops = 229, Vars = 53) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1092, Real ops = 229, Vars = 52) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1079, Real ops = 228, Vars = 51) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1079, Real ops = 228, Vars = 51) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1077, Real ops = 228, Vars = 53) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1077, Real ops = 228, Vars = 53) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1076, Real ops = 227, Vars = 52) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1550, Real ops = 375, Vars = 52) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1390, Real ops = 329, Vars = 56) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1390, Real ops = 329, Vars = 56) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1402, Real ops = 329, Vars = 62) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1378, Real ops = 327, Vars = 60) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1376, Real ops = 325, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1376, Real ops = 325, Vars = 64) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1376, Real ops = 325, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1376, Real ops = 325, Vars = 64) (SOL-10)
I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
I/O-Port inferred - resource 'counter:rsc' (from var: counter) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 16). (MEM-2)
Optimizing partition '/mean_vga': (Total ops = 1378, Real ops = 325, Vars = 64) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1378, Real ops = 325, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1375, Real ops = 325, Vars = 74) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1375, Real ops = 325, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1348, Real ops = 314, Vars = 64) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1348, Real ops = 314, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1348, Real ops = 314, Vars = 64) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1348, Real ops = 314, Vars = 70) (SOL-10)
Design 'mean_vga' contains '563' real operations. (SOL-11)
Optimizing partition '/mean_vga/core': (Total ops = 1821, Real ops = 321, Vars = 340) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1356, Real ops = 319, Vars = 71) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1356, Real ops = 319, Vars = 69) (SOL-10)
Completed transformation 'architect' on solution 'mean_vga.v26': elapsed time 47.80 seconds, memory usage 286900kB, peak memory usage 361124kB (SOL-9)

# Messages from "go allocate"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Prescheduled LOOP 'main' (4 c-steps) (SCHD-7)
Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL 'core' (total length 4 c-steps) (SCHD-8)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Starting transformation 'allocate' on solution 'mean_vga.v26' (SOL-8)
Select qualified components for data operations ... (CRAAS-3)
Apply resource constraints on data operations ... (CRAAS-4)
Initial schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 4267.42, 0.00, 4267.42 (CRAAS-11)
Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 4266.42, 0.00, 4266.42 (CRAAS-10)
Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 4073.61, 0.00, 4073.61 (CRAAS-10)
Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 4030.98, 0.00, 4030.98 (CRAAS-10)
Final schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 4030.98, 0.00, 4030.98 (CRAAS-12)
Completed transformation 'allocate' on solution 'mean_vga.v26': elapsed time 33.31 seconds, memory usage 294760kB, peak memory usage 361124kB (SOL-9)

# Messages from "go schedule"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
Global signal 'counter:rsc.z' added to design 'mean_vga' for component 'counter:rsc:mgc_out_stdreg' (LIB-3)
Netlist written to file 'cycle.v' (NET-4)
Starting transformation 'schedule' on solution 'mean_vga.v26' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 2165, Real ops = 564, Vars = 195) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2152, Real ops = 563, Vars = 185) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 2154, Real ops = 569, Vars = 188) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 2076, Real ops = 556, Vars = 173) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 2025, Real ops = 556, Vars = 141) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2043, Real ops = 556, Vars = 156) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2031, Real ops = 556, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 2007, Real ops = 556, Vars = 158) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 2004, Real ops = 556, Vars = 150) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2022, Real ops = 556, Vars = 165) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2010, Real ops = 556, Vars = 156) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 2004, Real ops = 556, Vars = 150) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2022, Real ops = 556, Vars = 165) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2010, Real ops = 556, Vars = 156) (SOL-10)
Completed transformation 'schedule' on solution 'mean_vga.v26': elapsed time 36.38 seconds, memory usage 320412kB, peak memory usage 361124kB (SOL-9)
Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'counter:rsc' (SCHD-15)

# Messages from "go dpfsm"

Performing FSM extraction... (FSM-1)
Starting transformation 'dpfsm' on solution 'mean_vga.v26' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 2611, Real ops = 608, Vars = 1640) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2599, Real ops = 608, Vars = 1631) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 3768, Real ops = 619, Vars = 156) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3756, Real ops = 619, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2055, Real ops = 616, Vars = 155) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2043, Real ops = 616, Vars = 146) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2053, Real ops = 615, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2041, Real ops = 615, Vars = 144) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2041, Real ops = 615, Vars = 144) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2053, Real ops = 615, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2053, Real ops = 615, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2041, Real ops = 615, Vars = 144) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2053, Real ops = 615, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2041, Real ops = 615, Vars = 144) (SOL-10)
Completed transformation 'dpfsm' on solution 'mean_vga.v26': elapsed time 19.70 seconds, memory usage 321412kB, peak memory usage 361124kB (SOL-9)

# Messages from "go extract"

Netlist written to file 'schematic.nlv' (NET-4)
Starting transformation 'extract' on solution 'mean_vga.v26' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 2081, Real ops = 628, Vars = 2076) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2069, Real ops = 628, Vars = 2067) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2063, Real ops = 623, Vars = 156) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2051, Real ops = 623, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2063, Real ops = 623, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2051, Real ops = 623, Vars = 144) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2051, Real ops = 623, Vars = 144) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2063, Real ops = 623, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2063, Real ops = 623, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2051, Real ops = 623, Vars = 144) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2063, Real ops = 623, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2051, Real ops = 623, Vars = 144) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2078, Real ops = 629, Vars = 2073) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2066, Real ops = 629, Vars = 2064) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2078, Real ops = 629, Vars = 2073) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2066, Real ops = 629, Vars = 2064) (SOL-10)
Reassigned operation MAC2:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,1,14,1,16) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(14,1,14,1,15) (ASG-1)
Reassigned operation MAC2:acc:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,12,1,13) (ASG-1)
Reassigned operation MAC2:acc#17:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,1,2) (ASG-1)
Reassigned operation MAC1:acc#177:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) (ASG-1)
Reassigned operation MAC1:acc#162:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
Reassigned operation MAC1:acc#164:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
Reassigned operation MAC1:acc#166:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
Reassigned operation MAC1:acc#168:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
Reassigned operation MAC1:acc#191:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,7) (ASG-1)
Reassigned operation MAC1:acc#192:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,0,7) (ASG-1)
Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-1:acc#16:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-3:acc#16:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-2:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-2:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-2:acc#16:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation MAC1:acc#160:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
Reassigned operation MAC1:acc#159:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
Reassigned operation MAC1:acc#158:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
Reassigned operation MAC1:acc#152:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
Reassigned operation MAC1:acc#154:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
Reassigned operation MAC1:acc#155:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
Reassigned operation MAC1:acc#153:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
Reassigned operation MAC1:acc#156:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
Reassigned operation MAC1:acc#157:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
Netlist written to file 'rtl.v' (NET-4)
Optimizing partition '/mean_vga': (Total ops = 2078, Real ops = 629, Vars = 2073) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2066, Real ops = 629, Vars = 2064) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2055, Real ops = 624, Vars = 156) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2043, Real ops = 624, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2055, Real ops = 624, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2043, Real ops = 624, Vars = 144) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2055, Real ops = 624, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2043, Real ops = 624, Vars = 144) (SOL-10)
Completed transformation 'extract' on solution 'mean_vga.v26': elapsed time 41.08 seconds, memory usage 326096kB, peak memory usage 361124kB (SOL-9)
