

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl2/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:2 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ad1bf5b305a7ba26809fa90a097e825d  /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/Kmeans/gpgpu_ptx_sim__Kmeans
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=MarsSort.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/Kmeans/gpgpu_ptx_sim__Kmeans
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/Kmeans/gpgpu_ptx_sim__Kmeans "
Parsing file _cuobjdump_complete_output_A8QlxW
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: MarsSort.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z20writeBoundary_kerneliiPiS_S_ : hostFun 0x0x4095af, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z7comparePKviS0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z7comparePKviS0_i" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z7comparePKviS0_i" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z7comparePKviS0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z7comparePKviS0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15getCompareValuePv4int4S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15getCompareValuePv4int4S0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z15getCompareValuePv4int4S0_" from 0xc to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z15getCompareValuePv4int4S0_" from 0x1c to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z7comparePKviS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z7comparePKviS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (_1.ptx:84) @%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c8 (_1.ptx:98) mov.s32 %r6, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x098 (_1.ptx:87) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c8 (_1.ptx:98) mov.s32 %r6, %r5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0a8 (_1.ptx:90) @%p2 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c8 (_1.ptx:98) mov.s32 %r6, %r5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0b8 (_1.ptx:93) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c8 (_1.ptx:98) mov.s32 %r6, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7comparePKviS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7comparePKviS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z15getCompareValuePv4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z15getCompareValuePv4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x158 (_1.ptx:126) @%p2 bra $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (_1.ptx:175) mov.s32 %r20, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:128) @%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (_1.ptx:175) mov.s32 %r20, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x178 (_1.ptx:130) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (_1.ptx:175) mov.s32 %r20, %r12;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:136) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (_1.ptx:175) mov.s32 %r20, %r12;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x228 (_1.ptx:157) @%p4 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (_1.ptx:172) mov.s32 %r12, %r19;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (_1.ptx:160) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (_1.ptx:172) mov.s32 %r12, %r19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x248 (_1.ptx:163) @%p5 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (_1.ptx:172) mov.s32 %r12, %r19;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x258 (_1.ptx:166) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (_1.ptx:172) mov.s32 %r12, %r19;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15getCompareValuePv4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45781_37_non_const_shared48" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21partBitonicSortKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z21partBitonicSortKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x358 (_1.ptx:223) @%p1 bra $Lt_2_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (_1.ptx:425) ld.v4.s32 {%r77,%r78,%r79,%r80}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3a0 (_1.ptx:235) @%p2 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:317) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3f0 (_1.ptx:246) @%p4 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x510 (_1.ptx:296) and.b32 %r44, %r6, 256;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x400 (_1.ptx:248) @%p5 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x510 (_1.ptx:296) and.b32 %r44, %r6, 256;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x410 (_1.ptx:250) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x510 (_1.ptx:296) and.b32 %r44, %r6, 256;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x430 (_1.ptx:256) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x510 (_1.ptx:296) and.b32 %r44, %r6, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4c8 (_1.ptx:278) @%p6 bra $Lt_2_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (_1.ptx:293) mov.s32 %r36, %r43;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d8 (_1.ptx:281) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (_1.ptx:293) mov.s32 %r36, %r43;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4e8 (_1.ptx:284) @%p7 bra $Lt_2_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (_1.ptx:293) mov.s32 %r36, %r43;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4f8 (_1.ptx:287) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (_1.ptx:293) mov.s32 %r36, %r43;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x528 (_1.ptx:299) @%p8 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:317) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x540 (_1.ptx:302) @%p9 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:317) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x558 (_1.ptx:305) bra.uni $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:317) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x570 (_1.ptx:310) @%p10 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:317) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x5a8 (_1.ptx:322) @%p11 bra $Lt_2_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:323) bra.uni $Lt_2_18434;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x5b0 (_1.ptx:323) bra.uni $Lt_2_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (_1.ptx:425) ld.v4.s32 {%r77,%r78,%r79,%r80}, [%rd4+0];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x5f8 (_1.ptx:336) @%p12 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:418) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x648 (_1.ptx:347) @%p14 bra $Lt_2_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_1.ptx:397) and.b32 %r72, %r6, 256;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x658 (_1.ptx:349) @%p15 bra $Lt_2_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_1.ptx:397) and.b32 %r72, %r6, 256;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x668 (_1.ptx:351) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_1.ptx:397) and.b32 %r72, %r6, 256;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x688 (_1.ptx:357) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_1.ptx:397) and.b32 %r72, %r6, 256;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x720 (_1.ptx:379) @%p16 bra $Lt_2_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:394) mov.s32 %r36, %r43;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x730 (_1.ptx:382) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:394) mov.s32 %r36, %r43;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x740 (_1.ptx:385) @%p17 bra $Lt_2_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:394) mov.s32 %r36, %r43;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x750 (_1.ptx:388) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:394) mov.s32 %r36, %r43;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x780 (_1.ptx:400) @%p18 bra $Lt_2_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:418) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x798 (_1.ptx:403) @%p19 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:418) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x7b0 (_1.ptx:406) bra.uni $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:418) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x7c8 (_1.ptx:411) @%p20 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:418) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x800 (_1.ptx:423) @%p21 bra $Lt_2_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (_1.ptx:425) ld.v4.s32 {%r77,%r78,%r79,%r80}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21partBitonicSortKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45864_37_non_const_shared4176" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21unitBitonicSortKernelPviP4int4ji'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8e0 (_1.ptx:471) @%p1 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe20 (_1.ptx:699) ld.v4.s32 {%r83,%r84,%r85,%r86}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:480) @%p2 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb60 (_1.ptx:580) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x950 (_1.ptx:490) @%p3 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb38 (_1.ptx:572) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9a0 (_1.ptx:501) @%p5 bra $Lt_3_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac0 (_1.ptx:551) and.b32 %r45, %r17, %r6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9b0 (_1.ptx:503) @%p6 bra $Lt_3_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac0 (_1.ptx:551) and.b32 %r45, %r17, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9c0 (_1.ptx:505) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac0 (_1.ptx:551) and.b32 %r45, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9e0 (_1.ptx:511) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac0 (_1.ptx:551) and.b32 %r45, %r17, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa78 (_1.ptx:533) @%p7 bra $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab8 (_1.ptx:548) mov.s32 %r37, %r44;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa88 (_1.ptx:536) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab8 (_1.ptx:548) mov.s32 %r37, %r44;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa98 (_1.ptx:539) @%p8 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab8 (_1.ptx:548) mov.s32 %r37, %r44;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xaa8 (_1.ptx:542) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab8 (_1.ptx:548) mov.s32 %r37, %r44;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xad8 (_1.ptx:554) @%p9 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb38 (_1.ptx:572) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xaf0 (_1.ptx:557) @%p10 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb38 (_1.ptx:572) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xb08 (_1.ptx:560) bra.uni $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb38 (_1.ptx:572) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xb20 (_1.ptx:565) @%p11 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb38 (_1.ptx:572) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xb58 (_1.ptx:577) @%p12 bra $Lt_3_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb60 (_1.ptx:580) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xb78 (_1.ptx:583) @%p13 bra $Lt_3_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:584) bra.uni $Lt_3_20482;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xb80 (_1.ptx:584) bra.uni $Lt_3_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe20 (_1.ptx:699) ld.v4.s32 {%r83,%r84,%r85,%r86}, [%rd4+0];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xbb0 (_1.ptx:594) @%p14 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe00 (_1.ptx:694) shl.b32 %r51, %r51, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xbf0 (_1.ptx:604) @%p15 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd8 (_1.ptx:686) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc40 (_1.ptx:615) @%p17 bra $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd60 (_1.ptx:665) and.b32 %r77, %r51, %r6;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xc50 (_1.ptx:617) @%p18 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd60 (_1.ptx:665) and.b32 %r77, %r51, %r6;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xc60 (_1.ptx:619) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd60 (_1.ptx:665) and.b32 %r77, %r51, %r6;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xc80 (_1.ptx:625) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd60 (_1.ptx:665) and.b32 %r77, %r51, %r6;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd18 (_1.ptx:647) @%p19 bra $Lt_3_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd58 (_1.ptx:662) mov.s32 %r37, %r44;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd28 (_1.ptx:650) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd58 (_1.ptx:662) mov.s32 %r37, %r44;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xd38 (_1.ptx:653) @%p20 bra $Lt_3_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd58 (_1.ptx:662) mov.s32 %r37, %r44;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xd48 (_1.ptx:656) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd58 (_1.ptx:662) mov.s32 %r37, %r44;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xd78 (_1.ptx:668) @%p21 bra $Lt_3_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd8 (_1.ptx:686) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xd90 (_1.ptx:671) @%p22 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd8 (_1.ptx:686) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xda8 (_1.ptx:674) bra.uni $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd8 (_1.ptx:686) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xdc0 (_1.ptx:679) @%p23 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd8 (_1.ptx:686) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xdf8 (_1.ptx:691) @%p24 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe00 (_1.ptx:694) shl.b32 %r51, %r51, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xe18 (_1.ptx:697) @%p25 bra $Lt_3_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe20 (_1.ptx:699) ld.v4.s32 {%r83,%r84,%r85,%r86}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'.
GPGPU-Sim PTX: instruction assembly for function '_Z13bitonicKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z13bitonicKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe98 (_1.ptx:731) @%p1 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:877) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf40 (_1.ptx:754) @%p4 bra $Lt_4_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:877) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf58 (_1.ptx:758) @%p5 bra $Lt_4_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1078 (_1.ptx:808) mov.u32 %r37, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xf68 (_1.ptx:760) @%p6 bra $Lt_4_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1078 (_1.ptx:808) mov.u32 %r37, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xf78 (_1.ptx:762) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1078 (_1.ptx:808) mov.u32 %r37, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xf98 (_1.ptx:768) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1078 (_1.ptx:808) mov.u32 %r37, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1030 (_1.ptx:790) @%p7 bra $Lt_4_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1070 (_1.ptx:805) mov.s32 %r29, %r36;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1040 (_1.ptx:793) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1070 (_1.ptx:805) mov.s32 %r29, %r36;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1050 (_1.ptx:796) @%p8 bra $Lt_4_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1070 (_1.ptx:805) mov.s32 %r29, %r36;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1060 (_1.ptx:799) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1070 (_1.ptx:805) mov.s32 %r29, %r36;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1088 (_1.ptx:810) @%p9 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:877) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x10a0 (_1.ptx:813) bra.uni $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:877) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x10b8 (_1.ptx:818) @%p10 bra $Lt_4_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d8 (_1.ptx:868) mov.u32 %r45, -1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x10c8 (_1.ptx:820) @%p11 bra $Lt_4_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d8 (_1.ptx:868) mov.u32 %r45, -1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x10d8 (_1.ptx:822) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d8 (_1.ptx:868) mov.u32 %r45, -1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10f8 (_1.ptx:828) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d8 (_1.ptx:868) mov.u32 %r45, -1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1190 (_1.ptx:850) @%p12 bra $Lt_4_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d0 (_1.ptx:865) mov.s32 %r29, %r36;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x11a0 (_1.ptx:853) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d0 (_1.ptx:865) mov.s32 %r29, %r36;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x11b0 (_1.ptx:856) @%p13 bra $Lt_4_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d0 (_1.ptx:865) mov.s32 %r29, %r36;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x11c0 (_1.ptx:859) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d0 (_1.ptx:865) mov.s32 %r29, %r36;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x11e8 (_1.ptx:870) @%p14 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:877) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13bitonicKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46001_37_non_const_bs_cmpbuf8352" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1260 (_1.ptx:905) @%p1 bra $Lt_5_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:918) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1288 (_1.ptx:911) bra.uni $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:918) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12f0 (_1.ptx:931) @%p2 bra $Lt_5_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e8 (_1.ptx:1097) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1308 (_1.ptx:935) @%p3 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a0 (_1.ptx:1085) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1350 (_1.ptx:944) @%p4 bra $Lt_5_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a0 (_1.ptx:1085) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x13a0 (_1.ptx:955) @%p6 bra $Lt_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c0 (_1.ptx:1005) mov.u32 %r40, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x13b0 (_1.ptx:957) @%p7 bra $Lt_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c0 (_1.ptx:1005) mov.u32 %r40, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x13c0 (_1.ptx:959) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c0 (_1.ptx:1005) mov.u32 %r40, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x13e0 (_1.ptx:965) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c0 (_1.ptx:1005) mov.u32 %r40, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1478 (_1.ptx:987) @%p8 bra $Lt_5_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b8 (_1.ptx:1002) mov.s32 %r32, %r39;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1488 (_1.ptx:990) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b8 (_1.ptx:1002) mov.s32 %r32, %r39;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1498 (_1.ptx:993) @%p9 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b8 (_1.ptx:1002) mov.s32 %r32, %r39;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x14a8 (_1.ptx:996) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b8 (_1.ptx:1002) mov.s32 %r32, %r39;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x14d0 (_1.ptx:1007) @%p10 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a0 (_1.ptx:1085) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x14f8 (_1.ptx:1012) bra.uni $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a0 (_1.ptx:1085) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1548 (_1.ptx:1024) @%p11 bra $Lt_5_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1668 (_1.ptx:1074) mov.u32 %r58, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1558 (_1.ptx:1026) @%p12 bra $Lt_5_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1668 (_1.ptx:1074) mov.u32 %r58, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1568 (_1.ptx:1028) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1668 (_1.ptx:1074) mov.u32 %r58, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1588 (_1.ptx:1034) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1668 (_1.ptx:1074) mov.u32 %r58, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1620 (_1.ptx:1056) @%p13 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1660 (_1.ptx:1071) mov.s32 %r32, %r39;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1630 (_1.ptx:1059) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1660 (_1.ptx:1071) mov.s32 %r32, %r39;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1640 (_1.ptx:1062) @%p14 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1660 (_1.ptx:1071) mov.s32 %r32, %r39;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1650 (_1.ptx:1065) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1660 (_1.ptx:1071) mov.s32 %r32, %r39;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1678 (_1.ptx:1076) @%p15 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a0 (_1.ptx:1085) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x16e0 (_1.ptx:1094) @%p16 bra $Lt_5_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e8 (_1.ptx:1097) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1700 (_1.ptx:1100) @%p17 bra $Lt_5_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_1.ptx:1101) mov.s32 %r71, 256;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1720 (_1.ptx:1104) @%p18 bra $Lt_5_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1760 (_1.ptx:1115) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46076_40_non_const_bs_shared12496" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46073_30_non_const_bs_pStart" from 0x1000 to 0x1004 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46074_30_non_const_bs_pEnd" from 0x1004 to 0x1008 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46075_30_non_const_bs_numElement" from 0x1008 to 0x100c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x17a0 (_1.ptx:1144) @%p1 bra $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (_1.ptx:1394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x17a8 (_1.ptx:1145) bra.uni $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (_1.ptx:1394) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x17e8 (_1.ptx:1155) @%p2 bra $Lt_6_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1858 (_1.ptx:1174) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1890 (_1.ptx:1181) @%p3 bra $Lt_6_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f0 (_1.ptx:1198) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x18d8 (_1.ptx:1191) bra.uni $Lt_6_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f0 (_1.ptx:1198) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1940 (_1.ptx:1211) @%p4 bra $Lt_6_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d38 (_1.ptx:1377) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1958 (_1.ptx:1215) @%p5 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf0 (_1.ptx:1365) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19a0 (_1.ptx:1224) @%p6 bra $Lt_6_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf0 (_1.ptx:1365) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x19f0 (_1.ptx:1235) @%p8 bra $Lt_6_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_1.ptx:1285) mov.u32 %r55, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1a00 (_1.ptx:1237) @%p9 bra $Lt_6_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_1.ptx:1285) mov.u32 %r55, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1a10 (_1.ptx:1239) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_1.ptx:1285) mov.u32 %r55, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1a30 (_1.ptx:1245) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_1.ptx:1285) mov.u32 %r55, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1267) @%p10 bra $Lt_6_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1282) mov.s32 %r47, %r54;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1ad8 (_1.ptx:1270) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1282) mov.s32 %r47, %r54;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1ae8 (_1.ptx:1273) @%p11 bra $Lt_6_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1282) mov.s32 %r47, %r54;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1276) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1282) mov.s32 %r47, %r54;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1b20 (_1.ptx:1287) @%p12 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf0 (_1.ptx:1365) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1b48 (_1.ptx:1292) bra.uni $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf0 (_1.ptx:1365) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1b98 (_1.ptx:1304) @%p13 bra $Lt_6_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb8 (_1.ptx:1354) mov.u32 %r73, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1ba8 (_1.ptx:1306) @%p14 bra $Lt_6_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb8 (_1.ptx:1354) mov.u32 %r73, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1bb8 (_1.ptx:1308) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb8 (_1.ptx:1354) mov.u32 %r73, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1bd8 (_1.ptx:1314) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb8 (_1.ptx:1354) mov.u32 %r73, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1c70 (_1.ptx:1336) @%p15 bra $Lt_6_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb0 (_1.ptx:1351) mov.s32 %r47, %r54;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1c80 (_1.ptx:1339) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb0 (_1.ptx:1351) mov.s32 %r47, %r54;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1c90 (_1.ptx:1342) @%p16 bra $Lt_6_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb0 (_1.ptx:1351) mov.s32 %r47, %r54;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1ca0 (_1.ptx:1345) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb0 (_1.ptx:1351) mov.s32 %r47, %r54;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1cc8 (_1.ptx:1356) @%p17 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf0 (_1.ptx:1365) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1d30 (_1.ptx:1374) @%p18 bra $Lt_6_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d38 (_1.ptx:1377) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1d50 (_1.ptx:1380) @%p19 bra $Lt_6_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d58 (_1.ptx:1381) ld.shared.s32 %r86, [__cuda_local_var_46075_30_non_const_bs_numElement];
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1d68 (_1.ptx:1383) @%p20 bra $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (_1.ptx:1394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17initialize_kernelP4int4iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17initialize_kernelP4int4iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e38 (_1.ptx:1426) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_1.ptx:1439) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17initialize_kernelP4int4iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z19getIntYArray_kernelP4int2iiPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: reconvergence points for _Z19getIntYArray_kernelP4int2iiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f18 (_1.ptx:1471) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f68 (_1.ptx:1484) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19getIntYArray_kernelP4int2iiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1516) @%p1 bra $Lt_9_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2048 (_1.ptx:1530) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x20d8 (_1.ptx:1562) @%p1 bra $Lt_10_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2128 (_1.ptx:1576) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21b8 (_1.ptx:1608) @%p1 bra $Lt_11_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2210 (_1.ptx:1623) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x22a0 (_1.ptx:1655) @%p1 bra $Lt_12_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2300 (_1.ptx:1672) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17copyChunks_kernelPviP4int2iPiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2390 (_1.ptx:1706) @%p1 bra $Lt_13_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2488 (_1.ptx:1745) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x23f0 (_1.ptx:1720) @%p2 bra $Lt_13_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2480 (_1.ptx:1742) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2478 (_1.ptx:1740) @%p3 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2480 (_1.ptx:1742) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX: ... end of reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z23getChunkBoundary_kernelPviP4int4iPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2518 (_1.ptx:1778) @%p1 bra $Lt_14_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2718 (_1.ptx:1864) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2538 (_1.ptx:1782) @%p2 bra $Lt_14_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:1858) ld.param.u64 %rd18, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2548 (_1.ptx:1784) bra.uni $Lt_14_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:1858) ld.param.u64 %rd18, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x25c0 (_1.ptx:1803) @%p4 bra $Lt_14_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e0 (_1.ptx:1853) mov.s32 %r36, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x25d0 (_1.ptx:1805) @%p5 bra $Lt_14_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e0 (_1.ptx:1853) mov.s32 %r36, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x25e0 (_1.ptx:1807) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e0 (_1.ptx:1853) mov.s32 %r36, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2600 (_1.ptx:1813) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e0 (_1.ptx:1853) mov.s32 %r36, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2698 (_1.ptx:1835) @%p6 bra $Lt_14_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d8 (_1.ptx:1850) mov.s32 %r28, %r35;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x26a8 (_1.ptx:1838) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d8 (_1.ptx:1850) mov.s32 %r28, %r35;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x26b8 (_1.ptx:1841) @%p7 bra $Lt_14_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d8 (_1.ptx:1850) mov.s32 %r28, %r35;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x26c8 (_1.ptx:1844) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d8 (_1.ptx:1850) mov.s32 %r28, %r35;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z22setBoundaryInt2_kernelPiiiiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x27a8 (_1.ptx:1897) @%p1 bra $Lt_15_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2828 (_1.ptx:1920) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x27e0 (_1.ptx:1904) @%p2 bra $Lt_15_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2800 (_1.ptx:1913) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x27f0 (_1.ptx:1907) bra.uni $Lt_15_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2800 (_1.ptx:1913) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z20writeBoundary_kerneliiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z20writeBoundary_kerneliiPiS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x28b8 (_1.ptx:1953) @%p1 bra $Lt_16_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2940 (_1.ptx:1974) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x28f8 (_1.ptx:1961) @%p2 bra $Lt_16_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2940 (_1.ptx:1974) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20writeBoundary_kerneliiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Ab8TZj"
Running: cat _ptx_Ab8TZj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_y35s8H
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_y35s8H --output-file  /dev/null 2> _ptx_Ab8TZjinfo"
GPGPU-Sim PTX: Kernel '_Z20writeBoundary_kerneliiPiS_S_' : regs=8, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z22setBoundaryInt2_kernelPiiiiP4int2' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z23getChunkBoundary_kernelPviP4int4iPi' : regs=14, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z17copyChunks_kernelPviP4int2iPiS_' : regs=12, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z17setZWArray_kernelP4int4iiP4int2' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17setXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getZWArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z19getIntYArray_kernelP4int2iiPi' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17initialize_kernelP4int4iiS_' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_' : regs=25, lmem=0, smem=4108, cmem=80
GPGPU-Sim PTX: Kernel '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_' : regs=25, lmem=0, smem=4096, cmem=72
GPGPU-Sim PTX: Kernel '_Z13bitonicKernelPviP4int4jii' : regs=21, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z21unitBitonicSortKernelPviP4int4ji' : regs=27, lmem=0, smem=4096, cmem=64
GPGPU-Sim PTX: Kernel '_Z21partBitonicSortKernelPviP4int4jii' : regs=25, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Ab8TZj _ptx2_y35s8H _ptx_Ab8TZjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22setBoundaryInt2_kernelPiiiiP4int2 : hostFun 0x0x40948d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23getChunkBoundary_kernelPviP4int4iPi : hostFun 0x0x40936a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17copyChunks_kernelPviP4int2iPiS_ : hostFun 0x0x40923b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4090f8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setXYArray_kernelP4int4iiP4int2 : hostFun 0x0x409009, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getZWArray_kernelP4int4iiP4int2 : hostFun 0x0x408f1a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getXYArray_kernelP4int4iiP4int2 : hostFun 0x0x408e2b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19getIntYArray_kernelP4int2iiPi : hostFun 0x0x408d3c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17initialize_kernelP4int4iiS_ : hostFun 0x0x408c43, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_ : hostFun 0x0x408b29, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_ : hostFun 0x0x4089b7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13bitonicKernelPviP4int4jii : hostFun 0x0x40888a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z21unitBitonicSortKernelPviP4int4ji : hostFun 0x0x40873d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z21partBitonicSortKernelPviP4int4jii : hostFun 0x0x408610, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=MarsScan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb1EEvPiPKiS0_iii : hostFun 0x0x40686f, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8buildSumPi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8buildSumPi" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16scanRootToLeavesPij" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16scanRootToLeavesPij" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb1EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb1EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb1EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb1EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb1EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb1EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb0EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb0EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb0EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb0EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb0EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb0EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z8buildSumPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8buildSumPi'...
GPGPU-Sim PTX: reconvergence points for _Z8buildSumPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2978 (_2.ptx:85) @%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a88 (_2.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x29a0 (_2.ptx:92) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a50 (_2.ptx:117) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2a70 (_2.ptx:122) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a78 (_2.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2a78 (_2.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a88 (_2.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8buildSumPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8buildSumPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z16scanRootToLeavesPij'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: reconvergence points for _Z16scanRootToLeavesPij...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2ad8 (_2.ptx:148) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2be0 (_2.ptx:192) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2b08 (_2.ptx:158) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (_2.ptx:187) mul.lo.s32 %r6, %r6, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2bd8 (_2.ptx:189) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2be0 (_2.ptx:192) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16scanRootToLeavesPij
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16scanRootToLeavesPij'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb1EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb1EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e10 (_2.ptx:291) @%p1 bra $Lt_3_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f28 (_2.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e38 (_2.ptx:298) @%p2 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ee8 (_2.ptx:323) mul.lo.u32 %r7, %r7, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2f08 (_2.ptx:328) @%p3 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f10 (_2.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2f10 (_2.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f28 (_2.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2f40 (_2.ptx:338) @%p4 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:361) mov.s32 %r34, %r7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2ff0 (_2.ptx:364) @%p6 bra $Lt_3_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30f0 (_2.ptx:407) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3018 (_2.ptx:373) @%p7 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30d8 (_2.ptx:402) mul.lo.s32 %r36, %r36, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x30e8 (_2.ptx:404) @%p8 bra $Lt_3_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30f0 (_2.ptx:407) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb1EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb1EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb1EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3140 (_2.ptx:427) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_2.ptx:447) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb1EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3470 (_2.ptx:562) @%p1 bra $Lt_6_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b0 (_2.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34a0 (_2.ptx:569) bra.uni $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b0 (_2.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x35c8 (_2.ptx:620) @%p1 bra $Lt_7_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3618 (_2.ptx:633) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb0EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb0EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3650 (_2.ptx:651) @%p1 bra $Lt_8_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3768 (_2.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3678 (_2.ptx:658) @%p2 bra $Lt_8_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3728 (_2.ptx:683) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3748 (_2.ptx:688) @%p3 bra $Lt_8_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_2.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3750 (_2.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3768 (_2.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3780 (_2.ptx:698) @%p4 bra $Lt_8_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (_2.ptx:711) mov.s32 %r28, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x37e8 (_2.ptx:714) @%p5 bra $Lt_8_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (_2.ptx:757) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3810 (_2.ptx:723) @%p6 bra $Lt_8_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38d0 (_2.ptx:752) mul.lo.s32 %r30, %r30, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x38e0 (_2.ptx:754) @%p7 bra $Lt_8_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (_2.ptx:757) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb0EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb0EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb0EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3918 (_2.ptx:773) @%p1 bra $Lt_9_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3970 (_2.ptx:787) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb0EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_45881_33_non_const_uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddPiS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z10uniformAddPiS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3990 (_2.ptx:807) @%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39e0 (_2.ptx:820) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10uniformAddPiS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10uniformAddPiS_iii'.
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3ae0 (_2.ptx:873) @%p1 bra $Lt_11_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b10 (_2.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3b00 (_2.ptx:877) bra.uni $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b10 (_2.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3c08 (_2.ptx:915) @%p2 bra $Lt_11_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d10 (_2.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3c28 (_2.ptx:921) @%p3 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cd8 (_2.ptx:946) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3cf8 (_2.ptx:951) @%p4 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d00 (_2.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d10 (_2.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3d20 (_2.ptx:959) @%p5 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dc8 (_2.ptx:984) mov.s32 %r48, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3de0 (_2.ptx:987) @%p7 bra $Lt_11_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee0 (_2.ptx:1030) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3e08 (_2.ptx:996) @%p8 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec8 (_2.ptx:1025) mul.lo.s32 %r50, %r50, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3ed8 (_2.ptx:1027) @%p9 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ee0 (_2.ptx:1030) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3f48 (_2.ptx:1063) @%p1 bra $Lt_12_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f78 (_2.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3f68 (_2.ptx:1067) bra.uni $Lt_12_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f78 (_2.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4008 (_2.ptx:1090) @!%p2 bra $Lt_12_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4038 (_2.ptx:1097) bra.uni $Lt_12_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4098 (_2.ptx:1112) @%p3 bra $Lt_12_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a0 (_2.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x40b8 (_2.ptx:1118) @%p4 bra $Lt_12_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4168 (_2.ptx:1143) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4188 (_2.ptx:1148) @%p5 bra $Lt_12_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4190 (_2.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4190 (_2.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a0 (_2.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x41b0 (_2.ptx:1156) @%p6 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4258 (_2.ptx:1181) mov.s32 %r49, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4270 (_2.ptx:1184) @%p8 bra $Lt_12_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4370 (_2.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4298 (_2.ptx:1193) @%p9 bra $Lt_12_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4358 (_2.ptx:1222) mul.lo.s32 %r51, %r51, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4368 (_2.ptx:1224) @%p10 bra $Lt_12_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4370 (_2.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4398 (_2.ptx:1233) @!%p2 bra $Lt_12_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43d0 (_2.ptx:1243) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x43f8 (_2.ptx:1265) @%p1 bra $Lt_13_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_2.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4418 (_2.ptx:1269) bra.uni $Lt_13_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_2.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4520 (_2.ptx:1307) @%p2 bra $Lt_13_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4628 (_2.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4540 (_2.ptx:1313) @%p3 bra $Lt_13_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45f0 (_2.ptx:1338) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4610 (_2.ptx:1343) @%p4 bra $Lt_13_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4618 (_2.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4618 (_2.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4628 (_2.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4638 (_2.ptx:1351) @%p5 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_2.ptx:1364) mov.s32 %r43, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x46a0 (_2.ptx:1367) @%p6 bra $Lt_13_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47a0 (_2.ptx:1410) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x46c8 (_2.ptx:1376) @%p7 bra $Lt_13_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4788 (_2.ptx:1405) mul.lo.s32 %r45, %r45, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4798 (_2.ptx:1407) @%p8 bra $Lt_13_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47a0 (_2.ptx:1410) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4808 (_2.ptx:1443) @%p1 bra $Lt_14_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4838 (_2.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4828 (_2.ptx:1447) bra.uni $Lt_14_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4838 (_2.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x48c8 (_2.ptx:1470) @!%p2 bra $Lt_14_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4908 (_2.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x48f8 (_2.ptx:1477) bra.uni $Lt_14_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4908 (_2.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4958 (_2.ptx:1492) @%p3 bra $Lt_14_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a60 (_2.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4978 (_2.ptx:1498) @%p4 bra $Lt_14_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a28 (_2.ptx:1523) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a48 (_2.ptx:1528) @%p5 bra $Lt_14_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a50 (_2.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4a50 (_2.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a60 (_2.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4a70 (_2.ptx:1536) @%p6 bra $Lt_14_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ac0 (_2.ptx:1549) mov.s32 %r44, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4ad8 (_2.ptx:1552) @%p7 bra $Lt_14_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bd8 (_2.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4b00 (_2.ptx:1561) @%p8 bra $Lt_14_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (_2.ptx:1590) mul.lo.s32 %r46, %r46, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4bd0 (_2.ptx:1592) @%p9 bra $Lt_14_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bd8 (_2.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4c00 (_2.ptx:1601) @!%p2 bra $Lt_14_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c38 (_2.ptx:1611) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_3.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_q8auP9"
Running: cat _ptx_q8auP9 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_agDefH
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_agDefH --output-file  /dev/null 2> _ptx_q8auP9info"
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z10uniformAddPiS_iii' : regs=10, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_q8auP9 _ptx2_agDefH _ptx_q8auP9info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb0EEvPiPKiS0_iii : hostFun 0x0x40681f, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb1EEvPiPKiS0_iii : hostFun 0x0x4067cf, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb0EEvPiPKiS0_iii : hostFun 0x0x40677f, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddPiS_iii : hostFun 0x0x405f2c, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=MarsLib.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii : hostFun 0x0x404f42, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9map_countPvS_iiPiS0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9map_countPvS_iiPiS0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9map_countPvS_iiPiS0_S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9map_countPvS_iiPiS0_S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9map_countPvS_iiPiS0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z9map_countPvS_iiPiS0_S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z9map_countPvS_iiPiS0_S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14EmitInterCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14EmitInterCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14EmitInterCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14EmitInterCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14EmitInterCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9EmitCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9EmitCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9EmitCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9EmitCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9EmitCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf14__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x60 to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetKeyPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetKeyPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetKeyPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetKeyPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetKeyPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetValPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetValPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetValPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetValPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetValPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: instruction assembly for function '_Z9map_countPvS_iiPiS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z9map_countPvS_iiPiS0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9map_countPvS_iiPiS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e48 (_3.ptx:163) @!%p1 bra $Lt_1_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ef8 (_3.ptx:193) mov.s32 %r16, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ee0 (_3.ptx:187) @%p2 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ee8 (_3.ptx:188) bra.uni $Lt_1_7682;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4ee8 (_3.ptx:188) bra.uni $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ef8 (_3.ptx:193) mov.s32 %r16, %r4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4f10 (_3.ptx:196) @%p3 bra $Lt_1_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5018 (_3.ptx:242) setp.eq.s32 %p7, %r4, %r16;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4f30 (_3.ptx:202) @!%p1 bra $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fe0 (_3.ptx:231) setp.ge.s32 %p5, %r24, %r10;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4fc8 (_3.ptx:226) @%p4 bra $Lt_1_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fd0 (_3.ptx:227) bra.uni $Lt_1_9474;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4fd0 (_3.ptx:227) bra.uni $Lt_1_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fe0 (_3.ptx:231) setp.ge.s32 %p5, %r24, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4fe8 (_3.ptx:232) @%p5 bra $Lt_1_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5000 (_3.ptx:238) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5010 (_3.ptx:240) @%p6 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5018 (_3.ptx:242) setp.eq.s32 %p7, %r4, %r16;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5020 (_3.ptx:243) @%p7 bra $Lt_1_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5058 (_3.ptx:254) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x54a8 (_3.ptx:401) @%p8 bra $Lt_1_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54c8 (_3.ptx:409) mov.s32 %r104, 24;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x56a8 (_3.ptx:496) @!%p1 bra $Lt_3_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5700 (_3.ptx:511) mov.u32 %r14, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x56f8 (_3.ptx:509) @%p2 bra $Lt_3_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5700 (_3.ptx:511) mov.u32 %r14, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5710 (_3.ptx:513) @%p3 bra $Lt_3_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5820 (_3.ptx:555) @!%p1 bra $Lt_3_7426;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5790 (_3.ptx:532) @!%p1 bra $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5808 (_3.ptx:551) add.s32 %r16, %r16, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5800 (_3.ptx:549) @%p4 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5808 (_3.ptx:551) add.s32 %r16, %r16, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5818 (_3.ptx:553) @%p5 bra $Lt_3_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5820 (_3.ptx:555) @!%p1 bra $Lt_3_7426;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5820 (_3.ptx:555) @!%p1 bra $Lt_3_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_3.ptx:572) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5878 (_3.ptx:569) @%p6 bra $Lt_3_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_3.ptx:572) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z14EmitInterCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14EmitInterCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14EmitInterCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5b38 (_3.ptx:685) @%p1 bra $Lt_5_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ba0 (_3.ptx:702) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5b98 (_3.ptx:700) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ba0 (_3.ptx:702) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5bb0 (_3.ptx:704) @%p3 bra $Lt_5_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (_3.ptx:722) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5c10 (_3.ptx:719) @%p4 bra $Lt_5_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (_3.ptx:722) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5c90 (_3.ptx:741) @%p5 bra $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cb0 (_3.ptx:748) st.v4.s32 [%rd43+0], {%r31,%r2,%r32,%r4};
GPGPU-Sim PTX: ... end of reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetValPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetValPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetValPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetValPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetKeyPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetKeyPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetKeyPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetKeyPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9EmitCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9EmitCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9EmitCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9EmitCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6090 (_3.ptx:919) @%p1 bra $Lt_9_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60f8 (_3.ptx:936) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x60f0 (_3.ptx:934) @%p2 bra $Lt_9_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60f8 (_3.ptx:936) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6108 (_3.ptx:938) @%p3 bra $Lt_9_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6170 (_3.ptx:955) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6168 (_3.ptx:953) @%p4 bra $Lt_9_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6170 (_3.ptx:955) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x61b8 (_3.ptx:966) @%p5 bra $Lt_9_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6250 (_3.ptx:989) ld.s32 %r45, [%rd40+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6340 (_3.ptx:1041) @%p1 bra $Lt_10_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6450 (_3.ptx:1085) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6348 (_3.ptx:1042) bra.uni $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6450 (_3.ptx:1085) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x63a8 (_3.ptx:1056) @%p3 bra $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6450 (_3.ptx:1085) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6448 (_3.ptx:1082) @%p4 bra $Lt_10_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6450 (_3.ptx:1085) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x64c0 (_3.ptx:1123) @%p1 bra $Lt_11_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d20 (_3.ptx:1446) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x64c8 (_3.ptx:1124) bra.uni $LBB29__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d20 (_3.ptx:1446) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x65b8 (_3.ptx:1160) @%p3 bra $LBB29__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d20 (_3.ptx:1446) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x66e0 (_3.ptx:1205) @!%p4 bra $Lt_11_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6790 (_3.ptx:1235) mov.s32 %r44, %r32;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6778 (_3.ptx:1229) @%p5 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6780 (_3.ptx:1230) bra.uni $Lt_11_11522;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6780 (_3.ptx:1230) bra.uni $Lt_11_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6790 (_3.ptx:1235) mov.s32 %r44, %r32;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x67a8 (_3.ptx:1238) @%p6 bra $Lt_11_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68b0 (_3.ptx:1284) setp.eq.s32 %p10, %r32, %r44;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x67c8 (_3.ptx:1244) @!%p4 bra $Lt_11_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6878 (_3.ptx:1273) setp.ge.s32 %p8, %r52, %r38;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6860 (_3.ptx:1268) @%p7 bra $Lt_11_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6868 (_3.ptx:1269) bra.uni $Lt_11_13314;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6868 (_3.ptx:1269) bra.uni $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6878 (_3.ptx:1273) setp.ge.s32 %p8, %r52, %r38;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6880 (_3.ptx:1274) @%p8 bra $Lt_11_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6898 (_3.ptx:1280) add.s32 %r47, %r47, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x68a8 (_3.ptx:1282) @%p9 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68b0 (_3.ptx:1284) setp.eq.s32 %p10, %r32, %r44;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x68b8 (_3.ptx:1285) @%p10 bra $Lt_11_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68f0 (_3.ptx:1296) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6cb8 (_3.ptx:1425) @%p11 bra $Lt_11_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd8 (_3.ptx:1433) mov.s32 %r123, 24;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6d18 (_3.ptx:1443) @%p12 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d20 (_3.ptx:1446) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6d90 (_3.ptx:1480) @%p1 bra $Lt_12_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea0 (_3.ptx:1524) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6d98 (_3.ptx:1481) bra.uni $LBB7__Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea0 (_3.ptx:1524) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6df8 (_3.ptx:1495) @%p3 bra $LBB7__Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea0 (_3.ptx:1524) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6e98 (_3.ptx:1521) @%p4 bra $Lt_12_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea0 (_3.ptx:1524) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6f10 (_3.ptx:1563) @%p1 bra $Lt_13_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7318 (_3.ptx:1722) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6f18 (_3.ptx:1564) bra.uni $LBB23__Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7318 (_3.ptx:1722) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7020 (_3.ptx:1601) @%p3 bra $LBB23__Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7318 (_3.ptx:1722) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x7138 (_3.ptx:1643) @!%p4 bra $Lt_13_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7190 (_3.ptx:1658) mov.u32 %r40, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7188 (_3.ptx:1656) @%p5 bra $Lt_13_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7190 (_3.ptx:1658) mov.u32 %r40, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x71a0 (_3.ptx:1660) @%p6 bra $Lt_13_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7298 (_3.ptx:1699) @!%p4 bra $Lt_13_11266;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7208 (_3.ptx:1676) @!%p4 bra $Lt_13_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7280 (_3.ptx:1695) add.s32 %r42, %r42, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7278 (_3.ptx:1693) @%p7 bra $Lt_13_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7280 (_3.ptx:1695) add.s32 %r42, %r42, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7290 (_3.ptx:1697) @%p8 bra $Lt_13_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7298 (_3.ptx:1699) @!%p4 bra $Lt_13_11266;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7298 (_3.ptx:1699) @!%p4 bra $Lt_13_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72f8 (_3.ptx:1716) add.u32 %r21, %r21, %r6;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x72f0 (_3.ptx:1713) @%p9 bra $Lt_13_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72f8 (_3.ptx:1716) add.u32 %r21, %r21, %r6;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7310 (_3.ptx:1719) @%p10 bra $Lt_13_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7318 (_3.ptx:1722) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_2.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_nT791x"
Running: cat _ptx_nT791x | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_pnTU8q
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_pnTU8q --output-file  /dev/null 2> _ptx_nT791xinfo"
GPGPU-Sim PTX: Kernel '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii' : regs=25, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii' : regs=10, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii' : regs=41, lmem=0, smem=0, cmem=132
GPGPU-Sim PTX: Kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' : regs=10, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_nT791x _ptx2_pnTU8q _ptx_nT791xinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii : hostFun 0x0x404c6e, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii : hostFun 0x0x404a34, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11MapperCountPcS_P4int4PiS2_S2_iii : hostFun 0x0x40478f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=main.cu
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
preprocess:		2.110000ms
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
 PCI-E I/O:		66.561000ms

GPGPU-Sim PTX: cudaLaunch for 0x0x40478f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' to stream 0, gridDim= (118,1,1) blockDim = (256,1,1) 
kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 11520 (ipc=23.0) sim_rate=500 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:44:31 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 63360 (ipc=42.2) sim_rate=2640 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:44:32 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 162432 (ipc=46.4) sim_rate=6497 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:44:33 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(28,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3658,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3659,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3684,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3685,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3693,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3694,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3697,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3698,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3703,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3704,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3704,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3705,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3709,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3709,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3710,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3710,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3719,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3720,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3723,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3724,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3724,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3725,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3730,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3731,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3736,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3737,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3742,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3743,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3747,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3748,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(21,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 334080 (ipc=60.7) sim_rate=12849 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:44:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5785,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5786,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(37,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5803,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5804,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5805,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5806,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5809,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5810,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5830,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5831,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5832,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5833,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5841,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5849,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5850,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5855,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5856,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5857,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5858,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5862,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5863,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5866,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5867,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5876,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5877,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5882,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5898,0), 5 CTAs running
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(37,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 504736 (ipc=67.3) sim_rate=18693 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:44:35 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7877,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7902,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7924,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7924,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7941,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7943,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7949,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7953,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7970,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7976,0), 5 CTAs running
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(52,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7990,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7997,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8009,0), 4 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 674432 (ipc=71.0) sim_rate=24086 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:44:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9971,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9997,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (10006,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (10014,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (10024,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10040,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10042,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10049,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10066,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (10069,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10074,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10083,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10094,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10101,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10117,0), 3 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(72,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 846560 (ipc=73.6) sim_rate=29191 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:44:37 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(70,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (12067,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12092,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12099,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12108,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12121,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12139,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12147,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (12162,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12170,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12178,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (12184,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12193,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12200,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (12206,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12220,0), 2 CTAs running
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(89,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 1016544 (ipc=75.3) sim_rate=33884 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:44:38 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(91,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14166,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14186,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14197,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14227,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14239,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14258,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14263,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14271,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (14277,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14295,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14301,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (14307,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14314,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14325,0), 1 CTAs running
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(98,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1198304 (ipc=74.9) sim_rate=38654 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:44:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16261,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16275,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16283,0), 1 CTAs running
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(110,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16319,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16335,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16353,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16356,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16364,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16380,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16392,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16405,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16409,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(109,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18352,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18371,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18374,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18399,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18411,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18456,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18468,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' finished on shader 7.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z11MapperCountPcS_P4int4PiS2_S2_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 18505
gpu_sim_insn = 1353120
gpu_ipc =      73.1219
gpu_tot_sim_cycle = 18505
gpu_tot_sim_insn = 1353120
gpu_tot_ipc =      73.1219
gpu_tot_issued_cta = 118
gpu_stall_dramfull = 400
gpu_stall_icnt2sh    = 349
gpu_total_sim_rate=42285

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23506
	L1I_total_cache_misses = 660
	L1I_total_cache_miss_rate = 0.0281
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 192, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 348, Miss = 174, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 384, Miss = 192, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 384, Miss = 192, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 384, Miss = 192, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 384, Miss = 192, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 384, Miss = 192, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 384, Miss = 192, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 384, Miss = 192, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 384, Miss = 192, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 336, Miss = 168, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 384, Miss = 192, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 384, Miss = 192, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 336, Miss = 168, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 384, Miss = 192, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5628
	L1D_total_cache_misses = 2814
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4702
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2814
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4582
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2814
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22846
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 660
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 1413856
gpgpu_n_tot_w_icount = 44183
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2814
gpgpu_n_mem_write_global = 2814
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 90000
gpgpu_n_store_insn = 90000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 150416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:322	W0_Idle:38966	W0_Scoreboard:459341	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:33	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:44150
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22512 {8:2814,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 382512 {72:3,136:2811,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 382704 {136:2814,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22512 {8:2814,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 17 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 205 
max_icnt2mem_latency = 66 
max_icnt2sh_latency = 18504 
mrq_lat_table:2567 	173 	54 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2825 	2818 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4523 	1052 	126 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2564 	252 	13 	0 	0 	0 	0 	51 	309 	720 	1432 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2387      3441      4585      5600     12944     13882      1500      2865      3916      5056     10215     11396      2075      3129      8397      9432 
dram[1]:      2371      3471      4625      5662     12990     14019      1501      2894      3946      5103     10252     11456      2063      3159      8454      9463 
dram[2]:      3231      2366      5647      4487     14000     12800      2844      1507      4988      3960     11263      2116      3138      2093      9456      8487 
dram[3]:      2931      2351      5696      4516     14062     12850      2865      1509      5016      3996     11304      2104      3169      2079      9512      8524 
dram[4]:      1769      3421      4541      5554     12829     13854      1518      2846      3994      5022     10349      3181      2075      3154      8382      9538 
dram[5]:      2354      3450      4593      5582     12960     13903      1519      2875      4015      5057     10404      3216      2060      3185      8413      9579 
average row accesses per activate:
dram[0]: 33.000000 32.000000 32.000000 32.000000 30.000000 28.000000 14.000000 16.000000 32.000000 32.000000 32.000000 30.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 28.000000 28.000000 14.000000 16.000000 32.000000 32.000000 32.000000 30.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 16.500000 32.000000 32.000000 32.000000 28.000000 28.000000 14.000000 16.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 17.000000 30.000000 32.000000 32.000000 28.000000 28.000000 14.000000 16.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 16.500000 30.000000 32.000000 32.000000 28.000000 28.000000 16.000000 16.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 32.000000 30.000000 32.000000 32.000000 28.000000 28.000000 16.000000 16.000000 32.000000 32.000000 30.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2819/99 = 28.474747
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        33        32        32        32        30        28        14        16        32        32        32        30        32        32        32        32 
dram[1]:        32        32        32        32        28        28        14        16        32        32        32        30        32        32        32        32 
dram[2]:        33        32        32        32        28        28        14        16        32        32        32        32        32        32        32        32 
dram[3]:        34        30        32        32        28        28        14        16        32        32        32        32        32        32        32        32 
dram[4]:        33        30        32        32        28        28        16        16        32        32        32        32        32        32        32        32 
dram[5]:        32        30        32        32        28        28        16        16        32        32        30        32        32        32        32        32 
total reads: 2819
bank skew: 34/14 = 2.43
chip skew: 471/468 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        515       411       411       408       409       407       420       414       406       409       405       406       418       406       405       404
dram[1]:        411       413       411       410       409       410       432       417       407       411       405       408       419       409       406       406
dram[2]:        400       411       410       409       409       408       408       417       406       407       404       408       408       421       405       407
dram[3]:        390       409       409       408       410       411       415       429       405       409       406       408       415       423       405       410
dram[4]:        401       409       409       409       408       410       427       410       413       406       406       406       420       412       403       408
dram[5]:        413       410       410       409       412       409       440       416       416       406       407       409       417       413       404       408
maximum mf latency per bank:
dram[0]:        299       286       282       279       275       276       281       268       270       275       268       272       306       269       280       271
dram[1]:        292       295       285       275       274       276       288       271       270       268       269       272       310       286       278       269
dram[2]:        299       309       278       278       281       277       269       275       271       268       268       313       282       307       272       273
dram[3]:        298       295       276       280       281       279       271       282       268       274       267       304       293       304       272       272
dram[4]:        291       287       273       276       274       277       287       269       270       268       268       280       313       277       268       273
dram[5]:        291       294       286       277       281       281       294       271       283       268       267       290       316       280       268       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24426 n_nop=23466 n_act=17 n_pre=1 n_req=471 n_rd=942 n_write=0 bw_util=0.07713
n_activity=5855 dram_eff=0.3218
bk0: 66a 24242i bk1: 64a 24272i bk2: 64a 24282i bk3: 64a 24282i bk4: 60a 24292i bk5: 56a 24301i bk6: 28a 24345i bk7: 32a 24340i bk8: 64a 24274i bk9: 64a 24274i bk10: 64a 24283i bk11: 60a 24285i bk12: 64a 24271i bk13: 64a 24276i bk14: 64a 24275i bk15: 64a 24285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00659134
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24426 n_nop=23474 n_act=16 n_pre=0 n_req=468 n_rd=936 n_write=0 bw_util=0.07664
n_activity=5556 dram_eff=0.3369
bk0: 64a 24275i bk1: 64a 24269i bk2: 64a 24274i bk3: 64a 24280i bk4: 56a 24301i bk5: 56a 24293i bk6: 28a 24345i bk7: 32a 24335i bk8: 64a 24276i bk9: 64a 24268i bk10: 64a 24282i bk11: 60a 24278i bk12: 64a 24275i bk13: 64a 24275i bk14: 64a 24275i bk15: 64a 24283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00826988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24426 n_nop=23466 n_act=17 n_pre=1 n_req=471 n_rd=942 n_write=0 bw_util=0.07713
n_activity=5850 dram_eff=0.3221
bk0: 66a 24237i bk1: 64a 24283i bk2: 64a 24279i bk3: 64a 24282i bk4: 56a 24300i bk5: 56a 24304i bk6: 28a 24353i bk7: 32a 24345i bk8: 64a 24273i bk9: 64a 24276i bk10: 64a 24281i bk11: 64a 24276i bk12: 64a 24273i bk13: 64a 24260i bk14: 64a 24270i bk15: 64a 24260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00884304
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24426 n_nop=23468 n_act=17 n_pre=1 n_req=470 n_rd=940 n_write=0 bw_util=0.07697
n_activity=5659 dram_eff=0.3322
bk0: 68a 24241i bk1: 60a 24290i bk2: 64a 24283i bk3: 64a 24280i bk4: 56a 24302i bk5: 56a 24304i bk6: 28a 24351i bk7: 32a 24334i bk8: 64a 24277i bk9: 64a 24272i bk10: 64a 24277i bk11: 64a 24272i bk12: 64a 24269i bk13: 64a 24252i bk14: 64a 24272i bk15: 64a 24266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00605912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24426 n_nop=23466 n_act=17 n_pre=1 n_req=471 n_rd=942 n_write=0 bw_util=0.07713
n_activity=5861 dram_eff=0.3214
bk0: 66a 24247i bk1: 60a 24283i bk2: 64a 24284i bk3: 64a 24284i bk4: 56a 24302i bk5: 56a 24298i bk6: 32a 24334i bk7: 32a 24342i bk8: 64a 24267i bk9: 64a 24280i bk10: 64a 24276i bk11: 64a 24277i bk12: 64a 24277i bk13: 64a 24265i bk14: 64a 24283i bk15: 64a 24272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00728732
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24426 n_nop=23474 n_act=16 n_pre=0 n_req=468 n_rd=936 n_write=0 bw_util=0.07664
n_activity=5559 dram_eff=0.3368
bk0: 64a 24271i bk1: 60a 24280i bk2: 64a 24274i bk3: 64a 24286i bk4: 56a 24292i bk5: 56a 24302i bk6: 32a 24329i bk7: 32a 24340i bk8: 64a 24263i bk9: 64a 24278i bk10: 60a 24281i bk11: 64a 24275i bk12: 64a 24282i bk13: 64a 24256i bk14: 64a 24285i bk15: 64a 24278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00790142

========= L2 cache stats =========
L2_cache_bank[0]: Access = 487, Miss = 237, Miss_rate = 0.487, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[1]: Access = 468, Miss = 234, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 468, Miss = 234, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 468, Miss = 234, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 483, Miss = 235, Miss_rate = 0.487, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[5]: Access = 472, Miss = 236, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 498, Miss = 236, Miss_rate = 0.474, Pending_hits = 6, Reservation_fails = 195
L2_cache_bank[7]: Access = 468, Miss = 234, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 487, Miss = 237, Miss_rate = 0.487, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 468, Miss = 234, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 468, Miss = 234, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 468, Miss = 234, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5703
L2_total_cache_misses = 2819
L2_total_cache_miss_rate = 0.4943
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 510
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2814
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2814
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=17229
icnt_total_pkts_simt_to_mem=16953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.89444
	minimum = 6
	maximum = 55
Network latency average = 9.31492
	minimum = 6
	maximum = 53
Slowest packet = 270
Flit latency average = 7.34553
	minimum = 6
	maximum = 49
Slowest flit = 1682
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0228287
	minimum = 0.0184275 (at node 10)
	maximum = 0.0269116 (at node 21)
Accepted packet rate average = 0.0228287
	minimum = 0.0184275 (at node 10)
	maximum = 0.0269116 (at node 21)
Injected flit rate average = 0.0684139
	minimum = 0.054742 (at node 10)
	maximum = 0.0839773 (at node 21)
Accepted flit rate average= 0.0684139
	minimum = 0.0557147 (at node 10)
	maximum = 0.0774926 (at node 21)
Injected packet length average = 2.99684
Accepted packet length average = 2.99684
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.89444 (1 samples)
	minimum = 6 (1 samples)
	maximum = 55 (1 samples)
Network latency average = 9.31492 (1 samples)
	minimum = 6 (1 samples)
	maximum = 53 (1 samples)
Flit latency average = 7.34553 (1 samples)
	minimum = 6 (1 samples)
	maximum = 49 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0228287 (1 samples)
	minimum = 0.0184275 (1 samples)
	maximum = 0.0269116 (1 samples)
Accepted packet rate average = 0.0228287 (1 samples)
	minimum = 0.0184275 (1 samples)
	maximum = 0.0269116 (1 samples)
Injected flit rate average = 0.0684139 (1 samples)
	minimum = 0.054742 (1 samples)
	maximum = 0.0839773 (1 samples)
Accepted flit rate average = 0.0684139 (1 samples)
	minimum = 0.0557147 (1 samples)
	maximum = 0.0774926 (1 samples)
Injected packet size average = 2.99684 (1 samples)
Accepted packet size average = 2.99684 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 42285 (inst/sec)
gpgpu_simulation_rate = 578 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40677f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (59,1,1) blockDim = (256,1,1) 
kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: cycles simulated: 19005  inst.: 1366560 (ipc=26.9) sim_rate=42705 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:44:40 2016
GPGPU-Sim uArch: cycles simulated: 19505  inst.: 1401632 (ipc=48.5) sim_rate=42473 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:44:41 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(5,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(8,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 21505  inst.: 1638784 (ipc=95.2) sim_rate=48199 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:44:42 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(8,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(8,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 22505  inst.: 1935632 (ipc=145.6) sim_rate=55303 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:44:43 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(28,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(43,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(10,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 24505  inst.: 2281855 (ipc=154.8) sim_rate=63384 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:44:44 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(14,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(7,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 25505  inst.: 2541159 (ipc=169.7) sim_rate=68679 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:44:45 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(6,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(18,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8119,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8128,18505), 2 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(20,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8240,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8292,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8319,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8378,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8394,18505), 3 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(45,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 27005  inst.: 2887239 (ipc=180.5) sim_rate=75979 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:44:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8513,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8527,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8535,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8571,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8572,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8593,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8594,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8616,18505), 3 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(26,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(26,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 28005  inst.: 3150205 (ipc=189.2) sim_rate=80774 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:44:47 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(22,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(35,0,0) tid=(196,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(39,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 29505  inst.: 3417438 (ipc=187.7) sim_rate=85435 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:44:48 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(41,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(20,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(24,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(21,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 31005  inst.: 3801198 (ipc=195.8) sim_rate=92712 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:44:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12593,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12665,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12679,18505), 2 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(38,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12717,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12806,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12815,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12838,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12841,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12908,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12980,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12992,18505), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(36,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12997,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13002,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13014,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13021,18505), 2 CTAs running
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(41,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 32005  inst.: 4049982 (ipc=199.8) sim_rate=96428 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:44:50 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(33,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(44,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(36,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 34005  inst.: 4413973 (ipc=197.5) sim_rate=102650 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:44:51 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(30,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(39,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(34,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 35005  inst.: 4673333 (ipc=201.2) sim_rate=106212 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:44:52 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(56,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16829,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16950,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16981,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17084,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17090,18505), 1 CTAs running
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(51,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17153,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17166,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17276,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17304,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17322,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17368,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17371,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17380,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17390,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17400,18505), 1 CTAs running
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(49,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(54,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 37005  inst.: 5075786 (ipc=201.2) sim_rate=112795 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:44:53 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(47,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(51,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(56,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 39005  inst.: 5374483 (ipc=196.2) sim_rate=116836 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:44:54 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(51,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21251,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21260,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (21381,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21425,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21444,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21462,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (21470,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21569,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (21594,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21600,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21606,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (21628,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21631,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21679,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' finished on shader 0.

GPGPU-Sim PTX: cudaLaunch for 0x0x40686f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb0ELb1EEvPiPKiS0_iii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
kernel_name = _Z7prescanILb1ELb0EEvPiPKiS0_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 21680
gpu_sim_insn = 4137139
gpu_ipc =     190.8274
gpu_tot_sim_cycle = 40185
gpu_tot_sim_insn = 5490259
gpu_tot_ipc =     136.6246
gpu_tot_issued_cta = 177
gpu_stall_dramfull = 1327
gpu_stall_icnt2sh    = 993
gpu_total_sim_rate=119353

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 105988
	L1I_total_cache_misses = 1682
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 516, Miss = 324, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 447, Miss = 273, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 516, Miss = 324, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 516, Miss = 324, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 516, Miss = 324, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[5]: Access = 516, Miss = 324, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 516, Miss = 324, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 516, Miss = 324, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[8]: Access = 516, Miss = 324, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[9]: Access = 516, Miss = 324, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[10]: Access = 468, Miss = 300, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[11]: Access = 516, Miss = 324, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[12]: Access = 516, Miss = 324, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[13]: Access = 468, Miss = 300, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[14]: Access = 516, Miss = 324, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7575
	L1D_total_cache_misses = 4761
	L1D_total_cache_miss_rate = 0.6285
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 219
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 6236
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0192
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3758
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6116
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 219
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 104306
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1682
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
705, 421, 377, 377, 333, 333, 333, 333, 705, 421, 377, 377, 333, 333, 333, 333, 658, 374, 330, 330, 286, 286, 286, 286, 658, 374, 330, 330, 286, 286, 286, 286, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 6058336
gpgpu_n_tot_w_icount = 189323
gpgpu_n_stall_shd_mem = 8715
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3758
gpgpu_n_mem_write_global = 3817
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 120208
gpgpu_n_store_insn = 120267
gpgpu_n_shmem_insn = 301726
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 195846
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8496
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 219
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1824	W0_Idle:204258	W0_Scoreboard:783095	W1:3776	W2:2596	W3:0	W4:2596	W5:0	W6:0	W7:0	W8:2596	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2629	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:175130
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30064 {8:3758,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 513256 {40:59,72:3,136:3755,}
traffic_breakdown_coretomem[INST_ACC_R] = 1680 {8:210,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 511088 {136:3758,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30536 {8:3817,}
traffic_breakdown_memtocore[INST_ACC_R] = 28560 {136:210,}
maxmrqlatency = 269 
maxdqlatency = 0 
maxmflatency = 790 
averagemflatency = 228 
max_icnt2mem_latency = 123 
max_icnt2sh_latency = 40184 
mrq_lat_table:2750 	219 	99 	121 	222 	294 	403 	618 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3817 	3406 	367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5708 	1234 	513 	345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3324 	430 	19 	0 	0 	0 	0 	51 	309 	720 	1432 	812 	493 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32         0         0         0         0         0        14        16        32        32        32        32         0         0         0         0 
dram[1]:        32         0         0         0         0         0        14        16        32        32        32        32         0         0         0         0 
dram[2]:        32         0         0         0         0         0        14        16        32        32        32        32         0         0         0         0 
dram[3]:        32         0         0         0         0         0        14        16        32        32        32        32         0         0         0         0 
dram[4]:         1        30         0         0         0         0        16        16        32        32        32        32         0         0         0         0 
dram[5]:         0        30         0         0         0         0        16        16        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:      2387      3441      4585      5600     12944     13882      6457      5212      8543      7466     10950     11396      2075      3129      8397      9432 
dram[1]:      2371      3471      4625      5662     12990     14019      6462      5166      8519      7413     10919     11456      2063      3159      8454      9463 
dram[2]:      3231      2366      5647      4487     14000     12800      5168      6431      7525      8486     11263      2834      3138      2093      9456      8487 
dram[3]:      4153      2351      5696      4516     14062     12850      5176      6435      7491      8456     11304     19011      3169      2079      9512      8524 
dram[4]:      1769      3421      4541      5554     12829     13854      6416      5142      8444      7499     10733     17988      2075      3154      8382      9538 
dram[5]:      2354      3450      4593      5582     12960     13903      6421      5119      8429      7470     10684     17959      2060      3185      8413      9579 
average row accesses per activate:
dram[0]: 17.500000 32.000000 32.000000 32.000000 34.000000 36.000000 39.000000 40.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 17.000000 32.000000 32.000000 32.000000 32.000000 36.000000 39.000000 40.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 32.000000 32.000000 32.000000 32.000000 36.000000 39.000000 40.000000 48.000000 48.000000 28.000000 31.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 11.666667 30.000000 32.000000 32.000000 32.000000 36.000000 39.000000 40.000000 48.000000 48.000000 28.000000 26.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 16.500000 15.500000 32.000000 32.000000 36.000000 36.000000 40.000000 40.000000 48.000000 48.000000 28.000000 26.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 32.000000 16.000000 32.000000 32.000000 36.000000 36.000000 40.000000 40.000000 48.000000 48.000000 28.000000 26.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 4733/141 = 33.567375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32        46        48        64        64        44        44        32        32        32        32 
dram[1]:        34        32        32        32        30        32        46        48        64        64        44        44        32        32        32        32 
dram[2]:        35        32        32        32        30        32        46        48        64        64        44        44        32        32        32        32 
dram[3]:        35        30        32        32        30        32        46        48        64        64        44        42        32        32        32        32 
dram[4]:        33        31        32        32        32        32        48        48        64        64        44        42        32        32        32        32 
dram[5]:        32        32        32        32        32        32        48        48        64        64        44        42        32        32        32        32 
total reads: 3781
bank skew: 64/30 = 2.13
chip skew: 633/627 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         2         4        32        32        32        32        12        12         0         0         0         0 
dram[1]:         0         0         0         0         2         4        32        32        32        32        12        12         0         0         0         0 
dram[2]:         0         0         0         0         2         4        32        32        32        32        12        18         0         0         0         0 
dram[3]:         0         0         0         0         2         4        32        32        32        32        12        10         0         0         0         0 
dram[4]:         0         0         0         0         4         4        32        32        32        32        12        10         0         0         0         0 
dram[5]:         0         0         0         0         4         4        32        32        32        32        12        10         0         0         0         0 
total reads: 952
min_bank_accesses = 0!
chip skew: 164/156 = 1.05
average mf latency per bank:
dram[0]:        486       411       411       408       376       356       295       332       323       346       418       412       418       406       405       404
dram[1]:        386       413       411       410       374       359       306       323       328       340       419       415       419       409       406       406
dram[2]:        377       411       410       409       377       351       323       300       352       322       428       524       408       421       405       407
dram[3]:        378       409       409       408       379       353       323       308       342       324       432       411       415       423       405       410
dram[4]:        401       396       409       409       348       366       290       320       324       341       403       422       420       412       403       408
dram[5]:        413       384       410       409       351       365       296       321       326       344       394       426       417       413       404       408
maximum mf latency per bank:
dram[0]:        299       286       282       279       275       433       713       790       723       775       612       622       306       269       280       271
dram[1]:        292       295       285       275       276       474       740       773       745       759       612       634       310       286       278       269
dram[2]:        299       309       278       278       334       342       764       674       770       676       643       536       282       307       272       273
dram[3]:        298       295       276       280       369       340       781       678       774       686       647       547       293       304       272       272
dram[4]:        291       287       273       276       294       531       693       699       720       730       571       608       313       277       268       273
dram[5]:        291       294       286       277       304       544       693       709       720       742       571       618       316       280       268       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x802c0280, atomic=0 1 entries : 0x7fce45f003f0 :  mf: uid=125110, sid00:w29, part=0, addr=0x802c0280, load , size=128, unknown  status = IN_PARTITION_DRAM (40176), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53043 n_nop=51429 n_act=24 n_pre=8 n_req=791 n_rd=1266 n_write=316 bw_util=0.05965
n_activity=9186 dram_eff=0.3444
bk0: 70a 52827i bk1: 64a 52888i bk2: 64a 52898i bk3: 64a 52898i bk4: 64a 52867i bk5: 64a 52794i bk6: 92a 51651i bk7: 96a 51799i bk8: 128a 51560i bk9: 128a 51540i bk10: 88a 52295i bk11: 88a 52343i bk12: 64a 52884i bk13: 64a 52889i bk14: 64a 52890i bk15: 64a 52901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.753898
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x802c0300, atomic=0 1 entries : 0x7fce45d6a350 :  mf: uid=125109, sid00:w30, part=1, addr=0x802c0300, load , size=128, unknown  status = IN_PARTITION_DRAM (40182), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53043 n_nop=51437 n_act=23 n_pre=7 n_req=788 n_rd=1260 n_write=316 bw_util=0.05942
n_activity=8782 dram_eff=0.3589
bk0: 68a 52858i bk1: 64a 52883i bk2: 64a 52891i bk3: 64a 52898i bk4: 60a 52866i bk5: 64a 52758i bk6: 92a 51597i bk7: 96a 51821i bk8: 128a 51517i bk9: 128a 51477i bk10: 88a 52293i bk11: 88a 52334i bk12: 64a 52888i bk13: 64a 52889i bk14: 64a 52890i bk15: 64a 52898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.739645
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53043 n_nop=51429 n_act=24 n_pre=8 n_req=795 n_rd=1262 n_write=320 bw_util=0.05965
n_activity=9240 dram_eff=0.3424
bk0: 70a 52812i bk1: 64a 52898i bk2: 64a 52896i bk3: 64a 52899i bk4: 60a 52836i bk5: 64a 52753i bk6: 92a 51745i bk7: 96a 51609i bk8: 128a 51618i bk9: 128a 51583i bk10: 88a 52414i bk11: 88a 52299i bk12: 64a 52886i bk13: 64a 52875i bk14: 64a 52887i bk15: 64a 52878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.746149
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53043 n_nop=51445 n_act=24 n_pre=8 n_req=783 n_rd=1254 n_write=312 bw_util=0.05905
n_activity=8928 dram_eff=0.3508
bk0: 70a 52830i bk1: 60a 52906i bk2: 64a 52900i bk3: 64a 52898i bk4: 60a 52856i bk5: 64a 52773i bk6: 92a 51720i bk7: 96a 51568i bk8: 128a 51636i bk9: 128a 51538i bk10: 88a 52414i bk11: 84a 52368i bk12: 64a 52882i bk13: 64a 52865i bk14: 64a 52887i bk15: 64a 52884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.743265
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53043 n_nop=51435 n_act=24 n_pre=8 n_req=788 n_rd=1260 n_write=316 bw_util=0.05942
n_activity=9047 dram_eff=0.3484
bk0: 66a 52864i bk1: 62a 52872i bk2: 64a 52901i bk3: 64a 52902i bk4: 64a 52794i bk5: 64a 52757i bk6: 96a 51615i bk7: 96a 51651i bk8: 128a 51536i bk9: 128a 51457i bk10: 88a 52257i bk11: 84a 52323i bk12: 64a 52888i bk13: 64a 52877i bk14: 64a 52897i bk15: 64a 52888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.687216
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53043 n_nop=51437 n_act=23 n_pre=7 n_req=788 n_rd=1260 n_write=316 bw_util=0.05942
n_activity=8769 dram_eff=0.3594
bk0: 64a 52887i bk1: 64a 52865i bk2: 64a 52891i bk3: 64a 52904i bk4: 64a 52772i bk5: 64a 52731i bk6: 96a 51601i bk7: 96a 51646i bk8: 128a 51523i bk9: 128a 51444i bk10: 88a 52253i bk11: 84a 52321i bk12: 64a 52894i bk13: 64a 52869i bk14: 64a 52901i bk15: 64a 52894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.688555

========= L2 cache stats =========
L2_cache_bank[0]: Access = 673, Miss = 317, Miss_rate = 0.471, Pending_hits = 9, Reservation_fails = 295
L2_cache_bank[1]: Access = 628, Miss = 316, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 654, Miss = 314, Miss_rate = 0.480, Pending_hits = 6, Reservation_fails = 198
L2_cache_bank[3]: Access = 628, Miss = 316, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 669, Miss = 315, Miss_rate = 0.471, Pending_hits = 9, Reservation_fails = 330
L2_cache_bank[5]: Access = 687, Miss = 316, Miss_rate = 0.460, Pending_hits = 6, Reservation_fails = 195
L2_cache_bank[6]: Access = 669, Miss = 315, Miss_rate = 0.471, Pending_hits = 9, Reservation_fails = 306
L2_cache_bank[7]: Access = 624, Miss = 312, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 647, Miss = 317, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 639, Miss = 313, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 125
L2_cache_bank[10]: Access = 628, Miss = 316, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 654, Miss = 314, Miss_rate = 0.480, Pending_hits = 6, Reservation_fails = 206
L2_total_cache_accesses = 7800
L2_total_cache_misses = 3781
L2_total_cache_miss_rate = 0.4847
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 1754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 938
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2820
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 154
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1459
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=23702
icnt_total_pkts_simt_to_mem=22885
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.4716
	minimum = 6
	maximum = 60
Network latency average = 10.7494
	minimum = 6
	maximum = 46
Slowest packet = 11418
Flit latency average = 9.98484
	minimum = 6
	maximum = 42
Slowest flit = 39116
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00716482
	minimum = 0.00502768 (at node 1)
	maximum = 0.00991697 (at node 20)
Accepted packet rate average = 0.00716482
	minimum = 0.00502768 (at node 1)
	maximum = 0.00991697 (at node 20)
Injected flit rate average = 0.0211921
	minimum = 0.0140221 (at node 1)
	maximum = 0.0285055 (at node 15)
Accepted flit rate average= 0.0211921
	minimum = 0.0157288 (at node 1)
	maximum = 0.0270295 (at node 20)
Injected packet length average = 2.9578
Accepted packet length average = 2.9578
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.183 (2 samples)
	minimum = 6 (2 samples)
	maximum = 57.5 (2 samples)
Network latency average = 10.0322 (2 samples)
	minimum = 6 (2 samples)
	maximum = 49.5 (2 samples)
Flit latency average = 8.66519 (2 samples)
	minimum = 6 (2 samples)
	maximum = 45.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0149967 (2 samples)
	minimum = 0.0117276 (2 samples)
	maximum = 0.0184143 (2 samples)
Accepted packet rate average = 0.0149967 (2 samples)
	minimum = 0.0117276 (2 samples)
	maximum = 0.0184143 (2 samples)
Injected flit rate average = 0.044803 (2 samples)
	minimum = 0.0343821 (2 samples)
	maximum = 0.0562414 (2 samples)
Accepted flit rate average = 0.044803 (2 samples)
	minimum = 0.0357217 (2 samples)
	maximum = 0.052261 (2 samples)
Injected packet size average = 2.98752 (2 samples)
Accepted packet size average = 2.98752 (2 samples)
Hops average = 1 (2 samples)
