// SPDX-License-Identifier: GPL-2.0-only
// Definitions for Xenics Dione camera module on VC I2C bus
/dts-v1/;
/plugin/;

/{
	compatible = "brcm,bcm2835";

	fragment@0 {
		target = <&i2c0if>;
		__overlay__ {
			status = "okay";
		};
	};

	clk_frag: fragment@1 {
		target = <&cam1_clk>;
		__overlay__ {
			status = "okay";
			clock-frequency = <24000000>;
		};
	};

	fragment@2 {
		target = <&i2c0mux>;
		__overlay__ {
			status = "okay";
		};
	};

	i2c_frag: fragment@3 {
		target = <&i2c_csi_dsi>;
		__overlay__ {
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";

			xenics_dione_ir: xenics_dione_ir@0e {
				compatible = "xenics,dioneir";
				reg = <0x0e>;
				status = "okay";

            fpga-address = <0x5a 0x5b 0x5c 0x5d>;

				clocks = <&cam1_clk>;
				clock-names = "xclk";

				VANA-supply = <&cam1_reg>;	/* Power enable pin, initially declared as active-high in the base devicetree, but changed to active-high in this overlay */

				rotation = <180>;
				orientation = <2>;

				port {
					xenics_dione_ir_0: endpoint {
						remote-endpoint = <&csi_ep>;
                  data-lanes = <1 2>;
						clock-lanes = <0>;
                  link-frequencies = /bits/ 64 <240000000 497000000>;
					};
				};
			};

			vcm: ad5398@0c {
				compatible = "adi,ad5398";
				reg = <0x0c>;
				status = "disabled";
				VANA-supply = <&cam1_reg>;
			};
		};
	};

	csi_frag: fragment@4 {
		target = <&csi1>;
		csi: __overlay__ {
			status = "okay";
			brcm,media-controller;

			port {
				csi_ep: endpoint {
					remote-endpoint = <&xenics_dione_ir_0>;
               data-lanes = <1 2>;
					clock-lanes = <0>;
               link-frequencies = /bits/ 64 <240000000 497000000>;
				};
			};
		};
	};

/*
	cam1_reg_frag: fragment@5 {
		target = <&cam1_reg>;
		__overlay__ {
			enable-active-low;
		};
	};
*/

};
