lib_name: span_ion
cell_name: comparator_fd_stage
pins: [ "VINP", "VINN", "VOUTP", "VOUTN", "VDD", "VSS", "IBN" ]
instances:
  XINB:
    lib_name: BAG_prim
    cell_name: nmos4_standard
    instpins:
      S:
        direction: inputOutput
        net_name: "VTAIL"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VOUTP"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VINN"
        num_bits: 1
  XINA:
    lib_name: BAG_prim
    cell_name: nmos4_standard
    instpins:
      S:
        direction: inputOutput
        net_name: "VTAIL"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VOUTN"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VINP"
        num_bits: 1
  XRB:
    lib_name: BAG_prim
    cell_name: res_standard
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VOUTP"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  XRA:
    lib_name: BAG_prim
    cell_name: res_standard
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VOUTN"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  XIBIAS:
    lib_name: bag2_analog
    cell_name: mirror_n
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      out:
        direction: output
        net_name: "VTAIL"
        num_bits: 1
      s_out:
        direction: input
        net_name: "VSS"
        num_bits: 1
      in:
        direction: input
        net_name: "IBN"
        num_bits: 1
      s_in:
        direction: input
        net_name: "VSS"
        num_bits: 1
