"""
Class register data

REV 0.1 --
Code migration to product specific features

"""

import os
import json 
from dataclasses import dataclass

CONFIG_PRODUCT = 'CWF'
MESH_DICT = "s2tmeshdata.json"
SLICE_DICT = "s2tregdata.json"

print (f"Loading CLASS registers data for {CONFIG_PRODUCT} || REV 0.1")

@dataclass
class registers:
      
    # Read S2T register configuration files
    @staticmethod
    def regs_dict(jfile, dictname = 's2t_reg', folder = 'RegFiles'):
        ## Change filename accordingly, the name needs to be changed here and inside CommonRingCmds Class
        #jfile = "s2tregdata.json"
        scriptHome = os.path.dirname(os.path.realpath(__file__))

        o_path = os.path.join(scriptHome, folder)
        
        j_file = os.path.join(o_path, jfile)
            
        with open (j_file) as regfile:
            configdata = json.load(regfile)
            jsondict = configdata[dictname]

        return jsondict

    @staticmethod
    def mesh_crs_min():
        
        _mesh_crs_min = {
        "al_cr_arch_fuses": 0x401, # 0x400# FMA5_DIS ( should be fixed in new regression) 
        "thread0.al_cr_git_deallocmask": 0xfff3, #  Not found
        "thread1.al_cr_git_deallocmask": 0xfffc, #  Not found
        "bpu1_cr_debug": 0xa8000, #system has 0xa8400 --> dis_lsd_start_end (10:10) -- Invalidate the Start/End markers for the LSD state machine
        "core_cr_arch_fuses": 0x401, #0xbe100859, # 0x00000000 : residue_cheking_dis (04:04) -- Disable residue checking for SKL server. 000000 : fma5_dis (10:10) -- Disable allocation to FMA5 (do not use server-core FMA5 hw)
        "core_cr_iq_crmode": 0x0, #0x20244, # system = 0x200
        "core_cr_parity_rc": 0x2003, #0xf7D,  # system = 0xFFF
        }

        return _mesh_crs_min

    @staticmethod
    def slice_crs_min():
        _slice_crs_min = {

        # good
        # "ag_cr_ia32_cr_efer": 0x501 #  sce (00:00) -- System Call Enable Bit
        # "al_cr_arch_fuses": 0x0,
        "al_cr_git_deallocmask": 0xfffc,
        # "al_cr_testtail": 0x144,  # Outputs.  NOT NEEDED
        #  "bac_cr_ia32_cr_efer": 0x400, #Not needed as this is an output
        "bpu1_cr_debug": 0xa8000, #system has 0xa8400 --> dis_lsd_start_end (10:10) -- Invalidate the Start/End markers for the LSD state machine
        "core_cr_arch_fuses": 0xbe100859, # System has 0xbe100849  # delta 0x00000000 : residue_cheking_dis (04:04) -- Disable residue checking for SKL server
        # "core_cr_ia32_cr_efer": 0x501, # set by code
        "core_cr_iq_crmode": 0x200, # Need to look into this
        # "core_cr_parity_rc": 0xfff, # system already has 0xFFF
        "core_cr_pebs_frontend": 0x800,
        "core_cr_prefetch_ctl": 0x3,
        "ctap_cr_debug_counter_0": 0x200,
        # good

        # PROBLEMS: 
        #"ctap_cr_tap_config": 0x70101de7, # Slice mode. Cant do all of these
        "ctap_cr_tap_config": 0x22,  # Disable prefetchers and power gating
        ## -- good
        "dcu_cr_arch_fuses": 0xc000000,
        "dcu_cr_defeature": 0x261d80030,
        "dcu_cr_uarch": 0x3fc1b4e,
        ## -- good

        ## -- abajo
        # "dsbfe_cr_sou_recl_debug": 0x20800,
        ## -- arriba

        # good
        "ieslow_cr_arch_fuses": 0x8,
        "ieslow_cr_vmcs_pla_ctl": 0x7d97,
        # good


        ## -- good
        "ifu_cr_debug_mode": 0x124000,
        "ifu_cr_debug_mode3": 0x870,
        "iq_cr_arch_fuses": 0x100801,
        ## -- good

        ## --- good gold
        "iq_cr_debug": 0xe00,
        ## "iq_cr_iq_crmode": 0x200,  THIS NEEDS TO  BE LOOKED INTO as it has a lot of enables/disables
        ## --- good gold

        ## --- good gold
        "mi_cr_arch_fuses": 0x800,
        ## --- good gold

        ## ---- Abajo
        #problem
        # mi_cr_parity_rc": 0x843,
        ## --- arriba


        ## --- abajo
        # problem
        #"ml2_cr_ml_cache_control": 0x187fff3,
        ## ---- Arriba

        ## --- good gold
        "ml2_cr_xq_debug": 0x2a040000,
        "ml2_cr_xq_debug2": 0x40045400,
        ## --- good gold

        ## --- good gold
        "ml3_cr_mlc_pwr_mgmt_timer_ctrl": 0x4,
        "ml3_cr_opd_control": 0x8140,
        ## --- good gold

        ## --- good
        "ml5_cr_mlc_iccp_config": 0xaa02,
        "ml5_cr_mlc_iccp_status": 0x53ee,

        "ml6_cr_pref_debug": 0x4213,
        "ml6_cr_pref_dpt": 0x42f53792,
        "ml6_cr_prefetch_ctl": 0x3,
        "ms_cr_defeature": 0x2cb00080,

        "ms_cr_hw_mbb": 0x1c0000400002c0f3,
        "ms_cr_ia32_cr_efer": 0x1,
        "ms_cr_mswrms_mbb": 0x1004,
        "ms_cr_pebs_frontend": 0x800,
        "ms_cr_uarch_cov": 0xbc3,
        ## --- good




        # good

        "pmh_cr_arch_fuses": 0xb0000000,
        "pmh_cr_asid_result": 0xc008,
        "pmh_cr_ia32_cr_efer": 0x400,

        #---- below this
        #"pmh_cr_mtrrdefault": 0x806, # problematic
        #---- above this

        "rat_cr_defeature": 0x0,
        "rat_cr_last_call_uip": 0x62a1,
        "rat_cr_psegbits": 0x7,
        "rat_cr_pwrdn_ovrd": 0xc0,
        "rat_cr_tagword": 0xff,


        "rob1_cr_crdalstall": 0x8,
        "rob1_cr_crdctrl": 0x20,
        "rob1_cr_event_info": 0x4e3818,
        "rob1_cr_event_inhibit": 0x300800,
        "rob1_cr_ia32_cr_efer": 0x400,
        "rob1_cr_parity_rc": 0x7bf,
        "rob1_cr_rs_pvp2_ctl_1": 0x7f6a35d,

        "rs_cr_rs_dft": 0x0,

        "scp_cr_arch_fuses": 0x8000058,
        "scp_cr_core_llc_flush_cfg": 0x0,
        "scp_cr_core_scoped_misc_flags": 0x0,
        "scp_cr_flow_details": 0x880000,
        "scp_cr_misc_flags": 0x80,
        "scp_cr_target_sleep_state": 0x20101,
        # good
        }
        return _slice_crs_min

    @staticmethod
    def cr_dict():
    # Old Dict from SPR/EMR new one will be loaded from json file
        _crdict  = { 
        'fscp_cr_vmx_runtime_secondary_execution_control_allowed_ones_mask':{'cr_offset':0xa69,'numbits':32},
        'fscp_cr_vmx_runtime_tertiary_execution_control_allowed_ones_mask':{'cr_offset':0xa74,'numbits':32},
        'fscp_cr_internal_threshold':{'cr_offset':0xa72,'numbits':32},
        'fscp_cr_core_llc_config':{'cr_offset':0xa60,'numbits':32},
        'fscp_cr_ulw_threshold':{'cr_offset':0xa70,'numbits':32},
        'fscp_cr_cached_pcu_cstt_threshold':{'cr_offset':0xa71,'numbits':32},
        'fscp_cr_tsc_to_vt_timer_factor':{'cr_offset':0xa61,'numbits':32},
        'fscp_cr_core_bist':{'cr_offset':0xa62,'numbits':64},
        'fscp_cr_server_procid_meshid_srcinst':{'cr_offset':0xe67,'numbits':32},
        'fscp_cr_server_uncore_fuses':{'cr_offset':0xe64,'numbits':32},
        'fscp_cr_core_config_1':{'cr_offset':0xa64,'numbits':64},
        'fscp_cr_mca_loop_delay_constant':{'cr_offset':0xa66,'numbits':32},
        'fscp_cr_alloc_tlb_space_ctl':{'cr_offset':0xa67,'numbits':32},
        'fscp_cr_vmx_runtime_cr4_allowed_ones_mask':{'cr_offset':0xa68,'numbits':32},
        'fscp_cr_vmx_runtime_pin_based_execution_control_allowed_ones_mask':{'cr_offset':0xa6a,'numbits':32},
        'fscp_cr_core_config_0':{'cr_offset':0xa6c,'numbits':64},
        'fscp_cr_clock_cst_config_control':{'cr_offset':0xa6e,'numbits':32},
        'fscp_cr_nem':{'cr_offset':0xa6f,'numbits':32},
        'fscp_cr_lp_enumeration':{'cr_offset':0xe60,'numbits':64},
        'fscp_cr_tsc_counting_factor':{'cr_offset':0xe62,'numbits':64},
        'fscp_cr_core_straps':{'cr_offset':0xe65,'numbits':32},
        'fscp_cr_semaphore':{'cr_offset':0xe66,'numbits':32},
        'fscp_cr_core_tsc_sample':{'cr_offset':0xe68,'numbits':64},
        'fscp_cr_core_specific_data':{'cr_offset':0xe6a,'numbits':32},
        'fscp_cr_feature_config':{'cr_offset':0xe6b,'numbits':32},
        'fscp_cr_core_c6_residency_counter':{'cr_offset':0xe6c,'numbits':64},
        'fscp_cr_misc_feature_enables':{'cr_offset':0xe6e,'numbits':32},
        'fscp_cr_pmg_io_capture_base':{'cr_offset':0xe6f,'numbits':32},
        'fscp_cr_saf_count_limit':{'cr_offset':0xa73,'numbits':32},
        'fscp_cr_core_bist_unsupported_arrays':{'cr_offset':0xa75,'numbits':32},
        'fscp_cr_core_patched_msrs_base':{'cr_offset':0xa76,'numbits':64},
        'fscp_cr_hgs_threshold00':{'cr_offset':0xa78,'numbits':64},
        'fscp_cr_hgs_threshold01':{'cr_offset':0xa7a,'numbits':64},
        'fscp_cr_hgs_threshold02':{'cr_offset':0xa7c,'numbits':64},
        'fscp_cr_scan_image_base':{'cr_offset':0xa7e,'numbits':64},
        'fscp_cr_spare_core_e70':{'cr_offset':0xe70,'numbits':64},
        'fscp_cr_spare_core_e72':{'cr_offset':0xe72,'numbits':64},
        'fscp_cr_spare_core_e74':{'cr_offset':0xe74,'numbits':64},
        'fscp_cr_spare_core_e76':{'cr_offset':0xe76,'numbits':64},
        'fscp_cr_spare_core_e78':{'cr_offset':0xe78,'numbits':64},
        'fscp_cr_spare_core_e7a':{'cr_offset':0xe7a,'numbits':64},
        'fscp_cr_spare_core_e7c':{'cr_offset':0xe7c,'numbits':64},
        'fscp_cr_spare_core_e7e':{'cr_offset':0xe7e,'numbits':64},
        'rob1_cr_fxctr2_ratio':{'cr_offset':0x13b,'numbits':32},
        'rob1_cr_parity_rc':{'cr_offset':0x586,'numbits':32},
        'rob1_cr_pwrdn_ovrd':{'cr_offset':0x252,'numbits':64},
        'rob1_cr_misc_info':{'cr_offset':0x2aa,'numbits':32},
        'rob1_cr_defeature':{'cr_offset':0x2fc,'numbits':64},
        'rob1_cr_gtpctrl':{'cr_offset':0x2a7,'numbits':32},
        'rob1_cr_crdpnoaction':{'cr_offset':0x2a1,'numbits':32},
        'rob1_cr_crdpcount':{'cr_offset':0x2a3,'numbits':32},
        'rob1_cr_crdistarve':{'cr_offset':0x29f,'numbits':32},
        'rob1_cr_crdiaction':{'cr_offset':0x29e,'numbits':32},
        'rob1_cr_crdcounting':{'cr_offset':0x29d,'numbits':32},
        'rob1_cr_crdalstall':{'cr_offset':0x29b,'numbits':32},
        'rob1_cr_crdalstallfall':{'cr_offset':0x29c,'numbits':32},
        'rob1_cr_crdnuke':{'cr_offset':0x2a0,'numbits':32},
        'rob1_cr_crdpanic':{'cr_offset':0x2a2,'numbits':32},
        'rob1_cr_ld_lat_lfsr':{'cr_offset':0x2a8,'numbits':32},
        'rob1_cr_c6_perf_global_ctrl':{'cr_offset':0x1b3,'numbits':32},
        'rob1_cr_lit_control':{'cr_offset':0x2a9,'numbits':32},
        'rob1_cr_event_type':{'cr_offset':0x2a4,'numbits':64},
        'rob1_cr_tx_event_mask':{'cr_offset':0x310,'numbits':32},
        'rob1_cr_rs2_pwrdn_ovrd':{'cr_offset':0x306,'numbits':32},
        'rob1_cr_rs2_dft':{'cr_offset':0x368,'numbits':64},
        'rob1_cr_rs_pvp_ctl':{'cr_offset':0x26b,'numbits':32},
        'rob1_cr_rs_pvp2_ctl_0':{'cr_offset':0x24e,'numbits':64},
        'rob1_cr_rs_pvp2_ctl_1':{'cr_offset':0x250,'numbits':32},
        'rob1_cr_rs_droop_calc_ctl_cfg':{'cr_offset':0x36a,'numbits':64},
        'rob1_cr_cdt_cfg':{'cr_offset':0x18e,'numbits':32},
        'rob1_cr_cdt_special_events_cfg':{'cr_offset':0x198,'numbits':32},
        'rob1_cr_cdt_dispatch_cfg':{'cr_offset':0x199,'numbits':32},
        'rob1_cr_rs_llb_cfg':{'cr_offset':0x19e,'numbits':32},
        'rob1_cr_hgs_ctrl':{'cr_offset':0x2fe,'numbits':32},
        'rob1_cr_hgs_weights0':{'cr_offset':0x370,'numbits':64},
        'rob1_cr_hgs_weights1':{'cr_offset':0x372,'numbits':64},
        'rob1_cr_hgs_weights2':{'cr_offset':0x374,'numbits':64},
        'rob1_cr_hgs_weights3':{'cr_offset':0x376,'numbits':64},
        'rat_cr_pdat':{'cr_offset':0x3f6,'numbits':32},
        'rat_cr_sdat':{'cr_offset':0x3f7,'numbits':32},
        'rat_cr_datout':{'cr_offset':0x3f8,'numbits':32},
        'rat_cr_datin':{'cr_offset':0x3f9,'numbits':32},
        'rat_cr_pwrdn_ovrd':{'cr_offset':0x244,'numbits':64},
        'rat_cr_pwrdn_ovrd2':{'cr_offset':0x366,'numbits':32},
        'rat_cr_defeature':{'cr_offset':0x305,'numbits':32},
        'rat_cr_defeature1':{'cr_offset':0x298,'numbits':64},
        'rat_cr_defeature2':{'cr_offset':0x365,'numbits':32},
        'rat_cr_starvation_counter':{'cr_offset':0x212,'numbits':32},
        'rat_cr_btm_select':{'cr_offset':0x29a,'numbits':32},
        'rat_cr_rs_ldm_deallocmask':{'cr_offset':0x59f,'numbits':32},
        'rat_cr_prf_reset':{'cr_offset':0x4cb,'numbits':32},
        'al_cr_arch_fuses':{'cr_offset':0x5aa,'numbits':64},
        'al_cr_alloc_pwrdn_ovrd':{'cr_offset':0x210,'numbits':32},
        'al_cr_testmode':{'cr_offset':0x22a,'numbits':64},
        'al_cr_alloc_defeature':{'cr_offset':0x566,'numbits':32},
        'scp_cr_arch_fuses':{'cr_offset':0x646,'numbits':64},
        'scp_cr_rkey_low':{'cr_offset':0x354,'numbits':64},
        'scp_cr_rkey_high':{'cr_offset':0x358,'numbits':64},
        'scp_cr_stepping_id':{'cr_offset':0x340,'numbits':32},
        'scp_cr_bist_result':{'cr_offset':0x341,'numbits':32},
        'scp_cr_ucode_se_svn':{'cr_offset':0x342,'numbits':32},
        'scp_cr_ucode_permem_ctrl_index':{'cr_offset':0x343,'numbits':32},
        'scp_cr_core_specific_patching_0':{'cr_offset':0x344,'numbits':32},
        'scp_cr_core_specific_patching_1':{'cr_offset':0x345,'numbits':32},
        'scp_cr_core_specific_trusted_data':{'cr_offset':0x346,'numbits':32},
        'scp_cr_patch_svn':{'cr_offset':0x347,'numbits':32},
        'scp_cr_prmrr_valid_config':{'cr_offset':0x348,'numbits':32},
        'scp_cr_fscp_c6_save_ranges':{'cr_offset':0x349,'numbits':32},
        'scp_cr_core_sdc_residency':{'cr_offset':0x34a,'numbits':64},
        'scp_cr_psmi_ctc_offset_scaled':{'cr_offset':0x34e,'numbits':64},
        'scp_cr_psmi_ctc_ratio':{'cr_offset':0x350,'numbits':64},
        'scp_cr_last_swap_uip':{'cr_offset':0x34c,'numbits':32},
        'scp_cr_sem':{'cr_offset':0x34d,'numbits':32},
        'scp_cr_core_llc_flush_cfg':{'cr_offset':0x352,'numbits':64},
        'scp_cr_core_sp_spare_356':{'cr_offset':0x356,'numbits':64},
        'scp_cr_core_sp_tap_mastering_patch_load_status':{'cr_offset':0x35a,'numbits':64},
        'scp_cr_core_scoped_misc_flags':{'cr_offset':0x35c,'numbits':64},
        'rs_cr_pdat':{'cr_offset':0x3fa,'numbits':32},
        'rs_cr_sdat':{'cr_offset':0x3fb,'numbits':32},
        'rs_cr_datout':{'cr_offset':0x3fc,'numbits':32},
        'rs_cr_datin':{'cr_offset':0x3fd,'numbits':32},
        'rs_cr_datin1':{'cr_offset':0x3fe,'numbits':32},
        'rs_cr_alloc_pwrdn_ovrd':{'cr_offset':0x211,'numbits':32},
        'rs_cr_alloc_pwrdn_ovrd1':{'cr_offset':0x187,'numbits':32},
        'rs_cr_rs_pwrdn_ovrd':{'cr_offset':0x1d1,'numbits':32},
        'rs_cr_rs_dft':{'cr_offset':0x20a,'numbits':32},
        'rs_cr_rs_afd':{'cr_offset':0x645,'numbits':32},
        'rs_cr_fine_grain_iccp_cfg':{'cr_offset':0x1a4,'numbits':64},
        'rs_cr_tmul_pg_cfg':{'cr_offset':0x3f1,'numbits':32},
        'rs_cr_rs_eu_deallocmask':{'cr_offset':0x59c,'numbits':32},
        'rs_cr_rs_mem_deallocmask':{'cr_offset':0x59d,'numbits':32},
        'rs_cr_rs_std_deallocmask':{'cr_offset':0x59e,'numbits':32},
        'rs_cr_cdt_stack_pwrup_cfg':{'cr_offset':0x18f,'numbits':32},
        'ms_cr_pdat':{'cr_offset':0x3d3,'numbits':32},
        'ms_cr_sdat':{'cr_offset':0x3d4,'numbits':32},
        'ms_cr_datout':{'cr_offset':0x3d5,'numbits':32},
        'ms_cr_datin':{'cr_offset':0x3d6,'numbits':32},
        'ms_cr_ms_cr_test_reg':{'cr_offset':0x287,'numbits':32},
        'ms_cr_micro_patch_reg_0':{'cr_offset':0x0,'numbits':32},
        'ms_cr_micro_patch_reg_1':{'cr_offset':0x1,'numbits':32},
        'ms_cr_micro_patch_reg_2':{'cr_offset':0x2,'numbits':32},
        'ms_cr_micro_patch_reg_3':{'cr_offset':0x3,'numbits':32},
        'ms_cr_micro_patch_reg_4':{'cr_offset':0x4,'numbits':32},
        'ms_cr_micro_patch_reg_5':{'cr_offset':0x5,'numbits':32},
        'ms_cr_micro_patch_reg_6':{'cr_offset':0x6,'numbits':32},
        'ms_cr_micro_patch_reg_7':{'cr_offset':0x7,'numbits':32},
        'ms_cr_micro_patch_reg_8':{'cr_offset':0x8,'numbits':32},
        'ms_cr_micro_patch_reg_9':{'cr_offset':0x9,'numbits':32},
        'ms_cr_micro_patch_reg_10':{'cr_offset':0xa,'numbits':32},
        'ms_cr_micro_patch_reg_11':{'cr_offset':0xb,'numbits':32},
        'ms_cr_micro_patch_reg_12':{'cr_offset':0xc,'numbits':32},
        'ms_cr_micro_patch_reg_13':{'cr_offset':0xd,'numbits':32},
        'ms_cr_micro_patch_reg_14':{'cr_offset':0xe,'numbits':32},
        'ms_cr_micro_patch_reg_15':{'cr_offset':0xf,'numbits':32},
        'ms_cr_micro_patch_reg_16':{'cr_offset':0x10,'numbits':32},
        'ms_cr_micro_patch_reg_17':{'cr_offset':0x11,'numbits':32},
        'ms_cr_micro_patch_reg_18':{'cr_offset':0x12,'numbits':32},
        'ms_cr_micro_patch_reg_19':{'cr_offset':0x13,'numbits':32},
        'ms_cr_micro_patch_reg_20':{'cr_offset':0x14,'numbits':32},
        'ms_cr_micro_patch_reg_21':{'cr_offset':0x15,'numbits':32},
        'ms_cr_micro_patch_reg_22':{'cr_offset':0x16,'numbits':32},
        'ms_cr_micro_patch_reg_23':{'cr_offset':0x17,'numbits':32},
        'ms_cr_micro_patch_reg_24':{'cr_offset':0x18,'numbits':32},
        'ms_cr_micro_patch_reg_25':{'cr_offset':0x19,'numbits':32},
        'ms_cr_micro_patch_reg_26':{'cr_offset':0x1a,'numbits':32},
        'ms_cr_micro_patch_reg_27':{'cr_offset':0x1b,'numbits':32},
        'ms_cr_micro_patch_reg_28':{'cr_offset':0x1c,'numbits':32},
        'ms_cr_micro_patch_reg_29':{'cr_offset':0x1d,'numbits':32},
        'ms_cr_micro_patch_reg_30':{'cr_offset':0x1e,'numbits':32},
        'ms_cr_micro_patch_reg_31':{'cr_offset':0x1f,'numbits':32},
        'ms_cr_micro_patch_reg_32':{'cr_offset':0x20,'numbits':32},
        'ms_cr_micro_patch_reg_33':{'cr_offset':0x21,'numbits':32},
        'ms_cr_micro_patch_reg_34':{'cr_offset':0x22,'numbits':32},
        'ms_cr_micro_patch_reg_35':{'cr_offset':0x23,'numbits':32},
        'ms_cr_micro_patch_reg_36':{'cr_offset':0x24,'numbits':32},
        'ms_cr_micro_patch_reg_37':{'cr_offset':0x25,'numbits':32},
        'ms_cr_micro_patch_reg_38':{'cr_offset':0x26,'numbits':32},
        'ms_cr_micro_patch_reg_39':{'cr_offset':0x27,'numbits':32},
        'ms_cr_micro_patch_reg_40':{'cr_offset':0x28,'numbits':32},
        'ms_cr_micro_patch_reg_41':{'cr_offset':0x29,'numbits':32},
        'ms_cr_micro_patch_reg_42':{'cr_offset':0x2a,'numbits':32},
        'ms_cr_micro_patch_reg_43':{'cr_offset':0x2b,'numbits':32},
        'ms_cr_micro_patch_reg_44':{'cr_offset':0x2c,'numbits':32},
        'ms_cr_micro_patch_reg_45':{'cr_offset':0x2d,'numbits':32},
        'ms_cr_micro_patch_reg_46':{'cr_offset':0x2e,'numbits':32},
        'ms_cr_micro_patch_reg_47':{'cr_offset':0x2f,'numbits':32},
        'ms_cr_micro_patch_reg_48':{'cr_offset':0x30,'numbits':32},
        'ms_cr_micro_patch_reg_49':{'cr_offset':0x31,'numbits':32},
        'ms_cr_micro_patch_reg_50':{'cr_offset':0x32,'numbits':32},
        'ms_cr_micro_patch_reg_51':{'cr_offset':0x33,'numbits':32},
        'ms_cr_micro_patch_reg_52':{'cr_offset':0x34,'numbits':32},
        'ms_cr_micro_patch_reg_53':{'cr_offset':0x35,'numbits':32},
        'ms_cr_micro_patch_reg_54':{'cr_offset':0x36,'numbits':32},
        'ms_cr_micro_patch_reg_55':{'cr_offset':0x37,'numbits':32},
        'ms_cr_micro_patch_reg_56':{'cr_offset':0x38,'numbits':32},
        'ms_cr_micro_patch_reg_57':{'cr_offset':0x39,'numbits':32},
        'ms_cr_micro_patch_reg_58':{'cr_offset':0x3a,'numbits':32},
        'ms_cr_micro_patch_reg_59':{'cr_offset':0x3b,'numbits':32},
        'ms_cr_micro_patch_reg_60':{'cr_offset':0x3c,'numbits':32},
        'ms_cr_micro_patch_reg_61':{'cr_offset':0x3d,'numbits':32},
        'ms_cr_micro_patch_reg_62':{'cr_offset':0x3e,'numbits':32},
        'ms_cr_micro_patch_reg_63':{'cr_offset':0x3f,'numbits':32},
        'ms_cr_micro_patch_reg_64':{'cr_offset':0x40,'numbits':32},
        'ms_cr_micro_patch_reg_65':{'cr_offset':0x41,'numbits':32},
        'ms_cr_micro_patch_reg_66':{'cr_offset':0x42,'numbits':32},
        'ms_cr_micro_patch_reg_67':{'cr_offset':0x43,'numbits':32},
        'ms_cr_micro_patch_reg_68':{'cr_offset':0x44,'numbits':32},
        'ms_cr_micro_patch_reg_69':{'cr_offset':0x45,'numbits':32},
        'ms_cr_micro_patch_reg_70':{'cr_offset':0x46,'numbits':32},
        'ms_cr_micro_patch_reg_71':{'cr_offset':0x47,'numbits':32},
        'ms_cr_micro_patch_reg_72':{'cr_offset':0x48,'numbits':32},
        'ms_cr_micro_patch_reg_73':{'cr_offset':0x49,'numbits':32},
        'ms_cr_micro_patch_reg_74':{'cr_offset':0x4a,'numbits':32},
        'ms_cr_micro_patch_reg_75':{'cr_offset':0x4b,'numbits':32},
        'ms_cr_micro_patch_reg_76':{'cr_offset':0x4c,'numbits':32},
        'ms_cr_micro_patch_reg_77':{'cr_offset':0x4d,'numbits':32},
        'ms_cr_micro_patch_reg_78':{'cr_offset':0x4e,'numbits':32},
        'ms_cr_micro_patch_reg_79':{'cr_offset':0x4f,'numbits':32},
        'ms_cr_micro_patch_reg_80':{'cr_offset':0x50,'numbits':32},
        'ms_cr_micro_patch_reg_81':{'cr_offset':0x51,'numbits':32},
        'ms_cr_micro_patch_reg_82':{'cr_offset':0x52,'numbits':32},
        'ms_cr_micro_patch_reg_83':{'cr_offset':0x53,'numbits':32},
        'ms_cr_micro_patch_reg_84':{'cr_offset':0x54,'numbits':32},
        'ms_cr_micro_patch_reg_85':{'cr_offset':0x55,'numbits':32},
        'ms_cr_micro_patch_reg_86':{'cr_offset':0x56,'numbits':32},
        'ms_cr_micro_patch_reg_87':{'cr_offset':0x57,'numbits':32},
        'ms_cr_micro_patch_reg_88':{'cr_offset':0x58,'numbits':32},
        'ms_cr_micro_patch_reg_89':{'cr_offset':0x59,'numbits':32},
        'ms_cr_micro_patch_reg_90':{'cr_offset':0x5a,'numbits':32},
        'ms_cr_micro_patch_reg_91':{'cr_offset':0x5b,'numbits':32},
        'ms_cr_micro_patch_reg_92':{'cr_offset':0x5c,'numbits':32},
        'ms_cr_micro_patch_reg_93':{'cr_offset':0x5d,'numbits':32},
        'ms_cr_micro_patch_reg_94':{'cr_offset':0x5e,'numbits':32},
        'ms_cr_micro_patch_reg_95':{'cr_offset':0x5f,'numbits':32},
        'ms_cr_micro_patch_reg_96':{'cr_offset':0x60,'numbits':32},
        'ms_cr_micro_patch_reg_97':{'cr_offset':0x61,'numbits':32},
        'ms_cr_micro_patch_reg_98':{'cr_offset':0x62,'numbits':32},
        'ms_cr_micro_patch_reg_99':{'cr_offset':0x63,'numbits':32},
        'ms_cr_micro_patch_reg_100':{'cr_offset':0x64,'numbits':32},
        'ms_cr_micro_patch_reg_101':{'cr_offset':0x65,'numbits':32},
        'ms_cr_micro_patch_reg_102':{'cr_offset':0x66,'numbits':32},
        'ms_cr_micro_patch_reg_103':{'cr_offset':0x67,'numbits':32},
        'ms_cr_micro_patch_reg_104':{'cr_offset':0x68,'numbits':32},
        'ms_cr_micro_patch_reg_105':{'cr_offset':0x69,'numbits':32},
        'ms_cr_micro_patch_reg_106':{'cr_offset':0x6a,'numbits':32},
        'ms_cr_micro_patch_reg_107':{'cr_offset':0x6b,'numbits':32},
        'ms_cr_micro_patch_reg_108':{'cr_offset':0x6c,'numbits':32},
        'ms_cr_micro_patch_reg_109':{'cr_offset':0x6d,'numbits':32},
        'ms_cr_micro_patch_reg_110':{'cr_offset':0x6e,'numbits':32},
        'ms_cr_micro_patch_reg_111':{'cr_offset':0x6f,'numbits':32},
        'ms_cr_micro_patch_reg_112':{'cr_offset':0x70,'numbits':32},
        'ms_cr_micro_patch_reg_113':{'cr_offset':0x71,'numbits':32},
        'ms_cr_micro_patch_reg_114':{'cr_offset':0x72,'numbits':32},
        'ms_cr_micro_patch_reg_115':{'cr_offset':0x73,'numbits':32},
        'ms_cr_micro_patch_reg_116':{'cr_offset':0x74,'numbits':32},
        'ms_cr_micro_patch_reg_117':{'cr_offset':0x75,'numbits':32},
        'ms_cr_micro_patch_reg_118':{'cr_offset':0x76,'numbits':32},
        'ms_cr_micro_patch_reg_119':{'cr_offset':0x77,'numbits':32},
        'ms_cr_micro_patch_reg_120':{'cr_offset':0x78,'numbits':32},
        'ms_cr_micro_patch_reg_121':{'cr_offset':0x79,'numbits':32},
        'ms_cr_micro_patch_reg_122':{'cr_offset':0x7a,'numbits':32},
        'ms_cr_micro_patch_reg_123':{'cr_offset':0x7b,'numbits':32},
        'ms_cr_micro_patch_reg_124':{'cr_offset':0x7c,'numbits':32},
        'ms_cr_micro_patch_reg_125':{'cr_offset':0x7d,'numbits':32},
        'ms_cr_micro_patch_reg_126':{'cr_offset':0x7e,'numbits':32},
        'ms_cr_micro_patch_reg_127':{'cr_offset':0x7f,'numbits':32},
        'ms_cr_micro_patch_reg_128':{'cr_offset':0x80,'numbits':32},
        'ms_cr_micro_patch_reg_129':{'cr_offset':0x81,'numbits':32},
        'ms_cr_micro_patch_reg_130':{'cr_offset':0x82,'numbits':32},
        'ms_cr_micro_patch_reg_131':{'cr_offset':0x83,'numbits':32},
        'ms_cr_micro_patch_reg_132':{'cr_offset':0x84,'numbits':32},
        'ms_cr_micro_patch_reg_133':{'cr_offset':0x85,'numbits':32},
        'ms_cr_micro_patch_reg_134':{'cr_offset':0x86,'numbits':32},
        'ms_cr_micro_patch_reg_135':{'cr_offset':0x87,'numbits':32},
        'ms_cr_micro_patch_reg_136':{'cr_offset':0x88,'numbits':32},
        'ms_cr_micro_patch_reg_137':{'cr_offset':0x89,'numbits':32},
        'ms_cr_micro_patch_reg_138':{'cr_offset':0x8a,'numbits':32},
        'ms_cr_micro_patch_reg_139':{'cr_offset':0x8b,'numbits':32},
        'ms_cr_micro_patch_reg_140':{'cr_offset':0x8c,'numbits':32},
        'ms_cr_micro_patch_reg_141':{'cr_offset':0x8d,'numbits':32},
        'ms_cr_micro_patch_reg_142':{'cr_offset':0x8e,'numbits':32},
        'ms_cr_micro_patch_reg_143':{'cr_offset':0x8f,'numbits':32},
        'ms_cr_micro_patch_reg_144':{'cr_offset':0x90,'numbits':32},
        'ms_cr_micro_patch_reg_145':{'cr_offset':0x91,'numbits':32},
        'ms_cr_micro_patch_reg_146':{'cr_offset':0x92,'numbits':32},
        'ms_cr_micro_patch_reg_147':{'cr_offset':0x93,'numbits':32},
        'ms_cr_micro_patch_reg_148':{'cr_offset':0x94,'numbits':32},
        'ms_cr_micro_patch_reg_149':{'cr_offset':0x95,'numbits':32},
        'ms_cr_micro_patch_reg_150':{'cr_offset':0x96,'numbits':32},
        'ms_cr_micro_patch_reg_151':{'cr_offset':0x97,'numbits':32},
        'ms_cr_micro_patch_reg_152':{'cr_offset':0x98,'numbits':32},
        'ms_cr_micro_patch_reg_153':{'cr_offset':0x99,'numbits':32},
        'ms_cr_micro_patch_reg_154':{'cr_offset':0x9a,'numbits':32},
        'ms_cr_micro_patch_reg_155':{'cr_offset':0x9b,'numbits':32},
        'ms_cr_micro_patch_reg_156':{'cr_offset':0x9c,'numbits':32},
        'ms_cr_micro_patch_reg_157':{'cr_offset':0x9d,'numbits':32},
        'ms_cr_micro_patch_reg_158':{'cr_offset':0x9e,'numbits':32},
        'ms_cr_micro_patch_reg_159':{'cr_offset':0x9f,'numbits':32},
        'ms_cr_micro_patch_reg_160':{'cr_offset':0xa0,'numbits':32},
        'ms_cr_micro_patch_reg_161':{'cr_offset':0xa1,'numbits':32},
        'ms_cr_micro_patch_reg_162':{'cr_offset':0xa2,'numbits':32},
        'ms_cr_micro_patch_reg_163':{'cr_offset':0xa3,'numbits':32},
        'ms_cr_micro_patch_reg_164':{'cr_offset':0xa4,'numbits':32},
        'ms_cr_micro_patch_reg_165':{'cr_offset':0xa5,'numbits':32},
        'ms_cr_micro_patch_reg_166':{'cr_offset':0xa6,'numbits':32},
        'ms_cr_micro_patch_reg_167':{'cr_offset':0xa7,'numbits':32},
        'ms_cr_micro_patch_reg_168':{'cr_offset':0xa8,'numbits':32},
        'ms_cr_micro_patch_reg_169':{'cr_offset':0xa9,'numbits':32},
        'ms_cr_micro_patch_reg_170':{'cr_offset':0xaa,'numbits':32},
        'ms_cr_micro_patch_reg_171':{'cr_offset':0xab,'numbits':32},
        'ms_cr_micro_patch_reg_172':{'cr_offset':0xac,'numbits':32},
        'ms_cr_micro_patch_reg_173':{'cr_offset':0xad,'numbits':32},
        'ms_cr_micro_patch_reg_174':{'cr_offset':0xae,'numbits':32},
        'ms_cr_micro_patch_reg_175':{'cr_offset':0xaf,'numbits':32},
        'ms_cr_micro_patch_reg_176':{'cr_offset':0xb0,'numbits':32},
        'ms_cr_micro_patch_reg_177':{'cr_offset':0xb1,'numbits':32},
        'ms_cr_micro_patch_reg_178':{'cr_offset':0xb2,'numbits':32},
        'ms_cr_micro_patch_reg_179':{'cr_offset':0xb3,'numbits':32},
        'ms_cr_micro_patch_reg_180':{'cr_offset':0xb4,'numbits':32},
        'ms_cr_micro_patch_reg_181':{'cr_offset':0xb5,'numbits':32},
        'ms_cr_micro_patch_reg_182':{'cr_offset':0xb6,'numbits':32},
        'ms_cr_micro_patch_reg_183':{'cr_offset':0xb7,'numbits':32},
        'ms_cr_micro_patch_reg_184':{'cr_offset':0xb8,'numbits':32},
        'ms_cr_micro_patch_reg_185':{'cr_offset':0xb9,'numbits':32},
        'ms_cr_micro_patch_reg_186':{'cr_offset':0xba,'numbits':32},
        'ms_cr_micro_patch_reg_187':{'cr_offset':0xbb,'numbits':32},
        'ms_cr_micro_patch_reg_188':{'cr_offset':0xbc,'numbits':32},
        'ms_cr_micro_patch_reg_189':{'cr_offset':0xbd,'numbits':32},
        'ms_cr_micro_patch_reg_190':{'cr_offset':0xbe,'numbits':32},
        'ms_cr_micro_patch_reg_191':{'cr_offset':0xbf,'numbits':32},
        'ms_cr_micro_patch_valids_reg_0':{'cr_offset':0x400,'numbits':32},
        'ms_cr_micro_patch_valids_reg_1':{'cr_offset':0x401,'numbits':32},
        'ms_cr_micro_patch_valids_reg_2':{'cr_offset':0x402,'numbits':32},
        'ms_cr_micro_patch_valids_reg_3':{'cr_offset':0x403,'numbits':32},
        'ms_cr_micro_patch_valids_reg_4':{'cr_offset':0x404,'numbits':32},
        'ms_cr_micro_patch_valids_reg_5':{'cr_offset':0x405,'numbits':32},
        'ms_cr_micro_patch_valids_reg_6':{'cr_offset':0x406,'numbits':32},
        'ms_cr_micro_patch_valids_reg_7':{'cr_offset':0x407,'numbits':32},
        'ms_cr_micro_patch_valids_reg_8':{'cr_offset':0x408,'numbits':32},
        'ms_cr_micro_patch_valids_reg_9':{'cr_offset':0x409,'numbits':32},
        'ms_cr_micro_patch_valids_reg_10':{'cr_offset':0x40a,'numbits':32},
        'ms_cr_micro_patch_valids_reg_11':{'cr_offset':0x40b,'numbits':32},
        'ms_cr_micro_patch_valids_reg_12':{'cr_offset':0x40c,'numbits':32},
        'ms_cr_micro_patch_valids_reg_13':{'cr_offset':0x40d,'numbits':32},
        'ms_cr_micro_patch_valids_reg_14':{'cr_offset':0x40e,'numbits':32},
        'ms_cr_micro_patch_valids_reg_15':{'cr_offset':0x40f,'numbits':32},
        'ms_cr_micro_patch_valids_reg_16':{'cr_offset':0x410,'numbits':32},
        'ms_cr_micro_patch_valids_reg_17':{'cr_offset':0x411,'numbits':32},
        'ms_cr_micro_patch_valids_reg_18':{'cr_offset':0x412,'numbits':32},
        'ms_cr_micro_patch_valids_reg_19':{'cr_offset':0x413,'numbits':32},
        'ms_cr_micro_patch_valids_reg_20':{'cr_offset':0x414,'numbits':32},
        'ms_cr_micro_patch_valids_reg_21':{'cr_offset':0x415,'numbits':32},
        'ms_cr_micro_patch_valids_reg_22':{'cr_offset':0x416,'numbits':32},
        'ms_cr_micro_patch_valids_reg_23':{'cr_offset':0x417,'numbits':32},
        'ms_cr_micro_patch_valids_reg_24':{'cr_offset':0x418,'numbits':32},
        'ms_cr_micro_patch_valids_reg_25':{'cr_offset':0x419,'numbits':32},
        'ms_cr_micro_patch_valids_reg_26':{'cr_offset':0x41a,'numbits':32},
        'ms_cr_micro_patch_valids_reg_27':{'cr_offset':0x41b,'numbits':32},
        'ms_cr_micro_patch_valids_reg_28':{'cr_offset':0x41c,'numbits':32},
        'ms_cr_micro_patch_valids_reg_29':{'cr_offset':0x41d,'numbits':32},
        'ms_cr_micro_patch_valids_reg_30':{'cr_offset':0x41e,'numbits':32},
        'ms_cr_micro_patch_valids_reg_31':{'cr_offset':0x41f,'numbits':32},
        'ms_cr_micro_patch_valids_reg_32':{'cr_offset':0x420,'numbits':32},
        'ms_cr_micro_patch_valids_reg_33':{'cr_offset':0x421,'numbits':32},
        'ms_cr_micro_patch_valids_reg_34':{'cr_offset':0x422,'numbits':32},
        'ms_cr_micro_patch_valids_reg_35':{'cr_offset':0x423,'numbits':32},
        'ms_cr_micro_patch_valids_reg_36':{'cr_offset':0x424,'numbits':32},
        'ms_cr_micro_patch_valids_reg_37':{'cr_offset':0x425,'numbits':32},
        'ms_cr_micro_patch_valids_reg_38':{'cr_offset':0x426,'numbits':32},
        'ms_cr_micro_patch_valids_reg_39':{'cr_offset':0x427,'numbits':32},
        'ms_cr_micro_patch_valids_reg_40':{'cr_offset':0x428,'numbits':32},
        'ms_cr_micro_patch_valids_reg_41':{'cr_offset':0x429,'numbits':32},
        'ms_cr_micro_patch_valids_reg_42':{'cr_offset':0x42a,'numbits':32},
        'ms_cr_micro_patch_valids_reg_43':{'cr_offset':0x42b,'numbits':32},
        'ms_cr_micro_patch_valids_reg_44':{'cr_offset':0x42c,'numbits':32},
        'ms_cr_micro_patch_valids_reg_45':{'cr_offset':0x42d,'numbits':32},
        'ms_cr_micro_patch_valids_reg_46':{'cr_offset':0x42e,'numbits':32},
        'ms_cr_micro_patch_valids_reg_47':{'cr_offset':0x42f,'numbits':32},
        'ms_cr_micro_patch_valids_reg_48':{'cr_offset':0x430,'numbits':32},
        'ms_cr_micro_patch_valids_reg_49':{'cr_offset':0x431,'numbits':32},
        'ms_cr_micro_patch_valids_reg_50':{'cr_offset':0x432,'numbits':32},
        'ms_cr_micro_patch_valids_reg_51':{'cr_offset':0x433,'numbits':32},
        'ms_cr_micro_patch_valids_reg_52':{'cr_offset':0x434,'numbits':32},
        'ms_cr_micro_patch_valids_reg_53':{'cr_offset':0x435,'numbits':32},
        'ms_cr_micro_patch_valids_reg_54':{'cr_offset':0x436,'numbits':32},
        'ms_cr_micro_patch_valids_reg_55':{'cr_offset':0x437,'numbits':32},
        'ms_cr_micro_patch_valids_reg_56':{'cr_offset':0x438,'numbits':32},
        'ms_cr_micro_patch_valids_reg_57':{'cr_offset':0x439,'numbits':32},
        'ms_cr_micro_patch_valids_reg_58':{'cr_offset':0x43a,'numbits':32},
        'ms_cr_micro_patch_valids_reg_59':{'cr_offset':0x43b,'numbits':32},
        'ms_cr_micro_patch_valids_reg_60':{'cr_offset':0x43c,'numbits':32},
        'ms_cr_micro_patch_valids_reg_61':{'cr_offset':0x43d,'numbits':32},
        'ms_cr_micro_patch_valids_reg_62':{'cr_offset':0x43e,'numbits':32},
        'ms_cr_micro_patch_valids_reg_63':{'cr_offset':0x43f,'numbits':32},
        'ms_cr_micro_patch_valids_reg_64':{'cr_offset':0x440,'numbits':32},
        'ms_cr_micro_patch_valids_reg_65':{'cr_offset':0x441,'numbits':32},
        'ms_cr_micro_patch_valids_reg_66':{'cr_offset':0x442,'numbits':32},
        'ms_cr_micro_patch_valids_reg_67':{'cr_offset':0x443,'numbits':32},
        'ms_cr_micro_patch_valids_reg_68':{'cr_offset':0x444,'numbits':32},
        'ms_cr_micro_patch_valids_reg_69':{'cr_offset':0x445,'numbits':32},
        'ms_cr_micro_patch_valids_reg_70':{'cr_offset':0x446,'numbits':32},
        'ms_cr_micro_patch_valids_reg_71':{'cr_offset':0x447,'numbits':32},
        'ms_cr_micro_patch_valids_reg_72':{'cr_offset':0x448,'numbits':32},
        'ms_cr_micro_patch_valids_reg_73':{'cr_offset':0x449,'numbits':32},
        'ms_cr_micro_patch_valids_reg_74':{'cr_offset':0x44a,'numbits':32},
        'ms_cr_micro_patch_valids_reg_75':{'cr_offset':0x44b,'numbits':32},
        'ms_cr_micro_patch_valids_reg_76':{'cr_offset':0x44c,'numbits':32},
        'ms_cr_micro_patch_valids_reg_77':{'cr_offset':0x44d,'numbits':32},
        'ms_cr_micro_patch_valids_reg_78':{'cr_offset':0x44e,'numbits':32},
        'ms_cr_micro_patch_valids_reg_79':{'cr_offset':0x44f,'numbits':32},
        'ms_cr_micro_patch_valids_reg_80':{'cr_offset':0x450,'numbits':32},
        'ms_cr_micro_patch_valids_reg_81':{'cr_offset':0x451,'numbits':32},
        'ms_cr_micro_patch_valids_reg_82':{'cr_offset':0x452,'numbits':32},
        'ms_cr_micro_patch_valids_reg_83':{'cr_offset':0x453,'numbits':32},
        'ms_cr_micro_patch_valids_reg_84':{'cr_offset':0x454,'numbits':32},
        'ms_cr_micro_patch_valids_reg_85':{'cr_offset':0x455,'numbits':32},
        'ms_cr_micro_patch_valids_reg_86':{'cr_offset':0x456,'numbits':32},
        'ms_cr_micro_patch_valids_reg_87':{'cr_offset':0x457,'numbits':32},
        'ms_cr_micro_patch_valids_reg_88':{'cr_offset':0x458,'numbits':32},
        'ms_cr_micro_patch_valids_reg_89':{'cr_offset':0x459,'numbits':32},
        'ms_cr_micro_patch_valids_reg_90':{'cr_offset':0x45a,'numbits':32},
        'ms_cr_micro_patch_valids_reg_91':{'cr_offset':0x45b,'numbits':32},
        'ms_cr_micro_patch_valids_reg_92':{'cr_offset':0x45c,'numbits':32},
        'ms_cr_micro_patch_valids_reg_93':{'cr_offset':0x45d,'numbits':32},
        'ms_cr_micro_patch_valids_reg_94':{'cr_offset':0x45e,'numbits':32},
        'ms_cr_micro_patch_valids_reg_95':{'cr_offset':0x45f,'numbits':32},
        'ms_cr_micro_patch_valids_reg_96':{'cr_offset':0x460,'numbits':32},
        'ms_cr_micro_patch_valids_reg_97':{'cr_offset':0x461,'numbits':32},
        'ms_cr_micro_patch_valids_reg_98':{'cr_offset':0x462,'numbits':32},
        'ms_cr_micro_patch_valids_reg_99':{'cr_offset':0x463,'numbits':32},
        'ms_cr_micro_patch_valids_reg_100':{'cr_offset':0x464,'numbits':32},
        'ms_cr_micro_patch_valids_reg_101':{'cr_offset':0x465,'numbits':32},
        'ms_cr_micro_patch_valids_reg_102':{'cr_offset':0x466,'numbits':32},
        'ms_cr_micro_patch_valids_reg_103':{'cr_offset':0x467,'numbits':32},
        'ms_cr_micro_patch_valids_reg_104':{'cr_offset':0x468,'numbits':32},
        'ms_cr_micro_patch_valids_reg_105':{'cr_offset':0x469,'numbits':32},
        'ms_cr_micro_patch_valids_reg_106':{'cr_offset':0x46a,'numbits':32},
        'ms_cr_micro_patch_valids_reg_107':{'cr_offset':0x46b,'numbits':32},
        'ms_cr_micro_patch_valids_reg_108':{'cr_offset':0x46c,'numbits':32},
        'ms_cr_micro_patch_valids_reg_109':{'cr_offset':0x46d,'numbits':32},
        'ms_cr_micro_patch_valids_reg_110':{'cr_offset':0x46e,'numbits':32},
        'ms_cr_micro_patch_valids_reg_111':{'cr_offset':0x46f,'numbits':32},
        'ms_cr_micro_patch_valids_reg_112':{'cr_offset':0x470,'numbits':32},
        'ms_cr_micro_patch_valids_reg_113':{'cr_offset':0x471,'numbits':32},
        'ms_cr_micro_patch_valids_reg_114':{'cr_offset':0x472,'numbits':32},
        'ms_cr_micro_patch_valids_reg_115':{'cr_offset':0x473,'numbits':32},
        'ms_cr_micro_patch_valids_reg_116':{'cr_offset':0x474,'numbits':32},
        'ms_cr_micro_patch_valids_reg_117':{'cr_offset':0x475,'numbits':32},
        'ms_cr_micro_patch_valids_reg_118':{'cr_offset':0x476,'numbits':32},
        'ms_cr_micro_patch_valids_reg_119':{'cr_offset':0x477,'numbits':32},
        'ms_cr_micro_patch_valids_reg_120':{'cr_offset':0x478,'numbits':32},
        'ms_cr_micro_patch_valids_reg_121':{'cr_offset':0x479,'numbits':32},
        'ms_cr_micro_patch_valids_reg_122':{'cr_offset':0x47a,'numbits':32},
        'ms_cr_micro_patch_valids_reg_123':{'cr_offset':0x47b,'numbits':32},
        'ms_cr_micro_patch_valids_reg_124':{'cr_offset':0x47c,'numbits':32},
        'ms_cr_micro_patch_valids_reg_125':{'cr_offset':0x47d,'numbits':32},
        'ms_cr_micro_patch_valids_reg_126':{'cr_offset':0x47e,'numbits':32},
        'ms_cr_micro_patch_valids_reg_127':{'cr_offset':0x47f,'numbits':32},
        'ms_cr_micro_patch_valids_reg_128':{'cr_offset':0x480,'numbits':32},
        'ms_cr_micro_patch_valids_reg_129':{'cr_offset':0x481,'numbits':32},
        'ms_cr_micro_patch_valids_reg_130':{'cr_offset':0x482,'numbits':32},
        'ms_cr_micro_patch_valids_reg_131':{'cr_offset':0x483,'numbits':32},
        'ms_cr_micro_patch_valids_reg_132':{'cr_offset':0x484,'numbits':32},
        'ms_cr_micro_patch_valids_reg_133':{'cr_offset':0x485,'numbits':32},
        'ms_cr_micro_patch_valids_reg_134':{'cr_offset':0x486,'numbits':32},
        'ms_cr_micro_patch_valids_reg_135':{'cr_offset':0x487,'numbits':32},
        'ms_cr_micro_patch_valids_reg_136':{'cr_offset':0x488,'numbits':32},
        'ms_cr_micro_patch_valids_reg_137':{'cr_offset':0x489,'numbits':32},
        'ms_cr_micro_patch_valids_reg_138':{'cr_offset':0x48a,'numbits':32},
        'ms_cr_micro_patch_valids_reg_139':{'cr_offset':0x48b,'numbits':32},
        'ms_cr_micro_patch_valids_reg_140':{'cr_offset':0x48c,'numbits':32},
        'ms_cr_micro_patch_valids_reg_141':{'cr_offset':0x48d,'numbits':32},
        'ms_cr_micro_patch_valids_reg_142':{'cr_offset':0x48e,'numbits':32},
        'ms_cr_micro_patch_valids_reg_143':{'cr_offset':0x48f,'numbits':32},
        'ms_cr_micro_patch_valids_reg_144':{'cr_offset':0x490,'numbits':32},
        'ms_cr_micro_patch_valids_reg_145':{'cr_offset':0x491,'numbits':32},
        'ms_cr_micro_patch_valids_reg_146':{'cr_offset':0x492,'numbits':32},
        'ms_cr_micro_patch_valids_reg_147':{'cr_offset':0x493,'numbits':32},
        'ms_cr_micro_patch_valids_reg_148':{'cr_offset':0x494,'numbits':32},
        'ms_cr_micro_patch_valids_reg_149':{'cr_offset':0x495,'numbits':32},
        'ms_cr_micro_patch_valids_reg_150':{'cr_offset':0x496,'numbits':32},
        'ms_cr_micro_patch_valids_reg_151':{'cr_offset':0x497,'numbits':32},
        'ms_cr_micro_patch_valids_reg_152':{'cr_offset':0x498,'numbits':32},
        'ms_cr_micro_patch_valids_reg_153':{'cr_offset':0x499,'numbits':32},
        'ms_cr_micro_patch_valids_reg_154':{'cr_offset':0x49a,'numbits':32},
        'ms_cr_micro_patch_valids_reg_155':{'cr_offset':0x49b,'numbits':32},
        'ms_cr_micro_patch_valids_reg_156':{'cr_offset':0x49c,'numbits':32},
        'ms_cr_micro_patch_valids_reg_157':{'cr_offset':0x49d,'numbits':32},
        'ms_cr_micro_patch_valids_reg_158':{'cr_offset':0x49e,'numbits':32},
        'ms_cr_micro_patch_valids_reg_159':{'cr_offset':0x49f,'numbits':32},
        'ms_cr_micro_patch_valids_reg_160':{'cr_offset':0x4a0,'numbits':32},
        'ms_cr_micro_patch_valids_reg_161':{'cr_offset':0x4a1,'numbits':32},
        'ms_cr_micro_patch_valids_reg_162':{'cr_offset':0x4a2,'numbits':32},
        'ms_cr_micro_patch_valids_reg_163':{'cr_offset':0x4a3,'numbits':32},
        'ms_cr_micro_patch_valids_reg_164':{'cr_offset':0x4a4,'numbits':32},
        'ms_cr_micro_patch_valids_reg_165':{'cr_offset':0x4a5,'numbits':32},
        'ms_cr_micro_patch_valids_reg_166':{'cr_offset':0x4a6,'numbits':32},
        'ms_cr_micro_patch_valids_reg_167':{'cr_offset':0x4a7,'numbits':32},
        'ms_cr_micro_patch_valids_reg_168':{'cr_offset':0x4a8,'numbits':32},
        'ms_cr_micro_patch_valids_reg_169':{'cr_offset':0x4a9,'numbits':32},
        'ms_cr_micro_patch_valids_reg_170':{'cr_offset':0x4aa,'numbits':32},
        'ms_cr_micro_patch_valids_reg_171':{'cr_offset':0x4ab,'numbits':32},
        'ms_cr_micro_patch_valids_reg_172':{'cr_offset':0x4ac,'numbits':32},
        'ms_cr_micro_patch_valids_reg_173':{'cr_offset':0x4ad,'numbits':32},
        'ms_cr_micro_patch_valids_reg_174':{'cr_offset':0x4ae,'numbits':32},
        'ms_cr_micro_patch_valids_reg_175':{'cr_offset':0x4af,'numbits':32},
        'ms_cr_micro_patch_valids_reg_176':{'cr_offset':0x4b0,'numbits':32},
        'ms_cr_micro_patch_valids_reg_177':{'cr_offset':0x4b1,'numbits':32},
        'ms_cr_micro_patch_valids_reg_178':{'cr_offset':0x4b2,'numbits':32},
        'ms_cr_micro_patch_valids_reg_179':{'cr_offset':0x4b3,'numbits':32},
        'ms_cr_micro_patch_valids_reg_180':{'cr_offset':0x4b4,'numbits':32},
        'ms_cr_micro_patch_valids_reg_181':{'cr_offset':0x4b5,'numbits':32},
        'ms_cr_micro_patch_valids_reg_182':{'cr_offset':0x4b6,'numbits':32},
        'ms_cr_micro_patch_valids_reg_183':{'cr_offset':0x4b7,'numbits':32},
        'ms_cr_micro_patch_valids_reg_184':{'cr_offset':0x4b8,'numbits':32},
        'ms_cr_micro_patch_valids_reg_185':{'cr_offset':0x4b9,'numbits':32},
        'ms_cr_micro_patch_valids_reg_186':{'cr_offset':0x4ba,'numbits':32},
        'ms_cr_micro_patch_valids_reg_187':{'cr_offset':0x4bb,'numbits':32},
        'ms_cr_micro_patch_valids_reg_188':{'cr_offset':0x4bc,'numbits':32},
        'ms_cr_micro_patch_valids_reg_189':{'cr_offset':0x4bd,'numbits':32},
        'ms_cr_micro_patch_valids_reg_190':{'cr_offset':0x4be,'numbits':32},
        'ms_cr_micro_patch_valids_reg_191':{'cr_offset':0x4bf,'numbits':32},
        'ms_cr_defeature':{'cr_offset':0x24c,'numbits':64},
        'ms_cr_defeature2':{'cr_offset':0x184,'numbits':32},
        'ms_cr_pwrdn_ovrd_2':{'cr_offset':0x300,'numbits':32},
        'ms_cr_pwrdn_ovrd':{'cr_offset':0x288,'numbits':32},
        'ms_cr_uarch_cov':{'cr_offset':0x362,'numbits':32},
        'ms_cr_idq_cdt_cfg':{'cr_offset':0x363,'numbits':32},
        'iq_cr_arch_fuses':{'cr_offset':0x636,'numbits':64},
        'iq_cr_fit_hwa_mask':{'cr_offset':0xfc,'numbits':64},
        'iq_cr_fit_hwa_error':{'cr_offset':0xfe,'numbits':64},
        'iq_cr_command':{'cr_offset':0x20d,'numbits':32},
        'iq_cr_pwrdn_ovrd':{'cr_offset':0x216,'numbits':32},
        'iq_cr_quality_of_service':{'cr_offset':0x217,'numbits':32},
        'iq_cr_debug':{'cr_offset':0x1e7,'numbits':32},
        'iq_cr_debug2':{'cr_offset':0x185,'numbits':32},
        'iq_cr_patchcontrolreg_0':{'cr_offset':0x218,'numbits':32},
        'iq_cr_patchcontrolreg_1':{'cr_offset':0x219,'numbits':32},
        'iq_cr_patchcontrolreg_2':{'cr_offset':0x21a,'numbits':32},
        'iq_cr_patchcontrolreg_3':{'cr_offset':0x21b,'numbits':32},
        'iq_cr_patchcontrolreg_4':{'cr_offset':0x21c,'numbits':32},
        'iq_cr_patchcontrolreg_5':{'cr_offset':0x21d,'numbits':32},
        'iq_cr_patchcontrolreg_6':{'cr_offset':0x21e,'numbits':32},
        'iq_cr_patchcontrolreg_7':{'cr_offset':0x21f,'numbits':32},
        'iq_cr_patchmaskcontrolreg_0':{'cr_offset':0x220,'numbits':32},
        'iq_cr_patchmaskcontrolreg_1':{'cr_offset':0x221,'numbits':32},
        'iq_cr_patchmaskcontrolreg_2':{'cr_offset':0x222,'numbits':32},
        'iq_cr_patchmaskcontrolreg_3':{'cr_offset':0x223,'numbits':32},
        'iq_cr_patchmaskcontrolreg_4':{'cr_offset':0x224,'numbits':32},
        'iq_cr_patchmaskcontrolreg_5':{'cr_offset':0x225,'numbits':32},
        'iq_cr_patchmaskcontrolreg_6':{'cr_offset':0x226,'numbits':32},
        'iq_cr_patchmaskcontrolreg_7':{'cr_offset':0x227,'numbits':32},
        'ifu_cr_cache_control':{'cr_offset':0x386,'numbits':32},
        'ifu_cr_debug_mode':{'cr_offset':0x32b,'numbits':32},
        'ifu_cr_pwrdn_ovrd':{'cr_offset':0x32a,'numbits':32},
        'ifu_cr_thread_bias':{'cr_offset':0x32c,'numbits':32},
        'ifu_cr_ooo_correctable_err_code':{'cr_offset':0x391,'numbits':32},
        'ifu_cr_debug_mode2':{'cr_offset':0x283,'numbits':32},
        'ifu_cr_debug_mode3':{'cr_offset':0x256,'numbits':32},
        'ifu_cr_ext_snp_cnt':{'cr_offset':0x2ad,'numbits':32},
        'bpu1_cr_pdat':{'cr_offset':0x638,'numbits':32},
        'bpu1_cr_sdat':{'cr_offset':0x639,'numbits':32},
        'bpu1_cr_datout':{'cr_offset':0x63a,'numbits':32},
        'bpu1_cr_datin':{'cr_offset':0x63b,'numbits':32},
        'bpu1_cr_debug':{'cr_offset':0x1dc,'numbits':32},
        'bpu1_cr_pwrdn_ovrd':{'cr_offset':0x1da,'numbits':32},
        'bpu1_cr_zerostew':{'cr_offset':0x1db,'numbits':32},
        'bpu1_cr_debug2':{'cr_offset':0x1dd,'numbits':32},
        'bpu1_cr_debug3':{'cr_offset':0x1b7,'numbits':32},
        'bpu1_cr_debug4':{'cr_offset':0x1b8,'numbits':32},
        'bpu1_cr_pwrdn_ovrd_1':{'cr_offset':0x1b9,'numbits':32},
        'bpu1_cr_debug5':{'cr_offset':0x364,'numbits':32},
        'bpu1_cr_stream_config':{'cr_offset':0x1ed,'numbits':32},
        'bac_cr_debug':{'cr_offset':0x1e2,'numbits':32},
        'bac_cr_pwrdn_ovrd':{'cr_offset':0x1e5,'numbits':32},
        'bac_cr_cdt_cfg':{'cr_offset':0x18c,'numbits':32},
        'dsbfe_cr_pdat':{'cr_offset':0x63c,'numbits':32},
        'dsbfe_cr_sdat':{'cr_offset':0x63d,'numbits':32},
        'dsbfe_cr_datout':{'cr_offset':0x63e,'numbits':32},
        'dsbfe_cr_datin':{'cr_offset':0x63f,'numbits':32},
        'dsbfe_cr_datin1':{'cr_offset':0x640,'numbits':32},
        'dsbfe_cr_pwrdn_ovrd':{'cr_offset':0x1b4,'numbits':32},
        'dsbfe_cr_cr_ctl':{'cr_offset':0x20c,'numbits':32},
        'dsbfe_cr_sou_recl_debug':{'cr_offset':0x19d,'numbits':32},
        'dsbfe_cr_sou_recl_debug2':{'cr_offset':0x56e,'numbits':32},
        'dsbfe_cr_debug':{'cr_offset':0x209,'numbits':32},
        'pmh_cr_pdat':{'cr_offset':0x3ec,'numbits':32},
        'pmh_cr_sdat':{'cr_offset':0x3ed,'numbits':32},
        'pmh_cr_arch_fuses':{'cr_offset':0x3ea,'numbits':64},
        'pmh_cr_test_debug':{'cr_offset':0x27a,'numbits':32},
        'pmh_cr_defeature':{'cr_offset':0x1a0,'numbits':64},
        'pmh_cr_pwrdn_ovrd':{'cr_offset':0x36f,'numbits':32},
        'pmh_cr_test_debug_2':{'cr_offset':0xf5,'numbits':32},
        'pmh_cr_meu_hwa_error':{'cr_offset':0xf7,'numbits':32},
        'pmh_cr_stlb_qos_mask_0':{'cr_offset':0x338,'numbits':32},
        'pmh_cr_stlb_qos_mask_1':{'cr_offset':0x339,'numbits':32},
        'pmh_cr_stlb_qos_mask_2':{'cr_offset':0x33a,'numbits':32},
        'pmh_cr_stlb_qos_mask_3':{'cr_offset':0x33b,'numbits':32},
        'pmh_cr_stlb_qos_mask_4':{'cr_offset':0x33c,'numbits':32},
        'pmh_cr_stlb_qos_mask_5':{'cr_offset':0x33d,'numbits':32},
        'pmh_cr_stlb_qos_mask_6':{'cr_offset':0x33e,'numbits':32},
        'pmh_cr_stlb_qos_mask_7':{'cr_offset':0x33f,'numbits':32},
        'pmh_cr_pmrr_base_mask':{'cr_offset':0x3f2,'numbits':64},
        'pmh_cr_prmrr_base_0':{'cr_offset':0x7d2,'numbits':64},
        'pmh_cr_prmrr_base_1':{'cr_offset':0x7d4,'numbits':64},
        'pmh_cr_prmrr_base_2':{'cr_offset':0x7d6,'numbits':64},
        'pmh_cr_prmrr_base_3':{'cr_offset':0x7d8,'numbits':64},
        'pmh_cr_prmrr_base_4':{'cr_offset':0x7da,'numbits':64},
        'pmh_cr_prmrr_base_5':{'cr_offset':0x7dc,'numbits':64},
        'pmh_cr_prmrr_base_6':{'cr_offset':0x7de,'numbits':64},
        'pmh_cr_prmrr_base_7':{'cr_offset':0x7e0,'numbits':64},
        'pmh_cr_prmrr_mask':{'cr_offset':0x7e4,'numbits':64},
        'pmh_cr_mtrrdefault':{'cr_offset':0x2f0,'numbits':64},
        'pmh_cr_mtrrvarbase0':{'cr_offset':0x2b2,'numbits':64},
        'pmh_cr_mtrrvarmask0':{'cr_offset':0x2b4,'numbits':64},
        'pmh_cr_mtrrvarbase1':{'cr_offset':0x2b6,'numbits':64},
        'pmh_cr_mtrrvarmask1':{'cr_offset':0x2b8,'numbits':64},
        'pmh_cr_mtrrvarbase2':{'cr_offset':0x2ba,'numbits':64},
        'pmh_cr_mtrrvarmask2':{'cr_offset':0x2bc,'numbits':64},
        'pmh_cr_mtrrvarbase3':{'cr_offset':0x2be,'numbits':64},
        'pmh_cr_mtrrvarmask3':{'cr_offset':0x2c0,'numbits':64},
        'pmh_cr_mtrrvarbase4':{'cr_offset':0x2c2,'numbits':64},
        'pmh_cr_mtrrvarmask4':{'cr_offset':0x2c4,'numbits':64},
        'pmh_cr_mtrrvarbase5':{'cr_offset':0x2c6,'numbits':64},
        'pmh_cr_mtrrvarmask5':{'cr_offset':0x2c8,'numbits':64},
        'pmh_cr_mtrrvarbase6':{'cr_offset':0x2ca,'numbits':64},
        'pmh_cr_mtrrvarmask6':{'cr_offset':0x2cc,'numbits':64},
        'pmh_cr_mtrrvarbase7':{'cr_offset':0x2ce,'numbits':64},
        'pmh_cr_mtrrvarmask7':{'cr_offset':0x2d0,'numbits':64},
        'pmh_cr_mtrrvarbase8':{'cr_offset':0x2d8,'numbits':64},
        'pmh_cr_mtrrvarmask8':{'cr_offset':0x2da,'numbits':64},
        'pmh_cr_mtrrvarbase9':{'cr_offset':0x2f2,'numbits':64},
        'pmh_cr_mtrrvarmask9':{'cr_offset':0x2f4,'numbits':64},
        'pmh_cr_mtrrfix64k':{'cr_offset':0x2d2,'numbits':64},
        'pmh_cr_mtrrfix16k8':{'cr_offset':0x2d4,'numbits':64},
        'pmh_cr_mtrrfix16ka':{'cr_offset':0x2d6,'numbits':64},
        'pmh_cr_mtrrfix4kc0':{'cr_offset':0x2dc,'numbits':64},
        'pmh_cr_mtrrfix4kc8':{'cr_offset':0x2de,'numbits':64},
        'pmh_cr_mtrrfix4kd0':{'cr_offset':0x2e0,'numbits':64},
        'pmh_cr_mtrrfix4kd8':{'cr_offset':0x2e2,'numbits':64},
        'pmh_cr_mtrrfix4ke0':{'cr_offset':0x2e4,'numbits':64},
        'pmh_cr_mtrrfix4ke8':{'cr_offset':0x2e6,'numbits':64},
        'pmh_cr_mtrrfix4kf0':{'cr_offset':0x2e8,'numbits':64},
        'pmh_cr_mtrrfix4kf8':{'cr_offset':0x2ea,'numbits':64},
        'pmh_cr_smrr_base':{'cr_offset':0x2ec,'numbits':64},
        'pmh_cr_smrr_mask':{'cr_offset':0x2ee,'numbits':64},
        'pmh_cr_smrr2_base':{'cr_offset':0x2ff,'numbits':32},
        'pmh_cr_smrr2_mask':{'cr_offset':0x282,'numbits':32},
        'pmh_cr_emrr_base':{'cr_offset':0x26e,'numbits':64},
        'pmh_cr_emrr_mask':{'cr_offset':0x284,'numbits':64},
        'pmh_cr_emxrr_base':{'cr_offset':0x2ae,'numbits':64},
        'pmh_cr_emxrr_mask':{'cr_offset':0x26c,'numbits':64},
        'pmh_cr_umrr_base':{'cr_offset':0x2b0,'numbits':64},
        'pmh_cr_umrr_mask':{'cr_offset':0x2f6,'numbits':64},
        'pmh_cr_amrr_base_0':{'cr_offset':0x312,'numbits':64},
        'pmh_cr_amrr_base_1':{'cr_offset':0x314,'numbits':64},
        'pmh_cr_amrr_base_2':{'cr_offset':0x316,'numbits':64},
        'pmh_cr_amrr_base_3':{'cr_offset':0x318,'numbits':64},
        'pmh_cr_amrr_base_4':{'cr_offset':0x31a,'numbits':64},
        'pmh_cr_amrr_base_5':{'cr_offset':0x31c,'numbits':64},
        'pmh_cr_amrr_base_6':{'cr_offset':0x31e,'numbits':64},
        'pmh_cr_amrr_mask_0':{'cr_offset':0x28a,'numbits':64},
        'pmh_cr_amrr_mask_1':{'cr_offset':0x28c,'numbits':64},
        'pmh_cr_amrr_mask_2':{'cr_offset':0x28e,'numbits':64},
        'pmh_cr_amrr_mask_3':{'cr_offset':0x290,'numbits':64},
        'pmh_cr_amrr_mask_4':{'cr_offset':0x292,'numbits':64},
        'pmh_cr_amrr_mask_5':{'cr_offset':0x294,'numbits':64},
        'pmh_cr_amrr_mask_6':{'cr_offset':0x296,'numbits':64},
        'pmh_cr_fusarr_base':{'cr_offset':0x302,'numbits':64},
        'pmh_cr_fusarr_mask':{'cr_offset':0x32e,'numbits':64},
        'pmh_cr_patchmrr':{'cr_offset':0x289,'numbits':32},
        'pmh_cr_c6dramrr_base':{'cr_offset':0x322,'numbits':64},
        'pmh_cr_c6dramrr_mask':{'cr_offset':0x324,'numbits':64},
        'pmh_cr_tme_mask':{'cr_offset':0x24a,'numbits':32},
        'pmh_cr_seamrr_base':{'cr_offset':0x188,'numbits':64},
        'pmh_cr_seamrr_mask':{'cr_offset':0x18a,'numbits':64},
        'pmh_cr_datout':{'cr_offset':0x3ee,'numbits':32},
        'pmh_cr_datin1':{'cr_offset':0x3f0,'numbits':32},
        'pmh_cr_datin':{'cr_offset':0x3ef,'numbits':32},
        'dcu_cr_pdat':{'cr_offset':0x681,'numbits':32},
        'dcu_cr_sdat':{'cr_offset':0x682,'numbits':32},
        'dcu_cr_datout':{'cr_offset':0x683,'numbits':32},
        'dcu_cr_datin':{'cr_offset':0x684,'numbits':32},
        'dcu_cr_datin1':{'cr_offset':0x685,'numbits':32},
        'dcu_cr_datin2':{'cr_offset':0x686,'numbits':32},
        'dcu_cr_cram_control':{'cr_offset':0x38d,'numbits':32},
        'dcu_cr_prefetch_ctl':{'cr_offset':0x39f,'numbits':32},
        'dcu_cr_arch_fuses':{'cr_offset':0x5b2,'numbits':64},
        'dcu_cr_pmrr_base_mask':{'cr_offset':0x3e8,'numbits':64},
        'dcu_cr_pwrdn_ovrd':{'cr_offset':0x254,'numbits':64},
        'dcu_cr_test_mode':{'cr_offset':0x605,'numbits':32},
        'dcu_cr_err_spoof':{'cr_offset':0x1e3,'numbits':32},
        'dcu_cr_uarch':{'cr_offset':0x1f2,'numbits':32},
        'dcu_cr_def_mode':{'cr_offset':0x1d0,'numbits':32},
        'dcu_cr_mc2_addr':{'cr_offset':0x1f6,'numbits':64},
        'dcu_cr_mc2_misc':{'cr_offset':0x1f8,'numbits':64},
        'dcu_cr_defeature':{'cr_offset':0x1fa,'numbits':64},
        'dcu_cr_defeature_2':{'cr_offset':0x1ee,'numbits':64},
        'dcu_cr_ipp_cfg':{'cr_offset':0x1a6,'numbits':32},
        'dcu_cr_fb_confiscate':{'cr_offset':0x1f1,'numbits':32},
        'dcu_cr_core_uarch_ctl':{'cr_offset':0x19c,'numbits':32},
        'dtlb_cr_test_modes':{'cr_offset':0x1e8,'numbits':32},
        'dtlb_cr_test_modes2':{'cr_offset':0x1e9,'numbits':32},
        'dtlb_cr_mc2_ctl':{'cr_offset':0x1f4,'numbits':64},
        'dtlb_cr_mc2_status':{'cr_offset':0x22e,'numbits':64},
        'dtlb_cr_mc2_misc2':{'cr_offset':0x22c,'numbits':64},
        'dtlb_cr_pwrdn_ovrd':{'cr_offset':0x228,'numbits':32},
        'mob_cr_datin1':{'cr_offset':0x3d2,'numbits':32},
        'mob_cr_pwrdn_ovrd':{'cr_offset':0x201,'numbits':32},
        'mob_cr_debug':{'cr_offset':0x205,'numbits':32},
        'mob_cr_debug2':{'cr_offset':0x204,'numbits':32},
        'mob_cr_debug3':{'cr_offset':0x1bb,'numbits':32},
        'mob_cr_debug4':{'cr_offset':0x1a9,'numbits':32},
        'mob_cr_ll_disp_threshold':{'cr_offset':0x202,'numbits':64},
        'mob_cr_ll_cycl_threshold':{'cr_offset':0x206,'numbits':32},
        'mob_cr_pvp_window':{'cr_offset':0x1b5,'numbits':32},
        'mob_cr_pvp_counter':{'cr_offset':0x1b6,'numbits':32},
        'mob_cr_didt_protector':{'cr_offset':0x1b0,'numbits':64},
        'mob_cr_mrn_config':{'cr_offset':0x1eb,'numbits':32},
        'mob_load_cr_meu_cdt_cfg':{'cr_offset':0x562,'numbits':64},
        'mob_cr_pdat':{'cr_offset':0x3ce,'numbits':32},
        'mob_cr_sdat':{'cr_offset':0x3cf,'numbits':32},
        'mob_cr_datout':{'cr_offset':0x3d0,'numbits':32},
        'mob_cr_datin':{'cr_offset':0x3d1,'numbits':32},
        'mob_cr_md_control':{'cr_offset':0x200,'numbits':32},
        'mob_cr_dispatch':{'cr_offset':0x3cd,'numbits':32},
        'mob_cr_store_defeature':{'cr_offset':0x1e6,'numbits':32},
        'mob_cr_meu_hwa_mask':{'cr_offset':0xf4,'numbits':32},
        'mob_cr_meu_uarch_coverage':{'cr_offset':0xf6,'numbits':32},
        'mob_cr_arch_fuses':{'cr_offset':0x5f8,'numbits':64},
        'mob_store_cr_meu_cdt_cfg':{'cr_offset':0x5a8,'numbits':64},
        'mob_cr_meu_cdt_cfg2':{'cr_offset':0x18d,'numbits':32},
        'ml1_cr_dfx_testmode_config0':{'cr_offset':0x3a0,'numbits':32},
        'ml1_cr_lit_config':{'cr_offset':0x1d8,'numbits':32},
        'ml1_cr_tapmastering_handshake':{'cr_offset':0x1ec,'numbits':32},
        'ml1_cr_encdr_dtf_src_config':{'cr_offset':0x1ea,'numbits':32},
        'ml1_cr_encdr_dtf_src_status':{'cr_offset':0x392,'numbits':32},
        'ml1_cr_eng_status':{'cr_offset':0x123,'numbits':32},
        'ml1_cr_dir_eng_status':{'cr_offset':0x7ee,'numbits':32},
        'ml1_cr_raster_status':{'cr_offset':0xed,'numbits':32},
        'ml1_cr_pbist_repair_adr0':{'cr_offset':0x53e,'numbits':32},
        'ml1_cr_pbist_repair_adr1':{'cr_offset':0x53f,'numbits':32},
        'ml1_cr_dir_raster_status':{'cr_offset':0x7f6,'numbits':32},
        'ml1_cr_agu_s_status':{'cr_offset':0x3f4,'numbits':32},
        'ml1_cr_dir_agu_s_status':{'cr_offset':0x7e8,'numbits':32},
        'ml1_cr_agu_t_status':{'cr_offset':0x3d7,'numbits':32},
        'ml1_cr_dir_agu_t_status':{'cr_offset':0x7ea,'numbits':32},
        'ml1_cr_loop_status_long_0':{'cr_offset':0xe9,'numbits':32},
        'ml1_cr_loop_status_long_1':{'cr_offset':0xea,'numbits':32},
        'ml1_cr_loop_status_long_2':{'cr_offset':0xeb,'numbits':32},
        'ml1_cr_dir_loop_status_long_0':{'cr_offset':0x7f2,'numbits':32},
        'ml1_cr_dir_loop_status_long_1':{'cr_offset':0x7f3,'numbits':32},
        'ml1_cr_dir_loop_status_long_2':{'cr_offset':0x7f4,'numbits':32},
        'ml1_cr_loop_status_short':{'cr_offset':0xec,'numbits':32},
        'ml1_cr_dir_loop_status_short':{'cr_offset':0x7f5,'numbits':32},
        'ml1_cr_failure_counter':{'cr_offset':0x122,'numbits':32},
        'ml1_cr_dir_failure_counter':{'cr_offset':0x7f1,'numbits':32},
        'ml1_cr_cycle_counter':{'cr_offset':0xef,'numbits':32},
        'ml1_cr_dir_cycle_counter':{'cr_offset':0x7ef,'numbits':32},
        'ml1_cr_stop_on_event':{'cr_offset':0xf0,'numbits':32},
        'ml1_cr_dir_stop_on_event':{'cr_offset':0x7f0,'numbits':32},
        'ml1_cr_eng_control':{'cr_offset':0x144,'numbits':32},
        'ml1_cr_dir_eng_control':{'cr_offset':0x7ed,'numbits':32},
        'ml1_cr_loop_init_long_0':{'cr_offset':0xe5,'numbits':32},
        'ml1_cr_loop_init_long_1':{'cr_offset':0xe6,'numbits':32},
        'ml1_cr_loop_init_long_2':{'cr_offset':0xe7,'numbits':32},
        'ml1_cr_dir_loop_init_long_0':{'cr_offset':0x7f7,'numbits':32},
        'ml1_cr_dir_loop_init_long_1':{'cr_offset':0x7f8,'numbits':32},
        'ml1_cr_dir_loop_init_long_2':{'cr_offset':0x7f9,'numbits':32},
        'ml1_cr_loop_init_short':{'cr_offset':0xe8,'numbits':32},
        'ml1_cr_dir_loop_init_short':{'cr_offset':0x7fa,'numbits':32},
        'ml1_cr_instruction_flow_lo_0':{'cr_offset':0xdb,'numbits':32},
        'ml1_cr_instruction_flow_lo_1':{'cr_offset':0xdc,'numbits':32},
        'ml1_cr_instruction_flow_lo_2':{'cr_offset':0xdd,'numbits':32},
        'ml1_cr_instruction_flow_lo_3':{'cr_offset':0xde,'numbits':32},
        'ml1_cr_instruction_flow_lo_4':{'cr_offset':0xdf,'numbits':32},
        'ml1_cr_instruction_flow_lo_5':{'cr_offset':0xe0,'numbits':32},
        'ml1_cr_instruction_flow_lo_6':{'cr_offset':0xe1,'numbits':32},
        'ml1_cr_instruction_flow_lo_7':{'cr_offset':0xe2,'numbits':32},
        'ml1_cr_instruction_flow_lo_8':{'cr_offset':0xe3,'numbits':32},
        'ml1_cr_instruction_flow_lo_9':{'cr_offset':0xe4,'numbits':32},
        'ml1_cr_dir_instruction_flow_lo_0':{'cr_offset':0x4dc,'numbits':32},
        'ml1_cr_dir_instruction_flow_lo_1':{'cr_offset':0x4dd,'numbits':32},
        'ml1_cr_dir_instruction_flow_lo_2':{'cr_offset':0x4de,'numbits':32},
        'ml1_cr_dir_instruction_flow_lo_3':{'cr_offset':0x4df,'numbits':32},
        'ml1_cr_dir_instruction_flow_lo_4':{'cr_offset':0x4e0,'numbits':32},
        'ml1_cr_dir_instruction_flow_lo_5':{'cr_offset':0x4e1,'numbits':32},
        'ml1_cr_dir_instruction_flow_lo_6':{'cr_offset':0x4e2,'numbits':32},
        'ml1_cr_dir_instruction_flow_lo_7':{'cr_offset':0x4e3,'numbits':32},
        'ml1_cr_dir_instruction_flow_lo_8':{'cr_offset':0x4e4,'numbits':32},
        'ml1_cr_dir_instruction_flow_lo_9':{'cr_offset':0x4e5,'numbits':32},
        'ml1_cr_instruction_flow_hi_0':{'cr_offset':0xd5,'numbits':32},
        'ml1_cr_instruction_flow_hi_1':{'cr_offset':0xd6,'numbits':32},
        'ml1_cr_instruction_flow_hi_2':{'cr_offset':0xd7,'numbits':32},
        'ml1_cr_instruction_flow_hi_3':{'cr_offset':0xd8,'numbits':32},
        'ml1_cr_instruction_flow_hi_4':{'cr_offset':0xd9,'numbits':32},
        'ml1_cr_instruction_flow_hi_5':{'cr_offset':0xda,'numbits':32},
        'ml1_cr_dir_instruction_flow_hi_0':{'cr_offset':0x4d6,'numbits':32},
        'ml1_cr_dir_instruction_flow_hi_1':{'cr_offset':0x4d7,'numbits':32},
        'ml1_cr_dir_instruction_flow_hi_2':{'cr_offset':0x4d8,'numbits':32},
        'ml1_cr_dir_instruction_flow_hi_3':{'cr_offset':0x4d9,'numbits':32},
        'ml1_cr_dir_instruction_flow_hi_4':{'cr_offset':0x4da,'numbits':32},
        'ml1_cr_dir_instruction_flow_hi_5':{'cr_offset':0x4db,'numbits':32},
        'ml1_cr_instruction_access_0':{'cr_offset':0xc1,'numbits':32},
        'ml1_cr_instruction_access_1':{'cr_offset':0xc2,'numbits':32},
        'ml1_cr_instruction_access_2':{'cr_offset':0xc3,'numbits':32},
        'ml1_cr_instruction_access_3':{'cr_offset':0xc4,'numbits':32},
        'ml1_cr_instruction_access_4':{'cr_offset':0xc5,'numbits':32},
        'ml1_cr_instruction_access_5':{'cr_offset':0xc6,'numbits':32},
        'ml1_cr_instruction_access_6':{'cr_offset':0xc7,'numbits':32},
        'ml1_cr_instruction_access_7':{'cr_offset':0xc8,'numbits':32},
        'ml1_cr_instruction_access_8':{'cr_offset':0xc9,'numbits':32},
        'ml1_cr_instruction_access_9':{'cr_offset':0xca,'numbits':32},
        'ml1_cr_dir_instruction_access_0':{'cr_offset':0x4c0,'numbits':32},
        'ml1_cr_dir_instruction_access_1':{'cr_offset':0x4c1,'numbits':32},
        'ml1_cr_dir_instruction_access_2':{'cr_offset':0x4c2,'numbits':32},
        'ml1_cr_dir_instruction_access_3':{'cr_offset':0x4c3,'numbits':32},
        'ml1_cr_dir_instruction_access_4':{'cr_offset':0x4c4,'numbits':32},
        'ml1_cr_dir_instruction_access_5':{'cr_offset':0x4c5,'numbits':32},
        'ml1_cr_dir_instruction_access_6':{'cr_offset':0x4c6,'numbits':32},
        'ml1_cr_dir_instruction_access_7':{'cr_offset':0x4c7,'numbits':32},
        'ml1_cr_dir_instruction_access_8':{'cr_offset':0x4c8,'numbits':32},
        'ml1_cr_dir_instruction_access_9':{'cr_offset':0x4c9,'numbits':32},
        'ml1_cr_instruction_address_0':{'cr_offset':0xcb,'numbits':32},
        'ml1_cr_instruction_address_1':{'cr_offset':0xcc,'numbits':32},
        'ml1_cr_instruction_address_2':{'cr_offset':0xcd,'numbits':32},
        'ml1_cr_instruction_address_3':{'cr_offset':0xce,'numbits':32},
        'ml1_cr_instruction_address_4':{'cr_offset':0xcf,'numbits':32},
        'ml1_cr_instruction_address_5':{'cr_offset':0xd0,'numbits':32},
        'ml1_cr_instruction_address_6':{'cr_offset':0xd1,'numbits':32},
        'ml1_cr_instruction_address_7':{'cr_offset':0xd2,'numbits':32},
        'ml1_cr_instruction_address_8':{'cr_offset':0xd3,'numbits':32},
        'ml1_cr_instruction_address_9':{'cr_offset':0xd4,'numbits':32},
        'ml1_cr_dir_instruction_address_0':{'cr_offset':0x4cc,'numbits':32},
        'ml1_cr_dir_instruction_address_1':{'cr_offset':0x4cd,'numbits':32},
        'ml1_cr_dir_instruction_address_2':{'cr_offset':0x4ce,'numbits':32},
        'ml1_cr_dir_instruction_address_3':{'cr_offset':0x4cf,'numbits':32},
        'ml1_cr_dir_instruction_address_4':{'cr_offset':0x4d0,'numbits':32},
        'ml1_cr_dir_instruction_address_5':{'cr_offset':0x4d1,'numbits':32},
        'ml1_cr_dir_instruction_address_6':{'cr_offset':0x4d2,'numbits':32},
        'ml1_cr_dir_instruction_address_7':{'cr_offset':0x4d3,'numbits':32},
        'ml1_cr_dir_instruction_address_8':{'cr_offset':0x4d4,'numbits':32},
        'ml1_cr_dir_instruction_address_9':{'cr_offset':0x4d5,'numbits':32},
        'ml1_cr_agu_s_disable':{'cr_offset':0x3f5,'numbits':32},
        'ml1_cr_dir_agu_s_disable':{'cr_offset':0x7e7,'numbits':32},
        'ml1_cr_agu_t_disable':{'cr_offset':0x3e5,'numbits':32},
        'ml1_cr_dir_agu_t_disable':{'cr_offset':0x7e9,'numbits':32},
        'ml1_cr_agu_b_min_max':{'cr_offset':0xc0,'numbits':32},
        'ml1_cr_dir_agu_b_min_max':{'cr_offset':0x7e6,'numbits':32},
        'ml1_cr_agu_y_min_max':{'cr_offset':0x3a2,'numbits':32},
        'ml1_cr_dir_agu_y_min_max':{'cr_offset':0x7ec,'numbits':32},
        'ml1_cr_agu_x_min_max':{'cr_offset':0x3a3,'numbits':32},
        'ml1_cr_dir_agu_x_min_max':{'cr_offset':0x7eb,'numbits':32},
        'ml1_cr_compare_mask':{'cr_offset':0x147,'numbits':32},
        'ml1_cr_compare_data':{'cr_offset':0x14e,'numbits':32},
        'ml1_cr_compare_result':{'cr_offset':0x146,'numbits':32},
        'ml1_cr_sdat':{'cr_offset':0xee,'numbits':32},
        'ml1_cr_mci_data':{'cr_offset':0xf1,'numbits':32},
        'ml1_cr_saf_main_config':{'cr_offset':0x128,'numbits':32},
        'ml1_cr_saf_debug':{'cr_offset':0x246,'numbits':32},
        'ml1_cr_saf_xor_pattern':{'cr_offset':0x360,'numbits':64},
        'ml2_cr_pdat':{'cr_offset':0x3a9,'numbits':32},
        'ml2_cr_sdat':{'cr_offset':0x3aa,'numbits':32},
        'ml2_cr_datout':{'cr_offset':0x3ab,'numbits':32},
        'ml2_cr_datin9':{'cr_offset':0x3b5,'numbits':32},
        'ml2_cr_datin10':{'cr_offset':0x3b6,'numbits':32},
        'ml2_cr_mlc_hwa_mask':{'cr_offset':0xf2,'numbits':32},
        'ml2_cr_mlc_hwa_error':{'cr_offset':0xf3,'numbits':32},
        'ml2_cr_ml_cache_control':{'cr_offset':0x27b,'numbits':32},
        'ml2_cr_ml_cache_control_readonly':{'cr_offset':0x13a,'numbits':32},
        'ml2_cr_dbp_observer_set':{'cr_offset':0x36e,'numbits':32},
        'ml2_cr_ml_cache_debug':{'cr_offset':0x27e,'numbits':32},
        'ml2_cr_cleanx_rsvd_ways':{'cr_offset':0x307,'numbits':32},
        'ml2_cr_staged_mlc_cfg':{'cr_offset':0x30b,'numbits':32},
        'ml2_cr_mlc_open_ways':{'cr_offset':0x5af,'numbits':32},
        'ml2_cr_mc3_ctl':{'cr_offset':0x272,'numbits':64},
        'ml2_cr_mc3_status':{'cr_offset':0x278,'numbits':64},
        'ml2_cr_mc3_addr':{'cr_offset':0x270,'numbits':64},
        'ml2_cr_mc3_misc':{'cr_offset':0x274,'numbits':64},
        'ml2_cr_mc3_misc2':{'cr_offset':0x276,'numbits':64},
        'ml2_cr_pwrdn_ovrd':{'cr_offset':0x30e,'numbits':32},
        'ml2_cr_sigmode_ctl':{'cr_offset':0x664,'numbits':32},
        'ml2_cr_imisr_ctl':{'cr_offset':0x4f2,'numbits':32},
        'ml2_cr_mcg_contain':{'cr_offset':0x26a,'numbits':32},
        'ml2_cr_sq_debug':{'cr_offset':0x2f8,'numbits':32},
        'ml2_cr_sq_ctl2':{'cr_offset':0x2f9,'numbits':32},
        'ml2_cr_lq_ctl':{'cr_offset':0x2ac,'numbits':32},
        'ml2_cr_bitfix_entry_0':{'cr_offset':0x259,'numbits':32},
        'ml2_cr_bitfix_entry_1':{'cr_offset':0x25a,'numbits':32},
        'ml2_cr_bitfix_entry_2':{'cr_offset':0x25b,'numbits':32},
        'ml2_cr_bitfix_entry_3':{'cr_offset':0x25c,'numbits':32},
        'ml2_cr_bitfix_entry_4':{'cr_offset':0x25d,'numbits':32},
        'ml2_cr_bitfix_entry_5':{'cr_offset':0x25e,'numbits':32},
        'ml2_cr_bitfix_entry_6':{'cr_offset':0x25f,'numbits':32},
        'ml2_cr_bitfix_entry_7':{'cr_offset':0x260,'numbits':32},
        'ml2_cr_bitfix_entry_8':{'cr_offset':0x261,'numbits':32},
        'ml2_cr_bitfix_entry_9':{'cr_offset':0x262,'numbits':32},
        'ml2_cr_bitfix_entry_10':{'cr_offset':0x263,'numbits':32},
        'ml2_cr_bitfix_entry_11':{'cr_offset':0x264,'numbits':32},
        'ml2_cr_bitfix_entry_12':{'cr_offset':0x265,'numbits':32},
        'ml2_cr_bitfix_entry_13':{'cr_offset':0x266,'numbits':32},
        'ml2_cr_bitfix_entry_14':{'cr_offset':0x267,'numbits':32},
        'ml2_cr_bitfix_entry_15':{'cr_offset':0x268,'numbits':32},
        'ml2_cr_bitfix_head_ptr':{'cr_offset':0x269,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_0':{'cr_offset':0x129,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_1':{'cr_offset':0x12a,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_2':{'cr_offset':0x12b,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_3':{'cr_offset':0x12c,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_4':{'cr_offset':0x12d,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_5':{'cr_offset':0x12e,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_6':{'cr_offset':0x12f,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_7':{'cr_offset':0x130,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_8':{'cr_offset':0x131,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_9':{'cr_offset':0x132,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_10':{'cr_offset':0x133,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_11':{'cr_offset':0x134,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_12':{'cr_offset':0x135,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_13':{'cr_offset':0x136,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_14':{'cr_offset':0x137,'numbits':32},
        'ml2_cr_bitfix_sdf_slice0_entry_15':{'cr_offset':0x138,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_0':{'cr_offset':0x7b2,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_1':{'cr_offset':0x7b3,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_2':{'cr_offset':0x7b4,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_3':{'cr_offset':0x7b5,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_4':{'cr_offset':0x7b6,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_5':{'cr_offset':0x7b7,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_6':{'cr_offset':0x7b8,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_7':{'cr_offset':0x7b9,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_8':{'cr_offset':0x7ba,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_9':{'cr_offset':0x7bb,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_10':{'cr_offset':0x7bc,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_11':{'cr_offset':0x7bd,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_12':{'cr_offset':0x7be,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_13':{'cr_offset':0x7bf,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_14':{'cr_offset':0x7c0,'numbits':32},
        'ml2_cr_bitfix_sdf_slice1_entry_15':{'cr_offset':0x7c1,'numbits':32},
        'ml2_cr_bitfix_config':{'cr_offset':0x367,'numbits':32},
        'ml2_cr_bitfix_reset':{'cr_offset':0x149,'numbits':32},
        'ml2_cr_lru_lookup_weights':{'cr_offset':0x30a,'numbits':32},
        'ml2_cr_psmi_sq_expose_base_sl0':{'cr_offset':0x387,'numbits':32},
        'ml2_cr_psmi_sq_expose_end_sl0':{'cr_offset':0x388,'numbits':32},
        'ml2_cr_psmi_sq_expose_ptr_sl0':{'cr_offset':0x389,'numbits':32},
        'ml2_cr_psmi_sq_expose_ptr_copy_sl0':{'cr_offset':0x38a,'numbits':32},
        'ml2_cr_psmi_sq_expose_base_sl1':{'cr_offset':0x38c,'numbits':32},
        'ml2_cr_psmi_sq_expose_end_sl1':{'cr_offset':0x38e,'numbits':32},
        'ml2_cr_psmi_sq_expose_ptr_sl1':{'cr_offset':0x38f,'numbits':32},
        'ml2_cr_psmi_sq_expose_ptr_copy_sl1':{'cr_offset':0x390,'numbits':32},
        'ml2_cr_c6sram_mca_status':{'cr_offset':0x3a1,'numbits':32},
        'ml2_cr_psmi_post_trig_cnt_sl0':{'cr_offset':0x5a1,'numbits':32},
        'ml2_cr_psmi_post_trig_cnt_sl1':{'cr_offset':0x565,'numbits':32},
        'ml2_cr_xq_debug':{'cr_offset':0x27c,'numbits':32},
        'ml2_cr_xq_debug2':{'cr_offset':0x186,'numbits':32},
        'ml2_cr_l2_qos_mask_0':{'cr_offset':0x330,'numbits':32},
        'ml2_cr_l2_qos_mask_1':{'cr_offset':0x331,'numbits':32},
        'ml2_cr_l2_qos_mask_2':{'cr_offset':0x332,'numbits':32},
        'ml2_cr_l2_qos_mask_3':{'cr_offset':0x333,'numbits':32},
        'ml2_cr_l2_qos_mask_4':{'cr_offset':0x334,'numbits':32},
        'ml2_cr_l2_qos_mask_5':{'cr_offset':0x335,'numbits':32},
        'ml2_cr_l2_qos_mask_6':{'cr_offset':0x336,'numbits':32},
        'ml2_cr_l2_qos_mask_7':{'cr_offset':0x337,'numbits':32},
        'ml2_cr_l2_qos_cfg':{'cr_offset':0x1a7,'numbits':32},
        'ml3_cr_fxctr2_ratio':{'cr_offset':0x4ca,'numbits':32},
        'ml3_cr_arch_fuses':{'cr_offset':0x5b4,'numbits':64},
        'ml3_cr_gv_ctrl_debug':{'cr_offset':0x257,'numbits':32},
        'ml3_cr_pic_global_event_inhibit':{'cr_offset':0x3c9,'numbits':32},
        'ml3_cr_pic_config':{'cr_offset':0x53d,'numbits':32},
        'ml3_cr_pic_config_state_status':{'cr_offset':0x500,'numbits':32},
        'ml3_cr_pic_debug_modes':{'cr_offset':0x3c8,'numbits':32},
        'ml3_cr_pic_internal_error_status':{'cr_offset':0x3ca,'numbits':32},
        'ml3_cr_pic_retirement_watchdog_timer':{'cr_offset':0x3cc,'numbits':32},
        'ml3_cr_pwrdn_ovrd':{'cr_offset':0x280,'numbits':32},
        'ml3_cr_pic_boot_message':{'cr_offset':0x3c2,'numbits':32},
        'ml3_cr_pic_boot_message_readonly':{'cr_offset':0x3c3,'numbits':32},
        'ml3_cr_pic_core_pm':{'cr_offset':0x3c4,'numbits':32},
        'ml3_cr_pic_core_pm_state_status':{'cr_offset':0x54c,'numbits':32},
        'ml3_cr_pic_cpd_req':{'cr_offset':0x3c5,'numbits':32},
        'ml3_cr_pic_tsc':{'cr_offset':0x3c6,'numbits':64},
        'ml3_cr_pic_limbo':{'cr_offset':0x3cb,'numbits':32},
        'ml3_cr_core_smi_err_src_status':{'cr_offset':0x304,'numbits':32},
        'ml3_cr_core_smi_err_src_reset':{'cr_offset':0x3d8,'numbits':32},
        'ml3_cr_pic_control':{'cr_offset':0x3c0,'numbits':32},
        'ml3_cr_pic_c6_dram_base':{'cr_offset':0x4f0,'numbits':64},
        'ml3_cr_mcount_counting_factor_p1_val':{'cr_offset':0x2a6,'numbits':32},
        'ml3_cr_core_asa_test_poc':{'cr_offset':0x39c,'numbits':32},
        'ml3_cr_core_asa_test_result':{'cr_offset':0x39d,'numbits':32},
        'ml4_cr_cram_control':{'cr_offset':0x3c1,'numbits':32},
        'ml4_cr_snpq_debug':{'cr_offset':0x30f,'numbits':32},
        'ml4_cr_idi_control':{'cr_offset':0x663,'numbits':32},
        'ml4_cr_pwrdn_ovrd':{'cr_offset':0x19f,'numbits':32},
        'ml4_cr_idi_debug':{'cr_offset':0x1f0,'numbits':32},
        'ml4_cr_idi_debug2':{'cr_offset':0x326,'numbits':32},
        'ml4_cr_dbp_config':{'cr_offset':0x27d,'numbits':32},
        'ml4_cr_ring_ctl':{'cr_offset':0x648,'numbits':32},
        'ml4_cr_ring_ctl2':{'cr_offset':0x649,'numbits':32},
        'ml4_cr_ring_ctl3':{'cr_offset':0x4f3,'numbits':32},
        'ml4_cr_snc_range0_base':{'cr_offset':0x64f,'numbits':32},
        'ml4_cr_snc_range1_base':{'cr_offset':0x650,'numbits':32},
        'ml4_cr_snc_range2_base':{'cr_offset':0x651,'numbits':32},
        'ml4_cr_snc_range3_base':{'cr_offset':0x652,'numbits':32},
        'ml4_cr_snc_range4_base':{'cr_offset':0x653,'numbits':32},
        'ml4_cr_snc_upper_base':{'cr_offset':0x64e,'numbits':32},
        'ml4_cr_snc_config':{'cr_offset':0x654,'numbits':32},
        'ml4_cr_odlat_c2u_req_mask_ctl_arm_0':{'cr_offset':0x1c0,'numbits':64},
        'ml4_cr_odlat_c2u_req_mask_ctl_arm_1':{'cr_offset':0x1c2,'numbits':64},
        'ml4_cr_odlat_c2u_req_arm_0':{'cr_offset':0x1bc,'numbits':64},
        'ml4_cr_odlat_c2u_req_arm_1':{'cr_offset':0x1be,'numbits':64},
        'ml4_cr_odlat_c2u_rsp_arm_2':{'cr_offset':0x1c4,'numbits':32},
        'ml4_cr_odlat_c2u_rsp_arm_3':{'cr_offset':0x1c5,'numbits':32},
        'ml4_cr_odlat_c2u_req_addr_arm_0':{'cr_offset':0x1aa,'numbits':64},
        'ml4_cr_odlat_c2u_req_addr_arm_1':{'cr_offset':0x1ac,'numbits':64},
        'ml4_cr_odlat_u2c_req_mask_ctl_arm_2':{'cr_offset':0x1cc,'numbits':32},
        'ml4_cr_odlat_u2c_req_mask_ctl_arm_3':{'cr_offset':0x1cd,'numbits':32},
        'ml4_cr_odlat_u2c_rsp_mask_ctl_arm_0':{'cr_offset':0x1d2,'numbits':32},
        'ml4_cr_odlat_u2c_rsp_mask_ctl_arm_1':{'cr_offset':0x1d3,'numbits':32},
        'ml4_cr_odlat_u2c_rsp_arm_0':{'cr_offset':0x1d4,'numbits':32},
        'ml4_cr_odlat_u2c_rsp_arm_1':{'cr_offset':0x1d5,'numbits':32},
        'ml4_cr_odlat_u2c_req_arm_2':{'cr_offset':0x1ce,'numbits':32},
        'ml4_cr_odlat_u2c_req_arm_3':{'cr_offset':0x1cf,'numbits':32},
        'ml4_cr_odlat_u2c_req_addr_arm_2':{'cr_offset':0x1c8,'numbits':64},
        'ml4_cr_odlat_u2c_req_addr_arm_3':{'cr_offset':0x1ca,'numbits':64},
        'ml4_cr_odlat_c2u_data_arm_0':{'cr_offset':0x1e0,'numbits':32},
        'ml4_cr_odlat_c2u_data_arm_1':{'cr_offset':0x1e1,'numbits':32},
        'ml4_cr_odlat_u2c_data_arm_2':{'cr_offset':0x1fc,'numbits':32},
        'ml4_cr_odlat_u2c_data_arm_3':{'cr_offset':0x1fd,'numbits':32},
        'ml4_cr_odlat_c2u_data_mask_ctl_0_1':{'cr_offset':0x1ae,'numbits':64},
        'ml4_cr_odlat_u2c_data_mask_ctl_2_3':{'cr_offset':0x1d6,'numbits':32},
        'ml4_cr_odlat_u2c_pre_mask_ctl_0_1':{'cr_offset':0x1d7,'numbits':32},
        'ml4_cr_psmi_cfg':{'cr_offset':0x38b,'numbits':32},
        'ml4_cr_dfx_accum_idi_c2u_req_hdr':{'cr_offset':0x320,'numbits':32},
        'ml4_cr_dfx_accum_idi_c2u_rsp_hdr':{'cr_offset':0x321,'numbits':32},
        'ml4_cr_dfx_accum_idi_c2u_data_hdr':{'cr_offset':0x32d,'numbits':32},
        'ml4_cr_dfx_accum_idi_c2u_data':{'cr_offset':0x248,'numbits':32},
        'ml4_cr_dfx_accum_idi_u2c_req_hdr':{'cr_offset':0x327,'numbits':32},
        'ml4_cr_dfx_accum_idi_u2c_rsp_hdr':{'cr_offset':0x328,'numbits':32},
        'ml4_cr_dfx_accum_idi_u2c_data_hdr':{'cr_offset':0x329,'numbits':32},
        'ml4_cr_dfx_accum_idi_u2c_data':{'cr_offset':0x249,'numbits':32},
        'ml4_cr_llc_pref_sq_virtualization':{'cr_offset':0x251,'numbits':32},
        'ml4_cr_mba_feature_1':{'cr_offset':0x190,'numbits':32},
        'ml4_cr_mba_feature_2':{'cr_offset':0x191,'numbits':32},
        'ml4_cr_mba_feature_3':{'cr_offset':0x192,'numbits':32},
        'ml4_cr_mba_feature_4':{'cr_offset':0x193,'numbits':32},
        'ml4_cr_mba_feature_5':{'cr_offset':0x194,'numbits':32},
        'ml4_cr_mba_feature_6':{'cr_offset':0x195,'numbits':32},
        'ml4_cr_mba_feature_7':{'cr_offset':0x196,'numbits':32},
        'ml4_cr_mba_feature_8':{'cr_offset':0x197,'numbits':32},
        'ml5_cr_mlc_iccp_pcu_config':{'cr_offset':0x148,'numbits':32},
        'ml5_cr_mlc_iccp_status':{'cr_offset':0x2ab,'numbits':32},
        'ml5_cr_mlc_iccp_config':{'cr_offset':0x308,'numbits':32},
        'ml5_cr_mlc_iccp_thresholds':{'cr_offset':0x309,'numbits':32},
        'ml5_cr_mlc_hwp_count_rate':{'cr_offset':0x5a0,'numbits':32},
        'ml5_cr_mlc_slice_config':{'cr_offset':0x145,'numbits':32},
        'ml5_cr_mlc_c1_res_counter':{'cr_offset':0x642,'numbits':64},
        'ml5_cr_dcf_control':{'cr_offset':0x2fa,'numbits':64},
        'ml5_cr_perrinj_ctrl':{'cr_offset':0x606,'numbits':32},
        'ml6_cr_datin':{'cr_offset':0x3ac,'numbits':32},
        'ml6_cr_datin1':{'cr_offset':0x3ad,'numbits':32},
        'ml6_cr_datin2':{'cr_offset':0x3ae,'numbits':32},
        'ml6_cr_datin3':{'cr_offset':0x3af,'numbits':32},
        'ml6_cr_datin4':{'cr_offset':0x3b0,'numbits':32},
        'ml6_cr_datin5':{'cr_offset':0x3b1,'numbits':32},
        'ml6_cr_datin6':{'cr_offset':0x3b2,'numbits':32},
        'ml6_cr_datin7':{'cr_offset':0x3b3,'numbits':32},
        'ml6_cr_datin8':{'cr_offset':0x3b4,'numbits':32},
        'ml6_cr_datin11':{'cr_offset':0x3b7,'numbits':32},
        'ml6_cr_datin12':{'cr_offset':0x3b8,'numbits':32},
        'ml6_cr_datin13':{'cr_offset':0x3b9,'numbits':32},
        'ml6_cr_datin14':{'cr_offset':0x3ba,'numbits':32},
        'ml6_cr_datin15':{'cr_offset':0x3bb,'numbits':32},
        'ml6_cr_datin16':{'cr_offset':0x3bc,'numbits':32},
        'ml6_cr_datin17':{'cr_offset':0x3bd,'numbits':32},
        'ml6_cr_datin18':{'cr_offset':0x3be,'numbits':32},
        'ml6_cr_datin19':{'cr_offset':0x3bf,'numbits':32},
        'ml6_cr_prefetch_ctl':{'cr_offset':0x39e,'numbits':32},
        'ml6_cr_eec_events':{'cr_offset':0x644,'numbits':32},
        'ml6_cr_sq_ctl':{'cr_offset':0x281,'numbits':32},
        'ml6_cr_pref_debug':{'cr_offset':0x1a3,'numbits':32},
        'ml6_cr_pref_hl_ctrl':{'cr_offset':0x1a2,'numbits':32},
        'ml6_cr_pref_tuning1':{'cr_offset':0x247,'numbits':32},
        'ml6_cr_pref_dpt':{'cr_offset':0x311,'numbits':32},
        'ml6_cr_pref_dpt2':{'cr_offset':0x286,'numbits':32},
        'ml6_cr_pref_amp_ctrl':{'cr_offset':0x24b,'numbits':32},
        'ml6_cr_pref_amp_bucket_tune':{'cr_offset':0x36c,'numbits':64},
        'ml6_cr_double_spoof':{'cr_offset':0x30c,'numbits':64},
        'ml6_cr_fusa_fill_scan_config':{'cr_offset':0x124,'numbits':64},
        'ml6_cr_fusa_tap_config':{'cr_offset':0x126,'numbits':64},
        'ml6_cr_cache_reset':{'cr_offset':0x3a8,'numbits':32},
        'ml6_cr_pwrdn_ovrd':{'cr_offset':0x301,'numbits':32},
        'ml6_cr_llcpref_throttle':{'cr_offset':0x258,'numbits':32},
        'ieslow_cr_dfx_testmode_config0':{'cr_offset':0x680,'numbits':32},
        'ieslow_cr_pdat':{'cr_offset':0x382,'numbits':32},
        'ieslow_cr_sdat':{'cr_offset':0x383,'numbits':32},
        'ieslow_cr_datout':{'cr_offset':0x384,'numbits':32},
        'ieslow_cr_datin':{'cr_offset':0x385,'numbits':32},
        'ieslow_cr_arch_fuses':{'cr_offset':0x5a6,'numbits':64},
        'ieslow_cr_parity_rc':{'cr_offset':0x5b0,'numbits':32},
        'ieslow_cr_ieu_hwa_mask':{'cr_offset':0xf9,'numbits':32},
        'ieslow_cr_ieu_hwa_error':{'cr_offset':0xfb,'numbits':32},
        'ieslow_cr_ieu_pwrdn_ovrd':{'cr_offset':0x1df,'numbits':32},
        'ieslow_cr_feature_cntl':{'cr_offset':0x1e4,'numbits':32},
        'ieslow_cr_fp_pwrdn_ovrd':{'cr_offset':0x1de,'numbits':32},
        'ieslow_cr_vex_cntl':{'cr_offset':0x20e,'numbits':32},
        'ieslow_cr_tmul_cntl':{'cr_offset':0x20f,'numbits':32},
        'ieslow_cr_vmcs_pla_ctl':{'cr_offset':0x1c6,'numbits':32},
        'ieslow_cr_tm_pwrdn_ovrd':{'cr_offset':0x1a8,'numbits':32},
        'ieslow_cr_si_pwrdn_ovrd':{'cr_offset':0x20b,'numbits':32},
        'ag_cr_datin':{'cr_offset':0x4ef,'numbits':32},
        'ag_cr_pwrdn_ovrd':{'cr_offset':0x214,'numbits':32},
        'ag_cr_test_ctrl':{'cr_offset':0x215,'numbits':32},
        'mi_cr_pdat':{'cr_offset':0x393,'numbits':32},
        'mi_cr_sdat':{'cr_offset':0x394,'numbits':32},
        'mi_cr_datout':{'cr_offset':0x395,'numbits':32},
        'mi_cr_datin':{'cr_offset':0x396,'numbits':32},
        'mi_cr_datin1':{'cr_offset':0x397,'numbits':32},
        'mi_cr_datin2':{'cr_offset':0x398,'numbits':32},
        'mi_cr_datin3':{'cr_offset':0x399,'numbits':32},
        'mi_cr_datin4':{'cr_offset':0x39a,'numbits':32},
        'mi_cr_datin5':{'cr_offset':0x39b,'numbits':32},
        'mi_cr_parity_rc':{'cr_offset':0x4f7,'numbits':32},
        'mi_cr_miu_hwa_mask':{'cr_offset':0xf8,'numbits':32},
        'mi_cr_miu_hwa_error':{'cr_offset':0xfa,'numbits':32},
        'mi_cr_pwrdn_ovrd':{'cr_offset':0x207,'numbits':32},
        'mi_cr_pwrdn_ovrd2':{'cr_offset':0x1d9,'numbits':32},
        'mi_cr_debug':{'cr_offset':0x213,'numbits':32},
        'mi_cr_iccp_ctrl':{'cr_offset':0x1c7,'numbits':32},
        'mi_cr_arch_fuses':{'cr_offset':0x56c,'numbits':64},
        'ctap_cr_eec_events':{'cr_offset':0x615,'numbits':32},
        'ctap_cr_idcode':{'cr_offset':0x5a2,'numbits':32},
        'ctap_cr_tap_config':{'cr_offset':0x11a,'numbits':32},
        'ctap_cr_debug_counter_0':{'cr_offset':0x118,'numbits':32},
        'ctap_cr_debug_counter_1':{'cr_offset':0x119,'numbits':32},
        'ctap_cr_brkptctl_actions_0':{'cr_offset':0x100,'numbits':64},
        'ctap_cr_brkptctl_actions_1':{'cr_offset':0x102,'numbits':64},
        'ctap_cr_brkptctl_actions_2':{'cr_offset':0x104,'numbits':64},
        'ctap_cr_brkptctl_actions_3':{'cr_offset':0x106,'numbits':64},
        'ctap_cr_brkptctl_triggers_0':{'cr_offset':0x108,'numbits':64},
        'ctap_cr_brkptctl_triggers_1':{'cr_offset':0x10a,'numbits':64},
        'ctap_cr_brkptctl_triggers_2':{'cr_offset':0x10c,'numbits':64},
        'ctap_cr_brkptctl_triggers_3':{'cr_offset':0x10e,'numbits':64},
        'ctap_cr_brkptctl_ecc_0':{'cr_offset':0x110,'numbits':64},
        'ctap_cr_brkptctl_ecc_1':{'cr_offset':0x112,'numbits':64},
        'ctap_cr_brkptctl_ecc_2':{'cr_offset':0x114,'numbits':64},
        'ctap_cr_brkptctl_ecc_3':{'cr_offset':0x116,'numbits':64},
        'ctap_cr_brkptstate_0':{'cr_offset':0x13c,'numbits':64},
        'ctap_cr_brkptstate_1':{'cr_offset':0x13e,'numbits':64},
        'ctap_cr_brkptstate_2':{'cr_offset':0x140,'numbits':64},
        'ctap_cr_brkptstate_3':{'cr_offset':0x142,'numbits':64},
        'ctap_cr_alternate_reset_vector':{'cr_offset':0x208,'numbits':32},
        'ctap_cr_distributed_config':{'cr_offset':0x242,'numbits':64},
        'ctap_cr_peb_arbiter_ctrl':{'cr_offset':0x229,'numbits':32},
        'ctap_cr_core_config_0':{'cr_offset':0x4f8,'numbits':32},
        'ctap_cr_core_config_1':{'cr_offset':0x4f9,'numbits':32},
        'ctap_cr_core_config_2':{'cr_offset':0x4fa,'numbits':32},
        'ctap_cr_core_config_3':{'cr_offset':0x4fb,'numbits':32},
        'ctap_cr_core_config_4':{'cr_offset':0x4fc,'numbits':32},
        'ctap_cr_core_config_6':{'cr_offset':0x561,'numbits':32},
        'ctap_cr_core_config_5':{'cr_offset':0x564,'numbits':32},
        'core_cr_fxctr2_ratio':{'cr_offset':0x27f,'numbits':32},
        'core_cr_dfx_testmode_config0':{'cr_offset':0x5b1,'numbits':32},
        'core_cr_pdat':{'cr_offset':0x5ac,'numbits':32},
        'core_cr_sdat':{'cr_offset':0x5ad,'numbits':32},
        'core_cr_cram_control':{'cr_offset':0x1fe,'numbits':32},
        'core_cr_prefetch_ctl':{'cr_offset':0x1ff,'numbits':32},
        'core_cr_arch_fuses':{'cr_offset':0x35e,'numbits':64},
        'core_cr_pmrr_base_mask':{'cr_offset':0x3e6,'numbits':64},
        'core_cr_prmrr_base_0':{'cr_offset':0x230,'numbits':64},
        'core_cr_prmrr_base_1':{'cr_offset':0x232,'numbits':64},
        'core_cr_prmrr_base_2':{'cr_offset':0x234,'numbits':64},
        'core_cr_prmrr_base_3':{'cr_offset':0x236,'numbits':64},
        'core_cr_prmrr_base_4':{'cr_offset':0x238,'numbits':64},
        'core_cr_prmrr_base_5':{'cr_offset':0x23a,'numbits':64},
        'core_cr_prmrr_base_6':{'cr_offset':0x23c,'numbits':64},
        'core_cr_prmrr_base_7':{'cr_offset':0x23e,'numbits':64},
        'core_cr_prmrr_mask':{'cr_offset':0x240,'numbits':64},
        'core_cr_parity_rc':{'cr_offset':0x1ba,'numbits':32},
        'core_cr_eec_events':{'cr_offset':0x1b2,'numbits':32},
        'core_cr_core_spare_in_c6_without_trust':{'cr_offset':0x1f3,'numbits':32},
        'core_cr_meu_cdt_cfg':{'cr_offset':0x19a,'numbits':64},
        'fscp_cr_cached_pdptr_0':{'cr_offset':0x0,'numbits':64},
        'fscp_cr_cached_pdptr_1':{'cr_offset':0x2,'numbits':64},
        'fscp_cr_cached_pdptr_2':{'cr_offset':0x4,'numbits':64},
        'fscp_cr_cached_pdptr_3':{'cr_offset':0x6,'numbits':64},
        'fscp_cr_mcheck_patch_save':{'cr_offset':0x8,'numbits':64},
        'fscp_cr_cr2':{'cr_offset':0xa,'numbits':64},
        'fscp_cr_cstar':{'cr_offset':0xc,'numbits':64},
        'fscp_cr_ds_area':{'cr_offset':0xe,'numbits':64},
        'fscp_cr_evntsel':{'cr_offset':0x10,'numbits':64},
        'fscp_cr_evntsel2':{'cr_offset':0x12,'numbits':64},
        'fscp_cr_em_exceptions_handling_eip':{'cr_offset':0x14,'numbits':64},
        'fscp_cr_npk_sth_acpibar_base':{'cr_offset':0x16,'numbits':64},
        'fscp_cr_smm_delayed_nesting_level':{'cr_offset':0x18,'numbits':32},
        'fscp_cr_customer_specific_feature_enable':{'cr_offset':0x19,'numbits':32},
        'fscp_cr_uncore_cache_flush_event_interval':{'cr_offset':0x1a,'numbits':64},
        'fscp_cr_uncore_cache_flush_event_inhibits':{'cr_offset':0x1c,'numbits':64},
        'fscp_cr_io_mem_addr':{'cr_offset':0x1e,'numbits':64},
        'fscp_cr_io_smi_backup_rcx':{'cr_offset':0x20,'numbits':64},
        'fscp_cr_io_smi_backup_rdi':{'cr_offset':0x22,'numbits':64},
        'fscp_cr_io_smi_backup_rsi':{'cr_offset':0x24,'numbits':64},
        'fscp_cr_lstar':{'cr_offset':0x26,'numbits':64},
        'fscp_cr_lt_smx_state':{'cr_offset':0x28,'numbits':64},
        'fscp_cr_umrr_base_copy':{'cr_offset':0x2a,'numbits':64},
        'fscp_cr_thread_stall_counter':{'cr_offset':0x2c,'numbits':64},
        'fscp_cr_misc_flags_0':{'cr_offset':0x2e,'numbits':64},
        'fscp_cr_thread_tsc_sample_pre_opd_enter':{'cr_offset':0x30,'numbits':64},
        'fscp_cr_server_residency_ctr_select':{'cr_offset':0xb6,'numbits':32},
        'fscp_cr_fit_bios_error':{'cr_offset':0x34,'numbits':64},
        'fscp_cr_xcr0':{'cr_offset':0x36,'numbits':64},
        'fscp_cr_se_indications':{'cr_offset':0x38,'numbits':32},
        'fscp_cr_polling_loop_info':{'cr_offset':0x39,'numbits':32},
        'fscp_cr_pml_log_address':{'cr_offset':0x3a,'numbits':64},
        'fscp_cr_pppe_wp':{'cr_offset':0x3c,'numbits':64},
        'fscp_cr_pasid':{'cr_offset':0x3f,'numbits':32},
        'fscp_cr_unbreakable_shutdown_source':{'cr_offset':0x3e,'numbits':32},
        'fscp_cr_ulw_os_capping':{'cr_offset':0x116,'numbits':32},
        'fscp_cr_vapic_pending_trap_spad':{'cr_offset':0x40,'numbits':32},
        'fscp_cr_optin_feature_control_cached_copy':{'cr_offset':0x41,'numbits':32},
        'fscp_cr_vmx_io_exit_qual':{'cr_offset':0x42,'numbits':32},
        'fscp_cr_vmx_misc_status':{'cr_offset':0x43,'numbits':32},
        'fscp_cr_vmx_mseg_base':{'cr_offset':0x44,'numbits':32},
        'fscp_cr_vmx_rr_mode_in_smm':{'cr_offset':0x45,'numbits':32},
        'fscp_cr_vmx_vmentry_avrr_utt_mailbox':{'cr_offset':0x46,'numbits':32},
        'fscp_cr_vmx_vppr':{'cr_offset':0x47,'numbits':32},
        'fscp_cr_icectlpmr_prior_state':{'cr_offset':0x48,'numbits':32},
        'fscp_cr_lt_smm_opt_out_info':{'cr_offset':0x49,'numbits':32},
        'fscp_cr_hle_abort_enc':{'cr_offset':0x4a,'numbits':32},
        'fscp_cr_icectlpmr_2':{'cr_offset':0x4b,'numbits':32},
        'fscp_cr_tcs_pa':{'cr_offset':0x4c,'numbits':64},
        'fscp_cr_bnd_status_register':{'cr_offset':0x4e,'numbits':64},
        'fscp_cr_event_misc_info':{'cr_offset':0x50,'numbits':32},
        'fscp_cr_feature_defeature':{'cr_offset':0x51,'numbits':32},
        'fscp_cr_av_cstate_patch_parameters':{'cr_offset':0x52,'numbits':32},
        'fscp_cr_cf8_config_address':{'cr_offset':0x53,'numbits':32},
        'fscp_cr_c_state_pic_inhibits':{'cr_offset':0x54,'numbits':32},
        'fscp_cr_c_state_rob_inhibits':{'cr_offset':0x55,'numbits':32},
        'fscp_cr_aet_event_ctrl':{'cr_offset':0x56,'numbits':32},
        'fscp_cr_aet_misc_enable':{'cr_offset':0x57,'numbits':32},
        'fscp_cr_smm_prot_mode_base':{'cr_offset':0x58,'numbits':32},
        'fscp_cr_pml_index':{'cr_offset':0x59,'numbits':32},
        'fscp_cr_tsc_deadline_ttt_save':{'cr_offset':0x5a,'numbits':64},
        'fscp_cr_cached_avrr_access_attr':{'cr_offset':0x5c,'numbits':64},
        'fscp_cr_patch_sign_id':{'cr_offset':0x5e,'numbits':32},
        'fscp_cr_ia32_xss':{'cr_offset':0x5f,'numbits':32},
        'fscp_cr_cache_mlc_iccp_pcu_config':{'cr_offset':0x60,'numbits':32},
        'fscp_cr_probe_mode_pppe_redirection_info':{'cr_offset':0x61,'numbits':32},
        'fscp_cr_anchor_cove':{'cr_offset':0x62,'numbits':32},
        'fscp_cr_probe_mode_vmx_redirection_info':{'cr_offset':0x63,'numbits':32},
        'fscp_cr_lt_smx_acbase':{'cr_offset':0x64,'numbits':32},
        'fscp_cr_lt_smx_acsize':{'cr_offset':0x65,'numbits':32},
        'fscp_cr_restart_micro_asst_info':{'cr_offset':0x66,'numbits':32},
        'fscp_cr_self_interrupt':{'cr_offset':0x67,'numbits':32},
        'fscp_cr_sfmask':{'cr_offset':0x68,'numbits':32},
        'fscp_cr_smi_count':{'cr_offset':0x69,'numbits':32},
        'fscp_cr_smm_code_acc_ctl':{'cr_offset':0x6a,'numbits':32},
        'fscp_cr_smm_event_inhibit_save':{'cr_offset':0x6b,'numbits':32},
        'fscp_cr_smm_event_pending_save':{'cr_offset':0x6c,'numbits':32},
        'fscp_cr_smm_rsm_saved_pcid_vpid':{'cr_offset':0x6d,'numbits':32},
        'fscp_cr_sysenter_cs':{'cr_offset':0x6f,'numbits':32},
        'fscp_cr_spiral_acm_access_index':{'cr_offset':0x70,'numbits':32},
        'fscp_cr_tagec_ts_emon_index':{'cr_offset':0x71,'numbits':32},
        'fscp_cr_seam_icectlpmr':{'cr_offset':0x72,'numbits':32},
        'fscp_cr_seam_icectlpmr_2':{'cr_offset':0x73,'numbits':32},
        'fscp_cr_tagec_us_emon_table':{'cr_offset':0x74,'numbits':32},
        'fscp_cr_tap_misc':{'cr_offset':0x75,'numbits':32},
        'fscp_cr_sha_return_uip':{'cr_offset':0x76,'numbits':32},
        'fscp_cr_tsc_aux':{'cr_offset':0x77,'numbits':32},
        'fscp_cr_uarch_perf_ctl':{'cr_offset':0x78,'numbits':32},
        'fscp_cr_misc_thd_feature_enables':{'cr_offset':0x79,'numbits':32},
        'fscp_cr_sleep_state_ee_fp':{'cr_offset':0x7a,'numbits':64},
        'fscp_cr_smm_feature_control':{'cr_offset':0x7c,'numbits':64},
        'fscp_cr_smm_opt_out_pppe_exe_mbb_cache_do_not_share':{'cr_offset':0x7e,'numbits':64},
        'fscp_cr_smm_opt_out_vmx_exe_mbb_cache_do_not_share':{'cr_offset':0x80,'numbits':64},
        'fscp_cr_smx_misc':{'cr_offset':0x82,'numbits':64},
        'fscp_cr_spare_patching_0':{'cr_offset':0x84,'numbits':64},
        'fscp_cr_spare_patching_1':{'cr_offset':0x86,'numbits':64},
        'fscp_cr_spare_patching_2':{'cr_offset':0x88,'numbits':64},
        'fscp_cr_spare_patching_3':{'cr_offset':0x8a,'numbits':64},
        'fscp_cr_spare_patching_4':{'cr_offset':0x8c,'numbits':64},
        'fscp_cr_star':{'cr_offset':0x8e,'numbits':64},
        'fscp_cr_sysenter_eip':{'cr_offset':0x90,'numbits':64},
        'fscp_cr_sysenter_esp':{'cr_offset':0x92,'numbits':64},
        'fscp_cr_xrstor_info':{'cr_offset':0x94,'numbits':64},
        'fscp_cr_who_am_i_info':{'cr_offset':0x96,'numbits':64},
        'fscp_cr_tmp_vmx_usage_1':{'cr_offset':0x98,'numbits':64},
        'fscp_cr_tmp_vmx_usage_2':{'cr_offset':0x9a,'numbits':64},
        'fscp_cr_tmp_vmx_usage_3':{'cr_offset':0x9c,'numbits':64},
        'fscp_cr_tmp_vmx_usage_4':{'cr_offset':0x9e,'numbits':64},
        'fscp_cr_tmp_vpid_ept_asid_info2':{'cr_offset':0xa0,'numbits':64},
        'fscp_cr_tsc_deadline':{'cr_offset':0xa2,'numbits':64},
        'fscp_cr_tsc_thread_offset':{'cr_offset':0xa4,'numbits':64},
        'fscp_cr_ucode_phys_addr_width_mask':{'cr_offset':0xa6,'numbits':32},
        'fscp_cr_seam_swap_ucode_phys_addr_width_mask':{'cr_offset':0xa7,'numbits':32},
        'fscp_cr_vmcs_cache_base':{'cr_offset':0xa8,'numbits':64},
        'fscp_cr_vmx_avrr_remap':{'cr_offset':0xaa,'numbits':64},
        'fscp_cr_vmx_combined_cr0_gh_mask_register':{'cr_offset':0xac,'numbits':64},
        'fscp_cr_vmx_combined_cr0_shadow_register':{'cr_offset':0xae,'numbits':64},
        'fscp_cr_vmx_combined_cr4_gh_mask_register':{'cr_offset':0xb0,'numbits':64},
        'fscp_cr_vmx_combined_cr4_shadow_register':{'cr_offset':0xb2,'numbits':64},
        'fscp_cr_vmx_exception_bitmap':{'cr_offset':0xb4,'numbits':64},
        'fscp_cr_fusa_scan_status':{'cr_offset':0x112,'numbits':64},
        'fscp_cr_ssku_capability_ptr_c6save':{'cr_offset':0x118,'numbits':64},
        'fscp_cr_fscp_thread_c6save_spare_32b_addr_0b7':{'cr_offset':0xb7,'numbits':32},
        'fscp_cr_vmx_ple_first':{'cr_offset':0xb8,'numbits':64},
        'fscp_cr_vmx_ple_last':{'cr_offset':0xba,'numbits':64},
        'fscp_cr_rtit_topa_output_base_arch':{'cr_offset':0xbc,'numbits':64},
        'fscp_cr_vmx_smm_cvp_pointer':{'cr_offset':0xbe,'numbits':64},
        'fscp_cr_pppe_boot_flags':{'cr_offset':0xc0,'numbits':32},
        'fscp_cr_pppe_doorbell_exit_bitmap':{'cr_offset':0xc1,'numbits':32},
        'fscp_cr_monitor_filter_size':{'cr_offset':0xc2,'numbits':32},
        'fscp_cr_old_cs_base':{'cr_offset':0xc3,'numbits':32},
        'fscp_cr_p6_cr_smbase':{'cr_offset':0xc4,'numbits':32},
        'fscp_cr_p6_cr_smrevid':{'cr_offset':0xc5,'numbits':32},
        'fscp_cr_prot_keys_user':{'cr_offset':0xc6,'numbits':32},
        'fscp_cr_prot_keys_supv':{'cr_offset':0xc7,'numbits':32},
        'fscp_cr_parallel_vmexit_vmentry_pebs_enable_pending_info':{'cr_offset':0xc8,'numbits':64},
        'fscp_cr_task_switch_or_smi_rip':{'cr_offset':0xca,'numbits':64},
        'fscp_cr_vmentry_vapic_pending_trap':{'cr_offset':0xce,'numbits':32},
        'fscp_cr_vmentry_ms_wr_ms_mbb_restore_for_probe_mode':{'cr_offset':0xcf,'numbits':32},
        'fscp_cr_mca_event_type_backup_copy':{'cr_offset':0xd0,'numbits':32},
        'fscp_cr_fzm_range_index':{'cr_offset':0xd2,'numbits':64},
        'fscp_cr_probe_mode_vmexit_redirection_reason':{'cr_offset':0xd4,'numbits':64},
        'fscp_cr_probe_mode_pppe_redirection':{'cr_offset':0xd6,'numbits':64},
        'fscp_cr_pppe_probe_mode_vmexit_reason':{'cr_offset':0xd8,'numbits':32},
        'fscp_cr_rtit_next_mask_ptrs_arch':{'cr_offset':0xd9,'numbits':32},
        'fscp_cr_aet_base_address':{'cr_offset':0xda,'numbits':64},
        'fscp_cr_thread_c6save_spare_32b_addr_0dc':{'cr_offset':0xdc,'numbits':32},
        'fscp_cr_hwp_flags':{'cr_offset':0xdd,'numbits':32},
        'fscp_cr_pebs_record_data':{'cr_offset':0xde,'numbits':64},
        'fscp_cr_rtit_topa_entry_arch':{'cr_offset':0xe0,'numbits':64},
        'fscp_cr_rtit_topa_table_page_locl':{'cr_offset':0xe2,'numbits':64},
        'fscp_cr_rtit_output_region_locl_info_0':{'cr_offset':0xe4,'numbits':64},
        'fscp_cr_rtit_output_region_locl_info_1':{'cr_offset':0xe6,'numbits':64},
        'fscp_cr_rtit_output_region_locl_0':{'cr_offset':0xe8,'numbits':64},
        'fscp_cr_rtit_output_region_locl_1':{'cr_offset':0xea,'numbits':64},
        'fscp_cr_fla_ucode':{'cr_offset':0xec,'numbits':64},
        'fscp_cr_xrstor_xcompaction_vector':{'cr_offset':0xee,'numbits':64},
        'fscp_cr_acpi_timer_emulation_config':{'cr_offset':0xf0,'numbits':64},
        'fscp_cr_uint_misc':{'cr_offset':0xf2,'numbits':64},
        'fscp_cr_uint_pd':{'cr_offset':0xf4,'numbits':64},
        'fscp_cr_uint_handler':{'cr_offset':0x11a,'numbits':64},
        'fscp_cr_uint_stackadjust':{'cr_offset':0x11c,'numbits':64},
        'fscp_cr_uint_tt':{'cr_offset':0x11e,'numbits':64},
        'fscp_cr_smm_cfg_options':{'cr_offset':0x124,'numbits':32},
        'fscp_cr_patch_source_base':{'cr_offset':0xf6,'numbits':64},
        'fscp_cr_tme_txt_key_low':{'cr_offset':0xf8,'numbits':64},
        'fscp_cr_tme_txt_key_high':{'cr_offset':0xfa,'numbits':64},
        'fscp_cr_server_wbinvd_msr_way_mask':{'cr_offset':0xfc,'numbits':64},
        'fscp_cr_smm_supovr_state_lock':{'cr_offset':0xfe,'numbits':32},
        'fscp_cr_xsave_ucode_tracker':{'cr_offset':0x120,'numbits':64},
        'fscp_cr_server_thread_specific_qos':{'cr_offset':0x10a,'numbits':32},
        'fscp_cr_rtit_gpa_0':{'cr_offset':0x10c,'numbits':64},
        'fscp_cr_rtit_gpa_1':{'cr_offset':0x10e,'numbits':64},
        'fscp_cr_rar_uc_load_timeout_count':{'cr_offset':0x110,'numbits':32},
        'fscp_cr_patch_swap_5':{'cr_offset':0x1f6,'numbits':64},
        'fscp_cr_patch_swap_6':{'cr_offset':0x1f8,'numbits':64},
        'fscp_cr_patch_swap_7':{'cr_offset':0x1fa,'numbits':64},
        'fscp_cr_patch_swap_8':{'cr_offset':0x1fc,'numbits':64},
        'fscp_cr_pfat_emrr_base_copy':{'cr_offset':0x1fe,'numbits':64},
        'fscp_cr_ml6_pref_hl_ctrl_st_mt_values':{'cr_offset':0x111,'numbits':32},
        'fscp_cr_rsm_perf_global_ctl':{'cr_offset':0x1ea,'numbits':64},
        'fscp_cr_ssku_cmd_status_c6save':{'cr_offset':0x114,'numbits':32},
        'fscp_cr_rsm_debugctlmsr':{'cr_offset':0x208,'numbits':32},
        'fscp_cr_c_state_ut_inhibits':{'cr_offset':0x115,'numbits':32},
        'fscp_cr_ml6_pref_tuning1_st_mt_values':{'cr_offset':0x137,'numbits':32},
        'fscp_cr_ml6_pref_debug_st_mt_values':{'cr_offset':0x136,'numbits':32},
        'fscp_cr_ml4_dbp_config_st_mt_values':{'cr_offset':0x138,'numbits':32},
        'fscp_cr_acode_rev_id':{'cr_offset':0x139,'numbits':32},
        'fscp_cr_drng_head':{'cr_offset':0x13a,'numbits':64},
        'fscp_cr_drng_tail':{'cr_offset':0x13c,'numbits':64},
        'fscp_cr_enrng_head':{'cr_offset':0x13e,'numbits':64},
        'fscp_cr_enrng_tail':{'cr_offset':0x140,'numbits':64},
        'fscp_cr_no_commit_threshold':{'cr_offset':0x125,'numbits':32},
        'fscp_cr_no_commit_start_time':{'cr_offset':0x12c,'numbits':64},
        'fscp_cr_cet_far_transfer_save_register':{'cr_offset':0x206,'numbits':64},
        'fscp_cr_cet_far_transfer_save_register_ssp':{'cr_offset':0x204,'numbits':64},
        'fscp_cr_pfat_emrr_mask_copy':{'cr_offset':0x200,'numbits':64},
        'fscp_cr_patch_swap_0':{'cr_offset':0x176,'numbits':64},
        'fscp_cr_patch_swap_1':{'cr_offset':0x178,'numbits':64},
        'fscp_cr_patch_swap_2':{'cr_offset':0x17a,'numbits':64},
        'fscp_cr_patch_swap_3':{'cr_offset':0x17c,'numbits':64},
        'fscp_cr_patch_swap_4':{'cr_offset':0x17e,'numbits':64},
        'fscp_cr_pfat_save_misc_enables_and_cr0_during_flash_upd':{'cr_offset':0x1c8,'numbits':64},
        'fscp_cr_pfat_save_efer_during_flash_upd':{'cr_offset':0x20c,'numbits':64},
        'fscp_cr_pm_vmx_exception_bitmap':{'cr_offset':0x20e,'numbits':64},
        'fscp_cr_pm_mbb_vmx_exe_ctl':{'cr_offset':0x210,'numbits':64},
        'fscp_cr_pm_inhibit':{'cr_offset':0x212,'numbits':64},
        'fscp_cr_pm_mbb_pppe_exe_ctl':{'cr_offset':0x218,'numbits':64},
        'fscp_cr_hle_pebs_data_source':{'cr_offset':0x21a,'numbits':64},
        'fscp_cr_instruction_length_info':{'cr_offset':0x21c,'numbits':64},
        'fscp_cr_lt_vt_misc_7':{'cr_offset':0x21e,'numbits':64},
        'fscp_cr_lt_vt_misc_2':{'cr_offset':0x220,'numbits':64},
        'fscp_cr_inter_flow':{'cr_offset':0x222,'numbits':64},
        'fscp_cr_task_switch_or_probe_mode_misc':{'cr_offset':0x224,'numbits':64},
        'fscp_cr_cet_far_transfer_mbb_state_save_register':{'cr_offset':0x226,'numbits':64},
        'fscp_cr_vmexit_pre_iret_rob_cmd2_or_vmentry_voe_info':{'cr_offset':0x228,'numbits':64},
        'fscp_cr_psmi_event_inhibit_save':{'cr_offset':0x22a,'numbits':32},
        'fscp_cr_psmi_event_pending_save':{'cr_offset':0x22b,'numbits':32},
        'fscp_cr_aet_save_restore':{'cr_offset':0x22c,'numbits':64},
        'fscp_cr_asex_save_dtlb_fault0':{'cr_offset':0x22e,'numbits':64},
        'fscp_cr_asex_save_ept_fault_gpa':{'cr_offset':0x230,'numbits':64},
        'fscp_cr_asex_save_rr_match_result':{'cr_offset':0x232,'numbits':32},
        'fscp_cr_trace_assist_cached_info':{'cr_offset':0x233,'numbits':32},
        'fscp_cr_cpd_ut_pic_inhibits':{'cr_offset':0x234,'numbits':32},
        'fscp_cr_pm_lt_doorbell_inhibit':{'cr_offset':0x209,'numbits':32},
        'fscp_cr_cpd_rob_inhibits':{'cr_offset':0x235,'numbits':32},
        'fscp_cr_ssku_smm_addr':{'cr_offset':0x214,'numbits':32},
        'fscp_cr_var_patch':{'cr_offset':0x215,'numbits':32},
        'fscp_cr_tsx_control':{'cr_offset':0x146,'numbits':32},
        'fscp_cr_acmode_save_fscp_pm_redirections':{'cr_offset':0x236,'numbits':32},
        'fscp_cr_acmode_save_rob1_pm_redirections':{'cr_offset':0x237,'numbits':32},
        'fscp_cr_pm_rat_trackers':{'cr_offset':0x238,'numbits':64},
        'fscp_cr_psmi_tmp0':{'cr_offset':0x23a,'numbits':64},
        'fscp_cr_psmi_tmp1':{'cr_offset':0x23c,'numbits':64},
        'fscp_cr_psmi_tmp2':{'cr_offset':0x23e,'numbits':64},
        'fscp_cr_psmi_tmp3':{'cr_offset':0x240,'numbits':64},
        'fscp_cr_psmi_tmp4':{'cr_offset':0x242,'numbits':64},
        'fscp_cr_psmi_tmp5':{'cr_offset':0x244,'numbits':64},
        'fscp_cr_psmi_tmp6':{'cr_offset':0x246,'numbits':64},
        'fscp_cr_psmi_tmp7':{'cr_offset':0x248,'numbits':64},
        'fscp_cr_psmi_tmp8':{'cr_offset':0x24a,'numbits':64},
        'fscp_cr_psmi_tmp9':{'cr_offset':0x24c,'numbits':64},
        'fscp_cr_psmi_tmpa':{'cr_offset':0x24e,'numbits':64},
        'fscp_cr_psmi_tmpb':{'cr_offset':0x250,'numbits':64},
        'fscp_cr_psmi_tmpc':{'cr_offset':0x252,'numbits':64},
        'fscp_cr_psmi_tmpd':{'cr_offset':0x254,'numbits':64},
        'fscp_cr_psmi_tmpe':{'cr_offset':0x256,'numbits':64},
        'fscp_cr_psmi_tmpf':{'cr_offset':0x258,'numbits':64},
        'fscp_cr_pm_ucode_tracker':{'cr_offset':0x126,'numbits':64},
        'fscp_cr_pppe_ucode_tracker':{'cr_offset':0x128,'numbits':64},
        'fscp_cr_ssku_upgrade_ptr_c6save':{'cr_offset':0x12a,'numbits':64},
        'fscp_cr_fusa_scan_save_saf_result':{'cr_offset':0x122,'numbits':64},
        'fscp_cr_fusa_scan_wrmsr_scan_input':{'cr_offset':0x216,'numbits':64},
        'fscp_cr_np_pppe_save_emxrr_mask':{'cr_offset':0x25a,'numbits':64},
        'fscp_cr_np_pppe_save_emxrr_base':{'cr_offset':0x25c,'numbits':64},
        'fscp_cr_semaphore_tracking_0':{'cr_offset':0x180,'numbits':32},
        'fscp_cr_semaphore_tracking_1':{'cr_offset':0x181,'numbits':32},
        'fscp_cr_semaphore_tracking_2':{'cr_offset':0x182,'numbits':32},
        'fscp_cr_semaphore_tracking_3':{'cr_offset':0x183,'numbits':32},
        'fscp_cr_semaphore_tracking_4':{'cr_offset':0x184,'numbits':32},
        'fscp_cr_semaphore_tracking_5':{'cr_offset':0x185,'numbits':32},
        'fscp_cr_semaphore_tracking_6':{'cr_offset':0x186,'numbits':32},
        'fscp_cr_semaphore_tracking_7':{'cr_offset':0x187,'numbits':32},
        'fscp_cr_intra_flow_0':{'cr_offset':0x188,'numbits':64},
        'fscp_cr_intra_flow_1':{'cr_offset':0x18a,'numbits':64},
        'fscp_cr_intra_flow_2':{'cr_offset':0x18c,'numbits':64},
        'fscp_cr_uncore_cache_flush_tmp1':{'cr_offset':0x18e,'numbits':64},
        'fscp_cr_uncore_cache_flush_tmp2':{'cr_offset':0x190,'numbits':64},
        'fscp_cr_uncore_cache_flush_tmp4':{'cr_offset':0x192,'numbits':64},
        'fscp_cr_intra_flow_3':{'cr_offset':0x194,'numbits':64},
        'fscp_cr_uncore_cache_flush_tmp8':{'cr_offset':0x196,'numbits':64},
        'fscp_cr_uncore_cache_flush_tmpd':{'cr_offset':0x198,'numbits':64},
        'fscp_cr_intra_flow_4':{'cr_offset':0x19a,'numbits':64},
        'fscp_cr_pfat_sleep_lt_doorbell_inh':{'cr_offset':0x19c,'numbits':32},
        'fscp_cr_control_protection_error_code':{'cr_offset':0x19d,'numbits':32},
        'fscp_cr_posted_intr_target_sleep_state':{'cr_offset':0x19e,'numbits':32},
        'fscp_cr_saved_pmh_cr_ppa_memtype':{'cr_offset':0x19f,'numbits':32},
        'fscp_cr_pdm_intra_flow_0':{'cr_offset':0x1a0,'numbits':32},
        'fscp_cr_pppe_flow_details_save_restore':{'cr_offset':0x1a1,'numbits':32},
        'fscp_cr_intra_flow_32b_1':{'cr_offset':0x1a2,'numbits':32},
        'fscp_cr_intra_flow_32b_0':{'cr_offset':0x1a3,'numbits':32},
        'fscp_cr_pm_misc_save':{'cr_offset':0x1a4,'numbits':32},
        'fscp_cr_fusa_scan_temp_result':{'cr_offset':0x1a5,'numbits':32},
        'fscp_cr_lt_vt_misc_3':{'cr_offset':0x1a6,'numbits':64},
        'fscp_cr_lt_vt_misc_4':{'cr_offset':0x1a8,'numbits':64},
        'fscp_cr_pfat_and_mcheck_save_pic_inhibits':{'cr_offset':0x1aa,'numbits':64},
        'fscp_cr_patching_0':{'cr_offset':0x1ac,'numbits':64},
        'fscp_cr_patching_1':{'cr_offset':0x1ae,'numbits':64},
        'fscp_cr_patching_2':{'cr_offset':0x1b0,'numbits':64},
        'fscp_cr_pdm_intra_flow_1':{'cr_offset':0x1b2,'numbits':64},
        'fscp_cr_pdm_intra_flow_2':{'cr_offset':0x1b4,'numbits':64},
        'fscp_cr_rr_assist_spad_0':{'cr_offset':0x1b6,'numbits':64},
        'fscp_cr_rr_assist_spad_1':{'cr_offset':0x1b8,'numbits':64},
        'fscp_cr_rr_assist_spad_2':{'cr_offset':0x1ba,'numbits':64},
        'fscp_cr_pm_mbb_ucode_state':{'cr_offset':0x1bc,'numbits':64},
        'fscp_cr_pdm_save_rip':{'cr_offset':0x1be,'numbits':64},
        'fscp_cr_sync_nuke_rr_aasist_save_tmp':{'cr_offset':0x1c0,'numbits':64},
        'fscp_cr_sync_nuke_save_tmpd':{'cr_offset':0x1c2,'numbits':64},
        'fscp_cr_vt_pppe_idt_vectoring_info':{'cr_offset':0x1c4,'numbits':64},
        'fscp_cr_hle_pebs_linear_address':{'cr_offset':0x1c6,'numbits':64},
        'fscp_cr_cpd_ut_inhibits':{'cr_offset':0x20a,'numbits':32},
        'fscp_cr_pm_ut_inhibit':{'cr_offset':0x20b,'numbits':32},
        'fscp_cr_register_0':{'cr_offset':0x1ca,'numbits':64},
        'fscp_cr_register_1':{'cr_offset':0x1cc,'numbits':64},
        'fscp_cr_register_2':{'cr_offset':0x1ce,'numbits':64},
        'fscp_cr_register_3':{'cr_offset':0x1d0,'numbits':64},
        'fscp_cr_register_4':{'cr_offset':0x1d2,'numbits':64},
        'fscp_cr_register_5':{'cr_offset':0x1d4,'numbits':64},
        'fscp_cr_register_6':{'cr_offset':0x1d6,'numbits':64},
        'fscp_cr_register_7':{'cr_offset':0x1d8,'numbits':64},
        'fscp_cr_register_8':{'cr_offset':0x1da,'numbits':64},
        'fscp_cr_register_9':{'cr_offset':0x1dc,'numbits':64},
        'fscp_cr_register_10':{'cr_offset':0x1de,'numbits':64},
        'fscp_cr_register_11':{'cr_offset':0x1e0,'numbits':64},
        'fscp_cr_register_12':{'cr_offset':0x1e2,'numbits':64},
        'fscp_cr_register_13':{'cr_offset':0x1e4,'numbits':64},
        'fscp_cr_vmx_vmentry_redirection_vmcs_base':{'cr_offset':0x1e6,'numbits':64},
        'fscp_cr_vmx_vmentry_redirection_mbb_vmx_exe_ctl':{'cr_offset':0x1e8,'numbits':64},
        'fscp_cr_mcheck_cpu_register_address':{'cr_offset':0x202,'numbits':32},
        'fscp_cr_mcheck_white_list_config':{'cr_offset':0x203,'numbits':32},
        'fscp_cr_hle_perfmon_eventing_rip':{'cr_offset':0x1ec,'numbits':64},
        'fscp_cr_thread_dummy_write_target':{'cr_offset':0x1ee,'numbits':64},
        'fscp_cr_umwait_control':{'cr_offset':0x10b,'numbits':32},
        'fscp_cr_pl0_ssp':{'cr_offset':0x100,'numbits':64},
        'fscp_cr_pl1_ssp':{'cr_offset':0x102,'numbits':64},
        'fscp_cr_pl2_ssp':{'cr_offset':0x104,'numbits':64},
        'fscp_cr_pl3_ssp':{'cr_offset':0x106,'numbits':64},
        'fscp_cr_interrupt_ssp_table':{'cr_offset':0x108,'numbits':64},
        'fscp_cr_perrinj_at_ip':{'cr_offset':0xff,'numbits':32},
        'fscp_cr_rar_action_vector_base':{'cr_offset':0x32,'numbits':64},
        'fscp_cr_rar_payload_table_base':{'cr_offset':0xcc,'numbits':64},
        'fscp_cr_copy_status':{'cr_offset':0xd1,'numbits':32},
        'fscp_cr_ml6_pref_dpt_st_mt_values':{'cr_offset':0x117,'numbits':32},
        'fscp_cr_scan_hashes_status':{'cr_offset':0x130,'numbits':64},
        'fscp_cr_chunks_authentication_status':{'cr_offset':0x132,'numbits':64},
        'fscp_cr_ucode_thread_trap_event_reasons':{'cr_offset':0x12e,'numbits':32},
        'fscp_cr_int_opt_last_idt_cs_sel':{'cr_offset':0x12f,'numbits':32},
        'fscp_cr_int_opt_last_rsp':{'cr_offset':0x134,'numbits':64},
        'fscp_cr_tme_txt_key2_low':{'cr_offset':0x142,'numbits':64},
        'fscp_cr_tme_txt_key2_high':{'cr_offset':0x144,'numbits':64},
        'fscp_cr_xrstor_info_saved_data':{'cr_offset':0x14c,'numbits':64},
        'fscp_cr_hreset_enable':{'cr_offset':0x148,'numbits':32},
        'fscp_cr_mcu_control':{'cr_offset':0x14a,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h14e':{'cr_offset':0x14e,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h150':{'cr_offset':0x150,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h152':{'cr_offset':0x152,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h154':{'cr_offset':0x154,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h156':{'cr_offset':0x156,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h158':{'cr_offset':0x158,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h15a':{'cr_offset':0x15a,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h15c':{'cr_offset':0x15c,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h15e':{'cr_offset':0x15e,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h160':{'cr_offset':0x160,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h162':{'cr_offset':0x162,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h164':{'cr_offset':0x164,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h166':{'cr_offset':0x166,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h168':{'cr_offset':0x168,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h16a':{'cr_offset':0x16a,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h16c':{'cr_offset':0x16c,'numbits':64},
        'fscp_cr_spare_thread_spare_64b_h16e':{'cr_offset':0x16e,'numbits':64},
        'fscp_cr_patch_swap_9':{'cr_offset':0x170,'numbits':64},
        'fscp_cr_patch_swap_a':{'cr_offset':0x172,'numbits':64},
        'fscp_cr_patch_swap_b':{'cr_offset':0x174,'numbits':64},
        'fscp_cr_linaddr_for_ept_fault':{'cr_offset':0x25e,'numbits':64},
        'fscp_cr_assists_intra_flow_0':{'cr_offset':0x1f0,'numbits':64},
        'fscp_cr_assists_intra_flow_1':{'cr_offset':0x1f2,'numbits':64},
        'fscp_cr_assists_intra_flow_32b_0':{'cr_offset':0x1f4,'numbits':32},
        'fscp_cr_assists_intra_flow_32b_1':{'cr_offset':0x1f5,'numbits':32},
        'fscp_cr_ia32_cr_uint_misc':{'cr_offset':0x988,'numbits':64},
        'rob1_cr_ia32_cr_efer':{'cr_offset':0x58b,'numbits':32},
        'rob1_cr_permon_evntsel_aux':{'cr_offset':0x139,'numbits':32},
        'rob1_cr_permon_evntsel_cntr0':{'cr_offset':0x5d4,'numbits':64},
        'rob1_cr_permon_evntsel_cntr1':{'cr_offset':0x5d6,'numbits':64},
        'rob1_cr_permon_evntsel_cntr2':{'cr_offset':0x5d8,'numbits':64},
        'rob1_cr_permon_evntsel_cntr3':{'cr_offset':0x5da,'numbits':64},
        'rob1_cr_permon_evntsel_cntr4':{'cr_offset':0x5dc,'numbits':64},
        'rob1_cr_permon_evntsel_cntr5':{'cr_offset':0x5de,'numbits':64},
        'rob1_cr_permon_evntsel_cntr6':{'cr_offset':0x5e0,'numbits':64},
        'rob1_cr_permon_evntsel_cntr7':{'cr_offset':0x5e2,'numbits':64},
        'rob1_cr_extended_microcode':{'cr_offset':0x607,'numbits':32},
        'rob1_cr_misc_enables':{'cr_offset':0x61e,'numbits':64},
        'rob1_cr_debugctlmsr':{'cr_offset':0x587,'numbits':32},
        'rob1_cr_fla':{'cr_offset':0x608,'numbits':64},
        'rob1_cr_pebs_ld_latency_data_source':{'cr_offset':0x614,'numbits':32},
        'rob1_cr_creg_forcing_vmexit_commands':{'cr_offset':0x67e,'numbits':32},
        'rob1_cr_creg_forcing_vmentry_commands':{'cr_offset':0x67f,'numbits':32},
        'rob1_cr_mbb_vmx_exe_ctl':{'cr_offset':0x630,'numbits':64},
        'rob1_cr_command':{'cr_offset':0x72a,'numbits':32},
        'rob1_cr_command_state_status':{'cr_offset':0x745,'numbits':32},
        'rob1_cr_command2':{'cr_offset':0x72b,'numbits':32},
        'rob1_cr_fop':{'cr_offset':0x72e,'numbits':32},
        'rob1_cr_fpctl':{'cr_offset':0x72f,'numbits':32},
        'rob1_cr_fcc_ap_backup':{'cr_offset':0x72d,'numbits':32},
        'rob1_cr_icectlpmr':{'cr_offset':0x765,'numbits':32},
        'rob1_cr_iomiscinfo':{'cr_offset':0x732,'numbits':32},
        'rob1_cr_debug':{'cr_offset':0x730,'numbits':32},
        'rob1_cr_misc_state':{'cr_offset':0x734,'numbits':32},
        'rob1_cr_tmpdr6':{'cr_offset':0x77a,'numbits':32},
        'rob1_cr_bkuptmpdr6':{'cr_offset':0x729,'numbits':32},
        'rob1_cr_tcr1':{'cr_offset':0x744,'numbits':32},
        'rob1_cr_event_info':{'cr_offset':0x588,'numbits':32},
        'rob1_cr_event_pending':{'cr_offset':0x503,'numbits':32},
        'rob1_cr_event_reset':{'cr_offset':0x589,'numbits':32},
        'rob1_cr_nuke_action':{'cr_offset':0x58e,'numbits':32},
        'rob1_cr_nuke_action_readonly':{'cr_offset':0x58a,'numbits':32},
        'rob1_cr_gtpstart':{'cr_offset':0x731,'numbits':32},
        'rob1_cr_crdctrl':{'cr_offset':0x72c,'numbits':32},
        'rob1_cr_pebs_enable':{'cr_offset':0x776,'numbits':64},
        'rob1_cr_pebs_ld_lat_threshold':{'cr_offset':0x779,'numbits':32},
        'rob1_cr_misc_power':{'cr_offset':0x733,'numbits':32},
        'rob1_cr_emon_perf_global_ctrl':{'cr_offset':0x152,'numbits':64},
        'rob1_cr_emon_perf_global_status':{'cr_offset':0x154,'numbits':64},
        'rob1_cr_emon_perf_global_reset':{'cr_offset':0x4f4,'numbits':64},
        'rob1_cr_emon_perf_res_programmed':{'cr_offset':0x762,'numbits':64},
        'rob1_cr_emon_fixed_ctr_ctrl':{'cr_offset':0x774,'numbits':64},
        'rob1_cr_emon_gen_ctr0':{'cr_offset':0x156,'numbits':64},
        'rob1_cr_emon_gen_ctr1':{'cr_offset':0x158,'numbits':64},
        'rob1_cr_emon_gen_ctr2':{'cr_offset':0x15a,'numbits':64},
        'rob1_cr_emon_gen_ctr3':{'cr_offset':0x15c,'numbits':64},
        'rob1_cr_emon_gen_ctr4':{'cr_offset':0x15e,'numbits':64},
        'rob1_cr_emon_gen_ctr5':{'cr_offset':0x160,'numbits':64},
        'rob1_cr_emon_gen_ctr6':{'cr_offset':0x162,'numbits':64},
        'rob1_cr_emon_gen_ctr7':{'cr_offset':0x164,'numbits':64},
        'rob1_cr_emon_fixed_ctr0':{'cr_offset':0x166,'numbits':64},
        'rob1_cr_emon_fixed_ctr1':{'cr_offset':0x168,'numbits':64},
        'rob1_cr_emon_fixed_ctr2':{'cr_offset':0x16a,'numbits':64},
        'rob1_cr_emon_fixed_ctr3':{'cr_offset':0x16c,'numbits':64},
        'rob1_cr_perf_metrics_ret':{'cr_offset':0x16e,'numbits':64},
        'rob1_cr_perf_metrics_bad':{'cr_offset':0x170,'numbits':64},
        'rob1_cr_perf_metrics_fe':{'cr_offset':0x172,'numbits':64},
        'rob1_cr_perf_metrics_be':{'cr_offset':0x174,'numbits':64},
        'rob1_cr_pebs_data_cfg':{'cr_offset':0x6c0,'numbits':64},
        'rob1_cr_perf_occupancy_ctrs':{'cr_offset':0x4ee,'numbits':32},
        'rob1_cr_compound_ctr_ctrl':{'cr_offset':0x17e,'numbits':64},
        'rob1_cr_compound_perf_ctr':{'cr_offset':0x180,'numbits':64},
        'rob1_cr_event_inhibit':{'cr_offset':0x507,'numbits':32},
        'rob1_cr_tx_watchdog_timer':{'cr_offset':0x764,'numbits':32},
        'rob1_cr_ler_to_ip':{'cr_offset':0x77e,'numbits':64},
        'rob1_cr_ler_from_ip':{'cr_offset':0x77c,'numbits':64},
        'rob1_cr_ler_info':{'cr_offset':0x698,'numbits':64},
        'rob1_cr_mc_status':{'cr_offset':0x662,'numbits':32},
        'rob1_cr_pebs_status':{'cr_offset':0x5e6,'numbits':32},
        'rob1_cr_rtit_output_base':{'cr_offset':0x75c,'numbits':64},
        'rob1_cr_rtit_output_mask_ptrs':{'cr_offset':0x75e,'numbits':64},
        'rob1_cr_perf_metrics_ret_ineff':{'cr_offset':0x176,'numbits':64},
        'rob1_cr_perf_metrics_bad_misp':{'cr_offset':0x178,'numbits':64},
        'rob1_cr_perf_metrics_fe_lat':{'cr_offset':0x17a,'numbits':64},
        'rob1_cr_perf_metrics_be_mem':{'cr_offset':0x17c,'numbits':64},
        'rob1_cr_rar_control':{'cr_offset':0x6ea,'numbits':32},
        'rob1_cr_ia32_uint_rr':{'cr_offset':0x696,'numbits':64},
        'rob1_cr_event_status':{'cr_offset':0x604,'numbits':32},
        'rob1_cr_secs_sid':{'cr_offset':0x5fc,'numbits':64},
        'rob1_cr_uif':{'cr_offset':0x735,'numbits':32},
        'rob1_cr_emon_gen_ctr8':{'cr_offset':0x742,'numbits':64},
        'rob1_cr_emon_gen_ctr9':{'cr_offset':0x746,'numbits':64},
        'rob1_cr_permon_evntsel_cntr8':{'cr_offset':0x5f6,'numbits':64},
        'rob1_cr_permon_evntsel_cntr9':{'cr_offset':0x65e,'numbits':64},
        'rob1_cr_hgs_hcnt':{'cr_offset':0x598,'numbits':64},
        'rob1_cr_hgs_roll_avg':{'cr_offset':0x596,'numbits':64},
        'rob1_cr_hgs_master':{'cr_offset':0x73c,'numbits':32},
        'rob1_cr_hgs_metadata':{'cr_offset':0x579,'numbits':32},
        'rat_cr_cr0':{'cr_offset':0x580,'numbits':32},
        'rat_cr_virt_cr0':{'cr_offset':0x3e3,'numbits':32},
        'rat_cr_cr3':{'cr_offset':0x568,'numbits':64},
        'rat_cr_cr4':{'cr_offset':0x581,'numbits':32},
        'rat_cr_iq_crmode':{'cr_offset':0x623,'numbits':32},
        'rat_cr_psegbits':{'cr_offset':0x583,'numbits':32},
        'rat_cr_tagword':{'cr_offset':0x584,'numbits':32},
        'rat_cr_tagword_direct8':{'cr_offset':0x585,'numbits':32},
        'rat_cr_pending_trackers_update':{'cr_offset':0x570,'numbits':64},
        'rat_cr_lbr_tos':{'cr_offset':0x77b,'numbits':32},
        'rat_cr_rtit_status':{'cr_offset':0x62c,'numbits':64},
        'rat_cr_rtit_internal_status':{'cr_offset':0x660,'numbits':64},
        'rat_cr_rtit_state':{'cr_offset':0x766,'numbits':64},
        'rat_cr_non_renamed_read_ctrl':{'cr_offset':0x65a,'numbits':32},
        'rat_cr_non_renamed_read':{'cr_offset':0x65c,'numbits':64},
        'rat_cr_rtit_command':{'cr_offset':0x65b,'numbits':32},
        'rat_cr_lbr_status':{'cr_offset':0x64d,'numbits':32},
        'rat_cr_rtit_valid_lo':{'cr_offset':0x3a4,'numbits':64},
        'rat_cr_rtit_valid_hi':{'cr_offset':0x3a6,'numbits':64},
        'rat_cr_lbr_command':{'cr_offset':0x5e5,'numbits':32},
        'rat_cr_rtit_cr3_match':{'cr_offset':0x760,'numbits':64},
        'rat_cr_rtit_addr0_a':{'cr_offset':0x624,'numbits':64},
        'rat_cr_rtit_addr0_b':{'cr_offset':0x626,'numbits':64},
        'rat_cr_rtit_addr1_a':{'cr_offset':0x628,'numbits':64},
        'rat_cr_rtit_addr1_b':{'cr_offset':0x62a,'numbits':64},
        'rat_cr_lbr_ctl':{'cr_offset':0x692,'numbits':64},
        'rat_cr_lbr_depth':{'cr_offset':0x690,'numbits':64},
        'rat_cr_tdr0':{'cr_offset':0x58f,'numbits':32},
        'rat_cr_last_call_uip':{'cr_offset':0x3dd,'numbits':32},
        'rat_cr_string_cnt':{'cr_offset':0x58c,'numbits':64},
        'rat_cr_tile_rows':{'cr_offset':0x69a,'numbits':64},
        'rat_cr_tile_colsb0':{'cr_offset':0x69c,'numbits':64},
        'rat_cr_tile_colsb1':{'cr_offset':0x69e,'numbits':64},
        'rat_cr_rtit_ctl':{'cr_offset':0x66e,'numbits':64},
        'rat_cr_u_cet':{'cr_offset':0x5f4,'numbits':64},
        'rat_cr_s_cet':{'cr_offset':0x600,'numbits':64},
        'rat_cr_tile_palette_start':{'cr_offset':0x759,'numbits':32},
        'rat_cr_tmp_tmm_dim':{'cr_offset':0x68d,'numbits':32},
        'rat_cr_xfd':{'cr_offset':0x6ec,'numbits':32},
        'rat_cr_xfd_err':{'cr_offset':0x6ed,'numbits':32},
        'al_cr_testtail':{'cr_offset':0x543,'numbits':32},
        'al_cr_git_deallocmask':{'cr_offset':0x6c3,'numbits':32},
        'scp_cr_inter_thread_misc':{'cr_offset':0x790,'numbits':32},
        'scp_cr_flow_details':{'cr_offset':0x782,'numbits':32},
        'scp_cr_post_counter':{'cr_offset':0x788,'numbits':32},
        'scp_cr_core_c1_ctc_delta_accum':{'cr_offset':0x78e,'numbits':64},
        'scp_cr_misc_flags':{'cr_offset':0x78a,'numbits':32},
        'scp_cr_psmi_ctrl':{'cr_offset':0x787,'numbits':32},
        'scp_cr_target_sleep_state':{'cr_offset':0x786,'numbits':32},
        'scp_cr_patch_rev_id':{'cr_offset':0x789,'numbits':32},
        'scp_cr_psmi_base':{'cr_offset':0x78b,'numbits':32},
        'scp_cr_thd_specific_patching_0':{'cr_offset':0x783,'numbits':32},
        'scp_cr_thd_specific_patching_1':{'cr_offset':0x784,'numbits':32},
        'scp_cr_thd_specific_patching_2':{'cr_offset':0x780,'numbits':64},
        'scp_cr_mcg_status':{'cr_offset':0x785,'numbits':32},
        'scp_cr_dr6':{'cr_offset':0x78c,'numbits':32},
        'scp_cr_optin_feature_control':{'cr_offset':0x78d,'numbits':32},
        'scp_cr_psmi_count':{'cr_offset':0x791,'numbits':32},
        'scp_cr_prng_ctr':{'cr_offset':0x794,'numbits':32},
        'scp_cr_vmdos_intra_flow':{'cr_offset':0x792,'numbits':32},
        'scp_cr_ibgenc_key_backup':{'cr_offset':0x793,'numbits':32},
        'scp_cr_ibgenc_key_seam':{'cr_offset':0x796,'numbits':32},
        'scp_cr_thd_sp_spare_797':{'cr_offset':0x797,'numbits':32},
        'scp_cr_pppe_ucode_tracker':{'cr_offset':0x798,'numbits':64},
        'scp_cr_thd_sp_spare_79a':{'cr_offset':0x79a,'numbits':64},
        'scp_cr_thd_sp_spare_79c':{'cr_offset':0x79c,'numbits':64},
        'scp_cr_thd_sp_spare_79e':{'cr_offset':0x79e,'numbits':64},
        'scp_cr_thd_sp_spare_64_7a0':{'cr_offset':0x7a0,'numbits':64},
        'scp_cr_thd_sp_spare_64_7a2':{'cr_offset':0x7a2,'numbits':64},
        'scp_cr_thd_sp_spare_64_7a4':{'cr_offset':0x7a4,'numbits':64},
        'scp_cr_thd_sp_spare_64_7a6':{'cr_offset':0x7a6,'numbits':64},
        'scp_cr_thd_sp_spare_64_7a8':{'cr_offset':0x7a8,'numbits':64},
        'scp_cr_thd_sp_spare_64_7aa':{'cr_offset':0x7aa,'numbits':64},
        'scp_cr_thd_sp_spare_64_7ac':{'cr_offset':0x7ac,'numbits':64},
        'scp_cr_thd_sp_spare_64_7ae':{'cr_offset':0x7ae,'numbits':64},
        'ms_cr_ia32_cr_efer':{'cr_offset':0x593,'numbits':32},
        'ms_cr_misc_enables':{'cr_offset':0x5ee,'numbits':64},
        'ms_cr_secs_sid':{'cr_offset':0x656,'numbits':64},
        'ms_cr_creg_forcing_vmexit_commands':{'cr_offset':0x67b,'numbits':32},
        'ms_cr_pebs_frontend':{'cr_offset':0x666,'numbits':32},
        'ms_cr_mbb_vmx_exe_ctl':{'cr_offset':0x61a,'numbits':64},
        'ms_cr_micro_patch_ubrkpt_reg':{'cr_offset':0x736,'numbits':32},
        'ms_cr_micro_match_record_reg':{'cr_offset':0x573,'numbits':32},
        'ms_cr_mbb_vmx_pppe_entry_exit_ctl':{'cr_offset':0x76c,'numbits':64},
        'ms_cr_mbb_ucode_state':{'cr_offset':0x6c8,'numbits':64},
        'ms_cr_mar_write':{'cr_offset':0x5e4,'numbits':32},
        'ms_cr_mswrms_mbb':{'cr_offset':0x594,'numbits':32},
        'ms_cr_hw_mbb':{'cr_offset':0x59a,'numbits':64},
        'ms_cr_mbb_pppe_exe_ctl':{'cr_offset':0x61c,'numbits':64},
        'ms_cr_eptp':{'cr_offset':0x634,'numbits':64},
        'ms_cr_dfv_starvationq_idq':{'cr_offset':0x707,'numbits':32},
        'iq_cr_cr0':{'cr_offset':0x55a,'numbits':32},
        'iq_cr_virt_cr0':{'cr_offset':0x3e4,'numbits':32},
        'iq_cr_cr4':{'cr_offset':0x55b,'numbits':32},
        'iq_cr_extended_microcode':{'cr_offset':0x5fa,'numbits':32},
        'iq_cr_qos':{'cr_offset':0x5fb,'numbits':32},
        'iq_cr_creg_forcing_vmexit_commands':{'cr_offset':0x676,'numbits':32},
        'iq_cr_creg_forcing_vmentry_commands':{'cr_offset':0x677,'numbits':32},
        'iq_cr_rr_mode':{'cr_offset':0x4e8,'numbits':32},
        'iq_cr_iq_crmode':{'cr_offset':0x622,'numbits':32},
        'iq_cr_thdcmd':{'cr_offset':0x14f,'numbits':32},
        'iq_cr_mrn_pred_flush':{'cr_offset':0x4e9,'numbits':32},
        'iq_cr_dfv_starvationq_iq':{'cr_offset':0x6fd,'numbits':32},
        'ifu_cr_cr0':{'cr_offset':0x554,'numbits':32},
        'ifu_cr_virt_cr0':{'cr_offset':0x3de,'numbits':32},
        'ifu_cr_cr4':{'cr_offset':0x555,'numbits':32},
        'ifu_cr_eptp':{'cr_offset':0x5d0,'numbits':64},
        'ifu_cr_creg_forcing_vmexit_commands':{'cr_offset':0x671,'numbits':32},
        'ifu_cr_pebs_frontend':{'cr_offset':0x667,'numbits':32},
        'ifu_cr_mc0_ctl':{'cr_offset':0x70a,'numbits':64},
        'ifu_cr_mc0_status':{'cr_offset':0x710,'numbits':64},
        'ifu_cr_mc0_addr':{'cr_offset':0x708,'numbits':64},
        'ifu_cr_mc0_misc':{'cr_offset':0x70c,'numbits':64},
        'ifu_cr_mc0_misc2':{'cr_offset':0x70e,'numbits':64},
        'ifu_cr_itlb_control':{'cr_offset':0x557,'numbits':32},
        'ifu_cr_linadr':{'cr_offset':0x558,'numbits':64},
        'ifu_cr_itlb_partition':{'cr_offset':0x737,'numbits':32},
        'ifu_cr_probe_mode':{'cr_offset':0x748,'numbits':32},
        'ifu_cr_poison':{'cr_offset':0x590,'numbits':32},
        'ifu_cr_u_cet':{'cr_offset':0x5f2,'numbits':64},
        'ifu_cr_s_cet':{'cr_offset':0x5fe,'numbits':64},
        'ifu_cr_dr0':{'cr_offset':0x5c8,'numbits':64},
        'ifu_cr_dr1':{'cr_offset':0x5ca,'numbits':64},
        'ifu_cr_dr2':{'cr_offset':0x5cc,'numbits':64},
        'ifu_cr_dr3':{'cr_offset':0x5ce,'numbits':64},
        'ifu_cr_dr7':{'cr_offset':0x556,'numbits':32},
        'ifu_cr_breakpoint_ctrls':{'cr_offset':0x5c7,'numbits':32},
        'bpu1_cr_bpu_threaded':{'cr_offset':0x6e4,'numbits':32},
        'bac_cr_ia32_cr_efer':{'cr_offset':0x546,'numbits':32},
        'bac_cr_flush_dsb':{'cr_offset':0x545,'numbits':32},
        'bac_cr_cs_base':{'cr_offset':0x544,'numbits':32},
        'bac_cr_rsb_retire_tos':{'cr_offset':0x547,'numbits':32},
        'dsbfe_cr_taenc_key':{'cr_offset':0x6a7,'numbits':32},
        'dsbfe_cr_ibgenc_key':{'cr_offset':0x6d8,'numbits':32},
        'dsbfe_cr_mbb_vmx_exe_ctl':{'cr_offset':0x610,'numbits':64},
        'pmh_cr_cr0':{'cr_offset':0x578,'numbits':32},
        'pmh_cr_virt_cr0':{'cr_offset':0x3e0,'numbits':32},
        'pmh_cr_cr4':{'cr_offset':0x57c,'numbits':32},
        'pmh_cr_ia32_cr_efer':{'cr_offset':0x57e,'numbits':32},
        'pmh1_cr_eptp':{'cr_offset':0x5f0,'numbits':64},
        'pmh_cr_prf':{'cr_offset':0x57f,'numbits':32},
        'pmh1_cr_creg_forcing_vmexit_commands':{'cr_offset':0x67a,'numbits':32},
        'pmh_cr_fault_code':{'cr_offset':0x57d,'numbits':32},
        'pmh_cr_test_mode':{'cr_offset':0x574,'numbits':32},
        'pmh_cr_psmi_defeature':{'cr_offset':0x71a,'numbits':32},
        'pmh_cr_ppa_attributes':{'cr_offset':0x718,'numbits':32},
        'pmh_cr_elsrr_base':{'cr_offset':0x720,'numbits':64},
        'pmh_cr_elsrr_mask':{'cr_offset':0x722,'numbits':64},
        'pmh_cr_epcm_fault':{'cr_offset':0x73a,'numbits':32},
        'pmh_cr_pqr_assoc':{'cr_offset':0x60a,'numbits':64},
        'pmh_cr_extended_microcode':{'cr_offset':0x14c,'numbits':32},
        'pmh_cr_creg_forcing_vmentry_commands':{'cr_offset':0x67d,'numbits':32},
        'pmh_cr_rr_mode':{'cr_offset':0x3db,'numbits':32},
        'pmh_cr_ppa_memtype':{'cr_offset':0x719,'numbits':32},
        'pmh_cr_pppe_memtype':{'cr_offset':0x728,'numbits':32},
        'pmh_cr_pat':{'cr_offset':0x772,'numbits':64},
        'pmh_cr_rr_match_result':{'cr_offset':0x71b,'numbits':32},
        'pmh_cr_rr_match_addr':{'cr_offset':0x71c,'numbits':64},
        'pmh_cr_avrr_base':{'cr_offset':0x76a,'numbits':64},
        'pmh_cr_asid_eptp':{'cr_offset':0x576,'numbits':64},
        'pmh_cr_asid_result':{'cr_offset':0x724,'numbits':64},
        'pmh_cr_gpa_memtype':{'cr_offset':0x71f,'numbits':32},
        'pmh_cr_eptp':{'cr_offset':0x4e6,'numbits':64},
        'pmh_cr_creg_forcing_vmexit_commands':{'cr_offset':0x67c,'numbits':32},
        'pmh_cr_pdptr_0':{'cr_offset':0x750,'numbits':64},
        'pmh_cr_pdptr_1':{'cr_offset':0x752,'numbits':64},
        'pmh_cr_pdptr_2':{'cr_offset':0x754,'numbits':64},
        'pmh_cr_pdptr_3':{'cr_offset':0x756,'numbits':64},
        'pmh_cr_avrr_remap':{'cr_offset':0x75a,'numbits':64},
        'pmh_cr_ppa_address':{'cr_offset':0x74e,'numbits':64},
        'pmh_cr_la_address':{'cr_offset':0x726,'numbits':64},
        'pmh_cr_ept_fault_gpa':{'cr_offset':0x74c,'numbits':64},
        'pmh_cr_epcm_pa':{'cr_offset':0x738,'numbits':64},
        'pmh_cr_secs_sid':{'cr_offset':0x548,'numbits':64},
        'pmh_cr_cr3':{'cr_offset':0x57a,'numbits':64},
        'pmh_cr_hlat_root':{'cr_offset':0x602,'numbits':64},
        'pmh3_cr_eptp':{'cr_offset':0x5e8,'numbits':64},
        'pmh_cr_shared_eptp':{'cr_offset':0x688,'numbits':64},
        'pmh_cr_guest_key_id':{'cr_offset':0x68b,'numbits':32},
        'dcu_cr_apic_base':{'cr_offset':0x4ea,'numbits':64},
        'dcu_cr_mc1_addr':{'cr_offset':0x6cc,'numbits':64},
        'dcu_cr_mc1_ctl':{'cr_offset':0x6ca,'numbits':64},
        'dcu_cr_mc1_status':{'cr_offset':0x6d0,'numbits':64},
        'dcu_cr_mc1_misc':{'cr_offset':0x6d2,'numbits':64},
        'dcu_cr_mc1_misc2':{'cr_offset':0x6ce,'numbits':64},
        'dcu_cr_c6_mode':{'cr_offset':0x54d,'numbits':32},
        'dcu_cr_hle_conflict':{'cr_offset':0x14d,'numbits':32},
        'dcu_cr_pebs_st_latency_info':{'cr_offset':0x612,'numbits':32},
        'dcu_cr_pebs_ld_cache_latency':{'cr_offset':0x695,'numbits':32},
        'dcu_cr_thread_uarch_ctl':{'cr_offset':0x68a,'numbits':32},
        'dtlb_cr_dr0':{'cr_offset':0x5be,'numbits':64},
        'dtlb_cr_dr1':{'cr_offset':0x5c0,'numbits':64},
        'dtlb_cr_dr2':{'cr_offset':0x5c2,'numbits':64},
        'dtlb_cr_dr3':{'cr_offset':0x5c4,'numbits':64},
        'dtlb_cr_dr7':{'cr_offset':0x54e,'numbits':32},
        'dtlb_cr_breakpoint_ctrls':{'cr_offset':0x5c6,'numbits':32},
        'dtlb_cr_creg_forcing_vmexit_commands':{'cr_offset':0x670,'numbits':32},
        'dtlb_cr_fault0':{'cr_offset':0x6c4,'numbits':64},
        'dtlb_cr_dtlb_private_bp_ctrl':{'cr_offset':0x703,'numbits':32},
        'dtlb_cr_uc_load_linear_address':{'cr_offset':0x60e,'numbits':64},
        'dtlb_cr_fla':{'cr_offset':0x5a4,'numbits':64},
        'dtlb_cr_pstore_la':{'cr_offset':0x66c,'numbits':64},
        'dtlb_cr_pload_la':{'cr_offset':0x66a,'numbits':64},
        'dtlb_cr_permon_evntsel_cntr0':{'cr_offset':0x5b6,'numbits':64},
        'dtlb_cr_permon_evntsel_cntr1':{'cr_offset':0x5b8,'numbits':64},
        'dtlb_cr_permon_evntsel_cntr2':{'cr_offset':0x5ba,'numbits':64},
        'dtlb_cr_permon_evntsel_cntr3':{'cr_offset':0x5bc,'numbits':64},
        'dtlb_cr_prf':{'cr_offset':0x54f,'numbits':32},
        'dtlb_cr_pebs_ld_latency_data_source':{'cr_offset':0x3ff,'numbits':32},
        'dtlb_cr_test_modes3':{'cr_offset':0x6fb,'numbits':32},
        'dtlb_cr_fault1':{'cr_offset':0x6c6,'numbits':64},
        'dtlb_cr_eptfault':{'cr_offset':0x704,'numbits':64},
        'dtlb_cr_force_fla':{'cr_offset':0x702,'numbits':32},
        'dtlb_cr_prot_key_u':{'cr_offset':0x6e6,'numbits':32},
        'dtlb_cr_prot_key_s':{'cr_offset':0x714,'numbits':64},
        'mob_cr_lock_pred':{'cr_offset':0x6a6,'numbits':32},
        'ml2_cr_offcore_rsp_0':{'cr_offset':0x76e,'numbits':64},
        'ml2_cr_offcore_rsp_1':{'cr_offset':0x770,'numbits':64},
        'ml2_cr_pqr_assoc':{'cr_offset':0x60c,'numbits':64},
        'ml3_cr_misc_enables':{'cr_offset':0x5ec,'numbits':64},
        'ml3_cr_secs_sid':{'cr_offset':0x658,'numbits':64},
        'ml3_cr_apic_base':{'cr_offset':0x4ec,'numbits':64},
        'ml3_cr_creg_forcing_vmexit_commands':{'cr_offset':0x678,'numbits':32},
        'ml3_cr_creg_forcing_vmentry_commands':{'cr_offset':0x679,'numbits':32},
        'ml3_cr_pic_event_inhibit':{'cr_offset':0x506,'numbits':32},
        'ml3_cr_pic_event_status':{'cr_offset':0x502,'numbits':32},
        'ml3_cr_pic_event_reset':{'cr_offset':0x560,'numbits':32},
        'ml3_cr_pic_uncore_trap_event_inhibit':{'cr_offset':0x508,'numbits':32},
        'ml3_cr_pic_uncore_trap_event_status':{'cr_offset':0x504,'numbits':32},
        'ml3_cr_pic_uncore_trap_event_reset':{'cr_offset':0x56f,'numbits':32},
        'ml3_cr_pic_sipi_vector':{'cr_offset':0x50f,'numbits':32},
        'ml3_cr_pic_local_unit_version':{'cr_offset':0x4fd,'numbits':32},
        'ml3_cr_pic_destination_format':{'cr_offset':0x50e,'numbits':32},
        'ml3_cr_pic_error_status':{'cr_offset':0x528,'numbits':32},
        'ml3_cr_pic_interrupt_command':{'cr_offset':0x536,'numbits':64},
        'ml3_cr_pic_timer_initial_count_reg':{'cr_offset':0x538,'numbits':32},
        'ml3_cr_pic_timer_current_count_reg':{'cr_offset':0x501,'numbits':32},
        'ml3_cr_pic_timer_divide_config_reg':{'cr_offset':0x539,'numbits':32},
        'ml3_cr_pic_pcpins':{'cr_offset':0x50b,'numbits':32},
        'ml3_cr_pic_lvl_evnt_ctl':{'cr_offset':0x50c,'numbits':32},
        'ml3_cr_pic_lt_doorbell':{'cr_offset':0x505,'numbits':32},
        'ml3_cr_pic_lt_doorbell_inhibit':{'cr_offset':0x509,'numbits':32},
        'ml3_cr_pic_lt_doorbell_reset':{'cr_offset':0x567,'numbits':32},
        'ml3_cr_pic_thread_config':{'cr_offset':0x52c,'numbits':32},
        'ml3_cr_pic_piclet_state':{'cr_offset':0x14a,'numbits':64},
        'ml3_cr_pic_legacy_local_apic_id':{'cr_offset':0x529,'numbits':32},
        'ml3_cr_pic_legacy_logical_destination':{'cr_offset':0x52a,'numbits':32},
        'ml3_cr_pic_extended_local_apic_id':{'cr_offset':0x52b,'numbits':32},
        'ml3_cr_pic_extended_logical_destination':{'cr_offset':0x52d,'numbits':32},
        'ml3_cr_pic_thread_pm':{'cr_offset':0x73b,'numbits':32},
        'ml3_cr_pic_extint_pnd':{'cr_offset':0x50a,'numbits':32},
        'ml3_cr_pic_ttt':{'cr_offset':0x616,'numbits':64},
        'ml3_cr_pic_tsc_deadline':{'cr_offset':0x620,'numbits':64},
        'ml3_cr_pic_timer_status':{'cr_offset':0x641,'numbits':32},
        'ml3_cr_enh_mca_command':{'cr_offset':0x3d9,'numbits':32},
        'ml3_cr_thread_smi_err_src_status':{'cr_offset':0x706,'numbits':32},
        'ml3_cr_thread_smi_err_src_reset':{'cr_offset':0x655,'numbits':32},
        'ml3_cr_mlc_acnt_counter':{'cr_offset':0x6d4,'numbits':64},
        'ml3_cr_mlc_mcnt_counter':{'cr_offset':0x6da,'numbits':64},
        'ml3_cr_mlc_vt_timer_count':{'cr_offset':0x619,'numbits':32},
        'ml3_cr_mlc_vt_timer_control':{'cr_offset':0x769,'numbits':32},
        'ml3_cr_mlc_pwr_mgmt_timer_ctrl':{'cr_offset':0x618,'numbits':32},
        'ml3_cr_opd_control':{'cr_offset':0x768,'numbits':32},
        'ml3_cr_pic_mail_box_address':{'cr_offset':0x64a,'numbits':32},
        'ml3_cr_pic_mail_box_data':{'cr_offset':0x64b,'numbits':32},
        'ml3_cr_permon_evntsel_aux':{'cr_offset':0x4f6,'numbits':32},
        'ml3_cr_debugctlmsr':{'cr_offset':0x55d,'numbits':32},
        'ml4_cr_cr0':{'cr_offset':0x55c,'numbits':32},
        'ml4_cr_mlc_ts_controls':{'cr_offset':0x749,'numbits':32},
        'ml4_cr_mlc_clr_monitor_address':{'cr_offset':0x712,'numbits':64},
        'ml4_cr_bios_done':{'cr_offset':0x73d,'numbits':32},
        'ml4_cr_enq_resp':{'cr_offset':0x64c,'numbits':32},
        'ml4_cr_mba_feature_9_thread_level_override':{'cr_offset':0x68c,'numbits':32},
        'ml5_cr_rtit_ctl':{'cr_offset':0x668,'numbits':64},
        'ml5_cr_pic_task_priority':{'cr_offset':0x52e,'numbits':32},
        'ml5_cr_pic_processor_priority':{'cr_offset':0x4fe,'numbits':32},
        'ml5_cr_pic_eoi':{'cr_offset':0x4ff,'numbits':32},
        'ml5_cr_pic_spurious_interrupt':{'cr_offset':0x53c,'numbits':32},
        'ml5_cr_pic_lvt_timer':{'cr_offset':0x530,'numbits':32},
        'ml5_cr_pic_lvt_therm':{'cr_offset':0x531,'numbits':32},
        'ml5_cr_pic_lvt_perf':{'cr_offset':0x532,'numbits':32},
        'ml5_cr_pic_lvt_lint0':{'cr_offset':0x533,'numbits':32},
        'ml5_cr_pic_lvt_lint1':{'cr_offset':0x534,'numbits':32},
        'ml5_cr_pic_lvt_error':{'cr_offset':0x535,'numbits':32},
        'ml5_cr_pic_lvt_cmci':{'cr_offset':0x52f,'numbits':32},
        'ml5_cr_pic_isr_dword_0':{'cr_offset':0x510,'numbits':32},
        'ml5_cr_pic_isr_dword_1':{'cr_offset':0x511,'numbits':32},
        'ml5_cr_pic_isr_dword_2':{'cr_offset':0x512,'numbits':32},
        'ml5_cr_pic_isr_dword_3':{'cr_offset':0x513,'numbits':32},
        'ml5_cr_pic_isr_dword_4':{'cr_offset':0x514,'numbits':32},
        'ml5_cr_pic_isr_dword_5':{'cr_offset':0x515,'numbits':32},
        'ml5_cr_pic_isr_dword_6':{'cr_offset':0x516,'numbits':32},
        'ml5_cr_pic_isr_dword_7':{'cr_offset':0x517,'numbits':32},
        'ml5_cr_pic_tmr_dword_0':{'cr_offset':0x518,'numbits':32},
        'ml5_cr_pic_tmr_dword_1':{'cr_offset':0x519,'numbits':32},
        'ml5_cr_pic_tmr_dword_2':{'cr_offset':0x51a,'numbits':32},
        'ml5_cr_pic_tmr_dword_3':{'cr_offset':0x51b,'numbits':32},
        'ml5_cr_pic_tmr_dword_4':{'cr_offset':0x51c,'numbits':32},
        'ml5_cr_pic_tmr_dword_5':{'cr_offset':0x51d,'numbits':32},
        'ml5_cr_pic_tmr_dword_6':{'cr_offset':0x51e,'numbits':32},
        'ml5_cr_pic_tmr_dword_7':{'cr_offset':0x51f,'numbits':32},
        'ml5_cr_pic_irr_dword_0':{'cr_offset':0x520,'numbits':32},
        'ml5_cr_pic_irr_dword_1':{'cr_offset':0x521,'numbits':32},
        'ml5_cr_pic_irr_dword_2':{'cr_offset':0x522,'numbits':32},
        'ml5_cr_pic_irr_dword_3':{'cr_offset':0x523,'numbits':32},
        'ml5_cr_pic_irr_dword_4':{'cr_offset':0x524,'numbits':32},
        'ml5_cr_pic_irr_dword_5':{'cr_offset':0x525,'numbits':32},
        'ml5_cr_pic_irr_dword_6':{'cr_offset':0x526,'numbits':32},
        'ml5_cr_pic_irr_dword_7':{'cr_offset':0x527,'numbits':32},
        'ml5_cr_mlc_pcnt_counter':{'cr_offset':0x6d6,'numbits':64},
        'ieslow_cr_cr0':{'cr_offset':0x550,'numbits':32},
        'ieslow_cr_virt_cr0':{'cr_offset':0x3e1,'numbits':32},
        'ieslow_cr_cr4':{'cr_offset':0x551,'numbits':32},
        'ieslow_cr_extended_microcode':{'cr_offset':0x5d3,'numbits':32},
        'ieslow_cr_creg_forcing_vmexit_commands':{'cr_offset':0x674,'numbits':32},
        'ieslow_cr_creg_forcing_vmentry_commands':{'cr_offset':0x675,'numbits':32},
        'ieslow_cr_thread_id':{'cr_offset':0x553,'numbits':32},
        'ieslow_cr_patch_table_ctl':{'cr_offset':0x552,'numbits':32},
        'ag_cr_cr0':{'cr_offset':0x540,'numbits':32},
        'ag_cr_virt_cr0':{'cr_offset':0x3e2,'numbits':32},
        'ag_cr_cr4':{'cr_offset':0x541,'numbits':32},
        'ag_cr_ia32_cr_efer':{'cr_offset':0x542,'numbits':32},
        'ag_cr_extended_microcode':{'cr_offset':0x591,'numbits':32},
        'ag_cr_creg_forcing_vmexit_commands':{'cr_offset':0x672,'numbits':32},
        'ag_cr_creg_forcing_vmentry_commands':{'cr_offset':0x673,'numbits':32},
        'ag_cr_rr_mode':{'cr_offset':0x3da,'numbits':32},
        'ag_cr_lam':{'cr_offset':0x71e,'numbits':32},
        'ag_cr_mpx_lax':{'cr_offset':0x613,'numbits':32},
        'ag_cr_misc_reg':{'cr_offset':0x3dc,'numbits':32},
        'ctap_cr_probe_mode_dr':{'cr_offset':0x700,'numbits':64},
        'ctap_cr_ctap_misc':{'cr_offset':0x6ff,'numbits':32},
        'ctap_cr_core_c6_status':{'cr_offset':0x665,'numbits':32},
        'ctap_cr_probe_mode':{'cr_offset':0x6fe,'numbits':32},
        'ctap_cr_distributed_0':{'cr_offset':0x6a8,'numbits':64},
        'ctap_cr_distributed_1':{'cr_offset':0x6aa,'numbits':64},
        'ctap_cr_distributed_2':{'cr_offset':0x6ac,'numbits':64},
        'ctap_cr_distributed_3':{'cr_offset':0x6ae,'numbits':64},
        'ctap_cr_distributed_status':{'cr_offset':0x5e7,'numbits':32},
        'ctap_cr_c6_mode':{'cr_offset':0x5ae,'numbits':32},
        'ctap_cr_core_crashlog_control':{'cr_offset':0x6eb,'numbits':32},
        'ctap_cr_ucode_iosf_data':{'cr_offset':0x5ea,'numbits':64},
        'ctap_cr_ucode_iosf_control':{'cr_offset':0x5a3,'numbits':32},
        'core_cr_cr0':{'cr_offset':0x6f0,'numbits':32},
        'core_cr_virt_cr0':{'cr_offset':0x3df,'numbits':32},
        'core_cr_hlat_root':{'cr_offset':0x68e,'numbits':64},
        'core_cr_cr3':{'cr_offset':0x56a,'numbits':64},
        'core_cr_cr4':{'cr_offset':0x6f1,'numbits':32},
        'core_cr_dr0':{'cr_offset':0x6dc,'numbits':64},
        'core_cr_dr1':{'cr_offset':0x6de,'numbits':64},
        'core_cr_dr2':{'cr_offset':0x6e0,'numbits':64},
        'core_cr_dr3':{'cr_offset':0x6e2,'numbits':64},
        'core_cr_dr7':{'cr_offset':0x6e5,'numbits':32},
        'core_cr_breakpoint_ctrls':{'cr_offset':0x6fc,'numbits':32},
        'core_cr_ia32_cr_efer':{'cr_offset':0x6f4,'numbits':32},
        'core_cr_permon_evntsel_aux':{'cr_offset':0x6fa,'numbits':32},
        'core_cr_permon_evntsel_cntr0':{'cr_offset':0x6b0,'numbits':64},
        'core_cr_permon_evntsel_cntr1':{'cr_offset':0x6b2,'numbits':64},
        'core_cr_permon_evntsel_cntr2':{'cr_offset':0x6b4,'numbits':64},
        'core_cr_permon_evntsel_cntr3':{'cr_offset':0x6b6,'numbits':64},
        'core_cr_permon_evntsel_cntr4':{'cr_offset':0x6b8,'numbits':64},
        'core_cr_permon_evntsel_cntr5':{'cr_offset':0x6ba,'numbits':64},
        'core_cr_permon_evntsel_cntr6':{'cr_offset':0x6bc,'numbits':64},
        'core_cr_permon_evntsel_cntr7':{'cr_offset':0x6be,'numbits':64},
        'core_cr_extended_microcode':{'cr_offset':0x6f5,'numbits':32},
        'core_cr_misc_enables':{'cr_offset':0x7b0,'numbits':64},
        'core_cr_debugctlmsr':{'cr_offset':0x592,'numbits':32},
        'core_cr_secs_sid':{'cr_offset':0x73e,'numbits':64},
        'core_cr_eptp':{'cr_offset':0x740,'numbits':64},
        'core_cr_prf':{'cr_offset':0x54b,'numbits':32},
        'core_cr_qos':{'cr_offset':0x6f6,'numbits':32},
        'core_cr_fla':{'cr_offset':0x6f2,'numbits':64},
        'core_cr_pebs_ld_latency_data_source':{'cr_offset':0x694,'numbits':32},
        'core_cr_apic_base':{'cr_offset':0x53a,'numbits':64},
        'core_cr_creg_forcing_vmexit_commands':{'cr_offset':0x150,'numbits':32},
        'core_cr_creg_forcing_vmentry_commands':{'cr_offset':0x151,'numbits':32},
        'core_cr_rr_mode':{'cr_offset':0x6f7,'numbits':32},
        'core_cr_iq_crmode':{'cr_offset':0x6f8,'numbits':32},
        'core_cr_rtit_ctl':{'cr_offset':0x62e,'numbits':64},
        'core_cr_pebs_frontend':{'cr_offset':0x6f9,'numbits':32},
        'core_cr_spare_32b_without_trust':{'cr_offset':0x54a,'numbits':32},
        'core_cr_spare_64b_without_trust':{'cr_offset':0x55e,'numbits':64},
        'core_cr_mbb_vmx_exe_ctl':{'cr_offset':0x632,'numbits':64},
        'core_cr_mpx_lax':{'cr_offset':0x6c2,'numbits':32},
        'core_cr_dummy_register':{'cr_offset':0x7fe,'numbits':64},
        'core_cr_u_cet':{'cr_offset':0x6a0,'numbits':64},
        'core_cr_s_cet':{'cr_offset':0x6a2,'numbits':64},
        'core_cr_pqr_assoc':{'cr_offset':0x6a4,'numbits':64},
        'core_cr_permon_evntsel_cntr8':{'cr_offset':0x6ee,'numbits':64},
        'core_cr_permon_evntsel_cntr9':{'cr_offset':0x716,'numbits':64},
        'core_cr_lam':{'cr_offset':0x71e,'numbits':32},
        }
        return _crdict

    @staticmethod
    def s2t_reg(skip_keys=None):
        """
        Load register dictionary from s2tregdata.json file.
        
        Args:
            skip_keys (list, optional): List of register keys to skip/exclude from the dictionary.
                                       Defaults to None (no keys skipped).
        
        Returns:
            dict: Dictionary with register names as keys and their desired_values (converted to int).
        
        Example:
            # Load all registers
            regs = registers.s2t_reg()
            
            # Load registers but skip specific ones
            regs = registers.s2t_reg(skip_keys=['ic_cr_mci_addr', 'mec_cr_mci_ctl'])
        """
        # Registers: Not working / breaks the system
        not_ok_list = [
                        "bus_cr_pic_tsc",
                        "clpu_cr_misc0",
                        "fpc_cr_scmisr_result_0",
                        "ic_cr_fec_cr_scmisr_result_0",
                        "ic_cr_ic_post_si_debug_data_4ucode",
                        "ic_cr_poison_go_err_pa",
                        "iec_cr_scmisr_result_0",
                        "iec_cr_scmisr_result_1",
                        "ms_cr_datout",
                        "ms_cr_last_taken_patch",
                        "thread0.arr_cr_ret_status",
                        "thread0.arr_cr_retire_uip",
                        "thread0.arr_cr_scmisr_result_0",
                        "thread0.arr_cr_tagword",
                        "thread0.arr_cr_xstate_trk_set_and_status",
                        "thread0.bnl_cr_icectlpmr",
                        "thread0.bus_cr_pending_set_and_status",
                        "thread0.bus_cr_pic_timer_status",
                        "thread0.bus_cr_ucode_pla_data_0",
                        "thread0.bus_cr_ucode_pla_data_1",
                        "thread0.ebl_cr_lt_doorbell",
                        "thread0.mec_cr_scmisr_result_0",
                        "thread0.pic_cr_cross_core_communication_mycore",
                        "thread0.pic_cr_pic_timer_current_count_reg",
                        "thread0.pic_cr_queue_status",
                        "thread0.pic_cr_status",
                        "thread0.pic_cr_tpr_update",
                        "thread0.pmg_cr_pst_acnt",
                        "thread0.pmg_cr_pst_mcnt",
                        "thread0.pmg_cr_pst_pcnt",
                        # Registers: Different in SLC config / But are not ok and breaks the system
                        "ag2_cr_tdx_pa_mask",
                        "bus_cr_comparator_error",
                        "bus_cr_dlsm_set_and_status",
                        "bus_cr_dlsm_tracker",
                        "bus_cr_dynamic_lockstep_ctl",
                        "bus_cr_pic_core_pm_state_status",
                        "pmh_cr_c6dramrr_base",
                        "pmh_cr_c6dramrr_mask",
                        "pmh_cr_emrr_base",
                        "pmh_cr_emrr_mask",
                        "pmh_cr_emxrr_base",
                        "pmh_cr_emxrr_mask",
                        "pmh_cr_seamrr_base",
                        "pmh_cr_tdx_pa_mask",
                        "pmh_cr_umrr_base",
                        "pmh_cr_umrr_mask",
                        "thread0.arr1_cr_cr0",
                        "thread0.arr_cr_lbr_index",
                        "thread0.bnl_cr_pppe",
                        "thread0.fpc_cr_event_info",
                        "thread0.ia32_cr_perf_global_ctrl_preserve_alias",
                        "thread0.ic_cr_probe_mode_status"
                    ]
        
        # Registers: Issues with Raritan + Slow / Bad Performance
        raritan_and_slow_list = [
                        # Issues with Raritan
                        "ia32_cr_smrr_physbase",
                        "ia32_cr_smrr_physmask",
                        "thread0.ag1_cr_efer",
                        "thread0.arr1_cr_sys_flags",
                        "thread0.bnl_cr_cs_l_d_bits",
                        "thread0.bus_cr_pcpins",
                        "thread0.ia32_cr_efer",
                        "thread0.ms_cr_fast_branch_ucode",
                        "thread0.x86_cr_apicbase",
                        "thread0.x86_cr_cr0",
                        "thread0.x86_cr_cr3",
                        "x86_cr_mtrrphysbase0",
                        "x86_cr_mtrrphysbase1",
                        "x86_cr_mtrrphysbase2",
                        "x86_cr_mtrrphysmask0",
                        "x86_cr_mtrrphysmask1",
                        "x86_cr_mtrrphysmask2",
                        # Slow / Bad Performance after applying
                        "thread0.ag2_cr_cr0",
                        "thread0.id_cr_debug_defeature"
                    ]

        # Initialize skip list
        if skip_keys is None:
            skip_keys = not_ok_list + raritan_and_slow_list
        
        # Load the JSON data using the existing regs_dict method
        json_data = registers.regs_dict(jfile=SLICE_DICT, dictname='s2t_reg')
        
        # Build the dictionary from JSON data using desired_value
        _s2t_reg = {
            key: int(reg_info.get('desired_value', '0x0'), 16)
            for key, reg_info in json_data.items()
            if key not in skip_keys
        }
        
        return _s2t_reg

    @staticmethod
    def slice_dict():
        _s2t_dict = registers.regs_dict(jfile = SLICE_DICT)
        return _s2t_dict

    @staticmethod
    def mesh_dict():
        _mesh_dict = registers.regs_dict(dictname='mesh_crs', jfile = MESH_DICT)
        return _mesh_dict

