Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/ise_proj/dmd-project/APPSFPGA_MEM/appsfpga_tb_isim_beh.exe -prj /home/ise/ise_proj/dmd-project/APPSFPGA_MEM/appsfpga_tb_beh.prj work.appsfpga_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/MEM_IO_Verilog.v" into library work
WARNING:HDLCompiler:693 - "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/MEM_IO_Verilog.v" Line 161: Parameter declaration becomes local in MEM_IO_Verilog with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/MEM_IO_Verilog.v" Line 162: Parameter declaration becomes local in MEM_IO_Verilog with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/MEM_IO_Verilog.v" Line 163: Parameter declaration becomes local in MEM_IO_Verilog with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/MEM_IO_Verilog.v" Line 179: Parameter declaration becomes local in MEM_IO_Verilog with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/MEM_IO_Verilog.v" Line 180: Parameter declaration becomes local in MEM_IO_Verilog with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/MEM_IO_Verilog.v" Line 181: Parameter declaration becomes local in MEM_IO_Verilog with formal parameter declaration list
Analyzing Verilog file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/sim/ddr2_model.v" into library work
Analyzing Verilog file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/sim/appsfpga_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_dq_iob.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_dqs_iob.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_dm_iob.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_calib.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_usr_wr.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_usr_rd.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_usr_addr_fifo.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_write.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_io.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_init.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_ctl_io.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_usr_top.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_top.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_ctrl.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_mem_if_top.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_top.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_infrastructure.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_idelay_ctrl.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_chipscope.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/mig_top.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/fifo.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/read_fifo.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/ICON.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/vio_sys.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/ipcore_dir/vio_mem.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/pgen_pgs_e.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/pgen_pgq_e.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/pgen_pgg_e.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/pgen_pgd_e.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/pgen_clear_e.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/appsfpga_dmd_types_pkg.vhd" into library ddc4100
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/write_counter.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/usb_dcm.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/pgen_pgs_a.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/pgen_pgq_a.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/pgen_pgg_a.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/pgen_pgd_a.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/pgen_e.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/pgen_clear_a.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/fifo_register.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/FIFO_RCV2.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/counter_4096.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/cnts_e.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/USB_IO.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/PLL_mem_150.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/PLL_400.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/pgen_a.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/DMD_trigger_control.vhdl" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/DMD_control.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/ddr_se_io_ea.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/ddr_lvds_io_ea.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/DDR2_2GB_150MHZ_pkg.vhd" into library ddr2
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/D4100_registers.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/cnts_a_1and0clks.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/appsfpga_io_e.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/appsfpga_io_400_a.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/appsfpga_e.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/appscore.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/sim/wiredly.vhd" into library work
Parsing VHDL file "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/rtl/appsfpga_load4_a.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/sim/appsfpga_tb.v" Line 793: Size mismatch in connection of port <dm_rdqs>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/sim/appsfpga_tb.v" Line 796: Size mismatch in connection of port <dq>. Formal port size is 16-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/sim/appsfpga_tb.v" Line 797: Size mismatch in connection of port <dqs>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/ise/ise_proj/dmd-project/APPSFPGA_MEM/src/sim/appsfpga_tb.v" Line 798: Size mismatch in connection of port <dqs_n>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 192760 KB
Fuse CPU Usage: 6050 ms
Compiling module MEM_IO_Verilog(3,2,2,10,2,2,1,8,...
Compiling module ddr2_model_default
Compiling module appsfpga_tb
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package ddr2_pkg
Compiling architecture icon_a of entity ICON [icon_default]
Compiling architecture vio_sys_a of entity vio_sys [vio_sys_default]
Compiling architecture vio_mem_a of entity vio_mem [vio_mem_default]
Compiling package numeric_std
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture behavioral of entity PLL_400 [pll_400_default]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture behavioral of entity PLL_mem [pll_mem_default]
Compiling architecture plg_v of entity PLG [\PLG("ASYNC","0000")(1,5)\]
Compiling architecture ioout_v of entity IOOUT [\IOOUT(true,"MASTER","DDR",4,"SA...]
Compiling architecture iot_v of entity IOT [\IOT("DDR",4,"SAME_EDGE",'0',"00...]
Compiling architecture oserdes_v of entity OSERDES [\OSERDES("SAME_EDGE","0000","000...]
Compiling architecture obufds_v of entity OBUFDS [\OBUFDS("DONT_CARE","LVDS_25","S...]
Compiling architecture behavioral of entity ddr_lvds_io [ddr_lvds_io_default]
Compiling architecture behavioral of entity ddr_se_io [ddr_se_io_default]
Compiling architecture behavioral of entity appsfpga_io [appsfpga_io_default]
Compiling package appsfpga_dmd_types_pkg
Compiling package vl_types
Compiling architecture behavioral of entity write_counter [write_counter_default]
Compiling architecture behavioral of entity DMD_trigger_control [dmd_trigger_control_default]
Compiling architecture behavioral of entity counter_4096 [counter_4096_default]
Compiling architecture behavioral of entity DMD_control [dmd_control_default]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture behavioral of entity PLL_USB [pll_usb_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL("TRUE_DUAL_POR...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/ARAMB36_INTERNAL.vhd" Line 3039: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/ARAMB36_INTERNAL.vhd" Line 3354: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/ARAMB36_INTERNAL.vhd" Line 3771: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/ARAMB36_INTERNAL.vhd" Line 3787: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/ARAMB36_INTERNAL.vhd" Line 3039: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/ARAMB36_INTERNAL.vhd" Line 3353: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/ARAMB36_INTERNAL.vhd" Line 3354: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/ARAMB36_INTERNAL.vhd" Line 3531: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/ARAMB36_INTERNAL.vhd" Line 3771: Range is empty (null range)
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unisims/primitive/ARAMB36_INTERNAL.vhd" Line 3787: Range is empty (null range)
Compiling architecture ramb36_exp_v of entity RAMB36_EXP [\RAMB36_EXP(0,0,"000000000000000...]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0110100110010110100101100...]
Compiling architecture lut5_v of entity LUT5 [\LUT5("1001011001101001011010011...]
Compiling architecture lut4_v of entity LUT4 [\LUT4("0110100110001001")(0,15)\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("10010110")(0,7)\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("0110")(0,3)\]
Compiling architecture lut1_v of entity LUT1 [\LUT1("0010")(0,3)\]
Compiling architecture fdce_v of entity FDCE [\FDCE('0')\]
Compiling architecture fdpe_v of entity FDPE [\FDPE('1')\]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture fdp_v of entity FDP [\FDP('1')\]
Compiling architecture fdc_v of entity FDC [\FDC('0')\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture structure of entity FIFO_RCV2 [fifo_rcv2_default]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(16,"...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,13...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,13,"Bla...]
Compiling architecture fifo_a of entity fifo [fifo_default]
Compiling package iputils_std_logic_arith
Compiling package iputils_std_logic_unsigned
Compiling package iputils_conv
Compiling package iputils_misc
Compiling architecture behavioral of entity fifo_generator_v4_3_bhv_as [\fifo_generator_v4_3_bhv_as(32,"...]
Compiling architecture behavioral of entity fifo_generator_v4_3 [\fifo_generator_v4_3(0,0,4,"Blan...]
Compiling architecture fifo_register_a of entity fifo_register [fifo_register_default]
Compiling architecture behavioral of entity USB_IO [usb_io_default]
Compiling package ddr2_chipscope
Compiling architecture idelayctrl_v of entity IDELAYCTRL [idelayctrl_default]
Compiling architecture syn of entity ddr2_idelay_ctrl [\ddr2_idelay_ctrl("IODELAY_MIG")...]
Compiling architecture syn of entity ddr2_infrastructure [\ddr2_infrastructure(1)\]
Compiling architecture syn of entity ddr2_phy_write [\ddr2_phy_write(64,2,0,3,0,1,0,1...]
Compiling architecture fdrse_v of entity FDRSE [\FDRSE('0')\]
Compiling architecture srlc32e_v of entity SRLC32E [\SRLC32E("0000000000000000000000...]
Compiling architecture syn of entity ddr2_phy_calib [\ddr2_phy_calib(64,6,8,3,8,0,3,0...]
Compiling architecture oddr_v of entity ODDR [\ODDR("OPPOSITE_EDGE",'0',"SYNC"...]
Compiling architecture iodelay_v of entity IODELAY [\IODELAY("I",true,"VARIABLE",0,0...]
Compiling architecture bufio_v of entity BUFIO [bufio_default]
Compiling architecture iodelay_v of entity IODELAY [\IODELAY("DATAIN",true,"VARIABLE...]
Compiling architecture fdcpe_1_v of entity FDCPE_1 [\FDCPE_1('0')\]
Compiling architecture iobufds_v of entity IOBUFDS [\IOBUFDS("DONT_CARE",false,"FALS...]
Compiling architecture syn of entity ddr2_phy_dqs_iob [\ddr2_phy_dqs_iob(1,true,"IODELA...]
Compiling architecture fdrse_1_v of entity FDRSE_1 [\FDRSE_1('0')\]
Compiling architecture oddr_v of entity ODDR [\ODDR("SAME_EDGE",'0',"SYNC")(1,...]
Compiling architecture obuf_v of entity OBUF [\OBUF("DONT_CARE",12,"DEFAULT","...]
Compiling architecture syn of entity ddr2_phy_dm_iob [ddr2_phy_dm_iob_default]
Compiling architecture oddr_v of entity ODDR [\ODDR("SAME_EDGE",'0',"ASYNC")(1...]
Compiling architecture iddr_v of entity IDDR [\IDDR("SAME_EDGE",'0','0',"SYNC"...]
Compiling architecture syn of entity ddr2_phy_dq_iob [\ddr2_phy_dq_iob(true,"IODELAY_M...]
Compiling architecture syn of entity ddr2_phy_io [\ddr2_phy_io(2,1,8,64,6,8,3,8,tr...]
Compiling architecture fdcpe_v of entity FDCPE [\FDCPE('0')\]
Compiling architecture syn of entity ddr2_phy_ctl_io [\ddr2_phy_ctl_io(3,2,10,2,1,2,2,...]
Compiling architecture syn of entity ddr2_phy_init [\ddr2_phy_init(3,2,10,1,2,64,2,1...]
Compiling architecture syn of entity ddr2_phy_top [\ddr2_phy_top(3,2,2,10,1,2,2,1,8...]
Compiling architecture syn of entity ddr2_usr_rd [\ddr2_usr_rd(8,8,128,0)\]
Compiling architecture afifo36_internal_v of entity AFIFO36_INTERNAL [\AFIFO36_INTERNAL("0000000000001...]
Compiling architecture fifo36_v of entity FIFO36 [\FIFO36("0000000000001111","0000...]
Compiling architecture syn of entity ddr2_usr_addr_fifo [\ddr2_usr_addr_fifo(3,10,1,14)\]
Compiling architecture afifo36_internal_v of entity AFIFO36_INTERNAL [\AFIFO36_INTERNAL("000000001111"...]
Compiling architecture fifo36_72_v of entity FIFO36_72 [\FIFO36_72("000000001111","00000...]
Compiling architecture syn of entity ddr2_usr_wr [\ddr2_usr_wr(3,10,1,64,128,0,14)...]
Compiling architecture syn of entity ddr2_usr_top [\ddr2_usr_top(3,1,10,64,8,0,128,...]
Compiling architecture syn of entity ddr2_ctrl [\ddr2_ctrl(3,10,1,2,14,0,4,3,0,0...]
Compiling architecture syn of entity ddr2_mem_if_top [\ddr2_mem_if_top(3,2,2,10,1,2,2,...]
Compiling architecture syn of entity ddr2_top [\ddr2_top(3,2,2,10,2,1,2,1,8,64,...]
Compiling architecture arc_mem_interface_top of entity mig_top [mig_top_default]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(128,...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,11...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,11,"Bla...]
Compiling architecture read_fifo_a of entity read_fifo [read_fifo_default]
Compiling architecture behavioral of entity D4100_registers [d4100_registers_default]
Compiling architecture behavioral of entity pgen_clear [pgen_clear_default]
Compiling architecture behavioral of entity pgen_pgs [pgen_pgs_default]
Compiling architecture behavioral of entity pgen_pgd [pgen_pgd_default]
Compiling architecture behavioral of entity pgen_pgg [pgen_pgg_default]
Compiling architecture behavioral of entity pgen_pgq [pgen_pgq_default]
Compiling architecture behavioral of entity pgen [pgen_default]
Compiling architecture behavioral of entity cnts [cnts_default]
Compiling architecture behavioral of entity appscore [appscore_default]
Compiling architecture behavioral of entity appsfpga [appsfpga_default]
Compiling architecture wiredelay_a of entity WireDelay [\WireDelay(10,10)\]
Time Resolution for simulation is 1ps.
Compiled 266 VHDL Units
Compiled 4 Verilog Units
Built simulation executable /home/ise/ise_proj/dmd-project/APPSFPGA_MEM/appsfpga_tb_isim_beh.exe
Fuse Memory Usage: 254392 KB
Fuse CPU Usage: 11820 ms
GCC CPU Usage: 18850 ms
