{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675334023648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675334023648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 02 12:33:43 2023 " "Processing started: Thu Feb 02 12:33:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675334023648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675334023648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675334023649 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675334024126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Manager-arc " "Found design unit 1: ADC_Manager-arc" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024603 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Manager " "Found entity 1: ADC_Manager" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correlation_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file correlation_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Correlation_function-arc1 " "Found design unit 1: Correlation_function-arc1" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024605 ""} { "Info" "ISGN_ENTITY_NAME" "1 Correlation_function " "Found entity 1: Correlation_function" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file corr_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corr_package " "Found design unit 1: corr_package" {  } { { "corr_package.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wizard_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wizard_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wizard_ram-SYN " "Found design unit 1: wizard_ram-SYN" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024610 ""} { "Info" "ISGN_ENTITY_NAME" "1 wizard_ram " "Found entity 1: wizard_ram" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uni_projektas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uni_projektas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNI_Projektas-arc " "Found design unit 1: UNI_Projektas-arc" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024613 ""} { "Info" "ISGN_ENTITY_NAME" "1 UNI_Projektas " "Found entity 1: UNI_Projektas" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_divider-arc " "Found design unit 1: Clock_divider-arc" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024615 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_ram_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file big_ram_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 big_ram_wizard-SYN " "Found design unit 1: big_ram_wizard-SYN" {  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024618 ""} { "Info" "ISGN_ENTITY_NAME" "1 big_ram_wizard " "Found entity 1: big_ram_wizard" {  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ram_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_ram_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_ram_shifter-arc " "Found design unit 1: ADC_ram_shifter-arc" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024620 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_ram_shifter " "Found entity 1: ADC_ram_shifter" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Controller-arc " "Found design unit 1: UART_Controller-arc" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024623 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Controller " "Found entity 1: UART_Controller" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-arc " "Found design unit 1: UART_TX-arc" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024625 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fifo_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fifo_wizard-SYN " "Found design unit 1: uart_fifo_wizard-SYN" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024627 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_FIFO_wizard " "Found entity 1: UART_FIFO_wizard" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbenchas-UNI_Projektas_arch " "Found design unit 1: Testbenchas-UNI_Projektas_arch" {  } { { "Testbenchas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbenchas " "Found entity 1: Testbenchas" {  } { { "Testbenchas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file new_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 new_testbench-arc " "Found design unit 1: new_testbench-arc" {  } { { "new_testbench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/new_testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024631 ""} { "Info" "ISGN_ENTITY_NAME" "1 new_testbench " "Found entity 1: new_testbench" {  } { { "new_testbench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/new_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correlation_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file correlation_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Correlation_Gate-arc " "Found design unit 1: Correlation_Gate-arc" {  } { { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024634 ""} { "Info" "ISGN_ENTITY_NAME" "1 Correlation_Gate " "Found entity 1: Correlation_Gate" {  } { { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-arc " "Found design unit 1: UART_RX-arc" {  } { { "UART_RX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024636 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr_func_rom_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corr_func_rom_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corr_func_rom_1-SYN " "Found design unit 1: corr_func_rom_1-SYN" {  } { { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024638 ""} { "Info" "ISGN_ENTITY_NAME" "1 corr_func_rom_1 " "Found entity 1: corr_func_rom_1" {  } { { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uni_Projektas " "Elaborating entity \"Uni_Projektas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675334024735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_ram_shifter ADC_ram_shifter:adc_ram_shifter_1 " "Elaborating entity \"ADC_ram_shifter\" for hierarchy \"ADC_ram_shifter:adc_ram_shifter_1\"" {  } { { "Uni_Projektas.vhd" "adc_ram_shifter_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Manager ADC_Manager:ADC_Manager1 " "Elaborating entity \"ADC_Manager\" for hierarchy \"ADC_Manager:ADC_Manager1\"" {  } { { "Uni_Projektas.vhd" "ADC_Manager1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wizard_ram wizard_ram:wizard_ram_1 " "Elaborating entity \"wizard_ram\" for hierarchy \"wizard_ram:wizard_ram_1\"" {  } { { "Uni_Projektas.vhd" "wizard_ram_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\"" {  } { { "wizard_ram.vhd" "altsyncram_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\"" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334024822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Conv_func_data.mif " "Parameter \"init_file\" = \"Conv_func_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 255 " "Parameter \"numwords_a\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024823 ""}  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675334024823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0d1 " "Found entity 1: altsyncram_i0d1" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334024892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334024892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0d1 wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated " "Elaborating entity \"altsyncram_i0d1\" for hierarchy \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clock_divider1 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clock_divider1\"" {  } { { "Uni_Projektas.vhd" "clock_divider1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correlation_function Correlation_function:corr_long " "Elaborating entity \"Correlation_function\" for hierarchy \"Correlation_function:corr_long\"" {  } { { "Uni_Projektas.vhd" "corr_long" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_func_55 Correlation_function.vhd(47) " "Verilog HDL or VHDL warning at Correlation_function.vhd(47): object \"input_func_55\" assigned a value but never read" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675334024907 "|Uni_Projektas|Correlation_function:corr_long"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_func_66 Correlation_function.vhd(48) " "Verilog HDL or VHDL warning at Correlation_function.vhd(48): object \"input_func_66\" assigned a value but never read" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675334024908 "|Uni_Projektas|Correlation_function:corr_long"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correlation_Gate Correlation_function:corr_long\|Correlation_Gate:gate5 " "Elaborating entity \"Correlation_Gate\" for hierarchy \"Correlation_function:corr_long\|Correlation_Gate:gate5\"" {  } { { "Correlation_function.vhd" "gate5" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correlation_Gate Correlation_function:corr_long\|Correlation_Gate:gate6 " "Elaborating entity \"Correlation_Gate\" for hierarchy \"Correlation_function:corr_long\|Correlation_Gate:gate6\"" {  } { { "Correlation_function.vhd" "gate6" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "big_ram_wizard big_ram_wizard:ram1 " "Elaborating entity \"big_ram_wizard\" for hierarchy \"big_ram_wizard:ram1\"" {  } { { "Uni_Projektas.vhd" "ram1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram big_ram_wizard:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\"" {  } { { "big_ram_wizard.vhd" "altsyncram_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "big_ram_wizard:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\"" {  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "big_ram_wizard:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334024982 ""}  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675334024982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf52 " "Found entity 1: altsyncram_hf52" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334025087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334025087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hf52 big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated " "Elaborating entity \"altsyncram_hf52\" for hierarchy \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corr_func_rom_1 corr_func_rom_1:ram3 " "Elaborating entity \"corr_func_rom_1\" for hierarchy \"corr_func_rom_1:ram3\"" {  } { { "Uni_Projektas.vhd" "ram3" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram corr_func_rom_1:ram3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\"" {  } { { "corr_func_rom_1.vhd" "altsyncram_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\"" {  } { { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component " "Instantiated megafunction \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Conv_func_data_wide.mif " "Parameter \"init_file\" = \"Conv_func_data_wide.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 288 " "Parameter \"width_a\" = \"288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 288 " "Parameter \"width_b\" = \"288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025127 ""}  } { { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675334025127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ve42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ve42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ve42 " "Found entity 1: altsyncram_ve42" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334025242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334025242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ve42 corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated " "Elaborating entity \"altsyncram_ve42\" for hierarchy \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Controller UART_Controller:UART_Controller_1 " "Elaborating entity \"UART_Controller\" for hierarchy \"UART_Controller:UART_Controller_1\"" {  } { { "Uni_Projektas.vhd" "UART_Controller_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\"" {  } { { "UART_Controller.vhd" "uart_tx_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_FIFO_wizard UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo " "Elaborating entity \"UART_FIFO_wizard\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\"" {  } { { "UART_Controller.vhd" "uart_fifo" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\"" {  } { { "UART_FIFO_wizard.vhd" "scfifo_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\"" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025329 ""}  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675334025329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ka21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ka21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ka21 " "Found entity 1: scfifo_ka21" {  } { { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334025384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334025384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ka21 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated " "Elaborating entity \"scfifo_ka21\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rg21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rg21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rg21 " "Found entity 1: a_dpfifo_rg21" {  } { { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334025397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334025397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rg21 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo " "Elaborating entity \"a_dpfifo_rg21\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\"" {  } { { "db/scfifo_ka21.tdf" "dpfifo" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334025410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334025410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state " "Elaborating entity \"a_fefifo_76e\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_rg21.tdf" "fifo_state" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pj7 " "Found entity 1: cntr_pj7" {  } { { "db/cntr_pj7.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_pj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334025461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334025461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pj7 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw " "Elaborating entity \"cntr_pj7\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw\"" {  } { { "db/a_fefifo_76e.tdf" "count_usedw" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_st01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_st01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_st01 " "Found entity 1: dpram_st01" {  } { { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334025514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334025514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_st01 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram " "Elaborating entity \"dpram_st01\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\"" {  } { { "db/a_dpfifo_rg21.tdf" "FIFOram" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sj1 " "Found entity 1: altsyncram_0sj1" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334025569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334025569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sj1 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2 " "Elaborating entity \"altsyncram_0sj1\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\"" {  } { { "db/dpram_st01.tdf" "altsyncram2" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djb " "Found entity 1: cntr_djb" {  } { { "db/cntr_djb.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_djb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334025624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334025624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djb UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|cntr_djb:rd_ptr_count " "Elaborating entity \"cntr_djb\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|cntr_djb:rd_ptr_count\"" {  } { { "db/a_dpfifo_rg21.tdf" "rd_ptr_count" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334025627 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[0\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[1\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[2\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[3\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[4\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[5\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[6\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[7\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[8\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[9\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[10\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[11\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[12\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[13\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 467 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[14\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[15\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[16\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[17\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[18\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[19\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[20\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[21\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 731 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[22\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[23\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[24\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[25\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[26\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 896 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[27\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 929 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[28\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 962 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[29\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[30\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[31\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[32\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[33\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[34\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[35\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[36\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1226 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[37\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[38\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1292 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[39\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1325 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[40\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1358 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[41\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[42\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[43\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1457 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[44\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[45\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[46\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1556 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[47\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[48\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1622 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[49\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[50\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1688 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[51\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[52\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[53\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[54\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[55\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1853 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[56\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1886 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[57\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[58\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[59\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 1985 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[60\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2018 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[61\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2051 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[62\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[63\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[64\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[65\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[66\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2216 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[67\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2249 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[68\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2282 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[69\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[70\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[71\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2381 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[72\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[72\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[73\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[73\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2447 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[74\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[74\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2480 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[75\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[75\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2513 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[76\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[76\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2546 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[77\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[77\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2579 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[78\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[78\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2612 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[79\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[79\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[80\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2678 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[81\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[81\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[82\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2744 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[83\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[83\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2777 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[84\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[84\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2810 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[85\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[85\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2843 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[86\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[86\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[87\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[87\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2909 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[88\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[88\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2942 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[89\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[89\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 2975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[90\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[90\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3008 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[91\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[91\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3041 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[92\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[92\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3074 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[93\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[93\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3107 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[94\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[94\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[95\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[95\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3173 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[96\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3206 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[97\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[98\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3272 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[99\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3305 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[100\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[101\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3371 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[102\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3404 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[103\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3437 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[104\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[105\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[106\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[107\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3569 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[108\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3602 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[109\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3635 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[110\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3668 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[111\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[112\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3734 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[113\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[114\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3800 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[115\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3833 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[116\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3866 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[117\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3899 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[118\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3932 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[119\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3965 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[120\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 3998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[121\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[122\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[123\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[124\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[125\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[126\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[127\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4229 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[128\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[128\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4262 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[129\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[129\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[130\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[130\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4328 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[131\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[131\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4361 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[132\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[132\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4394 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[133\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[133\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4427 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[134\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[134\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4460 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[135\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[135\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4493 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[136\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[136\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4526 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[137\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[137\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4559 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[138\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[138\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4592 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[139\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[139\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4625 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[140\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[140\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4658 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[141\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[141\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4691 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[142\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[142\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4724 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[143\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[143\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[144\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[144\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[145\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[145\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4823 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[146\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[146\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4856 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[147\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[147\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4889 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[148\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[148\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4922 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[149\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[149\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4955 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[150\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[150\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 4988 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[151\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[151\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5021 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[152\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[152\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5054 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[153\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[153\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5087 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[154\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[154\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[155\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[155\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5153 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[156\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[156\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[157\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[157\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5219 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[158\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[158\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5252 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[159\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[159\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[160\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[160\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[161\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[161\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[162\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[162\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5384 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[163\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[163\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[164\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[164\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[165\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[165\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5483 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[166\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[166\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5516 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[167\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[167\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5549 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[168\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[168\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[169\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[169\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[170\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[170\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5648 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[171\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[171\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5681 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[172\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[172\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5714 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[173\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[173\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5747 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[174\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[174\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5780 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[175\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[175\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5813 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[176\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[176\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5846 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[177\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[177\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5879 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[178\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[178\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5912 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[179\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[179\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5945 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[180\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[180\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 5978 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[181\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[181\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6011 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[182\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[182\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6044 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[183\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[183\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6077 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[184\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[184\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6110 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[185\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[185\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6143 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[186\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[186\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6176 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[187\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[187\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6209 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[188\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[188\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6242 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[189\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[189\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[190\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[190\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[191\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[191\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6341 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[192\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[192\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6374 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[193\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[193\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[194\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[194\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6440 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[195\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[195\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6473 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[196\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[196\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[197\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[197\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6539 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[198\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[198\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6572 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[199\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[199\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6605 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[200\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[200\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6638 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[201\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[201\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6671 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[202\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[202\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6704 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[203\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[203\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6737 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[204\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[204\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6770 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[205\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[205\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6803 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[206\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[206\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6836 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[207\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[207\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6869 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[208\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[208\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6902 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[209\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[209\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[210\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[210\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 6968 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[211\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[211\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7001 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[212\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[212\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7034 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[213\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[213\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7067 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[214\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[214\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[215\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[215\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7133 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[216\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[216\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[217\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[217\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[218\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[218\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7232 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[219\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[219\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[220\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[220\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7298 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[221\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[221\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7331 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[222\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[222\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7364 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[223\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[223\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7397 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[224\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[224\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7430 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[225\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[225\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7463 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[226\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[226\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7496 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[227\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[227\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7529 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[228\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[228\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7562 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[229\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[229\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7595 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[230\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[230\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7628 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[231\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[231\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7661 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[232\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[232\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7694 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[233\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[233\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7727 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[234\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[234\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7760 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[235\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[235\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7793 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[236\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[236\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7826 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[237\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[237\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[238\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[238\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7892 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[239\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[239\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7925 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[240\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[240\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7958 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[241\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[241\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 7991 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[242\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[242\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8024 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[243\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[243\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8057 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[244\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[244\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8090 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[245\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[245\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8123 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[246\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[246\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8156 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[247\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[247\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8189 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[248\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[248\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8222 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[249\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[249\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[250\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[250\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[251\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[251\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8321 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[252\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[252\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8354 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[253\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[253\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8387 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[254\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[254\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[255\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[255\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8453 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[256\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[256\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8486 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[257\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[257\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[258\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[258\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8552 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[259\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[259\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8585 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[260\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[260\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8618 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[261\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[261\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8651 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[262\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[262\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8684 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[263\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[263\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8717 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[264\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[264\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[265\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[265\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[266\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[266\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8816 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[267\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[267\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8849 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[268\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[268\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8882 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[269\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[269\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8915 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[270\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[270\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8948 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[271\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[271\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 8981 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[272\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[272\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9014 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[273\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[273\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9047 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[274\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[274\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9080 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[275\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[275\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9113 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[276\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[276\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9146 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[277\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[277\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[278\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[278\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9212 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[279\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[279\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[280\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[280\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9278 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[281\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[281\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[282\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[282\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9344 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[283\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[283\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9377 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[284\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[284\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[285\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[285\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9443 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[286\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[286\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9476 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[287\] " "Synthesized away node \"corr_func_rom_1:ram3\|altsyncram:altsyncram_component\|altsyncram_ve42:auto_generated\|q_a\[287\]\"" {  } { { "db/altsyncram_ve42.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_ve42.tdf" 9509 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "corr_func_rom_1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd" 111 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334025982 "|UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_ve42:auto_generated|ram_block1a287"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1675334025982 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1675334025982 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "25 " "Inferred 25 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult12\"" {  } { { "Correlation_gate.vhd" "Mult12" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult5\"" {  } { { "Correlation_gate.vhd" "Mult5" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult4\"" {  } { { "Correlation_gate.vhd" "Mult4" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult11\"" {  } { { "Correlation_gate.vhd" "Mult11" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult10\"" {  } { { "Correlation_gate.vhd" "Mult10" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult5\"" {  } { { "Correlation_gate.vhd" "Mult5" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult4\"" {  } { { "Correlation_gate.vhd" "Mult4" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult11\"" {  } { { "Correlation_gate.vhd" "Mult11" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult10\"" {  } { { "Correlation_gate.vhd" "Mult10" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult9\"" {  } { { "Correlation_gate.vhd" "Mult9" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult8\"" {  } { { "Correlation_gate.vhd" "Mult8" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult7\"" {  } { { "Correlation_gate.vhd" "Mult7" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult6\"" {  } { { "Correlation_gate.vhd" "Mult6" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult1\"" {  } { { "Correlation_gate.vhd" "Mult1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult0\"" {  } { { "Correlation_gate.vhd" "Mult0" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult3\"" {  } { { "Correlation_gate.vhd" "Mult3" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate6\|Mult2\"" {  } { { "Correlation_gate.vhd" "Mult2" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult9\"" {  } { { "Correlation_gate.vhd" "Mult9" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult8\"" {  } { { "Correlation_gate.vhd" "Mult8" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult7\"" {  } { { "Correlation_gate.vhd" "Mult7" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult6\"" {  } { { "Correlation_gate.vhd" "Mult6" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult1\"" {  } { { "Correlation_gate.vhd" "Mult1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult0\"" {  } { { "Correlation_gate.vhd" "Mult0" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult3\"" {  } { { "Correlation_gate.vhd" "Mult3" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Correlation_Gate:gate5\|Mult2\"" {  } { { "Correlation_gate.vhd" "Mult2" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028717 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1675334028717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Correlation_function:corr_long\|Correlation_Gate:gate6\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"Correlation_function:corr_long\|Correlation_Gate:gate6\|lpm_mult:Mult12\"" {  } { { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334028753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Correlation_function:corr_long\|Correlation_Gate:gate6\|lpm_mult:Mult12 " "Instantiated megafunction \"Correlation_function:corr_long\|Correlation_Gate:gate6\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334028753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334028753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334028753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334028753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334028753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334028753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334028753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334028753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675334028753 ""}  } { { "Correlation_gate.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675334028753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675334028803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675334028803 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1675334033916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675334034420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334034420 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX_RX " "No output dependent on input pin \"UART_RX_RX\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675334034742 "|UNI_Projektas|UART_RX_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1675334034742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4330 " "Implemented 4330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675334034743 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675334034743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4015 " "Implemented 4015 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675334034743 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1675334034743 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "25 " "Implemented 25 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1675334034743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675334034743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 295 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 295 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675334034803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 02 12:33:54 2023 " "Processing ended: Thu Feb 02 12:33:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675334034803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675334034803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675334034803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675334034803 ""}
