<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="13050fs"></ZoomStartTime>
      <ZoomEndTime time="18051fs"></ZoomEndTime>
      <Cursor1Time time="15000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="346"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="4" />
   <wave_markers>
   </wave_markers>
   <wvobject fp_name="design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TLAST" type="logic">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TLAST</obj_property>
      <obj_property name="ObjectShortName">FPGA_ADC_interface_0_Data_axi_stream_TLAST</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
   <wvobject fp_name="design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TREADY" type="logic">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TREADY</obj_property>
      <obj_property name="ObjectShortName">FPGA_ADC_interface_0_Data_axi_stream_TREADY</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
   <wvobject fp_name="design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TVALID" type="logic">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TVALID</obj_property>
      <obj_property name="ObjectShortName">FPGA_ADC_interface_0_Data_axi_stream_TVALID</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
   <wvobject fp_name="design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TDATA" type="array">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TDATA[7:0]</obj_property>
      <obj_property name="ObjectShortName">FPGA_ADC_interface_0_Data_axi_stream_TDATA[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
</wave_config>
