Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at lab61_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab61_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab61_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab61_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v Line: 682
