\hypertarget{stm32f1xx__hal__tim_8h}{}\section{Inc/stm32f1xx\+\_\+hal\+\_\+tim.h File Reference}
\label{stm32f1xx__hal__tim_8h}\index{Inc/stm32f1xx\+\_\+hal\+\_\+tim.\+h@{Inc/stm32f1xx\+\_\+hal\+\_\+tim.\+h}}


Header file of T\+IM H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h\char`\"{}}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_t_i_m___base___init_type_def}{T\+I\+M\+\_\+\+Base\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Time base Configuration Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___o_c___init_type_def}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Output Compare Configuration Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___one_pulse___init_type_def}{T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM One Pulse Mode Configuration Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___i_c___init_type_def}{T\+I\+M\+\_\+\+I\+C\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Input Capture Configuration Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___encoder___init_type_def}{T\+I\+M\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Encoder Configuration Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___clock_config_type_def}{T\+I\+M\+\_\+\+Clock\+Config\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Clock Configuration Handle Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___clear_input_config_type_def}{T\+I\+M\+\_\+\+Clear\+Input\+Config\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Clear Input Configuration Handle Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___slave_config_type_def}{T\+I\+M\+\_\+\+Slave\+Config\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Slave configuration Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Time Base Handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___t_i_m___input___channel___polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}~0x00000000U
\item 
\#define \hyperlink{group___t_i_m___input___channel___polarity_ga07441a8c0a52234e30f471c23803450c}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}~(T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P)
\item 
\#define \hyperlink{group___t_i_m___input___channel___polarity_gaab2598881d1f19158e77723c5d29d6ac}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+B\+O\+T\+H\+E\+D\+GE}~(T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P $\vert$ T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NP)
\item 
\#define \hyperlink{group___t_i_m___e_t_r___polarity_ga42652ff688f0042659f8304ae08abfa6}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+TP)
\item 
\#define \hyperlink{group___t_i_m___e_t_r___polarity_ga7fa7c43245b25564414b2e191d5d8b14}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}~0x00000000U
\item 
\#define \hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}~0x00000000U
\item 
\#define \hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+0)
\item 
\#define \hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+1)
\item 
\#define \hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+PS)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+M\+O\+D\+E\+\_\+\+UP}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+M\+O\+D\+E\+\_\+\+D\+O\+WN}~T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+M\+O\+D\+E\+\_\+\+C\+E\+N\+T\+E\+R\+A\+L\+I\+G\+N\+E\+D1}~T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+0
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+M\+O\+D\+E\+\_\+\+C\+E\+N\+T\+E\+R\+A\+L\+I\+G\+N\+E\+D2}~T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+M\+S\+\_\+1
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+M\+O\+D\+E\+\_\+\+C\+E\+N\+T\+E\+R\+A\+L\+I\+G\+N\+E\+D3}~T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+MS
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+D\+I\+V\+I\+S\+I\+O\+N\+\_\+\+D\+I\+V1}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+D\+I\+V\+I\+S\+I\+O\+N\+\_\+\+D\+I\+V2}~(T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+0)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+D\+I\+V\+I\+S\+I\+O\+N\+\_\+\+D\+I\+V4}~(T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+K\+D\+\_\+1)
\item 
\#define \hyperlink{group___t_i_m___auto_reload_preload_ga4d0cf7e2800d0ab10f3f0ebfac11c9c7}{T\+I\+M\+\_\+\+A\+U\+T\+O\+R\+E\+L\+O\+A\+D\+\_\+\+P\+R\+E\+L\+O\+A\+D\+\_\+\+D\+I\+S\+A\+B\+LE}~0x0000U
\item 
\#define \hyperlink{group___t_i_m___auto_reload_preload_gaaa36f0c74b1d1ec83b0c105bfedfa309}{T\+I\+M\+\_\+\+A\+U\+T\+O\+R\+E\+L\+O\+A\+D\+\_\+\+P\+R\+E\+L\+O\+A\+D\+\_\+\+E\+N\+A\+B\+LE}~(T\+I\+M\+\_\+\+C\+R1\+\_\+\+A\+R\+PE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+T\+I\+M\+I\+NG}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+A\+C\+T\+I\+VE}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+I\+N\+A\+C\+T\+I\+VE}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+T\+O\+G\+G\+LE}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0 $\vert$ T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+P\+W\+M1}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1 $\vert$ T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+P\+W\+M2}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1M)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+F\+O\+R\+C\+E\+D\+\_\+\+A\+C\+T\+I\+VE}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0 $\vert$ T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+F\+O\+R\+C\+E\+D\+\_\+\+I\+N\+A\+C\+T\+I\+VE}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+U\+T\+P\+U\+T\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+U\+T\+P\+U\+T\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}~(T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1E)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+F\+A\+S\+T\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+F\+A\+S\+T\+\_\+\+E\+N\+A\+B\+LE}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+FE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+U\+T\+P\+U\+T\+N\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+U\+T\+P\+U\+T\+N\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}~(T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}~(T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1P)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}~(T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NP)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+S\+ET}~(T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+S\+ET}~(T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}~0x00000004U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}~0x00000008U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}~0x0000000\+CU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+A\+LL}~0x00000018U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+C\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}~\hyperlink{group___t_i_m___input___channel___polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+C\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}~\hyperlink{group___t_i_m___input___channel___polarity_ga07441a8c0a52234e30f471c23803450c}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}
\item 
\#define \hyperlink{group___t_i_m___input___capture___selection_gac3be2fd9c576e84e0ebcfc7b3c0773a3}{T\+I\+M\+\_\+\+I\+C\+S\+E\+L\+E\+C\+T\+I\+O\+N\+\_\+\+D\+I\+R\+E\+C\+T\+TI}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+0)
\item 
\#define \hyperlink{group___t_i_m___input___capture___selection_gab9754d4318abcd7fe725e3ee2e4496d4}{T\+I\+M\+\_\+\+I\+C\+S\+E\+L\+E\+C\+T\+I\+O\+N\+\_\+\+I\+N\+D\+I\+R\+E\+C\+T\+TI}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1\+S\+\_\+1)
\item 
\#define \hyperlink{group___t_i_m___input___capture___selection_ga9e0191bbf1a82dd9150b9283c39276e7}{T\+I\+M\+\_\+\+I\+C\+S\+E\+L\+E\+C\+T\+I\+O\+N\+\_\+\+T\+RC}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+C\+C1S)
\item 
\#define \hyperlink{group___t_i_m___input___capture___prescaler_ga8acb44abe3147d883685c1f9f1ce410e}{T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V1}~0x00000000U
\item 
\#define \hyperlink{group___t_i_m___input___capture___prescaler_ga1d8a7b66add914e2ddd910d2d700978f}{T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V2}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+0)
\item 
\#define \hyperlink{group___t_i_m___input___capture___prescaler_gaf5a675046430fa0f0c95b0dac612828f}{T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V4}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+S\+C\+\_\+1)
\item 
\#define \hyperlink{group___t_i_m___input___capture___prescaler_ga5086cb03c89a5c67b199d20b605f00cb}{T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V8}~(T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+I\+C1\+P\+SC)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+P\+M\+O\+D\+E\+\_\+\+S\+I\+N\+G\+LE}~(T\+I\+M\+\_\+\+C\+R1\+\_\+\+O\+PM)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+P\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+T\+I\+T\+I\+VE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+N\+C\+O\+D\+E\+R\+M\+O\+D\+E\+\_\+\+T\+I1}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+0)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+N\+C\+O\+D\+E\+R\+M\+O\+D\+E\+\_\+\+T\+I2}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+1)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+N\+C\+O\+D\+E\+R\+M\+O\+D\+E\+\_\+\+T\+I12}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+1 $\vert$ T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+S\+M\+S\+\_\+0)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+U\+P\+D\+A\+TE}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+IE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C1}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+IE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C2}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+IE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C3}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+IE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C4}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+IE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+OM}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+IE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+T\+R\+I\+G\+G\+ER}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+IE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+I\+T\+\_\+\+B\+R\+E\+AK}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+B\+IE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+M\+M\+U\+T\+A\+T\+I\+O\+N\+\_\+\+T\+R\+GI}~(T\+I\+M\+\_\+\+C\+R2\+\_\+\+C\+C\+US)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+O\+M\+M\+U\+T\+A\+T\+I\+O\+N\+\_\+\+S\+O\+F\+T\+W\+A\+RE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+U\+P\+D\+A\+TE}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+U\+DE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C1}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C1\+DE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C2}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C2\+DE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C3}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C3\+DE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C4}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+C4\+DE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+OM}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+C\+O\+M\+DE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+T\+R\+I\+G\+G\+ER}~(T\+I\+M\+\_\+\+D\+I\+E\+R\+\_\+\+T\+DE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+U\+P\+D\+A\+TE}~T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+UG
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+C\+C1}~T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C1G
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+C\+C2}~T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C2G
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+C\+C3}~T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C3G
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+C\+C4}~T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+C4G
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+C\+OM}~T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+C\+O\+MG
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+T\+R\+I\+G\+G\+ER}~T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+TG
\item 
\#define {\bfseries T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+S\+O\+U\+R\+C\+E\+\_\+\+B\+R\+E\+AK}~T\+I\+M\+\_\+\+E\+G\+R\+\_\+\+BG
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+U\+P\+D\+A\+TE}~(T\+I\+M\+\_\+\+S\+R\+\_\+\+U\+IF)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C1}~(T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+IF)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C2}~(T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+IF)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C3}~(T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+IF)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C4}~(T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+IF)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+OM}~(T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+O\+M\+IF)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+T\+R\+I\+G\+G\+ER}~(T\+I\+M\+\_\+\+S\+R\+\_\+\+T\+IF)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+B\+R\+E\+AK}~(T\+I\+M\+\_\+\+S\+R\+\_\+\+B\+IF)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C1\+OF}~(T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C1\+OF)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C2\+OF}~(T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C2\+OF)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C3\+OF}~(T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C3\+OF)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C4\+OF}~(T\+I\+M\+\_\+\+S\+R\+\_\+\+C\+C4\+OF)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+T\+R\+M\+O\+D\+E2}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+1)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+I\+N\+T\+E\+R\+N\+AL}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+E\+T\+P\+S\+\_\+0)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+I\+T\+R0}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+I\+T\+R1}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+I\+T\+R2}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+I\+T\+R3}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0 $\vert$ T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+T\+I1\+ED}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+T\+I1}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+0 $\vert$ T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+T\+I2}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+1 $\vert$ T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+T\+S\+\_\+2)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+E\+T\+R\+M\+O\+D\+E1}~(T\+I\+M\+\_\+\+S\+M\+C\+R\+\_\+\+TS)
\item 
\#define \hyperlink{group___t_i_m___clock___polarity_gae4eb585c466c2b5709ae3795204e7d3f}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}~\hyperlink{group___t_i_m___e_t_r___polarity_ga42652ff688f0042659f8304ae08abfa6}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}
\item 
\#define \hyperlink{group___t_i_m___clock___polarity_gaca342866be2f9364274584688c733b60}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}~\hyperlink{group___t_i_m___e_t_r___polarity_ga7fa7c43245b25564414b2e191d5d8b14}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}
\item 
\#define \hyperlink{group___t_i_m___clock___polarity_ga13cc7002cfa5ee42607e1a3d85f77b10}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}~\hyperlink{group___t_i_m___input___channel___polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}
\item 
\#define \hyperlink{group___t_i_m___clock___polarity_ga9c17ca08b6179792f5ced4e607808c0a}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}~\hyperlink{group___t_i_m___input___channel___polarity_ga07441a8c0a52234e30f471c23803450c}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}
\item 
\#define \hyperlink{group___t_i_m___clock___polarity_ga89bf9a7962d09fb58ceae4d1e28e1c89}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+B\+O\+T\+H\+E\+D\+GE}~\hyperlink{group___t_i_m___input___channel___polarity_gaab2598881d1f19158e77723c5d29d6ac}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+B\+O\+T\+H\+E\+D\+GE}
\item 
\#define \hyperlink{group___t_i_m___clock___prescaler_ga3462b444a059f001c6df33f55c756313}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}~\hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}
\item 
\#define \hyperlink{group___t_i_m___clock___prescaler_gac6457751c882644727982fda1fd029a5}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}~\hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}
\item 
\#define \hyperlink{group___t_i_m___clock___prescaler_ga11ce3686a0ee934384d0e4651823883d}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}~\hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}
\item 
\#define \hyperlink{group___t_i_m___clock___prescaler_ga86f147be5654631b21aa391a001401d5}{T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}~\hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+S\+O\+U\+R\+C\+E\+\_\+\+E\+TR}~0x00000001U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+S\+O\+U\+R\+C\+E\+\_\+\+N\+O\+NE}~0x00000000U
\item 
\#define \hyperlink{group___t_i_m___clear_input___polarity_ga02e0d10a2cf90016d1a8be1931c6c67e}{T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}~\hyperlink{group___t_i_m___e_t_r___polarity_ga42652ff688f0042659f8304ae08abfa6}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}
\item 
\#define \hyperlink{group___t_i_m___clear_input___polarity_ga53e02f7692e6996389b462219572f2a9}{T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}~\hyperlink{group___t_i_m___e_t_r___polarity_ga7fa7c43245b25564414b2e191d5d8b14}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}
\item 
\#define \hyperlink{group___t_i_m___clear_input___prescaler_gaf88d719dd5535b6b58275549c4512ec7}{T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}~\hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}
\item 
\#define \hyperlink{group___t_i_m___clear_input___prescaler_gae54b2f4ea04ef97f7c75755347edc8ba}{T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}~\hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}
\item 
\#define \hyperlink{group___t_i_m___clear_input___prescaler_gae3c3dea810bb9d83b532737f01a3213d}{T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}~\hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}
\item 
\#define \hyperlink{group___t_i_m___clear_input___prescaler_ga34bc6cb7ee8800cc48b1ee6c536859cc}{T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}~\hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+S\+S\+R\+\_\+\+E\+N\+A\+B\+LE}~(T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SR)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+S\+S\+R\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+S\+S\+I\+\_\+\+E\+N\+A\+B\+LE}~(T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+O\+S\+SI)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+S\+S\+I\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+L\+O\+C\+K\+L\+E\+V\+E\+L\+\_\+\+O\+FF}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+L\+O\+C\+K\+L\+E\+V\+E\+L\+\_\+1}~(T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+0)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+L\+O\+C\+K\+L\+E\+V\+E\+L\+\_\+2}~(T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+C\+K\+\_\+1)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+L\+O\+C\+K\+L\+E\+V\+E\+L\+\_\+3}~(T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+L\+O\+CK)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+E\+N\+A\+B\+LE}~(T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}~(T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+B\+KP)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+O\+U\+T\+P\+U\+T\+\_\+\+E\+N\+A\+B\+LE}~(T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+A\+OE)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+O\+U\+T\+P\+U\+T\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+R\+E\+S\+ET}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+E\+N\+A\+B\+LE}~(T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+U\+P\+D\+A\+TE}~(T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+O\+C1}~((T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1 $\vert$ T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0))
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+O\+C1\+R\+EF}~(T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+O\+C2\+R\+EF}~((T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2 $\vert$ T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0))
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+O\+C3\+R\+EF}~((T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2 $\vert$ T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1))
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+O\+C4\+R\+EF}~((T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+2 $\vert$ T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+1 $\vert$ T\+I\+M\+\_\+\+C\+R2\+\_\+\+M\+M\+S\+\_\+0))
\item 
\#define {\bfseries T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+R\+E\+S\+ET}~0x00000004U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+G\+A\+T\+ED}~0x00000005U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+T\+R\+I\+G\+G\+ER}~0x00000006U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L1}~0x00000007U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+M\+A\+S\+T\+E\+R\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+E\+N\+A\+B\+LE}~0x00000080U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+M\+A\+S\+T\+E\+R\+S\+L\+A\+V\+E\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R0}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R1}~0x00000010U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R2}~0x00000020U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R3}~0x00000030U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+T\+I1\+F\+\_\+\+ED}~0x00000040U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+T\+I1\+F\+P1}~0x00000050U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+T\+I2\+F\+P2}~0x00000060U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+E\+T\+RF}~0x00000070U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+S\+\_\+\+N\+O\+NE}~0x0000\+F\+F\+F\+FU
\item 
\#define \hyperlink{group___t_i_m___trigger___polarity_ga64337379c3762dca395b812c65656de4}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}~\hyperlink{group___t_i_m___e_t_r___polarity_ga42652ff688f0042659f8304ae08abfa6}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+I\+N\+V\+E\+R\+T\+ED}
\item 
\#define \hyperlink{group___t_i_m___trigger___polarity_gad985881cdfddb63dfc52e6aaca776ff6}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}~\hyperlink{group___t_i_m___e_t_r___polarity_ga7fa7c43245b25564414b2e191d5d8b14}{T\+I\+M\+\_\+\+E\+T\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+N\+I\+N\+V\+E\+R\+T\+ED}
\item 
\#define \hyperlink{group___t_i_m___trigger___polarity_ga64b521aa367d745ec00a763449634ace}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}~\hyperlink{group___t_i_m___input___channel___polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+R\+I\+S\+I\+NG}
\item 
\#define \hyperlink{group___t_i_m___trigger___polarity_ga77df5988527ca829743dd57d2f867972}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}~\hyperlink{group___t_i_m___input___channel___polarity_ga07441a8c0a52234e30f471c23803450c}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+F\+A\+L\+L\+I\+NG}
\item 
\#define \hyperlink{group___t_i_m___trigger___polarity_gaa72eb9fd278575ff05aa3dd1c173dcc8}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+B\+O\+T\+H\+E\+D\+GE}~\hyperlink{group___t_i_m___input___channel___polarity_gaab2598881d1f19158e77723c5d29d6ac}{T\+I\+M\+\_\+\+I\+N\+P\+U\+T\+C\+H\+A\+N\+N\+E\+L\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+B\+O\+T\+H\+E\+D\+GE}
\item 
\#define \hyperlink{group___t_i_m___trigger___prescaler_ga02ab6f24e367cd972a1e0c1df326a7a3}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}~\hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V1}
\item 
\#define \hyperlink{group___t_i_m___trigger___prescaler_ga1350c5659a17a66df69b444871907d83}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}~\hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V2}
\item 
\#define \hyperlink{group___t_i_m___trigger___prescaler_ga195dd56e15ea4733e19518fb431dfb8d}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}~\hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V4}
\item 
\#define \hyperlink{group___t_i_m___trigger___prescaler_ga78edbcf4caf228de0daa4b7f698f578f}{T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}~\hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{T\+I\+M\+\_\+\+E\+T\+R\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+D\+I\+V8}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I1\+S\+E\+L\+E\+C\+T\+I\+O\+N\+\_\+\+C\+H1}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I1\+S\+E\+L\+E\+C\+T\+I\+O\+N\+\_\+\+X\+O\+R\+C\+O\+M\+B\+I\+N\+A\+T\+I\+ON}~(T\+I\+M\+\_\+\+C\+R2\+\_\+\+T\+I1S)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+R1}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+R2}~0x00000001U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+S\+M\+CR}~0x00000002U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+D\+I\+ER}~0x00000003U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+SR}~0x00000004U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+E\+GR}~0x00000005U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+M\+R1}~0x00000006U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+M\+R2}~0x00000007U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+ER}~0x00000008U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+NT}~0x00000009U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+P\+SC}~0x0000000\+AU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+A\+RR}~0x0000000\+BU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+R\+CR}~0x0000000\+CU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+R1}~0x0000000\+DU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+R2}~0x0000000\+EU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+R3}~0x0000000\+FU
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+C\+C\+R4}~0x00000010U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+B\+D\+TR}~0x00000011U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+A\+S\+E\+\_\+\+D\+CR}~0x00000012U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+1\+T\+R\+A\+N\+S\+F\+ER}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+2\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000100U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+3\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000200U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+4\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000300U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+5\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000400U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+6\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000500U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+7\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000600U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+8\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000700U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+9\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000800U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+10\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000900U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+11\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000\+A00U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+12\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000\+B00U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+13\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000\+C00U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+14\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000\+D00U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+15\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000\+E00U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+16\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00000\+F00U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+17\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00001000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+B\+U\+R\+S\+T\+L\+E\+N\+G\+T\+H\+\_\+18\+T\+R\+A\+N\+S\+F\+E\+RS}~0x00001100U
\item 
\#define \hyperlink{group___t_i_m___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+U\+P\+D\+A\+TE}~((uint16\+\_\+t)0x0)
\item 
\#define \hyperlink{group___t_i_m___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+C\+C1}~((uint16\+\_\+t)0x1)
\item 
\#define \hyperlink{group___t_i_m___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+C\+C2}~((uint16\+\_\+t)0x2)
\item 
\#define \hyperlink{group___t_i_m___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+C\+C3}~((uint16\+\_\+t)0x3)
\item 
\#define \hyperlink{group___t_i_m___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+C\+C4}~((uint16\+\_\+t)0x4)
\item 
\#define \hyperlink{group___t_i_m___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+C\+O\+M\+M\+U\+T\+A\+T\+I\+ON}~((uint16\+\_\+t)0x5)
\item 
\#define \hyperlink{group___t_i_m___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+I\+D\+\_\+\+T\+R\+I\+G\+G\+ER}~((uint16\+\_\+t)0x6)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+Cx\+\_\+\+E\+N\+A\+B\+LE}~0x00000001U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+Cx\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+Cx\+N\+\_\+\+E\+N\+A\+B\+LE}~0x00000004U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+Cx\+N\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+Cx\+E\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)(T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1E $\vert$ T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2E $\vert$ T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3E $\vert$ T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C4E))
\item 
\#define {\bfseries T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+Cx\+N\+E\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)(T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C1\+NE $\vert$ T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C2\+NE $\vert$ T\+I\+M\+\_\+\+C\+C\+E\+R\+\_\+\+C\+C3\+NE))
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+D\+I\+V\+I\+S\+I\+O\+N\+\_\+\+D\+IV}(D\+IV)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+A\+U\+T\+O\+R\+E\+L\+O\+A\+D\+\_\+\+P\+R\+E\+L\+O\+AD}(P\+R\+E\+L\+O\+AD)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+F\+A\+S\+T\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+N\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+H\+A\+N\+N\+E\+LS}(C\+H\+A\+N\+N\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+P\+M\+\_\+\+C\+H\+A\+N\+N\+E\+LS}(C\+H\+A\+N\+N\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+O\+M\+P\+L\+E\+M\+E\+N\+T\+A\+R\+Y\+\_\+\+C\+H\+A\+N\+N\+E\+LS}(C\+H\+A\+N\+N\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}(S\+E\+L\+E\+C\+T\+I\+ON)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+P\+M\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+E\+N\+C\+O\+D\+E\+R\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)~((((S\+O\+U\+R\+CE) \& 0x\+F\+F\+F\+F80\+F\+F\+U) == 0x00000000\+U) \&\& ((\+S\+O\+U\+R\+C\+E) != 0x00000000\+U))
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)~((((S\+O\+U\+R\+CE) \& 0x\+F\+F\+F\+F\+F\+F00\+U) == 0x00000000\+U) \&\& ((\+S\+O\+U\+R\+C\+E) != 0x00000000\+U))
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+CE}(C\+L\+O\+CK)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+O\+C\+K\+F\+I\+L\+T\+ER}(I\+C\+F\+I\+L\+T\+ER)~((I\+C\+F\+I\+L\+T\+ER) $<$= 0x0\+F\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+I\+N\+P\+U\+T\+\_\+\+F\+I\+L\+T\+ER}(I\+C\+F\+I\+L\+T\+ER)~((I\+C\+F\+I\+L\+T\+ER) $<$= 0x0\+F\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+S\+S\+R\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+S\+S\+I\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+L\+O\+C\+K\+\_\+\+L\+E\+V\+EL}(L\+E\+V\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+A\+U\+T\+O\+M\+A\+T\+I\+C\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+R\+G\+O\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+M\+S\+M\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}(S\+E\+L\+E\+C\+T\+I\+ON)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+T\+R\+I\+G\+G\+E\+R\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+I\+ON}(S\+E\+L\+E\+C\+T\+I\+ON)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+R\+I\+G\+G\+E\+R\+F\+I\+L\+T\+ER}(I\+C\+F\+I\+L\+T\+ER)~((I\+C\+F\+I\+L\+T\+ER) $<$= 0x0\+F\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+T\+I1\+S\+E\+L\+E\+C\+T\+I\+ON}(T\+I1\+S\+E\+L\+E\+C\+T\+I\+ON)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}(B\+A\+SE)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+L\+E\+N\+G\+TH}(L\+E\+N\+G\+TH)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+F\+I\+L\+T\+ER}(I\+C\+F\+I\+L\+T\+ER)~((I\+C\+F\+I\+L\+T\+ER) $<$= 0x0\+F\+U)
\item 
\#define \hyperlink{group___t_i_m___private___macros_ga99724157918ca8b4d8babee1d8008dcb}{T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+I\+C\+P\+R\+E\+S\+C\+A\+L\+E\+R\+V\+A\+L\+UE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+C\+P\+S\+C\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Set T\+IM IC prescaler. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___private___macros_ga18ded32faf42c8981c8d2970bb02e126}{T\+I\+M\+\_\+\+R\+E\+S\+E\+T\+\_\+\+I\+C\+P\+R\+E\+S\+C\+A\+L\+E\+R\+V\+A\+L\+UE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Reset T\+IM IC prescaler. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___private___macros_ga4321d7371ca3a8c18f96e925667a7b2f}{T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+C\+A\+P\+T\+U\+R\+E\+P\+O\+L\+A\+R\+I\+TY}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Set T\+IM IC polarity. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___private___macros_gada7535acf7e1f9b3e8e1dcca848871db}{T\+I\+M\+\_\+\+R\+E\+S\+E\+T\+\_\+\+C\+A\+P\+T\+U\+R\+E\+P\+O\+L\+A\+R\+I\+TY}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Reset T\+IM IC polarity. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gace20fd4e38231b9682fbc83a80ec19a3}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$State = \hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET})
\begin{DoxyCompactList}\small\item\em Reset T\+IM handle state. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1$\vert$=(T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+EN))
\begin{DoxyCompactList}\small\item\em Enable the T\+IM peripheral. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+E\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$B\+D\+TR$\vert$=(T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+M\+OE))
\begin{DoxyCompactList}\small\item\em Enable the T\+IM main Output. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the T\+IM peripheral. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+E\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the T\+IM main Output. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gaa5c4053e8e57dc234efecbb698287b55}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+U\+N\+C\+O\+N\+D\+I\+T\+I\+O\+N\+A\+L\+LY}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$B\+D\+TR \&= $\sim$(T\+I\+M\+\_\+\+B\+D\+T\+R\+\_\+\+M\+OE)
\begin{DoxyCompactList}\small\item\em Disable the T\+IM main Output. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$D\+I\+ER $\vert$= (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enables the specified T\+IM interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$D\+I\+ER \&= $\sim$(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disables the specified T\+IM interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+D\+MA}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+D\+M\+A\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$D\+I\+ER $\vert$= (\+\_\+\+\_\+\+D\+M\+A\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enables the specified D\+MA request. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+D\+MA}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+D\+M\+A\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$D\+I\+ER \&= $\sim$(\+\_\+\+\_\+\+D\+M\+A\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disables the specified D\+MA request. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga96d98c66ad9d85f00c148de99888ef19}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \&(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified T\+IM interrupt flag is set or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga2fe74db6b8cb4badd04ed48e0f5ac7b4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the specified T\+IM interrupt flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga644babf93470a6eee6bce8906c4da5c5}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$D\+I\+ER \& (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) ? S\+ET \+: R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Checks whether the specified T\+IM interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gaea68155ce77e591e0c2582def061d6f0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the T\+IM interrupt pending bits. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gac73f5e7669d92971830481e7298e98ba}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+S\+\_\+\+T\+I\+M\+\_\+\+C\+O\+U\+N\+T\+I\+N\+G\+\_\+\+D\+O\+WN}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \& (T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR)) == (T\+I\+M\+\_\+\+C\+R1\+\_\+\+D\+IR))
\begin{DoxyCompactList}\small\item\em Indicates whether or not the T\+IM Counter is used as downcounter. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gafdc5a06eab07e0c24e729fd492bdb27c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+R\+E\+S\+C\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$P\+SC = (\+\_\+\+\_\+\+P\+R\+E\+S\+C\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Sets the T\+IM active prescaler register value on update event. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga300d0c9624c3b072d3afeb7cef639b66}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+C\+O\+M\+P\+A\+RE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+\_\+)~($\ast$(\+\_\+\+\_\+\+IO uint32\+\_\+t $\ast$)(\&((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+C\+R1) + ((\+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+) $>$$>$ 2\+U)) = (\+\_\+\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Sets the T\+IM Capture Compare Register value on runtime without calling another time Config\+Channel function. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gaa40722f56910966e1da5241b610eed84}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+C\+O\+M\+P\+A\+RE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+)~($\ast$(\+\_\+\+\_\+\+IO uint32\+\_\+t $\ast$)(\&((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+C\+R1) + ((\+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+) $>$$>$ 2\+U)))
\begin{DoxyCompactList}\small\item\em Gets the T\+IM Capture Compare Register value on runtime. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga9746ac75e4cd25cec1a9ebac8cb82b97}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+C\+O\+U\+N\+T\+ER}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+NT = (\+\_\+\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Sets the T\+IM Counter Register value on runtime. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gaf1af08014b9d06efbbb091d58d47c8ba}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+C\+O\+U\+N\+T\+ER}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+NT)
\begin{DoxyCompactList}\small\item\em Gets the T\+IM Counter Register value on runtime. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga1e6300cab1e34ecaaf490dc7d4812d69}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+A\+U\+T\+O\+R\+E\+L\+O\+AD}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+A\+U\+T\+O\+R\+E\+L\+O\+A\+D\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the T\+IM Autoreload Register value on runtime without calling another time any Init function. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gaa7a5c7645695bad15bacd402513a028a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+A\+U\+T\+O\+R\+E\+L\+O\+AD}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$A\+RR)
\begin{DoxyCompactList}\small\item\em Gets the T\+IM Autoreload Register value on runtime. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga8aa84d77c670890408092630f9b2bdc4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+C\+L\+O\+C\+K\+D\+I\+V\+I\+S\+I\+ON}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+K\+D\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the T\+IM Clock Division value on runtime without calling another time any Init function. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gae6bc91bb5940bce52828c690f24001b8}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+C\+L\+O\+C\+K\+D\+I\+V\+I\+S\+I\+ON}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \& T\+I\+M\+\_\+\+C\+R1\+\_\+\+C\+KD)
\begin{DoxyCompactList}\small\item\em Gets the T\+IM Clock Division value on runtime. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gaeb106399b95ef02cec502f58276a0e92}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+I\+C\+P\+R\+E\+S\+C\+A\+L\+ER}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+C\+P\+S\+C\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the T\+IM Input Capture prescaler on runtime without calling another time H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Config\+Channel() function. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gabfeec6b3c67a5747c7dbd20aff61d8e2}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+G\+E\+T\+\_\+\+I\+C\+P\+R\+E\+S\+C\+A\+L\+ER}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Gets the T\+IM Input Capture prescaler on runtime. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_ga3b06856bd6d7e10cfff342b1726db51d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+U\+R\+S\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1$\vert$= (T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+RS))
\begin{DoxyCompactList}\small\item\em Set the Update Request Source (U\+RS) bit of the T\+I\+Mx\+\_\+\+C\+R1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gafacb551a4c537e62a0fe740b2f12236c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+U\+R\+S\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1\&=$\sim$(T\+I\+M\+\_\+\+C\+R1\+\_\+\+U\+RS))
\begin{DoxyCompactList}\small\item\em Reset the Update Request Source (U\+RS) bit of the T\+I\+Mx\+\_\+\+C\+R1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___t_i_m___exported___macros_gac5d6989516caa67fae23a9329228cdc7}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+E\+T\+\_\+\+C\+A\+P\+T\+U\+R\+E\+P\+O\+L\+A\+R\+I\+TY}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the T\+IM Capture x input polarity on runtime. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def} \{ \newline
\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET} = 0x00U, 
\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY} = 0x01U, 
\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+SY} = 0x02U, 
\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT} = 0x03U, 
\newline
\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+OR} = 0x04U
 \}\begin{DoxyCompactList}\small\item\em H\+AL State structures definition. \end{DoxyCompactList}
\item 
enum \hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Active\+Channel} \{ \newline
\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1} = 0x01U, 
\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2} = 0x02U, 
\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3} = 0x04U, 
\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4} = 0x08U, 
\newline
\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+L\+E\+A\+R\+ED} = 0x00U
 \}\begin{DoxyCompactList}\small\item\em H\+AL Active channel structures definition. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries T\+I\+M\+\_\+\+Base\+\_\+\+Set\+Config} (T\+I\+M\+\_\+\+Type\+Def $\ast$T\+I\+Mx, \hyperlink{struct_t_i_m___base___init_type_def}{T\+I\+M\+\_\+\+Base\+\_\+\+Init\+Type\+Def} $\ast$Structure)
\item 
void {\bfseries T\+I\+M\+\_\+\+T\+I1\+\_\+\+Set\+Config} (T\+I\+M\+\_\+\+Type\+Def $\ast$T\+I\+Mx, uint32\+\_\+t T\+I\+M\+\_\+\+I\+C\+Polarity, uint32\+\_\+t T\+I\+M\+\_\+\+I\+C\+Selection, uint32\+\_\+t T\+I\+M\+\_\+\+I\+C\+Filter)
\item 
void {\bfseries T\+I\+M\+\_\+\+O\+C2\+\_\+\+Set\+Config} (T\+I\+M\+\_\+\+Type\+Def $\ast$T\+I\+Mx, \hyperlink{struct_t_i_m___o_c___init_type_def}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def} $\ast$O\+C\+\_\+\+Config)
\item 
void {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Delay\+Pulse\+Cplt} (\hyperlink{group___d_m_a___exported___types_ga92b907d56a9c29b93d46782a7a04f91e}{D\+M\+A\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Error} (\hyperlink{group___d_m_a___exported___types_ga92b907d56a9c29b93d46782a7a04f91e}{D\+M\+A\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void {\bfseries T\+I\+M\+\_\+\+D\+M\+A\+Capture\+Cplt} (\hyperlink{group___d_m_a___exported___types_ga92b907d56a9c29b93d46782a7a04f91e}{D\+M\+A\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void {\bfseries T\+I\+M\+\_\+\+C\+Cx\+Channel\+Cmd} (T\+I\+M\+\_\+\+Type\+Def $\ast$T\+I\+Mx, uint32\+\_\+t Channel, uint32\+\_\+t Channel\+State)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+De\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Msp\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Msp\+De\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Start} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Stop} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Start\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Stop\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Start\+\_\+\+D\+MA} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Stop\+\_\+\+D\+MA} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+De\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Msp\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Msp\+De\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Start} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Stop} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Start\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Stop\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Start\+\_\+\+D\+MA} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Stop\+\_\+\+D\+MA} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+De\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Msp\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Msp\+De\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Start} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Stop} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Start\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Stop\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Start\+\_\+\+D\+MA} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Stop\+\_\+\+D\+MA} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+De\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Msp\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Msp\+De\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Start} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Stop} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Start\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Stop\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Start\+\_\+\+D\+MA} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Stop\+\_\+\+D\+MA} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t One\+Pulse\+Mode)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+De\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Msp\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Msp\+De\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Start} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Stop} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Start\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Stop\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, \hyperlink{struct_t_i_m___encoder___init_type_def}{T\+I\+M\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def} $\ast$s\+Config)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+De\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Msp\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Msp\+De\+Init} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Start} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Stop} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+D\+MA} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data1, uint32\+\_\+t $\ast$p\+Data2, uint16\+\_\+t Length)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+D\+MA} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+R\+Q\+Handler} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Config\+Channel} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, \hyperlink{struct_t_i_m___o_c___init_type_def}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Config\+Channel} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, \hyperlink{struct_t_i_m___o_c___init_type_def}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Config\+Channel} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, \hyperlink{struct_t_i_m___i_c___init_type_def}{T\+I\+M\+\_\+\+I\+C\+\_\+\+Init\+Type\+Def} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Config\+Channel} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, \hyperlink{struct_t_i_m___one_pulse___init_type_def}{T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def} $\ast$s\+Config, uint32\+\_\+t Output\+Channel, uint32\+\_\+t Input\+Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Config\+O\+Cref\+Clear} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, \hyperlink{struct_t_i_m___clear_input_config_type_def}{T\+I\+M\+\_\+\+Clear\+Input\+Config\+Type\+Def} $\ast$s\+Clear\+Input\+Config, uint32\+\_\+t Channel)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Config\+Clock\+Source} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, \hyperlink{struct_t_i_m___clock_config_type_def}{T\+I\+M\+\_\+\+Clock\+Config\+Type\+Def} $\ast$s\+Clock\+Source\+Config)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Config\+T\+I1\+Input} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t T\+I1\+\_\+\+Selection)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Slave\+Config\+Synchronization} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, \hyperlink{struct_t_i_m___slave_config_type_def}{T\+I\+M\+\_\+\+Slave\+Config\+Type\+Def} $\ast$s\+Slave\+Config)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Slave\+Config\+Synchronization\+\_\+\+IT} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, \hyperlink{struct_t_i_m___slave_config_type_def}{T\+I\+M\+\_\+\+Slave\+Config\+Type\+Def} $\ast$s\+Slave\+Config)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+Burst\+\_\+\+Write\+Start} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+Burst\+\_\+\+Write\+Stop} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+Burst\+\_\+\+Read\+Start} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+D\+M\+A\+Burst\+\_\+\+Read\+Stop} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Generate\+Event} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Event\+Source)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Read\+Captured\+Value} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Period\+Elapsed\+Callback} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Delay\+Elapsed\+Callback} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Capture\+Callback} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Pulse\+Finished\+Callback} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Trigger\+Callback} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Error\+Callback} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Base\+\_\+\+Get\+State} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+O\+C\+\_\+\+Get\+State} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+P\+W\+M\+\_\+\+Get\+State} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+I\+C\+\_\+\+Get\+State} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Get\+State} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Encoder\+\_\+\+Get\+State} (\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of T\+IM H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+1.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
12-\/\+May-\/2017 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2016 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 