$date
	Sun Oct 23 02:08:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#290892
b1110 !
1"
#290894
b1110 &
b1110 %
1$
#290895
0"
#290898
b111 &
b111 %
#290902
b10110 &
b10110 %
#290906
b1011 &
b1011 %
#290910
b100010 &
b100010 %
#290914
b10001 &
b10001 %
#290918
b110100 &
b110100 %
#290922
b11010 &
b11010 %
#290926
b1101 &
b1101 %
#290930
b101000 &
b101000 %
#290934
b10100 &
b10100 %
#290938
b1010 &
b1010 %
#290942
b101 &
b101 %
#290946
b10000 &
b10000 %
#290950
b1000 &
b1000 %
#290954
b100 &
b100 %
#290958
b10 &
b10 %
#290962
b1 &
b1 %
1#
#290966
b0 &
0#
b0 %
0$
#1289467
b11000 !
1"
#1289470
b11000 &
b11000 %
1$
#1289471
0"
#1289474
b1100 &
b1100 %
#1289478
b110 &
b110 %
#1289482
b11 &
b11 %
#1289486
b1010 &
b1010 %
#1289490
b101 &
b101 %
#1289494
b10000 &
b10000 %
#1289498
b1000 &
b1000 %
#1289502
b100 &
b100 %
#1289506
b10 &
b10 %
#1289510
b1 &
1#
b1 %
#1289514
b0 &
b0 %
0#
0$
#2294681
b11 !
1"
#2294682
b11 &
b11 %
1$
#2294683
0"
#2294686
b1010 &
b1010 %
#2294690
b101 &
b101 %
#2294694
b10000 &
b10000 %
#2294698
b1000 &
b1000 %
#2294702
b100 &
b100 %
#2294706
b10 &
b10 %
#2294710
b1 &
1#
b1 %
#2294714
b0 &
b0 %
0#
0$
#4500012
