/**
 * Copyright (c) Huawei Technologies Co., Ltd. 2020-2021. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef __DP_CTRL_DEV_H__
#define __DP_CTRL_DEV_H__

#define VCO_MIN_FREQ_OUPUT         800000000UL /* 800 * 1000 *1000 */
#define SYS_FREQ   38400000UL /* 38.4 * 1000 * 1000 */

#define MIDIA_PPLL7_FREQ_DEVIDER_MASK	GENMASK(25, 2)
#define MIDIA_PPLL7_FRAC_MODE_MASK	GENMASK(25, 0)

#define DP_PLUG_TYPE_NORMAL 0
#define DP_PLUG_TYPE_FLIPPED 1

#define DPTX_CHANNEL_NUM_MAX 8
#define DPTX_DATA_WIDTH_MAX 24

#define DPTX_COMBOPHY_PARAM_NUM 30
#define DPTX_COMBOPHY_PARAM_NUM_DEF 20
#define DPTX_COMBOPHY_SSC_PPM_PARAM_NUM		12

#define DSC_DEFAULT_DECODER 4

#define MAX_DIFF_SOURCE_X_SIZE	1920

#define VCO_MIN_FREQ_630_OUPUT         630000000UL /* 630 * 1000 *1000 */

struct dpu_connector;
struct dkmd_connector_info;
struct dp_ctrl;
struct video_params;
struct audio_params;
struct dtd;

enum {
	DPTX_PREE_SWING_DEFAULT = 0,
	DPTX_PREE_SWING_EXTERA = 1,
	DPTX_PREE_SWING_MAX,
};

struct ppll7_cfg_param {
	uint64_t refdiv;
	uint64_t fbdiv;
	uint64_t frac;
	uint64_t postdiv1;
	uint64_t postdiv2;
	int post_div;
};

struct ldi_panel_info {
	uint32_t h_back_porch;
	uint32_t h_front_porch;
	uint32_t h_pulse_width;

	uint32_t v_back_porch;
	uint32_t v_front_porch;
	uint32_t v_pulse_width;

	uint8_t hsync_plr;
	uint8_t vsync_plr;

	/* for cabc */
	uint8_t dpi0_overlap_size;
	uint8_t dpi1_overlap_size;

	uint64_t pxl_clk;
	uint64_t pxl_clk_rate;
	uint32_t pxl_clk_rate_div;
};

struct dptx_combophy_ctrl {
	uint32_t dptx_combophy_param_num;
	uint32_t combophy_pree_swing[DPTX_PREE_SWING_MAX][DPTX_COMBOPHY_PARAM_NUM];
	uint32_t edp_combophy_pree_swing[DPTX_PREE_SWING_MAX][DPTX_COMBOPHY_PARAM_NUM];
	uint32_t combophy_ssc_ppm[DPTX_COMBOPHY_SSC_PPM_PARAM_NUM];
};

int dp_ceil(uint64_t a, uint64_t b);
uint8_t dptx_bw_to_phy_rate(uint8_t bw);
int dptx_phy_rate_to_bw(uint8_t rate);
void dp_send_cable_notification(struct dp_ctrl *dptx, int val);
void dptx_audio_params_reset(struct audio_params *params);
void dptx_video_params_reset(struct video_params *params, uint32_t bit_depth);
bool dptx_check_low_temperature(struct dp_ctrl *dptx);
struct dp_ctrl* dpu_get_dptx_by_portid(int port_id);

void dp_ctrl_default_setup(struct dpu_connector *connector);
bool is_edp_psr2_cmd_mode(struct dkmd_connector_info *pinfo);
struct dp_ctrl* dp_get_dptx(struct dkmd_connector_info *pinfo);
bool dp_get_enable_status(struct dp_ctrl *dptx);
bool is_first_enter_psr(struct dkmd_connector_info *pinfo);
void change_psr_first_entry_flag(struct dkmd_connector_info *pinfo);
void change_psr_support_dvfs_flag(struct dkmd_connector_info *pinfo);
bool is_psr_support_frame_dvfs(struct dkmd_connector_info *pinfo);

void dptx_read_phy_reg(struct dp_ctrl *dptx, uint32_t reg, bool is_info);
int32_t dpu_dp_enable_dpi_clk(struct dpu_connector *connector, const void *value);

int32_t dp_ctrl_get_crc_value(struct dpu_connector *connector, const void *value);

int dptx_get_ext_disp_info(struct dp_ctrl *dptx);
void dptx_free_ext_disp_info(struct dp_ctrl *dptx);

void dp_ctrl_off_no_lock(struct dp_ctrl *dptx);

#endif
