module destinator (q [7:0], tictoc, d [7:0]);
	output reg [7:0] q;
	input tictoc;
	input [7:0] d;

   	initial 
		begin
			q = 8'b00000000;
		end

	always @ (posedge tictoc)
		begin
			q <= d;
		end
endmodule