#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Dec  6 12:42:23 2024
# Process ID: 14208
# Current directory: C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.runs/synth_1/Top.vds
# Journal file: C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.runs/synth_1\vivado.jou
# Running On: DESKTOP-FCJ5MKD, OS: Windows, CPU Frequency: 3392 MHz, CPU Physical cores: 4, Host memory: 25684 MB
#-----------------------------------------------------------
source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 446.109 ; gain = 162.352
Command: synth_design -top Top -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5196
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1278.234 ; gain = 409.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Desktop/hex.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Desktop/hex.vhd:90]
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/Counter.vhd:42]
WARNING: [Synth 8-614] signal 'reach_cycle' is read in the process but is not in the sensitivity list [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/Counter.vhd:53]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/Counter.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Counter' (0#1) [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/Counter.vhd:42]
INFO: [Synth 8-638] synthesizing module 'rate_generator' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/rate_generator.vhd:45]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/rate_generator.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'rate_generator' (0#1) [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/rate_generator.vhd:45]
INFO: [Synth 8-3491] module 'Ethernet_UDP_TX_CTRL' declared at 'C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Desktop/Ethernet_UDP_TX_CTRL.vhd:5' bound to instance 'Inst_Ethernet_UDP_TX_CTRL' of component 'Ethernet_UDP_TX_CTRL' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Desktop/hex.vhd:121]
INFO: [Synth 8-638] synthesizing module 'Ethernet_UDP_TX_CTRL' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Desktop/Ethernet_UDP_TX_CTRL.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Ethernet_UDP_TX_CTRL' (0#1) [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Desktop/Ethernet_UDP_TX_CTRL.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Top' (0#1) [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Desktop/hex.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element counter_reg_reg was removed.  [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/Counter.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1369.504 ; gain = 501.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1369.504 ; gain = 501.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1369.504 ; gain = 501.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1369.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/constrs_1/imports/new/Arty-A7-100-Master_Ethernet.xdc]
Finished Parsing XDC File [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/constrs_1/imports/new/Arty-A7-100-Master_Ethernet.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1449.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1449.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ethernet_UDP_TX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                  header |                               01 |                               01
                 payload |                               10 |                               10
              send_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Ethernet_UDP_TX_CTRL'
WARNING: [Synth 8-327] inferring latch for variable 'UDP_SEND_reg' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Desktop/hex.vhd:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin UDP_SEND with 1st driver pin 'rate_generator_unit/m_tick_reg/Q' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sources_1/new/rate_generator.vhd:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin UDP_SEND with 2nd driver pin 'UDP_SEND_reg/Q' [C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.srcs/sources_1/imports/sMDT/Desktop/hex.vhd:88]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    40|
|3     |LUT1   |     2|
|4     |LUT2   |    43|
|5     |LUT3   |     8|
|6     |LUT4   |    28|
|7     |LUT5   |    27|
|8     |LUT6   |    98|
|9     |FDCE   |    46|
|10    |FDRE   |   126|
|11    |LD     |     1|
|12    |IBUF   |     2|
|13    |OBUF   |     7|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1449.316 ; gain = 580.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1449.316 ; gain = 501.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1449.316 ; gain = 580.887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1449.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1449.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete | Checksum: af633475
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 1449.316 ; gain = 1003.207
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/Ethernet_Implementation_Test/Ethernet_Implementation_Test.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 12:43:36 2024...
