Fitter report for Next186_SoC
Tue Dec 03 23:51:41 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. Optimized GXB Elements
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. Interconnect Usage Summary
 30. Other Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+-------------------------------------+-------------------------------------------------+
; Fitter Status                       ; Successful - Tue Dec 03 23:51:41 2019           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; Next186_SoC                                     ;
; Top-level Entity Name               ; Next186_SoC                                     ;
; Family                              ; Cyclone V                                       ;
; Device                              ; 5CEFA2F23I7                                     ;
; Timing Models                       ; Final                                           ;
; Logic utilization (in ALMs)         ; 5,820 / 9,430 ( 62 % )                          ;
; Total registers                     ; 5301                                            ;
; Total pins                          ; 76 / 224 ( 34 % )                               ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 512,202 / 1,802,240 ( 28 % )                    ;
; Total DSP Blocks                    ; 5 / 25 ( 20 % )                                 ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 1 / 4 ( 25 % )                                  ;
; Total DLLs                          ; 0 / 4 ( 0 % )                                   ;
+-------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEFA2F23I7                           ;                                       ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Fitter Initial Placement Seed                                              ; 3                                     ; 1                                     ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Extra                                 ; Normal                                ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_DQM[0]   ; Missing drive strength and slew rate ;
; DRAM_DQM[1]   ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing drive strength and slew rate ;
; VGA_R[1]      ; Missing drive strength and slew rate ;
; VGA_R[2]      ; Missing drive strength and slew rate ;
; VGA_R[3]      ; Missing drive strength and slew rate ;
; VGA_R[4]      ; Missing drive strength and slew rate ;
; VGA_R[5]      ; Missing drive strength and slew rate ;
; VGA_G[0]      ; Missing drive strength and slew rate ;
; VGA_G[1]      ; Missing drive strength and slew rate ;
; VGA_G[2]      ; Missing drive strength and slew rate ;
; VGA_G[3]      ; Missing drive strength and slew rate ;
; VGA_G[4]      ; Missing drive strength and slew rate ;
; VGA_G[5]      ; Missing drive strength and slew rate ;
; VGA_B[0]      ; Missing drive strength and slew rate ;
; VGA_B[1]      ; Missing drive strength and slew rate ;
; VGA_B[2]      ; Missing drive strength and slew rate ;
; VGA_B[3]      ; Missing drive strength and slew rate ;
; VGA_B[4]      ; Missing drive strength and slew rate ;
; VGA_B[5]      ; Missing drive strength and slew rate ;
; VGA_VSYNC     ; Missing drive strength and slew rate ;
; VGA_HSYNC     ; Missing drive strength and slew rate ;
; HLLED         ; Missing drive strength and slew rate ;
; SDLED         ; Missing drive strength and slew rate ;
; SYLED         ; Missing drive strength and slew rate ;
; AUDIO_L       ; Missing drive strength and slew rate ;
; AUDIO_R       ; Missing drive strength and slew rate ;
; SD_nCS        ; Missing drive strength and slew rate ;
; SD_CK         ; Missing drive strength and slew rate ;
; SD_DI         ; Missing drive strength and slew rate ;
; TX_EXT        ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; PS2_CLKA      ; Missing drive strength and slew rate ;
; PS2_DATA      ; Missing drive strength and slew rate ;
; PS2_CLKB      ; Missing drive strength and slew rate ;
; PS2_DATB      ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                    ;                  ;                       ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                    ;                  ;                       ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll3_outclk~CLKENA0                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                    ;                  ;                       ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll4_outclk~CLKENA0                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                    ;                  ;                       ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll5_outclk~CLKENA0                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                    ;                  ;                       ;
; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                    ;                  ;                       ;
; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                    ;                  ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                    ;                  ;                       ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll2_outclk                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk                                                                          ; DIVCLK           ;                       ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                                  ; OUTCLK           ;                       ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll3_outclk                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk                                                                          ; DIVCLK           ;                       ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll3_outclk~CLKENA0                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                                  ; OUTCLK           ;                       ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll4_outclk                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk                                                                          ; DIVCLK           ;                       ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll4_outclk~CLKENA0                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                                  ; OUTCLK           ;                       ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll5_outclk                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk                                                                          ; DIVCLK           ;                       ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll5_outclk~CLKENA0                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                                  ; OUTCLK           ;                       ;
; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CNTNEN    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN                                                              ; CNTNEN           ;                       ;
; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SHIFT     ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT                                                                 ; SHIFT            ;                       ;
; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT                                                           ; CLKOUT           ;                       ;
; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_generic_pll1_outclk                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk                                                                          ; DIVCLK           ;                       ;
; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                                  ; OUTCLK           ;                       ;
; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_generic_pll2_outclk                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk                                                                          ; DIVCLK           ;                       ;
; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK    ;                ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                                  ; OUTCLK           ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[0]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[0]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[0]~_Duplicate_1                                                                                                   ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[1]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[1]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[1]~_Duplicate_1                                                                                                   ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[2]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[2]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[2]~_Duplicate_1                                                                                                   ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[3]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[3]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[3]~_Duplicate_1                                                                                                   ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[4]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[4]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[4]~_Duplicate_1                                                                                                   ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[5]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[5]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[5]~_Duplicate_1                                                                                                   ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[6]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[6]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[6]~_Duplicate_1                                                                                                   ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[7]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[7]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[7]~_Duplicate_1                                                                                                   ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[8]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[8]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[8]~_Duplicate_1                                                                                                   ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[9]                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[9]                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[9]~_Duplicate_1                                                                                                   ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[10]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[10]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[10]~_Duplicate_1                                                                                                  ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[11]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[11]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[11]~_Duplicate_1                                                                                                  ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[12]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[12]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[12]~_Duplicate_1                                                                                                  ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[13]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[13]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[13]~_Duplicate_1                                                                                                  ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[14]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[14]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[14]~_Duplicate_1                                                                                                  ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[15]                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AY               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[15]                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[15]~_Duplicate_1                                                                                                  ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[0]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AX               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[0]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[0]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[1]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AX               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[1]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[1]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[2]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AX               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[2]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[2]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[3]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AX               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[3]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[3]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[4]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AX               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[4]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[4]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[5]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AX               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[5]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[5]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[6]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AX               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[6]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[6]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[7]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AX               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[7]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[7]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[8]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AX               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[8]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[8]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[9]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|mul1[0]                                                                                                                        ; AX               ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[9]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[9]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; system:sys_inst|DSP32:DSP32_inst|dsp_hcount[0]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|DSP32:DSP32_inst|dsp_hcount[0]~DUPLICATE                                                                                                                           ;                  ;                       ;
; system:sys_inst|DSP32:DSP32_inst|dwin[0]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|DSP32:DSP32_inst|dwin[0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; system:sys_inst|DSP32:DSP32_inst|instr1[12]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|DSP32:DSP32_inst|instr1[12]~DUPLICATE                                                                                                                              ;                  ;                       ;
; system:sys_inst|DSP32:DSP32_inst|instr1[15]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|DSP32:DSP32_inst|instr1[15]~DUPLICATE                                                                                                                              ;                  ;                       ;
; system:sys_inst|DSP32:DSP32_inst|op.000                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|DSP32:DSP32_inst|op.000~DUPLICATE                                                                                                                                  ;                  ;                       ;
; system:sys_inst|DSP32:DSP32_inst|op.011                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|DSP32:DSP32_inst|op.011~DUPLICATE                                                                                                                                  ;                  ;                       ;
; system:sys_inst|DSP32:DSP32_inst|op.111                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|DSP32:DSP32_inst|op.111~DUPLICATE                                                                                                                                  ;                  ;                       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|data[3]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|data[3]~DUPLICATE                                                                                                     ;                  ;                       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|data[5]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|data[5]~DUPLICATE                                                                                                     ;                  ;                       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|data[6]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|data[6]~DUPLICATE                                                                                                     ;                  ;                       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|rd_progress                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|rd_progress~DUPLICATE                                                                                                 ;                  ;                       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|rd_progress                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|rd_progress~DUPLICATE                                                                                                    ;                  ;                       ;
; system:sys_inst|PIC_8259:PIC|IRR[3]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|PIC_8259:PIC|IRR[3]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; system:sys_inst|PIC_8259:PIC|ss_I[1]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|PIC_8259:PIC|ss_I[1]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; system:sys_inst|SDRAM_16bit:SDR|STATE.000                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|SDRAM_16bit:SDR|STATE.000~DUPLICATE                                                                                                                                ;                  ;                       ;
; system:sys_inst|SDRAM_16bit:SDR|STATE.110                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|SDRAM_16bit:SDR|STATE.110~DUPLICATE                                                                                                                                ;                  ;                       ;
; system:sys_inst|SDRAM_16bit:SDR|linAddr[2]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|SDRAM_16bit:SDR|linAddr[2]~DUPLICATE                                                                                                                               ;                  ;                       ;
; system:sys_inst|SDRAM_16bit:SDR|linAddr[5]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|SDRAM_16bit:SDR|linAddr[5]~DUPLICATE                                                                                                                               ;                  ;                       ;
; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a3                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a3~DUPLICATE                                    ;                  ;                       ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a4                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a4~DUPLICATE                                    ;                  ;                       ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0~DUPLICATE                                    ;                  ;                       ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|rdptr_g[3]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|rdptr_g[3]~DUPLICATE                                                                ;                  ;                       ;
; system:sys_inst|VGA_SG:VGA|hcount[0]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|VGA_SG:VGA|hcount[0]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; system:sys_inst|VGA_SG:VGA|hcount[5]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|VGA_SG:VGA|hcount[5]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; system:sys_inst|VGA_SG:VGA|vcount[2]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|VGA_SG:VGA|vcount[2]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; system:sys_inst|VGA_SG:VGA|vcount[7]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|VGA_SG:VGA|vcount[7]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; system:sys_inst|VGA_SG:VGA|vcount[9]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|VGA_SG:VGA|vcount[9]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; system:sys_inst|cache_controller:cache_ctl|STATE.111                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|cache_controller:cache_ctl|STATE.111~DUPLICATE                                                                                                                     ;                  ;                       ;
; system:sys_inst|cache_controller:cache_ctl|flushcount[1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|cache_controller:cache_ctl|flushcount[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; system:sys_inst|cache_controller:cache_ctl|flushcount[3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|cache_controller:cache_ctl|flushcount[3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter10a[0]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter10a[0]~DUPLICATE                     ;                  ;                       ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter10a[2]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter10a[2]~DUPLICATE                     ;                  ;                       ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter10a[3]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter10a[3]~DUPLICATE                     ;                  ;                       ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter10a[4]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter10a[4]~DUPLICATE                     ;                  ;                       ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a1                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a1~DUPLICATE                        ;                  ;                       ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6]   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6]~DUPLICATE   ;                  ;                       ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|rdptr_g[1]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|rdptr_g[1]~DUPLICATE                                                    ;                  ;                       ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|rdptr_g[4]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|rdptr_g[4]~DUPLICATE                                                    ;                  ;                       ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|rdptr_g[5]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|rdptr_g[5]~DUPLICATE                                                    ;                  ;                       ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|rdptr_g[8]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|rdptr_g[8]~DUPLICATE                                                    ;                  ;                       ;
; system:sys_inst|half[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|half[1]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; system:sys_inst|i2c_master_byte:i2cmb|STATE.11                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|i2c_master_byte:i2cmb|STATE.11~DUPLICATE                                                                                                                           ;                  ;                       ;
; system:sys_inst|i2c_master_byte:i2cmb|ack                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|i2c_master_byte:i2cmb|ack~DUPLICATE                                                                                                                                ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[4]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[4]~DUPLICATE                                                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[5]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[5]~DUPLICATE                                                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[3]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[3]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[4]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[4]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[5]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[5]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[6]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[6]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[7]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[7]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[8]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[8]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[9]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[9]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~0                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~0DUPLICATE                                                                                   ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~3                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~3DUPLICATE                                                                                   ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~10                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~10DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~12                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~12DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~13                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~13DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~14                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~14DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~19                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~19DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~27                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~27DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~28                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~28DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~35                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~35DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~36                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~36DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~41                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~41DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~43                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~43DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~52                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~52DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~55                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~55DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~56                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~56DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~57                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~57DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~65                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~65DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~74                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~74DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~77                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~77DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~84                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~84DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~89                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~89DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~92                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~92DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~93                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~93DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~94                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~94DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~95                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~95DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~103                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~103DUPLICATE                                                                                 ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~106                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~106DUPLICATE                                                                                 ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~0                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~0DUPLICATE                                                                                   ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~4                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~4DUPLICATE                                                                                   ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~10                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~10DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~12                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~12DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~16                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~16DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~17                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~17DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~18                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~18DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~19                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~19DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~21                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~21DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~23                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~23DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~24                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~24DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~31                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~31DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~41                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~41DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~42                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~42DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~43                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~43DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~47                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~47DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~60                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~60DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~62                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~62DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~64                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~64DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~67                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~67DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~68                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~68DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~71                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~71DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~77                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~77DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~82                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~82DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~85                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~85DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~87                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~87DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~90                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~90DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~95                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~95DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~96                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~96DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~98                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~98DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~99                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~99DUPLICATE                                                                                  ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~100                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~100DUPLICATE                                                                                 ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~109                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~109DUPLICATE                                                                                 ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~111                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~111DUPLICATE                                                                                 ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[2]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[2]~DUPLICATE                                                                                                        ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[8]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[8]~DUPLICATE                                                                                                        ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[10]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[10]~DUPLICATE                                                                                                       ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[14]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[14]~DUPLICATE                                                                                                       ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|r[3]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|r[3]~DUPLICATE                                                                                                          ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|th[6]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|th[6]~DUPLICATE                                                                                                         ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0~DUPLICATE                                ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a1                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a1~DUPLICATE                                ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a2                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a2~DUPLICATE                                ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a3                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a3~DUPLICATE                                ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a6                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a6~DUPLICATE                                ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a8                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a8~DUPLICATE                                ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6~DUPLICATE                                   ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|rdptr_g[10]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|rdptr_g[10]~DUPLICATE                                                           ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[12]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[12]~DUPLICATE                                                                                                           ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[13]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[13]~DUPLICATE                                                                                                           ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|env[5]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|env[5]~DUPLICATE                                                                                                               ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|env[6]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|env[6]~DUPLICATE                                                                                                               ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|env[7]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|env[7]~DUPLICATE                                                                                                               ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_lo[5]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_lo[5]~DUPLICATE                                                                                                            ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_am_cnt[6]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_am_cnt[6]~DUPLICATE                                                                                                        ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_am_cnt[8]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_am_cnt[8]~DUPLICATE                                                                                                        ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[0]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[3]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[3]~DUPLICATE                                                                                                         ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[6]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[6]~DUPLICATE                                                                                                         ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[7]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[7]~DUPLICATE                                                                                                         ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[8]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[8]~DUPLICATE                                                                                                         ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[9]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[9]~DUPLICATE                                                                                                         ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[11]~_Duplicate_1                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[11]~_Duplicate_1DUPLICATE                                                                                         ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[12]~_Duplicate_1                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[12]~_Duplicate_1DUPLICATE                                                                                         ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|s_ram_CHindex[0]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|s_ram_CHindex[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|s_ram_CHindex[1]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|s_ram_CHindex[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; system:sys_inst|s_displ_on[14]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|s_displ_on[14]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|lval[21]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|lval[21]~DUPLICATE                                                                                                                             ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|lval[24]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|lval[24]~DUPLICATE                                                                                                                             ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|lval[25]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|lval[25]~DUPLICATE                                                                                                                             ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|lval[28]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|lval[28]~DUPLICATE                                                                                                                             ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|rval[24]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|rval[24]~DUPLICATE                                                                                                                             ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|rval[25]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|rval[25]~DUPLICATE                                                                                                                             ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|rval[28]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|rval[28]~DUPLICATE                                                                                                                             ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a4                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a4~DUPLICATE                       ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_kvb:wrptr_g1p|parity9                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_kvb:wrptr_g1p|parity9~DUPLICATE                          ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a0                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a0~DUPLICATE                       ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[4]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[4]~DUPLICATE  ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[6]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[6]~DUPLICATE  ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[7]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[7]~DUPLICATE  ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[9]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[9]~DUPLICATE  ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[12] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[12]~DUPLICATE ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|rdptr_g[7]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|rdptr_g[7]~DUPLICATE                                                   ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[3]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[3]~DUPLICATE                                                   ;                  ;                       ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[11]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[11]~DUPLICATE                                                  ;                  ;                       ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[1][7]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[1][7]~DUPLICATE                                                                                              ;                  ;                       ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[2][0]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[2][0]~DUPLICATE                                                                                              ;                  ;                       ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[2][6]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[2][6]~DUPLICATE                                                                                              ;                  ;                       ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[2][9]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[2][9]~DUPLICATE                                                                                              ;                  ;                       ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[2][10]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[2][10]~DUPLICATE                                                                                             ;                  ;                       ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[3][5]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[3][5]~DUPLICATE                                                                                              ;                  ;                       ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[3][19]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|queue[3][19]~DUPLICATE                                                                                             ;                  ;                       ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|rdi                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|rdi~DUPLICATE                                                                                                      ;                  ;                       ;
; system:sys_inst|unit186:CPUUnit|VGA_LATCH[5]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|unit186:CPUUnit|VGA_LATCH[5]~DUPLICATE                                                                                                                             ;                  ;                       ;
; system:sys_inst|unit186:CPUUnit|VGA_LATCH[14]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|unit186:CPUUnit|VGA_LATCH[14]~DUPLICATE                                                                                                                            ;                  ;                       ;
; system:sys_inst|unit186:CPUUnit|VGA_LATCH[19]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|unit186:CPUUnit|VGA_LATCH[19]~DUPLICATE                                                                                                                            ;                  ;                       ;
; system:sys_inst|unit186:CPUUnit|VGA_LATCH[30]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|unit186:CPUUnit|VGA_LATCH[30]~DUPLICATE                                                                                                                            ;                  ;                       ;
; system:sys_inst|vga_ddr_row_col[8]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|vga_ddr_row_col[8]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; system:sys_inst|vga_ddr_row_count[2]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|vga_ddr_row_count[2]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; system:sys_inst|vga_hrzpan[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|vga_hrzpan[0]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; system:sys_inst|vga_hrzpan[1]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|vga_hrzpan[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; system:sys_inst|vga_lnbytecount[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|vga_lnbytecount[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; system:sys_inst|vga_lnbytecount[5]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|vga_lnbytecount[5]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; system:sys_inst|vga_lnbytecount[7]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|vga_lnbytecount[7]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; system:sys_inst|vgatext[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system:sys_inst|vgatext[1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; JOY_CLK    ; PIN_C16       ; QSF Assignment ;
; Location ;                ;              ; JOY_DATA   ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; JOY_LOAD   ; PIN_B16       ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 13898 ( 0.00 % )   ;
;     -- Achieved     ; 0 / 13898 ( 0.00 % )   ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 13887   ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 11      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/Next186_SoC.pin.


+------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                            ;
+-------------------------------------------------------------+---------------------+------+
; Resource                                                    ; Usage               ; %    ;
+-------------------------------------------------------------+---------------------+------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,820 / 9,430       ; 62 % ;
; ALMs needed [=A-B+C]                                        ; 5,820               ;      ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,353 / 9,430       ; 67 % ;
;         [a] ALMs used for LUT logic and registers           ; 1,436               ;      ;
;         [b] ALMs used for LUT logic                         ; 3,844               ;      ;
;         [c] ALMs used for registers                         ; 1,073               ;      ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                   ;      ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 703 / 9,430         ; 7 %  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 170 / 9,430         ; 2 %  ;
;         [a] Due to location constrained logic               ; 10                  ;      ;
;         [b] Due to LAB-wide signal conflicts                ; 86                  ;      ;
;         [c] Due to LAB input limits                         ; 74                  ;      ;
;         [d] Due to virtual I/Os                             ; 0                   ;      ;
;                                                             ;                     ;      ;
; Difficulty packing design                                   ; Low                 ;      ;
;                                                             ;                     ;      ;
; Total LABs:  partially or completely used                   ; 751 / 943           ; 80 % ;
;     -- Logic LABs                                           ; 751                 ;      ;
;     -- Memory LABs (up to half of total LABs)               ; 0                   ;      ;
;                                                             ;                     ;      ;
; Combinational ALUT usage for logic                          ; 8,321               ;      ;
;     -- 7 input functions                                    ; 251                 ;      ;
;     -- 6 input functions                                    ; 2,770               ;      ;
;     -- 5 input functions                                    ; 1,545               ;      ;
;     -- 4 input functions                                    ; 1,207               ;      ;
;     -- <=3 input functions                                  ; 2,548               ;      ;
; Combinational ALUT usage for route-throughs                 ; 733                 ;      ;
; Dedicated logic registers                                   ; 5,299               ;      ;
;     -- By type:                                             ;                     ;      ;
;         -- Primary logic registers                          ; 5,017 / 18,860      ; 27 % ;
;         -- Secondary logic registers                        ; 282 / 18,860        ; 1 %  ;
;     -- By function:                                         ;                     ;      ;
;         -- Design implementation registers                  ; 5,105               ;      ;
;         -- Routing optimization registers                   ; 194                 ;      ;
;                                                             ;                     ;      ;
; Virtual pins                                                ; 0                   ;      ;
; I/O pins                                                    ; 76 / 224            ; 34 % ;
;     -- Clock pins                                           ; 6 / 9               ; 67 % ;
;     -- Dedicated input pins                                 ; 0 / 11              ; 0 %  ;
; I/O registers                                               ; 2                   ;      ;
;                                                             ;                     ;      ;
; Global signals                                              ; 3                   ;      ;
; M10K blocks                                                 ; 71 / 176            ; 40 % ;
; Total MLAB memory bits                                      ; 0                   ;      ;
; Total block memory bits                                     ; 512,202 / 1,802,240 ; 28 % ;
; Total block memory implementation bits                      ; 727,040 / 1,802,240 ; 40 % ;
; Total DSP Blocks                                            ; 5 / 25              ; 20 % ;
; Fractional PLLs                                             ; 1 / 4               ; 25 % ;
; Global clocks                                               ; 2 / 16              ; 13 % ;
; Quadrant clocks                                             ; 0 / 88              ; 0 %  ;
; SERDES Transmitters                                         ; 0 / 68              ; 0 %  ;
; SERDES Receivers                                            ; 0 / 68              ; 0 %  ;
; JTAGs                                                       ; 0 / 1               ; 0 %  ;
; ASMI blocks                                                 ; 0 / 1               ; 0 %  ;
; CRC blocks                                                  ; 0 / 1               ; 0 %  ;
; Remote update blocks                                        ; 0 / 1               ; 0 %  ;
; Impedance control blocks                                    ; 0 / 3               ; 0 %  ;
; Hard Memory Controllers                                     ; 0 / 1               ; 0 %  ;
; Average interconnect usage (total/H/V)                      ; 13% / 13% / 14%     ;      ;
; Peak interconnect usage (total/H/V)                         ; 49% / 48% / 49%     ;      ;
; Maximum fan-out                                             ; 4670                ;      ;
; Highest non-global fan-out                                  ; 551                 ;      ;
; Total fan-out                                               ; 54743               ;      ;
; Average fan-out                                             ; 3.75                ;      ;
+-------------------------------------------------------------+---------------------+------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5820 / 9430 ( 62 % )  ; 0 / 9430 ( 0 % )               ;
; ALMs needed [=A-B+C]                                        ; 5820                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6353 / 9430 ( 67 % )  ; 0 / 9430 ( 0 % )               ;
;         [a] ALMs used for LUT logic and registers           ; 1436                  ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3844                  ; 0                              ;
;         [c] ALMs used for registers                         ; 1073                  ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 703 / 9430 ( 7 % )    ; 0 / 9430 ( 0 % )               ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 170 / 9430 ( 2 % )    ; 0 / 9430 ( 0 % )               ;
;         [a] Due to location constrained logic               ; 10                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 86                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 74                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 751 / 943 ( 80 % )    ; 0 / 943 ( 0 % )                ;
;     -- Logic LABs                                           ; 751                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 8321                  ; 0                              ;
;     -- 7 input functions                                    ; 251                   ; 0                              ;
;     -- 6 input functions                                    ; 2770                  ; 0                              ;
;     -- 5 input functions                                    ; 1545                  ; 0                              ;
;     -- 4 input functions                                    ; 1207                  ; 0                              ;
;     -- <=3 input functions                                  ; 2548                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 733                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 5017 / 18860 ( 27 % ) ; 0 / 18860 ( 0 % )              ;
;         -- Secondary logic registers                        ; 282 / 18860 ( 1 % )   ; 0 / 18860 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 5105                  ; 0                              ;
;         -- Routing optimization registers                   ; 194                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 74                    ; 2                              ;
; I/O registers                                               ; 0                     ; 2                              ;
; Total block memory bits                                     ; 512202                ; 0                              ;
; Total block memory implementation bits                      ; 727040                ; 0                              ;
; M10K block                                                  ; 71 / 176 ( 40 % )     ; 0 / 176 ( 0 % )                ;
; DSP block                                                   ; 5 / 25 ( 20 % )       ; 0 / 25 ( 0 % )                 ;
; Clock enable block                                          ; 0 / 104 ( 0 % )       ; 2 / 104 ( 1 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 272 ( 0 % )       ; 1 / 272 ( < 1 % )              ;
; Fractional PLL                                              ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; PLL Output Counter                                          ; 0 / 36 ( 0 % )        ; 1 / 36 ( 2 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 5430                  ; 0                              ;
;     -- Registered Input Connections                         ; 5337                  ; 0                              ;
;     -- Output Connections                                   ; 20                    ; 5410                           ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 56372                 ; 5448                           ;
;     -- Registered Connections                               ; 22809                 ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 40                    ; 5410                           ;
;     -- hard_block:auto_generated_inst                       ; 5410                  ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 4                     ; 1                              ;
;     -- Output Ports                                         ; 52                    ; 8                              ;
;     -- Bidir Ports                                          ; 20                    ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                  ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; BTN_SOUTH ; V18   ; 4A       ; 51           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; CLOCK_50  ; M9    ; 3B       ; 22           ; 0            ; 0            ; 744                   ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; RX_EXT    ; F10   ; 8A       ; 22           ; 45           ; 17           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ;
; SD_DO     ; L22   ; 5B       ; 54           ; 19           ; 54           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUDIO_L       ; E7    ; 8A       ; 8            ; 45           ; 91           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_R       ; D6    ; 8A       ; 12           ; 45           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; P8    ; 3B       ; 18           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; R6    ; 3A       ; 10           ; 0            ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; T9    ; 3B       ; 19           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; Y9    ; 3B       ; 23           ; 0            ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; P7    ; 3A       ; 14           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; N8    ; 3B       ; 18           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; N6    ; 3A       ; 11           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; U6    ; 3A       ; 12           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; U7    ; 3A       ; 10           ; 0            ; 91           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; V6    ; 3A       ; 12           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; U8    ; 3A       ; 10           ; 0            ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; T8    ; 3A       ; 12           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; W8    ; 3A       ; 11           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; T7    ; 3A       ; 12           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; P9    ; 3B       ; 29           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AA7   ; 3B       ; 18           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; V9    ; 3B       ; 16           ; 0            ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AB11  ; 3B       ; 25           ; 0            ; 34           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AB5   ; 3B       ; 16           ; 0            ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; AB7   ; 3B       ; 18           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; V10   ; 3B       ; 16           ; 0            ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AB6   ; 3B       ; 16           ; 0            ; 91           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; W9    ; 3A       ; 11           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HLLED         ; T18   ; 5A       ; 54           ; 14           ; 43           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SDLED         ; D17   ; 7A       ; 50           ; 45           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_CK         ; M22   ; 5B       ; 54           ; 19           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_DI         ; K17   ; 5B       ; 54           ; 20           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_nCS        ; L17   ; 5B       ; 54           ; 20           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SYLED         ; AB18  ; 4A       ; 38           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TX_EXT        ; L18   ; 5B       ; 54           ; 21           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[0]      ; N1    ; 2A       ; 0            ; 19           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; U1    ; 2A       ; 0            ; 19           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; Y3    ; 2A       ; 0            ; 18           ; 43           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AA2   ; 2A       ; 0            ; 18           ; 77           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; H16   ; 7A       ; 44           ; 45           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[5]      ; R21   ; 5A       ; 54           ; 16           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[0]      ; L2    ; 2A       ; 0            ; 20           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; N2    ; 2A       ; 0            ; 19           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; U2    ; 2A       ; 0            ; 19           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; W2    ; 2A       ; 0            ; 18           ; 60           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; W19   ; 4A       ; 44           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[5]      ; AB22  ; 4A       ; 46           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_HSYNC     ; F7    ; 8A       ; 8            ; 45           ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; H6    ; 8A       ; 8            ; 45           ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; C1    ; 2A       ; 0            ; 21           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; C2    ; 2A       ; 0            ; 21           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; E2    ; 2A       ; 0            ; 20           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; V20   ; 4A       ; 44           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[5]      ; W16   ; 4A       ; 46           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_VSYNC     ; H8    ; 8A       ; 20           ; 45           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+---------------------+-----------------------------+----------------------+------+------------------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Load ; Output Enable Source                                                   ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+---------------------+-----------------------------+----------------------+------+------------------------------------------------------------------------+---------------------+
; DRAM_DQ[0]  ; AA12  ; 3B       ; 29           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]~DUPLICATE (inverted) ; -                   ;
; DRAM_DQ[10] ; U11   ; 3B       ; 24           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2] (inverted)           ; -                   ;
; DRAM_DQ[11] ; R10   ; 3B       ; 25           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2] (inverted)           ; -                   ;
; DRAM_DQ[12] ; R11   ; 3B       ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2] (inverted)           ; -                   ;
; DRAM_DQ[13] ; U12   ; 3B       ; 24           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2] (inverted)           ; -                   ;
; DRAM_DQ[14] ; R12   ; 3B       ; 24           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2] (inverted)           ; -                   ;
; DRAM_DQ[15] ; P12   ; 3B       ; 24           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2] (inverted)           ; -                   ;
; DRAM_DQ[1]  ; Y11   ; 3B       ; 29           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]~DUPLICATE (inverted) ; -                   ;
; DRAM_DQ[2]  ; AA10  ; 3B       ; 22           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]~DUPLICATE (inverted) ; -                   ;
; DRAM_DQ[3]  ; AB10  ; 3B       ; 25           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2] (inverted)           ; -                   ;
; DRAM_DQ[4]  ; Y10   ; 3B       ; 23           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]~DUPLICATE (inverted) ; -                   ;
; DRAM_DQ[5]  ; AA9   ; 3B       ; 22           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]~DUPLICATE (inverted) ; -                   ;
; DRAM_DQ[6]  ; AB8   ; 3B       ; 19           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]~DUPLICATE (inverted) ; -                   ;
; DRAM_DQ[7]  ; AA8   ; 3B       ; 19           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]~DUPLICATE (inverted) ; -                   ;
; DRAM_DQ[8]  ; U10   ; 3B       ; 19           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]~DUPLICATE (inverted) ; -                   ;
; DRAM_DQ[9]  ; T10   ; 3B       ; 23           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]~DUPLICATE (inverted) ; -                   ;
; PS2_CLKA    ; N16   ; 5B       ; 54           ; 18           ; 43           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|rclk      ; -                   ;
; PS2_CLKB    ; K22   ; 5B       ; 54           ; 21           ; 54           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|rclk         ; -                   ;
; PS2_DATA    ; M16   ; 5B       ; 54           ; 18           ; 60           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|rdata     ; -                   ;
; PS2_DATB    ; K21   ; 5B       ; 54           ; 21           ; 37           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|rdata        ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+---------------------+-----------------------------+----------------------+------+------------------------------------------------------------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; 2A       ; 11 / 16 ( 69 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3A       ; 11 / 16 ( 69 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 29 / 32 ( 91 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 6 / 48 ( 13 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 2 / 16 ( 13 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 9 / 16 ( 56 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 2 / 48 ( 4 % )   ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 6 / 32 ( 19 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 271        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 262        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 260        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 230        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 216        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA2      ; 31         ; 2A       ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA8      ; 82         ; 3B       ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA9      ; 89         ; 3B       ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA10     ; 87         ; 3B       ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB6      ; 74         ; 3B       ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB7      ; 81         ; 3B       ; DRAM_DQM[0]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB8      ; 84         ; 3B       ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB11     ; 100        ; 3B       ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 121        ; 4A       ; SYLED                           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 135        ; 4A       ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 268        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 270        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 250        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 240        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C2       ; 18         ; 2A       ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 206        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; AUDIO_R                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D7       ; 276        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 239        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; SDLED                           ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; --       ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; AUDIO_L                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; VGA_HSYNC                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 253        ; 8A       ; RX_EXT                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 233        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; VGA_VSYNC                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 227        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 219        ; 7A       ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; --       ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 257        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 259        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 214        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 212        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ; bidir  ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 178        ; 5B       ; SD_DI                           ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 203        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 183        ; 5B       ; PS2_DATB                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; K22      ; 185        ; 5B       ; PS2_CLKB                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; L1       ; 21         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L2       ; 23         ; 2A       ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 244        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; SD_nCS                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L18      ; 184        ; 5B       ; TX_EXT                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L19      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; SD_DO                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 88         ; 3B       ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; PS2_DATA                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 181        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 175        ; 5B       ; SD_CK                           ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ; 24         ; 2A       ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N2       ; 26         ; 2A       ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N9       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; PS2_CLKA                        ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 171        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 173        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 73         ; 3A       ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P8       ; 78         ; 3B       ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P9       ; 102        ; 3B       ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; --       ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 58         ; 3A       ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R7       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 99         ; 3B       ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R11      ; 101        ; 3B       ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ; 95         ; 3B       ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 161        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 160        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ; input  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T8       ; 68         ; 3A       ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ; 83         ; 3B       ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T10      ; 91         ; 3B       ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 155        ; 5A       ; HLLED                           ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 154        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 156        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U2       ; 27         ; 2A       ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U7       ; 59         ; 3A       ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ; 61         ; 3A       ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 94         ; 3B       ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ; 96         ; 3B       ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ; bidir  ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 69         ; 3A       ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V10      ; 77         ; 3B       ; DRAM_DQM[1]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; BTN_SOUTH                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 131        ; 4A       ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V21      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ; 65         ; 3A       ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W17      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y10      ; 90         ; 3B       ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y11      ; 103        ; 3B       ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                ; Removed Component                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; PLL Reference Clock Select Blocks                                                                                  ;                                                                                                                             ;
;  system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1~PLL_REFCLK_SELECT   ;                                                                                                                             ;
;   --                                                                                                               ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll1~PLL_REFCLK_SELECT   ;
; PLL Reconfiguration Blocks                                                                                         ;                                                                                                                             ;
;  system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1~PLL_RECONFIG        ;                                                                                                                             ;
;   --                                                                                                               ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll1~PLL_RECONFIG        ;
; Fractional PLLs                                                                                                    ;                                                                                                                             ;
;  system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL      ;                                                                                                                             ;
;   --                                                                                                               ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL      ;
; PLL Output Counters                                                                                                ;                                                                                                                             ;
;  system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  ;                                                                                                                             ;
;   --                                                                                                               ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll2~PLL_OUTPUT_COUNTER            ;
;   --                                                                                                               ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll3~PLL_OUTPUT_COUNTER            ;
;   --                                                                                                               ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll4~PLL_OUTPUT_COUNTER            ;
;   --                                                                                                               ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll5~PLL_OUTPUT_COUNTER            ;
;   --                                                                                                               ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll2~PLL_OUTPUT_COUNTER  ;
;   --                                                                                                               ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  ;
; Clock enable blocks                                                                                                ;                                                                                                                             ;
;  system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0 ;                                                                                                                             ;
;   --                                                                                                               ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll3_outclk~CLKENA0           ;
;   --                                                                                                               ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0 ;
;   --                                                                                                               ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0           ;
;   --                                                                                                               ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0 ;
;   --                                                                                                               ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll4_outclk~CLKENA0           ;
;   --                                                                                                               ; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll5_outclk~CLKENA0           ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                             ;                           ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                             ; Integer PLL               ;
;     -- PLL Location                                                                                                         ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                              ; Global Clock              ;
;     -- PLL Bandwidth                                                                                                        ; AUTO                      ;
;     -- Reference Clock Frequency                                                                                            ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                           ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                    ; 300.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                   ; Normal                    ;
;     -- PLL Freq Min Lock                                                                                                    ; N/A                       ;
;     -- PLL Freq Max Lock                                                                                                    ; N/A                       ;
;     -- PLL Enable                                                                                                           ; On                        ;
;     -- PLL Fractional Division                                                                                              ; N/A                       ;
;     -- M Counter                                                                                                            ; 6                         ;
;     -- N Counter                                                                                                            ; 1                         ;
;     -- PLL Refclk Select                                                                                                    ;                           ;
;             -- PLL Refclk Select Location                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                           ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                           ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                              ; N/A                       ;
;             -- CORECLKIN source                                                                                             ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                           ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                            ; N/A                       ;
;             -- RXIQCLKIN source                                                                                             ; N/A                       ;
;             -- CLKIN(0) source                                                                                              ; CLOCK_50~input            ;
;             -- CLKIN(1) source                                                                                              ; N/A                       ;
;             -- CLKIN(2) source                                                                                              ; N/A                       ;
;             -- CLKIN(3) source                                                                                              ; N/A                       ;
;     -- PLL Output Counter                                                                                                   ;                           ;
;         -- system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                       ; 50.0 MHz                  ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X0_Y6_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                       ;
;             -- Duty Cycle                                                                                                   ; 50.0000                   ;
;             -- Phase Shift                                                                                                  ; 0.000000 degrees          ;
;             -- C Counter                                                                                                    ; 6                         ;
;             -- C Counter PH Mux PRST                                                                                        ; 0                         ;
;             -- C Counter PRST                                                                                               ; 1                         ;
;                                                                                                                             ;                           ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                       ; Library Name ;
+--------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Next186_SoC                                                 ; 5820.0 (0.5)         ; 6352.0 (0.5)                     ; 702.0 (0.0)                                       ; 170.0 (0.0)                      ; 0.0 (0.0)            ; 8321 (1)            ; 5299 (0)                  ; 2 (2)         ; 512202            ; 71    ; 5          ; 76   ; 0            ; |Next186_SoC                                                                                                                                                              ; work         ;
;    |dd_buf:sdrclk_buf|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|dd_buf:sdrclk_buf                                                                                                                                            ; work         ;
;       |altddio_out:ALTDDIO_OUT_component|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component                                                                                                          ; work         ;
;          |ddio_out_b2j:auto_generated|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated                                                                              ; work         ;
;    |system:sys_inst|                                         ; 5819.5 (301.7)       ; 6351.5 (330.3)                   ; 702.0 (39.0)                                      ; 170.0 (10.4)                     ; 0.0 (0.0)            ; 8320 (515)          ; 5299 (322)                ; 0 (0)         ; 512202            ; 71    ; 5          ; 0    ; 0            ; |Next186_SoC|system:sys_inst                                                                                                                                              ; work         ;
;       |DSP32:DSP32_inst|                                     ; 321.2 (301.9)        ; 338.2 (311.2)                    ; 20.8 (13.2)                                       ; 3.9 (3.9)                        ; 0.0 (0.0)            ; 494 (466)           ; 137 (90)                  ; 0 (0)         ; 41232             ; 6     ; 3          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst                                                                                                                             ; work         ;
;          |instrmem:Code|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code                                                                                                               ; work         ;
;             |altsyncram:altsyncram_component|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component                                                                               ; work         ;
;                |altsyncram_3i12:auto_generated|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_3i12:auto_generated                                                ; work         ;
;          |qdsp:qbus|                                         ; 19.3 (0.0)           ; 27.0 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 47 (0)                    ; 0 (0)         ; 272               ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus                                                                                                                   ; work         ;
;             |dcfifo:dcfifo_component|                        ; 19.3 (0.0)           ; 27.0 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 47 (0)                    ; 0 (0)         ; 272               ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component                                                                                           ; work         ;
;                |dcfifo_qsk1:auto_generated|                  ; 19.3 (5.3)           ; 27.0 (7.6)                       ; 7.7 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (4)              ; 47 (15)                   ; 0 (0)         ; 272               ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated                                                                ; work         ;
;                   |a_graycounter_5ub:wrptr_g1p|              ; 4.0 (4.0)            ; 6.1 (6.1)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|a_graycounter_5ub:wrptr_g1p                                    ; work         ;
;                   |a_graycounter_9g6:rdptr_g1p|              ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|a_graycounter_9g6:rdptr_g1p                                    ; work         ;
;                   |alt_synch_pipe_4u7:rs_dgwp|               ; 2.1 (0.0)            ; 4.3 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_4u7:rs_dgwp                                     ; work         ;
;                      |dffpipe_uu8:dffpipe10|                 ; 2.1 (2.1)            ; 4.3 (4.3)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_4u7:rs_dgwp|dffpipe_uu8:dffpipe10               ; work         ;
;                   |alt_synch_pipe_5u7:ws_dgrp|               ; 2.1 (0.0)            ; 3.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_5u7:ws_dgrp                                     ; work         ;
;                      |dffpipe_vu8:dffpipe13|                 ; 2.1 (2.1)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|alt_synch_pipe_5u7:ws_dgrp|dffpipe_vu8:dffpipe13               ; work         ;
;                   |altsyncram_i671:fifo_ram|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 272               ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|altsyncram_i671:fifo_ram                                       ; work         ;
;                   |cmpr_tu5:rdempty_eq_comp|                 ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|cmpr_tu5:rdempty_eq_comp                                       ; work         ;
;                   |cmpr_tu5:wrfull_eq_comp|                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|cmpr_tu5:wrfull_eq_comp                                        ; work         ;
;          |regs:DSRegs|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs                                                                                                                 ; work         ;
;             |altsyncram:r_rtl_0|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0                                                                                              ; work         ;
;                |altsyncram_a3k1:auto_generated|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated                                                               ; work         ;
;             |altsyncram:r_rtl_1|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1                                                                                              ; work         ;
;                |altsyncram_a3k1:auto_generated|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_a3k1:auto_generated                                                               ; work         ;
;             |datamem16:RdRegs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs                                                                                                ; work         ;
;                |altsyncram:altsyncram_component|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component                                                                ; work         ;
;                   |altsyncram_afq1:auto_generated|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_afq1:auto_generated                                 ; work         ;
;       |KB_Mouse_8042:KB_Mouse|                               ; 58.1 (35.7)          ; 62.1 (39.8)                      ; 4.9 (4.5)                                         ; 0.9 (0.5)                        ; 0.0 (0.0)            ; 96 (54)             ; 91 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse                                                                                                                       ; work         ;
;          |PS2Interface:Keyboard|                             ; 11.5 (11.5)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 21 (21)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard                                                                                                 ; work         ;
;          |PS2Interface:Mouse|                                ; 10.8 (10.8)          ; 11.1 (11.1)                      ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse                                                                                                    ; work         ;
;       |PIC_8259:PIC|                                         ; 13.0 (13.0)          ; 14.2 (14.2)                      ; 2.0 (2.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 19 (19)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|PIC_8259:PIC                                                                                                                                 ; work         ;
;       |SDRAM_16bit:SDR|                                      ; 88.5 (88.5)          ; 105.7 (105.7)                    ; 19.2 (19.2)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 114 (114)           ; 182 (182)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR                                                                                                                              ; work         ;
;       |UART_8250:UART|                                       ; 130.1 (34.8)         ; 154.5 (36.3)                     ; 28.2 (1.8)                                        ; 3.8 (0.3)                        ; 0.0 (0.0)            ; 164 (44)            ; 217 (29)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART                                                                                                                               ; work         ;
;          |q16:rs232_rd|                                      ; 41.5 (0.0)           ; 57.5 (0.0)                       ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 109 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd                                                                                                                  ; work         ;
;             |dcfifo:dcfifo_component|                        ; 41.5 (0.0)           ; 57.5 (0.0)                       ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 109 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component                                                                                          ; work         ;
;                |dcfifo_gll1:auto_generated|                  ; 41.5 (10.9)          ; 57.5 (15.9)                      ; 16.0 (5.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (5)              ; 109 (34)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated                                                               ; work         ;
;                   |a_graycounter_ivb:wrptr_g1p|              ; 9.0 (9.0)            ; 10.4 (10.4)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p                                   ; work         ;
;                   |a_graycounter_mh6:rdptr_g1p|              ; 9.0 (9.0)            ; 10.4 (10.4)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_mh6:rdptr_g1p                                   ; work         ;
;                   |alt_synch_pipe_hv7:rs_dgwp|               ; 4.5 (0.0)            ; 8.5 (0.0)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_hv7:rs_dgwp                                    ; work         ;
;                      |dffpipe_b09:dffpipe12|                 ; 4.5 (4.5)            ; 8.5 (8.5)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_hv7:rs_dgwp|dffpipe_b09:dffpipe12              ; work         ;
;                   |alt_synch_pipe_iv7:ws_dgrp|               ; 4.7 (0.0)            ; 8.6 (0.0)                        ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_iv7:ws_dgrp                                    ; work         ;
;                      |dffpipe_f09:dffpipe15|                 ; 4.7 (4.7)            ; 8.6 (8.6)                        ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_iv7:ws_dgrp|dffpipe_f09:dffpipe15              ; work         ;
;                   |altsyncram_c671:fifo_ram|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|altsyncram_c671:fifo_ram                                      ; work         ;
;                   |cmpr_a06:rdempty_eq_comp|                 ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|cmpr_a06:rdempty_eq_comp                                      ; work         ;
;                   |cmpr_a06:wrfull_eq_comp|                  ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|cmpr_a06:wrfull_eq_comp                                       ; work         ;
;          |q1:rs232_wr|                                       ; 5.8 (5.8)            ; 9.3 (9.3)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr                                                                                                                   ; work         ;
;          |rs232_phy:rs232_phy_inst|                          ; 48.1 (48.1)          ; 51.4 (51.4)                      ; 6.8 (6.8)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 64 (64)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst                                                                                                      ; work         ;
;       |VGA_CRT:crt|                                          ; 31.9 (31.9)          ; 38.6 (38.6)                      ; 8.4 (8.4)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 40 (40)             ; 71 (71)                   ; 0 (0)         ; 200               ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_CRT:crt                                                                                                                                  ; work         ;
;          |altsyncram:store_rtl_0|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 200               ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0                                                                                                           ; work         ;
;             |altsyncram_80n1:auto_generated|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 200               ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0|altsyncram_80n1:auto_generated                                                                            ; work         ;
;       |VGA_DAC:dac|                                          ; 183.4 (183.4)        ; 208.2 (208.2)                    ; 34.8 (34.8)                                       ; 10.0 (10.0)                      ; 0.0 (0.0)            ; 230 (230)           ; 310 (310)                 ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac                                                                                                                                  ; work         ;
;          |DAC_SRAM:vga_dac|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component                                                                                 ; work         ;
;                |altsyncram_7mj2:auto_generated|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_7mj2:auto_generated                                                  ; work         ;
;       |VGA_GC:gc|                                            ; 23.2 (23.2)          ; 25.2 (25.2)                      ; 3.7 (3.7)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 34 (34)             ; 38 (38)                   ; 0 (0)         ; 72                ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_GC:gc                                                                                                                                    ; work         ;
;          |altsyncram:store_rtl_0|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 72                ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0                                                                                                             ; work         ;
;             |altsyncram_atm1:auto_generated|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 72                ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0|altsyncram_atm1:auto_generated                                                                              ; work         ;
;       |VGA_SC:sc|                                            ; 5.7 (5.7)            ; 8.3 (8.3)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_SC:sc                                                                                                                                    ; work         ;
;       |VGA_SG:VGA|                                           ; 19.1 (19.1)          ; 20.8 (20.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_SG:VGA                                                                                                                                   ; work         ;
;       |cache_controller:cache_ctl|                           ; 1335.3 (1335.3)      ; 1517.2 (1517.2)                  ; 222.4 (222.4)                                     ; 40.5 (40.5)                      ; 0.0 (0.0)            ; 1720 (1720)         ; 1777 (1777)               ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl                                                                                                                   ; work         ;
;          |cache:cache_mem|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component                                                                   ; work         ;
;                |altsyncram_79t2:auto_generated|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated                                    ; work         ;
;       |dcm:dcm_system|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm:dcm_system                                                                                                                               ; work         ;
;          |altpll:altpll_component|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm:dcm_system|altpll:altpll_component                                                                                                       ; work         ;
;             |dcm_altpll:auto_generated|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated                                                                             ; work         ;
;       |fifo:vga_fifo|                                        ; 49.6 (0.0)           ; 64.5 (0.0)                       ; 14.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 116 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 49.6 (0.0)           ; 64.5 (0.0)                       ; 14.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 116 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_8pl1:auto_generated|                     ; 49.6 (13.4)          ; 64.5 (17.2)                      ; 14.9 (3.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (17)             ; 116 (32)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated                                                   ; work         ;
;                |a_gray2bin_g9b:wrptr_g_gray2bin|             ; 2.1 (2.1)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_g9b:ws_dgrp_gray2bin|             ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_8ub:wrptr_g1p|                 ; 7.7 (7.7)            ; 9.2 (9.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_8ub:wrptr_g1p                       ; work         ;
;                |a_graycounter_dg6:rdptr_g1p|                 ; 9.0 (9.0)            ; 10.6 (10.6)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_dg6:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_8u7:rs_dgwp|                  ; 3.7 (0.0)            ; 7.4 (0.0)                        ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp                        ; work         ;
;                   |dffpipe_2v8:dffpipe12|                    ; 3.7 (3.7)            ; 7.4 (7.4)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe12  ; work         ;
;                |alt_synch_pipe_9u7:ws_dgrp|                  ; 4.0 (0.0)            ; 6.0 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp                        ; work         ;
;                   |dffpipe_3v8:dffpipe17|                    ; 4.0 (4.0)            ; 6.0 (6.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe17  ; work         ;
;                |altsyncram_n671:fifo_ram|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|altsyncram_n671:fifo_ram                          ; work         ;
;                |cmpr_1v5:rdempty_eq_comp|                    ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|cmpr_1v5:rdempty_eq_comp                          ; work         ;
;                |cmpr_1v5:wrfull_eq_comp|                     ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|cmpr_1v5:wrfull_eq_comp                           ; work         ;
;                |cntr_aed:cntr_b|                             ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|cntr_aed:cntr_b                                   ; work         ;
;                |dffpipe_1v8:ws_brp|                          ; 1.4 (1.4)            ; 2.3 (2.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|dffpipe_1v8:ws_brp                                ; work         ;
;                |dffpipe_909:ws_bwp|                          ; 1.7 (1.7)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|dffpipe_909:ws_bwp                                ; work         ;
;       |i2c_master_byte:i2cmb|                                ; 21.6 (21.6)          ; 25.7 (25.7)                      ; 4.2 (4.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 37 (37)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb                                                                                                                        ; work         ;
;       |opl3:opl3_inst|                                       ; 1138.5 (15.7)        ; 1223.7 (18.6)                    ; 104.7 (2.8)                                       ; 19.5 (0.0)                       ; 0.0 (0.0)            ; 1680 (33)           ; 783 (20)                  ; 0 (0)         ; 216602            ; 30    ; 1          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst                                                                                                                               ; work         ;
;          |NextZ80:Z80|                                       ; 686.6 (264.5)        ; 746.1 (275.5)                    ; 75.5 (11.0)                                       ; 16.0 (0.1)                       ; 0.0 (0.0)            ; 986 (395)           ; 397 (41)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80                                                                                                                   ; work         ;
;             |ALU16:CPU_ALU16|                                ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16                                                                                                   ; work         ;
;             |ALU8:CPU_ALU8|                                  ; 151.6 (146.6)        ; 150.4 (145.9)                    ; 0.4 (0.9)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 233 (224)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8                                                                                                     ; work         ;
;                |daa:daa_adjust|                              ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|daa:daa_adjust                                                                                      ; work         ;
;             |Z80Reg:CPU_REGS|                                ; 262.4 (83.8)         ; 312.2 (95.6)                     ; 64.1 (14.5)                                       ; 14.3 (2.8)                       ; 0.0 (0.0)            ; 342 (143)           ; 356 (70)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS                                                                                                   ; work         ;
;                |RAM16X8D_regs:regs_hi|                       ; 86.0 (86.0)          ; 104.9 (104.9)                    ; 25.7 (25.7)                                       ; 6.8 (6.8)                        ; 0.0 (0.0)            ; 95 (95)             ; 140 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi                                                                             ; work         ;
;                |RAM16X8D_regs:regs_lo|                       ; 86.3 (86.3)          ; 105.4 (105.4)                    ; 23.9 (23.9)                                       ; 4.8 (4.8)                        ; 0.0 (0.0)            ; 94 (94)             ; 146 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo                                                                             ; work         ;
;                |RegSelect:WSelectR|                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectR                                                                                ; work         ;
;                |RegSelect:WSelectW|                          ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW                                                                                ; work         ;
;          |opl3_in:in_queue|                                  ; 43.5 (0.0)           ; 55.2 (0.0)                       ; 11.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 113 (0)                   ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                        ; 43.5 (0.0)           ; 55.2 (0.0)                       ; 11.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 113 (0)                   ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component                                                                                      ; work         ;
;                |dcfifo_8vk1:auto_generated|                  ; 43.5 (11.7)          ; 55.2 (14.1)                      ; 11.7 (2.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (5)              ; 113 (34)                  ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated                                                           ; work         ;
;                   |a_graycounter_ivb:wrptr_g1p|              ; 9.0 (9.0)            ; 11.6 (11.6)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_ivb:wrptr_g1p                               ; work         ;
;                   |a_graycounter_mh6:rdptr_g1p|              ; 9.3 (9.3)            ; 10.1 (10.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p                               ; work         ;
;                   |alt_synch_pipe_lv7:rs_dgwp|               ; 4.3 (0.0)            ; 6.5 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp                                ; work         ;
;                      |dffpipe_g09:dffpipe6|                  ; 4.3 (4.3)            ; 6.5 (6.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp|dffpipe_g09:dffpipe6           ; work         ;
;                   |alt_synch_pipe_mv7:ws_dgrp|               ; 5.1 (0.0)            ; 8.4 (0.0)                        ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp                                ; work         ;
;                      |dffpipe_h09:dffpipe9|                  ; 5.1 (5.1)            ; 8.4 (8.4)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe9           ; work         ;
;                   |altsyncram_l151:fifo_ram|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|altsyncram_l151:fifo_ram                                  ; work         ;
;                   |cmpr_a06:rdempty_eq_comp|                 ; 2.1 (2.1)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|cmpr_a06:rdempty_eq_comp                                  ; work         ;
;                   |cmpr_a06:wrfull_eq_comp|                  ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|cmpr_a06:wrfull_eq_comp                                   ; work         ;
;          |opl3_mem:ram_inst|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component                                                                             ; work         ;
;                |altsyncram_r2s2:auto_generated|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated                                              ; work         ;
;          |opl3seq:opl3seq_inst|                              ; 392.7 (386.7)        ; 403.8 (397.3)                    ; 14.7 (14.2)                                       ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 608 (596)           ; 253 (252)                 ; 0 (0)         ; 140826            ; 21    ; 1          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst                                                                                                          ; work         ;
;             |altsyncram:lfo_am_table_rtl_0|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1050              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0                                                                            ; work         ;
;                |altsyncram_sed1:auto_generated|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1050              ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0|altsyncram_sed1:auto_generated                                             ; work         ;
;             |sampler:sampler_inst|                           ; 6.0 (6.0)            ; 6.5 (6.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 1 (1)                     ; 0 (0)         ; 139776            ; 20    ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst                                                                                     ; work         ;
;                |altsyncram:exp_tab_rtl_0|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 86528             ; 13    ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0                                                            ; work         ;
;                   |altsyncram_qgd1:auto_generated|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 86528             ; 13    ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_qgd1:auto_generated                             ; work         ;
;                |altsyncram:sin_tab_rtl_0|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 53248             ; 7     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0                                                            ; work         ;
;                   |altsyncram_kgd1:auto_generated|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 53248             ; 7     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_kgd1:auto_generated                             ; work         ;
;       |seg_map:seg_mapper|                                   ; 112.7 (112.7)        ; 118.4 (118.4)                    ; 16.2 (16.2)                                       ; 10.5 (10.5)                      ; 0.0 (0.0)            ; 121 (121)           ; 160 (160)                 ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|seg_map:seg_mapper                                                                                                                           ; work         ;
;          |altsyncram:map_rtl_0|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0                                                                                                      ; work         ;
;             |altsyncram_s1s1:auto_generated|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0|altsyncram_s1s1:auto_generated                                                                       ; work         ;
;       |soundwave:sound_gen|                                  ; 203.0 (120.0)        ; 221.4 (120.3)                    ; 20.9 (2.8)                                        ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 328 (201)           ; 334 (150)                 ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen                                                                                                                          ; work         ;
;          |sndfifo:sndfifo_inst|                              ; 83.0 (0.0)           ; 101.1 (0.0)                      ; 18.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 184 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|                        ; 83.0 (0.0)           ; 101.1 (0.0)                      ; 18.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 184 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_dlm1:auto_generated|                  ; 83.0 (23.4)          ; 101.1 (24.4)                     ; 18.1 (0.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (30)            ; 184 (42)                  ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_rab:rdptr_g_gray2bin|          ; 3.1 (3.1)            ; 5.4 (5.4)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_rab:rs_dgwp_gray2bin|          ; 3.2 (3.2)            ; 3.6 (3.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                  ; work         ;
;                   |a_gray2bin_rab:wrptr_g_gray2bin|          ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_gray2bin_rab:wrptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_rab:ws_dgrp_gray2bin|          ; 3.0 (3.0)            ; 3.9 (3.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_gray2bin_rab:ws_dgrp_gray2bin                  ; work         ;
;                   |a_graycounter_kvb:wrptr_g1p|              ; 9.1 (9.1)            ; 10.9 (10.9)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_kvb:wrptr_g1p                      ; work         ;
;                   |a_graycounter_oh6:rdptr_g1p|              ; 9.8 (9.8)            ; 12.2 (12.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_jv7:rs_dgwp|               ; 6.9 (0.0)            ; 10.1 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp                       ; work         ;
;                      |dffpipe_d09:dffpipe13|                 ; 6.9 (6.9)            ; 10.1 (10.1)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe13 ; work         ;
;                   |alt_synch_pipe_kv7:ws_dgrp|               ; 6.6 (0.0)            ; 9.4 (0.0)                        ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_kv7:ws_dgrp                       ; work         ;
;                      |dffpipe_e09:dffpipe16|                 ; 6.6 (6.6)            ; 9.4 (9.4)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe16 ; work         ;
;                   |altsyncram_a971:fifo_ram|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|altsyncram_a971:fifo_ram                         ; work         ;
;                   |cmpr_c06:rdempty_eq_comp|                 ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|cmpr_c06:rdempty_eq_comp                         ; work         ;
;                   |cmpr_c06:wrfull_eq_comp|                  ; 2.1 (2.1)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|cmpr_c06:wrfull_eq_comp                          ; work         ;
;                   |dffpipe_c09:rs_brp|                       ; 2.7 (2.7)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:rs_brp                               ; work         ;
;                   |dffpipe_c09:rs_bwp|                       ; 2.3 (2.3)            ; 3.2 (3.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:rs_bwp                               ; work         ;
;                   |dffpipe_c09:ws_brp|                       ; 2.9 (2.9)            ; 3.4 (3.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:ws_brp                               ; work         ;
;                   |dffpipe_c09:ws_bwp|                       ; 2.3 (2.3)            ; 3.6 (3.6)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|dffpipe_c09:ws_bwp                               ; work         ;
;       |sr_font:VGA_FONT|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component                                                                                             ; work         ;
;             |altsyncram_ujl2:auto_generated|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_ujl2:auto_generated                                                              ; work         ;
;       |timer_8253:timer|                                     ; 115.5 (21.1)         ; 124.1 (21.6)                     ; 10.6 (0.6)                                        ; 2.0 (0.1)                        ; 0.0 (0.0)            ; 188 (32)            ; 103 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|timer_8253:timer                                                                                                                             ; work         ;
;          |counter:counter0|                                  ; 48.3 (48.3)          ; 52.7 (52.7)                      ; 5.0 (5.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 78 (78)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0                                                                                                            ; work         ;
;          |counter:counter2|                                  ; 46.1 (46.1)          ; 49.7 (49.7)                      ; 5.0 (5.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 78 (78)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter2                                                                                                            ; work         ;
;       |unit186:CPUUnit|                                      ; 1667.4 (153.4)       ; 1750.6 (172.7)                   ; 142.7 (19.9)                                      ; 59.5 (0.6)                       ; 0.0 (0.0)            ; 2421 (301)          ; 544 (37)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit                                                                                                                              ; work         ;
;          |BIU186_32bSync_2T_DelayRead:BIU|                   ; 168.2 (168.2)        ; 200.0 (200.0)                    ; 37.7 (37.7)                                       ; 5.8 (5.8)                        ; 0.0 (0.0)            ; 255 (255)           ; 178 (178)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU                                                                                              ; work         ;
;          |Next186_CPU:cpu|                                   ; 1345.8 (739.8)       ; 1377.9 (767.9)                   ; 85.1 (43.3)                                       ; 53.0 (15.2)                      ; 0.0 (0.0)            ; 1865 (1087)         ; 329 (96)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu                                                                                                              ; work         ;
;             |Next186_ALU:ALU16|                              ; 217.6 (217.6)        ; 224.3 (224.3)                    ; 15.2 (15.2)                                       ; 8.4 (8.4)                        ; 0.0 (0.0)            ; 311 (311)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16                                                                                            ; work         ;
;             |Next186_EA:EA|                                  ; 66.8 (66.8)          ; 66.3 (66.3)                      ; 3.8 (3.8)                                         ; 4.3 (4.3)                        ; 0.0 (0.0)            ; 114 (114)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA                                                                                                ; work         ;
;             |Next186_Regs:REGS|                              ; 321.6 (321.6)        ; 319.3 (319.3)                    ; 22.8 (22.8)                                       ; 25.1 (25.1)                      ; 0.0 (0.0)            ; 353 (353)           ; 233 (233)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS                                                                                            ; work         ;
+--------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; DRAM_ADDR[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQM[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQM[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VSYNC     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HSYNC     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HLLED         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDLED         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SYLED         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_L       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_R       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_nCS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_CK         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_DI         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TX_EXT        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLKA      ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DATA      ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLKB      ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DATB      ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SD_DO         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; RX_EXT        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_SOUTH     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                 ;
+----------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                              ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------+-------------------+---------+
; DRAM_DQ[0]                                                                       ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[0]                               ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                       ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[1]                               ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                       ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[2]                               ; 1                 ; 0       ;
; DRAM_DQ[3]                                                                       ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[3]~feeder                        ; 1                 ; 0       ;
; DRAM_DQ[4]                                                                       ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[4]~feeder                        ; 1                 ; 0       ;
; DRAM_DQ[5]                                                                       ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[5]~feeder                        ; 1                 ; 0       ;
; DRAM_DQ[6]                                                                       ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[6]~feeder                        ; 1                 ; 0       ;
; DRAM_DQ[7]                                                                       ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[7]                               ; 1                 ; 0       ;
; DRAM_DQ[8]                                                                       ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[8]                               ; 1                 ; 0       ;
; DRAM_DQ[9]                                                                       ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[9]                               ; 1                 ; 0       ;
; DRAM_DQ[10]                                                                      ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[10]~feeder                       ; 1                 ; 0       ;
; DRAM_DQ[11]                                                                      ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[11]~feeder                       ; 1                 ; 0       ;
; DRAM_DQ[12]                                                                      ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[12]~feeder                       ; 1                 ; 0       ;
; DRAM_DQ[13]                                                                      ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[13]                              ; 1                 ; 0       ;
; DRAM_DQ[14]                                                                      ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[14]~feeder                       ; 1                 ; 0       ;
; DRAM_DQ[15]                                                                      ;                   ;         ;
;      - system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[15]                              ; 0                 ; 0       ;
; PS2_CLKA                                                                         ;                   ;         ;
;      - system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|s_ps2_clk~0  ; 1                 ; 0       ;
; PS2_DATA                                                                         ;                   ;         ;
;      - system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|s_ps2_data~0 ; 0                 ; 0       ;
; PS2_CLKB                                                                         ;                   ;         ;
;      - system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|s_ps2_clk~0     ; 1                 ; 0       ;
; PS2_DATB                                                                         ;                   ;         ;
;      - system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|s_ps2_data~0    ; 1                 ; 0       ;
; CLOCK_50                                                                         ;                   ;         ;
; SD_DO                                                                            ;                   ;         ;
;      - system:sys_inst|SDI[0]                                                    ; 1                 ; 0       ;
; RX_EXT                                                                           ;                   ;         ;
;      - system:sys_inst|s_RS232_DCE_RXD                                           ; 0                 ; 0       ;
;      - system:sys_inst|RX~0                                                      ; 0                 ; 0       ;
; BTN_SOUTH                                                                        ;                   ;         ;
;      - system:sys_inst|always1~3                                                 ; 1                 ; 0       ;
+----------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                       ; Location                  ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                   ; PIN_M9                    ; 743     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; system:sys_inst|ComSel[0]~0                                                                                                                ; LABCELL_X24_Y21_N21       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|always2~0                                                                                                 ; MLABCELL_X13_Y20_N18      ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|comb~1                                                                                                    ; LABCELL_X17_Y21_N21       ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|comb~56                                                                                                   ; MLABCELL_X13_Y20_N0       ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|comb~57                                                                                                   ; LABCELL_X10_Y20_N48       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|dwin1[2]~0                                                                                                ; MLABCELL_X13_Y20_N6       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|dwin[2]~1                                                                                                 ; MLABCELL_X13_Y19_N45      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|extwrite                                                                                                  ; MLABCELL_X13_Y20_N9       ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|lodata[0]~0                                                                                               ; LABCELL_X12_Y21_N3        ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|altsyncram_i671:fifo_ram|q_b[16]             ; M10K_X11_Y23_N0           ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|cmpr_tu5:rdempty_eq_comp|aneb_result_wire[0] ; LABCELL_X12_Y23_N15       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|valid_wrreq                                  ; LABCELL_X12_Y25_N45       ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|rp[1]~0                                                                                                   ; LABCELL_X14_Y20_N6        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|DSP32:DSP32_inst|wp[0]~0                                                                                                   ; MLABCELL_X13_Y20_N15      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|FifoStart                                                                                                                  ; FF_X17_Y15_N44            ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|GPIOState[4]~0                                                                                                             ; LABCELL_X35_Y10_N39       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|data[7]~2                                                                     ; LABCELL_X25_Y22_N39       ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|data[7]~2                                                                        ; LABCELL_X17_Y22_N18       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|always0~0                                                                                           ; LABCELL_X25_Y22_N33       ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|clkdiv128[7]                                                                                        ; FF_X26_Y22_N50            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|cmdbyte[1]~1                                                                                        ; LABCELL_X25_Y23_N24       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|cnt100us[3]~0                                                                                       ; LABCELL_X24_Y23_N39       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|s_data[7]~0                                                                                         ; LABCELL_X19_Y20_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|wr_data[1]~2                                                                                        ; LABCELL_X10_Y26_N6        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|wr_kb~0                                                                                             ; LABCELL_X25_Y23_N42       ; 22      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|Mux5~4                                                                                                                     ; MLABCELL_X18_Y20_N9       ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|NMIonIORQ_HI[15]~0                                                                                                         ; LABCELL_X44_Y19_N45       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|NMIonIORQ_LO[15]~0                                                                                                         ; LABCELL_X44_Y19_N3        ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|PIC_8259:PIC|IMR[3]~0                                                                                                      ; LABCELL_X25_Y21_N57       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|PIC_8259:PIC|IMR[4]~1                                                                                                      ; LABCELL_X25_Y21_N6        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|PIC_8259:PIC|ivect[4]~2                                                                                                    ; MLABCELL_X45_Y19_N48      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|RTC[3]~0                                                                                                                   ; MLABCELL_X28_Y28_N21      ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|RTC[3]~1                                                                                                                   ; MLABCELL_X28_Y28_N12      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDI[4]~0                                                                                                                   ; MLABCELL_X42_Y19_N42      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|STATE.101                                                                                                  ; FF_X17_Y11_N20            ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|Selector13~1                                                                                               ; MLABCELL_X18_Y11_N48      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|Selector23~1                                                                                               ; LABCELL_X19_Y12_N42       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|Selector23~2                                                                                               ; LABCELL_X19_Y12_N39       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|Selector5~0                                                                                                ; LABCELL_X19_Y11_N45       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|actLine~65                                                                                                 ; LABCELL_X16_Y12_N21       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|actLine~67                                                                                                 ; MLABCELL_X18_Y12_N0       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|actLine~68                                                                                                 ; MLABCELL_X18_Y11_N3       ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|actLine~69                                                                                                 ; MLABCELL_X18_Y11_N12      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|linAddr[12]~0                                                                                              ; LABCELL_X19_Y11_N54       ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]                                                                                          ; FF_X26_Y1_N32             ; 7       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]~DUPLICATE                                                                                ; FF_X26_Y1_N31             ; 9       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_DQM[0]~0                                                                                               ; LABCELL_X19_Y11_N3        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|IER[3]~0                                                                                                    ; LABCELL_X19_Y19_N3        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|IIR[2]~5                                                                                                    ; LABCELL_X20_Y25_N21       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|div[11]~1                                                                                                   ; LABCELL_X19_Y19_N0        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|div[7]~0                                                                                                    ; MLABCELL_X23_Y20_N3       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|valid_rdreq~0                               ; LABCELL_X19_Y26_N54       ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|valid_wrreq~0                               ; LABCELL_X16_Y26_N24       ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|q1:rs232_wr|dout[7]~0                                                                                       ; LABCELL_X20_Y25_N48       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal0~6                                                                           ; MLABCELL_X18_Y21_N15      ; 33      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal3~1                                                                           ; LABCELL_X17_Y25_N18       ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|rdata1[4]~1                                                                        ; LABCELL_X16_Y25_N6        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|rdata[7]~1                                                                         ; LABCELL_X16_Y25_N51       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|sample[3]~0                                                                        ; LABCELL_X16_Y25_N0        ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|wdata1[7]~0                                                                        ; LABCELL_X17_Y25_N9        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|Decoder0~0                                                                                                     ; LABCELL_X43_Y16_N39       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|Decoder0~10                                                                                                    ; LABCELL_X43_Y16_N21       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|Decoder0~11                                                                                                    ; LABCELL_X43_Y16_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|Decoder0~12                                                                                                    ; LABCELL_X43_Y16_N3        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|Decoder0~2                                                                                                     ; LABCELL_X43_Y16_N15       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|Decoder0~4                                                                                                     ; LABCELL_X43_Y16_N27       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|Decoder0~5                                                                                                     ; LABCELL_X43_Y16_N30       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|Decoder0~6                                                                                                     ; LABCELL_X43_Y16_N12       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|Decoder0~7                                                                                                     ; LABCELL_X43_Y16_N42       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|Decoder0~8                                                                                                     ; LABCELL_X43_Y16_N48       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|Decoder0~9                                                                                                     ; LABCELL_X43_Y16_N51       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|idx_buf[0]~0                                                                                                   ; LABCELL_X43_Y18_N51       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_CRT:crt|store~0                                                                                                        ; LABCELL_X43_Y16_N54       ; 10      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|Decoder0~3                                                                                                     ; LABCELL_X24_Y27_N51       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|Decoder0~4                                                                                                     ; MLABCELL_X23_Y25_N48      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|Decoder0~5                                                                                                     ; LABCELL_X24_Y27_N21       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|attrib[7]~0                                                                                                    ; LABCELL_X24_Y29_N57       ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|comb~0                                                                                                         ; MLABCELL_X23_Y23_N18      ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|dout[0]~2                                                                                                      ; MLABCELL_X23_Y21_N12      ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~126                                                                                                     ; MLABCELL_X23_Y25_N33      ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~127                                                                                                     ; LABCELL_X24_Y29_N27       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~128                                                                                                     ; LABCELL_X24_Y27_N54       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~129                                                                                                     ; LABCELL_X24_Y29_N36       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~130                                                                                                     ; LABCELL_X24_Y27_N48       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~131                                                                                                     ; LABCELL_X24_Y29_N24       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~132                                                                                                     ; LABCELL_X25_Y27_N42       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~133                                                                                                     ; LABCELL_X24_Y29_N3        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~134                                                                                                     ; LABCELL_X24_Y29_N39       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~135                                                                                                     ; LABCELL_X24_Y27_N27       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~136                                                                                                     ; LABCELL_X24_Y27_N39       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~137                                                                                                     ; LABCELL_X24_Y29_N45       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~138                                                                                                     ; LABCELL_X25_Y27_N3        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~139                                                                                                     ; LABCELL_X24_Y27_N18       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~140                                                                                                     ; LABCELL_X25_Y27_N36       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|egapal~141                                                                                                     ; LABCELL_X24_Y29_N15       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|index[9]~0                                                                                                     ; LABCELL_X21_Y24_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|mask[7]~0                                                                                                      ; MLABCELL_X23_Y23_N51      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|store~269                                                                                                      ; LABCELL_X24_Y27_N30       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|store~270                                                                                                      ; LABCELL_X24_Y27_N33       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_DAC:dac|store~271                                                                                                      ; LABCELL_X24_Y27_N45       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_GC:gc|Decoder0~0                                                                                                       ; MLABCELL_X42_Y18_N21      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_GC:gc|Decoder0~1                                                                                                       ; MLABCELL_X42_Y18_N54      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_GC:gc|Decoder0~2                                                                                                       ; MLABCELL_X42_Y18_N9       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_GC:gc|Decoder0~3                                                                                                       ; MLABCELL_X42_Y18_N36      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_GC:gc|Decoder0~4                                                                                                       ; MLABCELL_X42_Y18_N15      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_GC:gc|Decoder0~5                                                                                                       ; MLABCELL_X42_Y18_N30      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_GC:gc|Decoder0~6                                                                                                       ; MLABCELL_X42_Y18_N3       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_GC:gc|Decoder0~7                                                                                                       ; MLABCELL_X42_Y18_N42      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_GC:gc|idx_buf[0]~0                                                                                                     ; LABCELL_X40_Y19_N21       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_GC:gc|store~0                                                                                                          ; LABCELL_X43_Y18_N30       ; 9       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_SC:sc|idx_buf[2]~0                                                                                                     ; LABCELL_X43_Y18_N27       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_SC:sc|wplane[3]~2                                                                                                      ; LABCELL_X43_Y18_N45       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_SG:VGA|LessThan0~0                                                                                                     ; MLABCELL_X18_Y22_N15      ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_SG:VGA|LessThan4~2                                                                                                     ; LABCELL_X17_Y15_N54       ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_SG:VGA|always1~2                                                                                                       ; MLABCELL_X18_Y22_N12      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|VGA_SG:VGA|vblnk                                                                                                           ; FF_X20_Y15_N26            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|always1~2                                                                                                                  ; MLABCELL_X42_Y19_N54      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|always1~3                                                                                                                  ; LABCELL_X26_Y23_N45       ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|always1~5                                                                                                                  ; LABCELL_X44_Y19_N9        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|always1~6                                                                                                                  ; LABCELL_X24_Y29_N30       ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|WideOr5                                                                                         ; LABCELL_X29_Y22_N3        ; 74      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|WideOr6~0                                                                                       ; LABCELL_X47_Y26_N6        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][0][9]~0                                                                           ; LABCELL_X52_Y24_N0        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][10][9]~0                                                                          ; MLABCELL_X37_Y27_N27      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][11][9]~0                                                                          ; MLABCELL_X42_Y28_N48      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][12][9]~0                                                                          ; LABCELL_X52_Y25_N54       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][13][9]~0                                                                          ; LABCELL_X31_Y21_N54       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][14][9]~0                                                                          ; MLABCELL_X45_Y23_N42      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][15][9]~0                                                                          ; LABCELL_X41_Y23_N24       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][16][9]~0                                                                          ; LABCELL_X32_Y27_N0        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][17][9]~0                                                                          ; LABCELL_X36_Y25_N36       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][18][9]~0                                                                          ; LABCELL_X35_Y27_N48       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][19][9]~0                                                                          ; LABCELL_X35_Y27_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][1][9]~0                                                                           ; LABCELL_X43_Y21_N33       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][20][9]~0                                                                          ; LABCELL_X47_Y23_N30       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][21][9]~0                                                                          ; LABCELL_X35_Y29_N45       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][22][9]~0                                                                          ; LABCELL_X35_Y27_N51       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][23][9]~0                                                                          ; LABCELL_X43_Y25_N48       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][24][9]~0                                                                          ; LABCELL_X31_Y27_N30       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][25][9]~0                                                                          ; LABCELL_X35_Y29_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][26][9]~0                                                                          ; MLABCELL_X37_Y27_N30      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][27][9]~0                                                                          ; LABCELL_X35_Y25_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][28][9]~0                                                                          ; MLABCELL_X49_Y25_N33      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][29][9]~0                                                                          ; LABCELL_X44_Y20_N48       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][2][9]~0                                                                           ; MLABCELL_X37_Y27_N48      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][30][9]~0                                                                          ; LABCELL_X36_Y31_N18       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][31][9]~0                                                                          ; MLABCELL_X49_Y23_N18      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][3][9]~0                                                                           ; LABCELL_X43_Y25_N51       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][4][9]~0                                                                           ; LABCELL_X36_Y25_N54       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][5][9]~0                                                                           ; LABCELL_X35_Y31_N24       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][6][9]~0                                                                           ; LABCELL_X43_Y27_N21       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][7][9]~0                                                                           ; LABCELL_X41_Y27_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][8][9]~0                                                                           ; LABCELL_X43_Y25_N45       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][9][9]~0                                                                           ; LABCELL_X32_Y25_N33       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][0][9]~0                                                                           ; LABCELL_X32_Y21_N51       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][10][9]~0                                                                          ; MLABCELL_X37_Y21_N3       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][11][9]~0                                                                          ; LABCELL_X41_Y20_N57       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][12][9]~0                                                                          ; MLABCELL_X42_Y20_N27      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][13][9]~0                                                                          ; LABCELL_X35_Y20_N27       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][14][9]~0                                                                          ; MLABCELL_X37_Y21_N0       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][15][9]~0                                                                          ; LABCELL_X41_Y23_N21       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][16][9]~0                                                                          ; LABCELL_X41_Y21_N0        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][17][9]~0                                                                          ; LABCELL_X41_Y21_N24       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][18][9]~0                                                                          ; LABCELL_X39_Y21_N45       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][19][9]~0                                                                          ; LABCELL_X39_Y21_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][1][9]~0                                                                           ; LABCELL_X32_Y21_N30       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][20][9]~0                                                                          ; LABCELL_X41_Y21_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][21][9]~0                                                                          ; MLABCELL_X34_Y23_N21      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][22][9]~0                                                                          ; LABCELL_X36_Y25_N24       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][23][9]~0                                                                          ; MLABCELL_X34_Y21_N51      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][24][9]~0                                                                          ; LABCELL_X36_Y21_N51       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][25][9]~0                                                                          ; LABCELL_X35_Y22_N21       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][26][9]~0                                                                          ; LABCELL_X35_Y26_N0        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][27][9]~0                                                                          ; LABCELL_X36_Y21_N48       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][28][9]~0                                                                          ; LABCELL_X35_Y21_N51       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][29][9]~0                                                                          ; LABCELL_X48_Y22_N51       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][2][9]~0                                                                           ; LABCELL_X39_Y20_N3        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][30][9]~0                                                                          ; MLABCELL_X34_Y27_N3       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][31][9]~0                                                                          ; MLABCELL_X49_Y23_N45      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][3][9]~0                                                                           ; MLABCELL_X37_Y21_N54      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][4][9]~0                                                                           ; LABCELL_X35_Y20_N45       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][5][9]~0                                                                           ; LABCELL_X40_Y20_N3        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][6][9]~0                                                                           ; LABCELL_X41_Y22_N33       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][7][9]~0                                                                           ; LABCELL_X40_Y20_N48       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][8][9]~0                                                                           ; LABCELL_X36_Y25_N27       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][9][9]~0                                                                           ; LABCELL_X41_Y20_N27       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][0][9]~0                                                                           ; LABCELL_X44_Y21_N24       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][10][9]~0                                                                          ; MLABCELL_X42_Y22_N33      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][11][9]~0                                                                          ; MLABCELL_X42_Y23_N24      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][12][9]~0                                                                          ; LABCELL_X52_Y25_N30       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][13][9]~0                                                                          ; LABCELL_X44_Y22_N36       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][14][9]~0                                                                          ; MLABCELL_X45_Y23_N24      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][15][9]~0                                                                          ; LABCELL_X41_Y23_N3        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][16][9]~0                                                                          ; LABCELL_X44_Y27_N27       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][17][9]~0                                                                          ; LABCELL_X44_Y26_N57       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][18][9]~0                                                                          ; MLABCELL_X42_Y23_N3       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][19][9]~0                                                                          ; LABCELL_X48_Y25_N3        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][1][9]~0                                                                           ; LABCELL_X43_Y21_N21       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][20][9]~0                                                                          ; LABCELL_X48_Y23_N27       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][21][9]~0                                                                          ; MLABCELL_X45_Y26_N24      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][22][9]~0                                                                          ; MLABCELL_X37_Y23_N48      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][23][9]~0                                                                          ; LABCELL_X47_Y22_N21       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][24][9]~0                                                                          ; LABCELL_X39_Y24_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][25][9]~0                                                                          ; LABCELL_X43_Y25_N9        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][26][9]~0                                                                          ; MLABCELL_X42_Y23_N0       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][27][9]~0                                                                          ; LABCELL_X39_Y24_N45       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][28][9]~0                                                                          ; MLABCELL_X45_Y27_N33      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][29][9]~0                                                                          ; LABCELL_X44_Y26_N45       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][2][9]~0                                                                           ; LABCELL_X44_Y21_N12       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][30][9]~0                                                                          ; MLABCELL_X45_Y21_N21      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][31][9]~0                                                                          ; LABCELL_X48_Y25_N15       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][3][9]~0                                                                           ; MLABCELL_X42_Y23_N27      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][4][9]~0                                                                           ; MLABCELL_X49_Y26_N54      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][5][9]~0                                                                           ; LABCELL_X35_Y31_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][6][9]~0                                                                           ; LABCELL_X41_Y22_N12       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][7][9]~0                                                                           ; MLABCELL_X45_Y22_N30      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][8][9]~0                                                                           ; LABCELL_X44_Y29_N21       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][9][9]~0                                                                           ; MLABCELL_X28_Y23_N24      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][0][9]~0                                                                           ; MLABCELL_X42_Y29_N39      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][10][9]~0                                                                          ; LABCELL_X36_Y30_N54       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][11][9]~0                                                                          ; LABCELL_X35_Y30_N54       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][12][9]~0                                                                          ; MLABCELL_X37_Y26_N0       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][13][9]~0                                                                          ; MLABCELL_X34_Y28_N0       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][14][9]~0                                                                          ; LABCELL_X36_Y30_N57       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][15][9]~0                                                                          ; LABCELL_X35_Y30_N48       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][16][9]~0                                                                          ; LABCELL_X36_Y28_N33       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][17][9]~0                                                                          ; LABCELL_X39_Y29_N33       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][18][9]~0                                                                          ; MLABCELL_X37_Y31_N51      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][19][9]~0                                                                          ; MLABCELL_X42_Y26_N42      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][1][9]~0                                                                           ; MLABCELL_X42_Y29_N3       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][20][9]~0                                                                          ; MLABCELL_X37_Y29_N51      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][21][9]~0                                                                          ; LABCELL_X41_Y29_N27       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][22][9]~0                                                                          ; LABCELL_X39_Y30_N9        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][23][9]~0                                                                          ; MLABCELL_X42_Y29_N42      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][24][9]~0                                                                          ; LABCELL_X36_Y28_N30       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][25][9]~0                                                                          ; LABCELL_X39_Y29_N21       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][26][9]~0                                                                          ; MLABCELL_X37_Y31_N48      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][27][9]~0                                                                          ; MLABCELL_X37_Y29_N48      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][28][9]~0                                                                          ; LABCELL_X39_Y31_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][29][9]~0                                                                          ; LABCELL_X39_Y29_N30       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][2][9]~0                                                                           ; LABCELL_X41_Y28_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][30][9]~0                                                                          ; LABCELL_X36_Y32_N51       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][31][9]~0                                                                          ; MLABCELL_X42_Y26_N6       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][3][9]~0                                                                           ; LABCELL_X41_Y26_N51       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][4][9]~0                                                                           ; LABCELL_X35_Y28_N24       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][5][9]~0                                                                           ; MLABCELL_X37_Y28_N27      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][6][9]~0                                                                           ; MLABCELL_X37_Y28_N45      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][7][9]~0                                                                           ; LABCELL_X35_Y28_N9        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][8][9]~0                                                                           ; LABCELL_X40_Y30_N36       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][9][9]~0                                                                           ; LABCELL_X41_Y30_N21       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][0][1]~0                                                                            ; LABCELL_X31_Y23_N21       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][10][1]~0                                                                           ; MLABCELL_X34_Y22_N18      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][11][1]~0                                                                           ; LABCELL_X32_Y29_N21       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][12][1]~0                                                                           ; LABCELL_X31_Y23_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][13][1]~0                                                                           ; LABCELL_X35_Y26_N6        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][14][1]~0                                                                           ; LABCELL_X29_Y23_N9        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][15][1]~0                                                                           ; LABCELL_X32_Y27_N42       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][16][1]~0                                                                           ; LABCELL_X31_Y24_N48       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][17][1]~0                                                                           ; LABCELL_X32_Y26_N45       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][18][1]~0                                                                           ; MLABCELL_X28_Y24_N57      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][19][1]~0                                                                           ; LABCELL_X31_Y24_N54       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][1][1]~0                                                                            ; MLABCELL_X34_Y22_N27      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][20][1]~0                                                                           ; LABCELL_X31_Y25_N21       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][21][1]~0                                                                           ; LABCELL_X31_Y25_N24       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][22][1]~0                                                                           ; LABCELL_X31_Y25_N42       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][23][1]~0                                                                           ; MLABCELL_X34_Y24_N33      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][24][1]~0                                                                           ; LABCELL_X31_Y26_N48       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][25][1]~0                                                                           ; MLABCELL_X34_Y26_N33      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][26][1]~0                                                                           ; MLABCELL_X28_Y24_N18      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][27][1]~0                                                                           ; LABCELL_X31_Y22_N51       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][28][1]~0                                                                           ; LABCELL_X31_Y26_N42       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][29][1]~0                                                                           ; MLABCELL_X34_Y24_N36      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][2][1]~0                                                                            ; LABCELL_X32_Y27_N12       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][30][1]~0                                                                           ; MLABCELL_X34_Y24_N6       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][31][1]~0                                                                           ; LABCELL_X31_Y22_N42       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][3][1]~0                                                                            ; LABCELL_X29_Y23_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][4][1]~0                                                                            ; LABCELL_X32_Y26_N27       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][5][1]~0                                                                            ; MLABCELL_X34_Y26_N39      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][6][1]~0                                                                            ; LABCELL_X32_Y26_N12       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][7][1]~0                                                                            ; LABCELL_X35_Y26_N45       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][8][1]~0                                                                            ; LABCELL_X29_Y24_N21       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru[0][9][1]~0                                                                            ; LABCELL_X29_Y24_N15       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|ce                                                                                              ; FF_X40_Y29_N8             ; 139     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|comb~0                                                                                          ; LABCELL_X26_Y19_N6        ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|comb~1                                                                                          ; LABCELL_X36_Y24_N6        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|flushcount[4]~0                                                                                 ; LABCELL_X40_Y28_N57       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|flushcount[7]                                                                                   ; FF_X36_Y22_N5             ; 551     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cache_controller:cache_ctl|hiaddr[9]~0                                                                                     ; LABCELL_X50_Y25_N33       ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|cntrl0_user_command_register~0                                                                                             ; LABCELL_X17_Y15_N21       ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|col_counter[3]~3                                                                                                           ; LABCELL_X17_Y14_N27       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|col_counter[4]~1                                                                                                           ; LABCELL_X17_Y14_N57       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|comb~6                                                                                                                     ; MLABCELL_X42_Y19_N18      ; 23      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|comb~7                                                                                                                     ; MLABCELL_X23_Y20_N15      ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|comb~8                                                                                                                     ; MLABCELL_X23_Y18_N15      ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk                                  ; PLLOUTPUTCOUNTER_X0_Y6_N1 ; 4630    ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|_~0                             ; MLABCELL_X13_Y16_N3       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|valid_rdreq~1                   ; MLABCELL_X18_Y18_N33      ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|valid_wrreq~1                   ; LABCELL_X14_Y16_N9        ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|i2c_master_byte:i2cmb|STATE.00                                                                                             ; FF_X23_Y19_N32            ; 14      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|i2c_master_byte:i2cmb|STATE.10                                                                                             ; FF_X23_Y19_N26            ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|i2c_master_byte:i2cmb|b0~0                                                                                                 ; MLABCELL_X28_Y21_N0       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|i2c_master_byte:i2cmb|dbit[2]~0                                                                                            ; MLABCELL_X23_Y19_N9       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|i2c_master_byte:i2cmb|rrd~0                                                                                                ; MLABCELL_X23_Y19_N15      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[9]~3                                                                                  ; LABCELL_X21_Y29_N9        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[5]~2                                                                                      ; LABCELL_X19_Y29_N39       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Equal1~0                                                                        ; LABCELL_X16_Y30_N36       ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~209                                                  ; LABCELL_X21_Y29_N39       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~210                                                  ; LABCELL_X21_Y29_N48       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~211                                                  ; LABCELL_X21_Y29_N36       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~212                                                  ; LABCELL_X21_Y32_N39       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~213                                                  ; LABCELL_X16_Y30_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~214                                                  ; MLABCELL_X23_Y31_N39      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~215                                                  ; MLABCELL_X23_Y31_N36      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~216                                                  ; LABCELL_X16_Y30_N45       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~217                                                  ; LABCELL_X21_Y29_N45       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~218                                                  ; LABCELL_X21_Y29_N24       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~219                                                  ; LABCELL_X21_Y29_N27       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~220                                                  ; LABCELL_X21_Y32_N12       ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~221                                                  ; LABCELL_X16_Y30_N15       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~222                                                  ; LABCELL_X16_Y30_N54       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~208                                                  ; LABCELL_X19_Y35_N24       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~209                                                  ; LABCELL_X16_Y30_N12       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~210                                                  ; LABCELL_X19_Y35_N48       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~211                                                  ; LABCELL_X16_Y30_N30       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~212                                                  ; LABCELL_X19_Y35_N51       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~213                                                  ; LABCELL_X19_Y35_N27       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~214                                                  ; LABCELL_X19_Y35_N9        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~215                                                  ; LABCELL_X16_Y30_N33       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~216                                                  ; LABCELL_X19_Y35_N54       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~217                                                  ; LABCELL_X17_Y33_N18       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~218                                                  ; LABCELL_X17_Y33_N27       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~219                                                  ; LABCELL_X19_Y35_N6        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~220                                                  ; LABCELL_X21_Y27_N18       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~221                                                  ; MLABCELL_X18_Y35_N15      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[14]~0                                                                       ; LABCELL_X17_Y27_N24       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[6]~1                                                                        ; LABCELL_X17_Y27_N42       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|pc[10]~0                                                                        ; MLABCELL_X18_Y36_N48      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|r[6]~0                                                                          ; LABCELL_X17_Y35_N45       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|sp[14]~5                                                                        ; LABCELL_X17_Y35_N24       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|th[2]~0                                                                         ; LABCELL_X20_Y29_N42       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|comb~0                                                                                                      ; LABCELL_X19_Y35_N45       ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|valid_rdreq~0                           ; LABCELL_X24_Y28_N54       ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|valid_wrreq                             ; LABCELL_X25_Y28_N36       ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Decoder0~1                                                                             ; LABCELL_X29_Y37_N48       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Decoder0~2                                                                             ; LABCELL_X29_Y37_N51       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Decoder0~3                                                                             ; LABCELL_X29_Y33_N18       ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Decoder0~6                                                                             ; MLABCELL_X34_Y37_N36      ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Decoder0~7                                                                             ; MLABCELL_X34_Y37_N54      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Equal2~1                                                                               ; MLABCELL_X37_Y33_N48      ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|RET[4]~1                                                                               ; LABCELL_X29_Y37_N36       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|STATE[0]                                                                               ; FF_X26_Y38_N20            ; 115     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|STATE[2]                                                                               ; FF_X24_Y38_N44            ; 129     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector21~0                                                                           ; LABCELL_X31_Y35_N24       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector71~2                                                                           ; MLABCELL_X34_Y37_N18      ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector87~1                                                                           ; MLABCELL_X34_Y33_N42      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_hi[0]~0                                                                            ; MLABCELL_X34_Y35_N42      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_hi[8]~2                                                                            ; LABCELL_X35_Y34_N57       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_lo[8]~2                                                                            ; MLABCELL_X34_Y35_N45      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|rAcc[17]~1                                                                             ; MLABCELL_X34_Y33_N3       ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|rAcc~0                                                                                 ; MLABCELL_X28_Y38_N6       ; 38      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[2]~1                                                                         ; LABCELL_X29_Y33_N36       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_volume[0]~1                                                                          ; MLABCELL_X28_Y38_N45      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sinaddr~0                                                                              ; LABCELL_X29_Y33_N6        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|status[2]~1                                                                                                 ; LABCELL_X14_Y27_N39       ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|tmr_cnt[7]~0                                                                                                ; LABCELL_X14_Y27_N42       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|opl3:opl3_inst|tmr_cnt_50[0]                                                                                               ; FF_X21_Y27_N44            ; 51      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|repln_graph[0]~0                                                                                                           ; LABCELL_X16_Y15_N9        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|rstcount[9]~0                                                                                                              ; MLABCELL_X37_Y12_N36      ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|s_vga_endframe                                                                                                             ; FF_X17_Y16_N20            ; 30      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|s_vga_endscanline                                                                                                          ; FF_X18_Y14_N26            ; 33      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~10                                                                                             ; LABCELL_X43_Y17_N9        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~12                                                                                             ; LABCELL_X43_Y17_N27       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~13                                                                                             ; LABCELL_X43_Y17_N33       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~14                                                                                             ; LABCELL_X43_Y17_N36       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~15                                                                                             ; LABCELL_X43_Y17_N30       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~16                                                                                             ; LABCELL_X43_Y17_N24       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~17                                                                                             ; LABCELL_X43_Y17_N39       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~18                                                                                             ; LABCELL_X43_Y17_N21       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~5                                                                                              ; MLABCELL_X28_Y20_N9       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~6                                                                                              ; MLABCELL_X28_Y20_N51      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~7                                                                                              ; LABCELL_X43_Y17_N6        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~9                                                                                              ; LABCELL_X43_Y17_N51       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|map~438                                                                                                 ; MLABCELL_X45_Y20_N36      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|map~439                                                                                                 ; LABCELL_X29_Y20_N3        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|map~440                                                                                                 ; MLABCELL_X45_Y20_N45      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|seg_map:seg_mapper|map~441                                                                                                 ; MLABCELL_X42_Y19_N48      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|soundwave:sound_gen|clkdiv[8]                                                                                              ; FF_X14_Y26_N23            ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|valid_rdreq~0                  ; LABCELL_X14_Y30_N57       ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|valid_wrreq~0                  ; LABCELL_X17_Y17_N39       ; 41      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|soundwave:sound_gen|wdata[0]~1                                                                                             ; LABCELL_X20_Y18_N27       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|soundwave:sound_gen|wdata[16]~9                                                                                            ; LABCELL_X20_Y18_N30       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|LessThan0~0                                                                                               ; MLABCELL_X9_Y24_N12       ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|comb~0                                                                                                    ; LABCELL_X20_Y25_N3        ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|comb~1                                                                                                    ; MLABCELL_X23_Y24_N48      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|counter:counter0|count[7]~3                                                                               ; LABCELL_X20_Y23_N6        ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|counter:counter0|init[0]~1                                                                                ; LABCELL_X19_Y25_N12       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|counter:counter0|init[15]~2                                                                               ; LABCELL_X19_Y25_N54       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|counter:counter0|init[7]~0                                                                                ; LABCELL_X19_Y25_N39       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|counter:counter0|newcmd~1                                                                                 ; LABCELL_X20_Y24_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|counter:counter2|init[13]~1                                                                               ; MLABCELL_X23_Y24_N45      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|counter:counter2|init[15]~2                                                                               ; MLABCELL_X23_Y24_N27      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|counter:counter2|init[7]~0                                                                                ; MLABCELL_X23_Y24_N24      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|counter:counter2|mode[7]~1                                                                                ; LABCELL_X20_Y24_N36       ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|timer_8253:timer|counter:counter2|newcmd~1                                                                                 ; MLABCELL_X23_Y24_N51      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Decoder1~0                                                                 ; LABCELL_X43_Y12_N57       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Decoder1~1                                                                 ; LABCELL_X43_Y12_N33       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Decoder1~2                                                                 ; LABCELL_X43_Y12_N42       ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Decoder1~3                                                                 ; LABCELL_X43_Y12_N39       ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Mux89~1                                                                    ; LABCELL_X39_Y25_N15       ; 53      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|comb~1                                                                     ; LABCELL_X36_Y12_N3        ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|exdata[7]~0                                                                ; LABCELL_X31_Y19_N27       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|nqpos[0]~2                                                                 ; LABCELL_X21_Y12_N12       ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|qsize[0]~0                                                                 ; LABCELL_X40_Y27_N15       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|CPU_CE~0                                                                                                   ; LABCELL_X41_Y29_N6        ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|CPUStatus[1]~2                                                                             ; LABCELL_X31_Y18_N0        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|CRTIP[3]~0                                                                                 ; LABCELL_X26_Y18_N51       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[0][1]~10                                                                             ; MLABCELL_X42_Y12_N51      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[1][3]~0                                                                              ; LABCELL_X41_Y16_N27       ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][4]~20                                                                             ; LABCELL_X41_Y16_N0        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[3][4]~14                                                                             ; LABCELL_X41_Y16_N51       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[4]~0                                                                                ; MLABCELL_X42_Y12_N21      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX[12]~10                                                                ; LABCELL_X32_Y10_N36       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX[7]~0                                                                  ; LABCELL_X43_Y13_N42       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BP[12]~0                                                                 ; LABCELL_X32_Y10_N12       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BX[12]~2                                                                 ; LABCELL_X39_Y10_N21       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BX[4]~0                                                                  ; LABCELL_X35_Y13_N18       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CX[12]~1                                                                 ; MLABCELL_X34_Y10_N57      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CX[4]~0                                                                  ; LABCELL_X35_Y13_N48       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DI[12]~1                                                                 ; LABCELL_X35_Y13_N12       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DX[12]~6                                                                 ; LABCELL_X32_Y10_N3        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DX[4]~1                                                                  ; LABCELL_X32_Y9_N12        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Decoder0~0                                                               ; LABCELL_X26_Y18_N45       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Decoder0~1                                                               ; LABCELL_X26_Y18_N18       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Decoder0~2                                                               ; LABCELL_X26_Y18_N21       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Decoder0~3                                                               ; LABCELL_X26_Y18_N57       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FLG[7]~0                                                                 ; LABCELL_X41_Y9_N9         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|IP[15]~0                                                                 ; LABCELL_X39_Y13_N48       ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SI[12]~0                                                                 ; LABCELL_X35_Y13_N45       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SP[4]~0                                                                  ; LABCELL_X40_Y15_N15       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|always1~0                                                                ; LABCELL_X35_Y13_N15       ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|always1~3                                                                ; LABCELL_X35_Y13_N21       ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|always1~4                                                                ; MLABCELL_X28_Y10_N54      ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|always1~5                                                                ; MLABCELL_X34_Y10_N54      ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|PORT_ADDR[0]~6                                                                             ; LABCELL_X40_Y17_N36       ; 121     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|SRST                                                                                       ; FF_X43_Y11_N41            ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector72~3                                                                               ; MLABCELL_X23_Y13_N36      ; 139     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|TLF~1                                                                                      ; MLABCELL_X42_Y12_N42      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|unit186:CPUUnit|VGA_LATCH[31]~0                                                                                            ; MLABCELL_X28_Y8_N18       ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|vga_ddr_row_col[16]~3                                                                                                      ; LABCELL_X19_Y16_N42       ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|vga_font_counter[0]~2                                                                                                      ; LABCELL_X21_Y21_N42       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|vga_font_counter~0                                                                                                         ; LABCELL_X24_Y21_N3        ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|vga_hrzpan[1]~1                                                                                                            ; LABCELL_X21_Y16_N36       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|vga_lnbytecount[7]~1                                                                                                       ; MLABCELL_X18_Y14_N12      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:sys_inst|vgatext[1]~0                                                                                                               ; LABCELL_X25_Y20_N42       ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                      ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                  ; PIN_M9                    ; 743     ; Global Clock         ; GCLK7            ; --                        ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|fb_clkin                 ; FRACTIONALPLL_X0_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk ; PLLOUTPUTCOUNTER_X0_Y6_N1 ; 4630    ; Global Clock         ; GCLK5            ; --                        ;
+-----------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                         ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:sys_inst|cache_controller:cache_ctl|flushcount[7]                                                                                                     ; 551     ;
; system:sys_inst|cache_controller:cache_ctl|index[2]~0                                                                                                        ; 456     ;
; system:sys_inst|cache_controller:cache_ctl|index[1]~2                                                                                                        ; 280     ;
; system:sys_inst|cache_controller:cache_ctl|index[0]~1                                                                                                        ; 280     ;
; system:sys_inst|cache_controller:cache_ctl|flushcount[3]~DUPLICATE                                                                                           ; 277     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[0]                                                                                                    ; 269     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[1]                                                                                                    ; 253     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|STAGE[0]                                                                                                     ; 248     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[2]                                                                                                    ; 204     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|STAGE[1]                                                                                                     ; 183     ;
; system:sys_inst|cache_controller:cache_ctl|fit[0]                                                                                                            ; 175     ;
; system:sys_inst|cache_controller:cache_ctl|fit[3]                                                                                                            ; 173     ;
; system:sys_inst|cache_controller:cache_ctl|cache_dirty~0                                                                                                     ; 170     ;
; system:sys_inst|cache_controller:cache_ctl|index[3]~5                                                                                                        ; 160     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[1]~3                                                                                                    ; 157     ;
; system:sys_inst|cache_controller:cache_ctl|maddr[8]~1                                                                                                        ; 155     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[3]                                                                                                    ; 152     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[2]~7                                                                                                    ; 151     ;
; system:sys_inst|cache_controller:cache_ctl|maddr[9]~2                                                                                                        ; 150     ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|MIADDR[7]~2                                                                                  ; 150     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[5]                                                                                                    ; 150     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[0]~2                                                                                                    ; 139     ;
; system:sys_inst|cache_controller:cache_ctl|ce                                                                                                                ; 139     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector72~3                                                                                                 ; 139     ;
; system:sys_inst|cache_controller:cache_ctl|index[4]~3                                                                                                        ; 135     ;
; system:sys_inst|cache_controller:cache_ctl|maddr[17]~15                                                                                                      ; 134     ;
; system:sys_inst|cache_controller:cache_ctl|maddr[16]~14                                                                                                      ; 134     ;
; system:sys_inst|cache_controller:cache_ctl|maddr[18]~13                                                                                                      ; 134     ;
; system:sys_inst|cache_controller:cache_ctl|maddr[19]~12                                                                                                      ; 134     ;
; system:sys_inst|cache_controller:cache_ctl|maddr[20]~11                                                                                                      ; 134     ;
; system:sys_inst|cache_controller:cache_ctl|maddr[11]~9                                                                                                       ; 134     ;
; system:sys_inst|cache_controller:cache_ctl|maddr[12]~8                                                                                                       ; 134     ;
; system:sys_inst|cache_controller:cache_ctl|maddr[13]~7                                                                                                       ; 134     ;
; system:sys_inst|cache_controller:cache_ctl|maddr[14]~6                                                                                                       ; 134     ;
; system:sys_inst|cache_controller:cache_ctl|maddr[15]~0                                                                                                       ; 134     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|STATE[2]                                                                                                 ; 129     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|PORT_ADDR[0]~6                                                                                               ; 123     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[4]~8                                                                                                    ; 122     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[3]~6                                                                                                    ; 118     ;
; ~GND                                                                                                                                                         ; 115     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|STATE[0]                                                                                                 ; 115     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[1][3]                                                                                                  ; 115     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[1][4]                                                                                                  ; 113     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[1][5]                                                                                                  ; 111     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[5]~11                                                                                                   ; 110     ;
; system:sys_inst|cache_controller:cache_ctl|fblk[0]~0                                                                                                         ; 106     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|STATE[1]                                                                                                 ; 104     ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[1]~DUPLICATE                                                                                                ; 102     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|STATE[3]                                                                                                 ; 101     ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[1]~DUPLICATE                                                                                                ; 89      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[0]~DUPLICATE                                                                                                ; 89      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|STATE[4]                                                                                                 ; 88      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[7]~0                                                                                                    ; 86      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[4]                                                                                                    ; 86      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[6]~4                                                                                                    ; 85      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[0]~DUPLICATE                                                                                                ; 84      ;
; system:sys_inst|DSP32:DSP32_inst|extwrite                                                                                                                    ; 82      ;
; system:sys_inst|unit186:CPUUnit|CPU_CE~0                                                                                                                     ; 82      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[6]~DUPLICATE                                                                                                ; 81      ;
; system:sys_inst|cache_controller:cache_ctl|STATE.000                                                                                                         ; 78      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[4]~DUPLICATE                                                                                                ; 76      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux120~3                                                                                                     ; 76      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux39~0                                                                                             ; 75      ;
; system:sys_inst|cache_controller:cache_ctl|WideOr3~0                                                                                                         ; 74      ;
; system:sys_inst|cache_controller:cache_ctl|WideOr5                                                                                                           ; 74      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[0][0]                                                                                                  ; 73      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[2]~DUPLICATE                                                                                                ; 72      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux121~7                                                                                                     ; 72      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[0][1]                                                                                                  ; 72      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[7]~DUPLICATE                                                                                                ; 71      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux239~6                                                                                                          ; 71      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|STATE[5]                                                                                                 ; 71      ;
; system:sys_inst|cache_controller:cache_ctl|mmreq~1                                                                                                           ; 70      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux237~3                                                                                                          ; 69      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux134~0                                                                                                     ; 69      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux131~2                                                                                                     ; 67      ;
; system:sys_inst|cache_controller:cache_ctl|free[3]~7                                                                                                         ; 66      ;
; system:sys_inst|cache_controller:cache_ctl|free[2]~1                                                                                                         ; 66      ;
; system:sys_inst|cache_controller:cache_ctl|WideOr0                                                                                                           ; 64      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|nqpos[3]~0                                                                                   ; 63      ;
; system:sys_inst|comb~9                                                                                                                                       ; 61      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW|Mux3~0                                                                         ; 60      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW|Mux4~0                                                                         ; 60      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW|Mux1~0                                                                         ; 60      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|PORT_ADDR[2]~8                                                                                               ; 60      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[9]~DUPLICATE                                                                                                ; 59      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[5]~DUPLICATE                                                                                                ; 59      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|a2[0]~0                                                                                      ; 59      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[0]                                                                                                          ; 58      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux119~3                                                                                                     ; 58      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|valid_wrreq~0                                    ; 57      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux118~6                                                                                                     ; 57      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|valid_rdreq~0                                    ; 56      ;
; system:sys_inst|unit186:CPUUnit|s_RAM_RD                                                                                                                     ; 55      ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|q_b[0]                                       ; 55      ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|q_b[1]                                       ; 54      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Mux89~1                                                                                      ; 53      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|PORT_ADDR[1]~7                                                                                               ; 53      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux128~5                                                                                                     ; 53      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW|Mux2~0                                                                         ; 52      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[3]                                                                                                          ; 52      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux129~7                                                                                                     ; 52      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux130~10                                                                                                    ; 52      ;
; system:sys_inst|opl3:opl3_inst|tmr_cnt_50[0]                                                                                                                 ; 51      ;
; system:sys_inst|VGA_GC:gc|rwmode[0]                                                                                                                          ; 50      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[1]                                                                                                          ; 49      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux112~7                                                                                                     ; 49      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux113~7                                                                                                     ; 49      ;
; system:sys_inst|VGA_GC:gc|rwmode[1]                                                                                                                          ; 48      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux127~9                                                                                                     ; 48      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector65~7                                                                                                 ; 48      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[0][3]                                                                                                  ; 48      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Decoder0~6                                                                                               ; 47      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|comb~0                                                                                                       ; 47      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector66~15                                                                                                ; 47      ;
; system:sys_inst|DSP32:DSP32_inst|op.010                                                                                                                      ; 45      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|nqpos[1]~1                                                                                   ; 45      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux236~2                                                                                                          ; 44      ;
; system:sys_inst|DSP32:DSP32_inst|instr1[1]                                                                                                                   ; 43      ;
; system:sys_inst|DSP32:DSP32_inst|instr1[0]                                                                                                                   ; 43      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|WideNor0                                                                                   ; 43      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux133~2                                                                                                     ; 42      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectR|Mux1~0                                                                         ; 41      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectR|Mux2~0                                                                         ; 41      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectR|Mux3~0                                                                         ; 41      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectR|Mux4~0                                                                         ; 41      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX~2                                                                                       ; 41      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[8]~DUPLICATE                                                                                                ; 40      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[1]                                                                                                          ; 40      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|comb~2                                                                                       ; 40      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[2]~DUPLICATE                                                                                                ; 39      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[4]~DUPLICATE                                                                                            ; 39      ;
; system:sys_inst|cache_controller:cache_ctl|always1~0                                                                                                         ; 39      ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|q_b[2]                                       ; 39      ;
; system:sys_inst|cache_controller:cache_ctl|hiaddr[12]                                                                                                        ; 39      ;
; system:sys_inst|cache_controller:cache_ctl|hiaddr[11]                                                                                                        ; 39      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[3]~DUPLICATE                                                                                                ; 38      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|rAcc~0                                                                                                   ; 38      ;
; system:sys_inst|DSP32:DSP32_inst|op.001                                                                                                                      ; 38      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Equal14~0                                                                                                    ; 38      ;
; system:sys_inst|DSP32:DSP32_inst|op.100                                                                                                                      ; 37      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|STAGE[2]                                                                                                     ; 37      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[2]                                                                                                          ; 36      ;
; system:sys_inst|unit186:CPUUnit|VGA_LATCH[31]~0                                                                                                              ; 36      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Decoder1~3                                                                                   ; 36      ;
; system:sys_inst|SDRAM_16bit:SDR|STATE.101                                                                                                                    ; 36      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|cmpr_c06:rdempty_eq_comp|aneb_result_wire[0]     ; 35      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux122~3                                                                                                     ; 35      ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|q_b[3]                                       ; 35      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[11]                                                                                                 ; 34      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[10]                                                                                                 ; 34      ;
; system:sys_inst|cache_controller:cache_ctl|Mux49~10                                                                                                          ; 34      ;
; system:sys_inst|DSP32:DSP32_inst|instr1[14]                                                                                                                  ; 34      ;
; system:sys_inst|soundwave:sound_gen|clkdiv[8]                                                                                                                ; 34      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Decoder1~2                                                                                   ; 34      ;
; system:sys_inst|DSP32:DSP32_inst|op.110                                                                                                                      ; 34      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|sflush~0                                                                                     ; 34      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|DISP16~0                                                                                                     ; 34      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector61~0                                                                                                 ; 34      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a31                                                 ; 34      ;
; system:sys_inst|cache_controller:cache_ctl|Mux50~10                                                                                                          ; 33      ;
; system:sys_inst|cache_controller:cache_ctl|free[1]~6                                                                                                         ; 33      ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal0~6                                                                                             ; 33      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Decoder1~0                                                                                   ; 33      ;
; system:sys_inst|s_vga_endscanline                                                                                                                            ; 33      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[1][2]                                                                                                  ; 33      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[1][6]                                                                                                  ; 33      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[1][7]                                                                                                  ; 33      ;
; system:sys_inst|DSP32:DSP32_inst|op.111~DUPLICATE                                                                                                            ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_dirty[16][3]~102                                                                                            ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_dirty[16][3]~101                                                                                            ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_dirty[16][2]~68                                                                                             ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_dirty[16][1]~35                                                                                             ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_dirty[16][0]~2                                                                                              ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_dirty[16][0]~1                                                                                              ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru~7                                                                                                       ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru~6                                                                                                       ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru~5                                                                                                       ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru~4                                                                                                       ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru~3                                                                                                       ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru~2                                                                                                       ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru~1                                                                                                       ; 32      ;
; system:sys_inst|cache_controller:cache_ctl|cache_lru~0                                                                                                       ; 32      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Decoder1~1                                                                                   ; 32      ;
; system:sys_inst|unit186:CPUUnit|DOUT[7]~1                                                                                                                    ; 32      ;
; system:sys_inst|unit186:CPUUnit|DOUT[7]~0                                                                                                                    ; 32      ;
; system:sys_inst|DSP32:DSP32_inst|op.101                                                                                                                      ; 32      ;
; system:sys_inst|comb~1                                                                                                                                       ; 32      ;
; system:sys_inst|unit186:CPUUnit|comb~1                                                                                                                       ; 32      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux235~3                                                                                                          ; 31      ;
; system:sys_inst|DSP32:DSP32_inst|comb~3                                                                                                                      ; 31      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[1][3]~0                                                                                                ; 31      ;
; system:sys_inst|unit186:CPUUnit|comb~0                                                                                                                       ; 31      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[0][6]                                                                                                  ; 31      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[7]                                                                                                          ; 30      ;
; system:sys_inst|s_vga_endframe                                                                                                                               ; 30      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Add6~1                                                                                     ; 30      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Equal0~0                                                                                                     ; 30      ;
; system:sys_inst|SDRAM_16bit:SDR|Mux0~0                                                                                                                       ; 30      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[1][0]                                                                                                  ; 30      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|log_rng                                                                             ; 29      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector57~4                                                                                                 ; 29      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[1][1]                                                                                                  ; 29      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[0]                                                                                                          ; 28      ;
; system:sys_inst|DSP32:DSP32_inst|ShiftRight1~0                                                                                                               ; 28      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux126~6                                                                                                     ; 28      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux117~2                                                                                                     ; 28      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector68~4                                                                                                 ; 28      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[8]~1                                                                                                    ; 28      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Equal0~0                                                                                                          ; 27      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[5]                                                                                                          ; 27      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|comb~1                                                                                     ; 27      ;
; system:sys_inst|SDRAM_16bit:SDR|linAddr[12]~0                                                                                                                ; 27      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Add6~0                                                                                     ; 27      ;
; system:sys_inst|VGA_SC:sc|planarreq                                                                                                                          ; 27      ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|q_b[8]                                       ; 27      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[12]                                                                                                 ; 26      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Equal1~0                                                                                                          ; 26      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|always0~1                                                                                                    ; 26      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Equal5~0                                                                                                     ; 26      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector75~1                                                                                                 ; 26      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[5][1]                                                                                                  ; 26      ;
; system:sys_inst|VGA_SG:VGA|vcount[8]                                                                                                                         ; 26      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Decoder0~4                                                                                               ; 25      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Selector2~0                                                                                       ; 25      ;
; system:sys_inst|DSP32:DSP32_inst|Add5~0                                                                                                                      ; 25      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|nqpos[0]~2                                                                                   ; 25      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0~8                                                                                ; 25      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0~5                                                                                ; 25      ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|a_graycounter_5ub:wrptr_g1p|cntr_cout[0]~0                     ; 25      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|always3~0                                                                                                    ; 25      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[0][4]                                                                                                  ; 25      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|DOSEL~0                                                                                                      ; 25      ;
; system:sys_inst|cntrl0_user_command_register~0                                                                                                               ; 24      ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|valid_rdreq~0                                                 ; 24      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|SRST                                                                                                         ; 24      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|PORT_ADDR[3]~4                                                                                               ; 24      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|always0~0                                                                                    ; 24      ;
; system:sys_inst|seg_map:seg_mapper|Mux0~4                                                                                                                    ; 24      ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|valid_rdreq~0                                             ; 23      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a6           ; 23      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a7           ; 23      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a3           ; 23      ;
; system:sys_inst|cache_controller:cache_ctl|lowaddr[0]                                                                                                        ; 23      ;
; system:sys_inst|comb~6                                                                                                                                       ; 23      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|WideAnd0                                                                                   ; 23      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|WideOr1~0                                                                                  ; 23      ;
; system:sys_inst|Equal6~0                                                                                                                                     ; 23      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux243~7                                                                                                          ; 22      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a9           ; 22      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a4           ; 22      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a1           ; 22      ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|wr_kb~0                                                                                                               ; 22      ;
; system:sys_inst|VGA_DAC:dac|Decoder0~1                                                                                                                       ; 22      ;
; system:sys_inst|VGA_DAC:dac|a0index[4]                                                                                                                       ; 22      ;
; system:sys_inst|VGA_DAC:dac|a0index[2]                                                                                                                       ; 22      ;
; system:sys_inst|cache_controller:cache_ctl|flushcount[3]                                                                                                     ; 22      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0~11                                                                               ; 22      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|comb~1                                                                                       ; 22      ;
; system:sys_inst|vgatext[1]                                                                                                                                   ; 22      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[5][0]                                                                                                  ; 22      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector76~1                                                                                                 ; 22      ;
; system:sys_inst|cache_controller:cache_ctl|hiaddr[10]                                                                                                        ; 22      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[7]~10                                                                                         ; 21      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[7]                                       ; 21      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a8           ; 21      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a10          ; 21      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a5           ; 21      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a2           ; 21      ;
; system:sys_inst|unit186:CPUUnit|comb~142                                                                                                                     ; 21      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|IP[15]~0                                                                                   ; 21      ;
; system:sys_inst|VGA_GC:gc|data[0]~7                                                                                                                          ; 21      ;
; system:sys_inst|VGA_GC:gc|data[1]~1                                                                                                                          ; 21      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux125~4                                                                                                     ; 21      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0~20                                                                               ; 21      ;
; system:sys_inst|SDRAM_16bit:SDR|bAddr[1]                                                                                                                     ; 21      ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|q_b[7]                                       ; 21      ;
; system:sys_inst|Add0~13                                                                                                                                      ; 21      ;
; system:sys_inst|DSP32:DSP32_inst|instr1[15]~DUPLICATE                                                                                                        ; 20      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[12]~13                                                                                        ; 20      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[2]~0                                                                                          ; 20      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|WideAnd3~0                                                                                                        ; 20      ;
; system:sys_inst|always1~3                                                                                                                                    ; 20      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[9]                                       ; 20      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[6]                                       ; 20      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[10]                                      ; 20      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[5]                                       ; 20      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[3]                                       ; 20      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[2]                                       ; 20      ;
; system:sys_inst|VGA_GC:gc|data[3]~5                                                                                                                          ; 20      ;
; system:sys_inst|Equal7~1                                                                                                                                     ; 20      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|PORT_ADDR[6]~3                                                                                               ; 20      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux115~4                                                                                                     ; 20      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[0][2]                                                                                                  ; 20      ;
; system:sys_inst|SDRAM_16bit:SDR|bAddr[0]                                                                                                                     ; 20      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[4]~12                                                                                         ; 19      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[0]~8                                                                                          ; 19      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[11]~3                                                                                         ; 19      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux250~0                                                                                                          ; 19      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|rAcc[17]~1                                                                                               ; 19      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Decoder0~0                                                                                   ; 19      ;
; system:sys_inst|rstcount[9]~0                                                                                                                                ; 19      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[8]                                       ; 19      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[4]                                       ; 19      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[0]                                       ; 19      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|wrptr_g[1]                                       ; 19      ;
; system:sys_inst|i2c_master_byte:i2cmb|STATE.10                                                                                                               ; 19      ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|valid_rdreq~1                                     ; 19      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0~17                                                                               ; 19      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0~14                                                                               ; 19      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Add6~2                                                                                     ; 19      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|ASEL[2]                                                                                    ; 19      ;
; system:sys_inst|VGA_CRT:crt|vde[8]                                                                                                                           ; 19      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux246~33                                                                                                         ; 19      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_a3k1:auto_generated|ram_block1a31                                                 ; 19      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|STAGE[3]                                                                                                     ; 19      ;
; system:sys_inst|DSP32:DSP32_inst|op.011~DUPLICATE                                                                                                            ; 18      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[5]~14                                                                                         ; 18      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[9]~5                                                                                          ; 18      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[3]~2                                                                                          ; 18      ;
; system:sys_inst|always1~6                                                                                                                                    ; 18      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][4]~11                                                                                               ; 18      ;
; system:sys_inst|VGA_GC:gc|data[2]~6                                                                                                                          ; 18      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector60~17                                                                                                ; 18      ;
; system:sys_inst|sdon~0                                                                                                                                       ; 18      ;
; system:sys_inst|LessThan1~5                                                                                                                                  ; 18      ;
; system:sys_inst|LessThan1~0                                                                                                                                  ; 18      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|DIVEND~0                                                                                                     ; 18      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux242~0                                                                                                          ; 18      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~1                                                                                            ; 18      ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|q_b[9]                                       ; 18      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|rAcc[18]                                                                                                 ; 18      ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|altsyncram_i671:fifo_ram|q_b[16]                               ; 18      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Add2~1                                                                                       ; 18      ;
; system:sys_inst|soundwave:sound_gen|Add2~1                                                                                                                   ; 18      ;
; system:sys_inst|soundwave:sound_gen|Add0~1                                                                                                                   ; 18      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|WideOr27~0                                                                                               ; 17      ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|valid_wrreq                                               ; 17      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[13]~15                                                                                        ; 17      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[15]~11                                                                                        ; 17      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[10]~1                                                                                         ; 17      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[2]~_Duplicate_1                                                                                     ; 17      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux240~8                                                                                                          ; 17      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|ALU80[3]~1                                                                                        ; 17      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux244~5                                                                                                          ; 17      ;
; system:sys_inst|vga_ddr_row_col[16]~3                                                                                                                        ; 17      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|ram_address_a[11]                                ; 17      ;
; system:sys_inst|DSP32:DSP32_inst|Selector8~0                                                                                                                 ; 17      ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|valid_wrreq~0                                                 ; 17      ;
; system:sys_inst|timer_8253:timer|counter:counter2|mode[7]~1                                                                                                  ; 17      ;
; system:sys_inst|timer_8253:timer|counter:counter0|count[7]~3                                                                                                 ; 17      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|always1~4                                                                                  ; 17      ;
; system:sys_inst|vgatext[0]                                                                                                                                   ; 17      ;
; system:sys_inst|comb~3                                                                                                                                       ; 17      ;
; system:sys_inst|VGA_GC:gc|rwmode[2]                                                                                                                          ; 17      ;
; system:sys_inst|Equal17~1                                                                                                                                    ; 17      ;
; system:sys_inst|UART_8250:UART|LCR[7]                                                                                                                        ; 17      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Decoder90~3                                                                                                  ; 17      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux11~3                                                                                    ; 17      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Equal1~0                                                                                                     ; 17      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][7]                                                                                                  ; 17      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Decoder90~2                                                                                                  ; 17      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Equal22~0                                                                                                    ; 17      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Equal21~0                                                                                                    ; 17      ;
; system:sys_inst|FifoStart                                                                                                                                    ; 17      ;
; system:sys_inst|soundwave:sound_gen|Add2~5                                                                                                                   ; 17      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a0~_wirecell ; 16      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Equal2~1                                                                                                 ; 16      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1op~0                                                                                                 ; 16      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|WideOr28~1                                                                                               ; 16      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|WideOr29~2                                                                                               ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[8]~9                                                                                          ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Mux3~2                                                                                            ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Mux2~3                                                                                            ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Mux1~2                                                                                            ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux227~3                                                                                                          ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux241~3                                                                                                          ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[14]~7                                                                                         ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[1]~4                                                                                          ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux228~3                                                                                                          ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Mux4~3                                                                                            ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Mux0~2                                                                                            ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Mux6~2                                                                                            ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Mux7~2                                                                                            ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Mux5~2                                                                                            ; 16      ;
; system:sys_inst|RTC[3]~1                                                                                                                                     ; 16      ;
; system:sys_inst|RTC[3]~0                                                                                                                                     ; 16      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Decoder0~2                                                                                               ; 16      ;
; system:sys_inst|soundwave:sound_gen|wdata[16]~9                                                                                                              ; 16      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Decoder0~1                                                                                               ; 16      ;
; system:sys_inst|soundwave:sound_gen|wdata[0]~1                                                                                                               ; 16      ;
; system:sys_inst|NMIonIORQ_LO[15]~0                                                                                                                           ; 16      ;
; system:sys_inst|NMIonIORQ_HI[15]~0                                                                                                                           ; 16      ;
; system:sys_inst|DSP32:DSP32_inst|lodata[0]~0                                                                                                                 ; 16      ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|ram_address_b[11]                                ; 16      ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|valid_wrreq~1                                     ; 16      ;
; system:sys_inst|cache_controller:cache_ctl|blk[1]~1                                                                                                          ; 16      ;
; system:sys_inst|cache_controller:cache_ctl|blk[0]~0                                                                                                          ; 16      ;
; system:sys_inst|DSP32:DSP32_inst|comb~6                                                                                                                      ; 16      ;
; system:sys_inst|DSP32:DSP32_inst|ShiftRight0~0                                                                                                               ; 16      ;
; system:sys_inst|DSP32:DSP32_inst|comb~5                                                                                                                      ; 16      ;
; system:sys_inst|DSP32:DSP32_inst|Selector31~0                                                                                                                ; 16      ;
; system:sys_inst|DSP32:DSP32_inst|WideAnd0                                                                                                                    ; 16      ;
; system:sys_inst|DSP32:DSP32_inst|WideNor0                                                                                                                    ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|CRTIP[3]~0                                                                                                   ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Equal0~1                                                                                   ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector59~10                                                                                                ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector58~10                                                                                                ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|WideOr68~0                                                                                                   ; 16      ;
; system:sys_inst|seg_map:seg_mapper|Equal0~1                                                                                                                  ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DI[12]~1                                                                                   ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SI[12]~0                                                                                   ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BP[12]~0                                                                                   ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SP[4]~0                                                                                    ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Decoder0~3                                                                                 ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Decoder0~2                                                                                 ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Decoder0~1                                                                                 ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Decoder0~0                                                                                 ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|TMP16[0]~1                                                                                 ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|TMP16[0]~0                                                                                 ; 16      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0~26                                                                               ; 16      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0~23                                                                               ; 16      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0~0                                                                                ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Equal3~0                                                                                   ; 16      ;
; system:sys_inst|Equal20~0                                                                                                                                    ; 16      ;
; system:sys_inst|Equal3~1                                                                                                                                     ; 16      ;
; system:sys_inst|Equal21~0                                                                                                                                    ; 16      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|comb~1                                                                                                       ; 16      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|STATE[1]                                                                                     ; 16      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|STATE[0]                                                                                     ; 16      ;
; system:sys_inst|SDRAM_16bit:SDR|Equal2~4                                                                                                                     ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux258~4                                                                                                          ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux257~0                                                                                                          ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|pc[10]~0                                                                                          ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|sp[14]~5                                                                                          ; 16      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|rAcc[15]                                                                                                 ; 16      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|rAcc[17]                                                                                                 ; 16      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|rAcc[16]                                                                                                 ; 16      ;
; system:sys_inst|soundwave:sound_gen|Add0~5                                                                                                                   ; 16      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[0]~DUPLICATE                                                                                            ; 15      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|DIN[6]~6                                                                                          ; 15      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux234~7                                                                                                          ; 15      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|ALU80[5]~7                                                                                        ; 15      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|ALU80[7]~4                                                                                        ; 15      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|ALU80[1]~2                                                                                        ; 15      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|ALU80[2]~0                                                                                        ; 15      ;
; system:sys_inst|DSP32:DSP32_inst|always2~0                                                                                                                   ; 15      ;
; system:sys_inst|cache_controller:cache_ctl|WideOr6~0                                                                                                         ; 15      ;
; system:sys_inst|COMBRShift[1]                                                                                                                                ; 15      ;
; system:sys_inst|COMBRShift[0]                                                                                                                                ; 15      ;
; system:sys_inst|unit186:CPUUnit|comb~143                                                                                                                     ; 15      ;
; system:sys_inst|DSP32:DSP32_inst|comb~2                                                                                                                      ; 15      ;
; system:sys_inst|timer_8253:timer|counter:counter2|count[6]~1                                                                                                 ; 15      ;
; system:sys_inst|timer_8253:timer|counter:counter2|count[6]~0                                                                                                 ; 15      ;
; system:sys_inst|timer_8253:timer|counter:counter0|count[13]~1                                                                                                ; 15      ;
; system:sys_inst|timer_8253:timer|counter:counter0|count[13]~0                                                                                                ; 15      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Equal0~0                                                                                   ; 15      ;
; system:sys_inst|EGA_MUX[2]~9                                                                                                                                 ; 15      ;
; system:sys_inst|EGA_MUX[1]~6                                                                                                                                 ; 15      ;
; system:sys_inst|EGA_MUX[0]~3                                                                                                                                 ; 15      ;
; system:sys_inst|VGA_DAC_OE~0                                                                                                                                 ; 15      ;
; system:sys_inst|VGA_CRT_OE~1                                                                                                                                 ; 15      ;
; system:sys_inst|unit186:CPUUnit|comb~2                                                                                                                       ; 15      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|PORT_ADDR[7]~0                                                                                               ; 15      ;
; system:sys_inst|VGA_SG:VGA|always1~2                                                                                                                         ; 15      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|TMP16[7]                                                                                   ; 15      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Decoder47~0                                                                                                  ; 15      ;
; system:sys_inst|EGA_MUX[3]~12                                                                                                                                ; 15      ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|q_b[4]                                       ; 15      ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|q_b[5]                                       ; 15      ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|q_b[6]                                       ; 15      ;
; system:sys_inst|DSP32:DSP32_inst|op.000~DUPLICATE                                                                                                            ; 14      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[13]                                                                                                 ; 14      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~216                                                                    ; 14      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_fn_table_index_offset[3]                                                                             ; 14      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[5]~2                                                                                                        ; 14      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux245~5                                                                                                          ; 14      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[8]                                                                                                          ; 14      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder159~0                                                                                                      ; 14      ;
; system:sys_inst|vga_ddr_row_col[15]~0                                                                                                                        ; 14      ;
; system:sys_inst|i2c_master_byte:i2cmb|STATE.00                                                                                                               ; 14      ;
; system:sys_inst|VGA_DAC:dac|Decoder0~3                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~141                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~140                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~139                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~138                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~137                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~136                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~135                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~134                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~133                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~132                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~131                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~130                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~129                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~128                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~127                                                                                                                       ; 14      ;
; system:sys_inst|VGA_DAC:dac|egapal~126                                                                                                                       ; 14      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux18~0                                                                                        ; 14      ;
; system:sys_inst|SDRAM_16bit:SDR|actLine~67                                                                                                                   ; 14      ;
; system:sys_inst|SDRAM_16bit:SDR|actLine~65                                                                                                                   ; 14      ;
; system:sys_inst|KB_OE                                                                                                                                        ; 14      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux116~7                                                                                                     ; 14      ;
; system:sys_inst|SDRAM_16bit:SDR|WideOr2~0                                                                                                                    ; 14      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector68~0                                                                                                 ; 14      ;
; system:sys_inst|VGA_SG:VGA|LessThan4~2                                                                                                                       ; 14      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|Add0~17                                                                             ; 14      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|Add0~13                                                                             ; 14      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|Add0~9                                                                              ; 14      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|Add0~5                                                                              ; 14      ;
; system:sys_inst|DSP32:DSP32_inst|Mult0~547                                                                                                                   ; 14      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a15                                                 ; 14      ;
; system:sys_inst|VGA_SG:VGA|vcount[3]                                                                                                                         ; 14      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_eg_inc[1]                                                                                              ; 13      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_eg_inc[2]                                                                                              ; 13      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~220                                                                    ; 13      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|ALU80[6]~5                                                                                        ; 13      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Selector13~0                                                                                      ; 13      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[4]                                                                                                          ; 13      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[4]                                                                                                      ; 13      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Decoder0~3                                                                                               ; 13      ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|cmpr_tu5:rdempty_eq_comp|aneb_result_wire[0]                   ; 13      ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|data[7]~2                                                                                       ; 13      ;
; system:sys_inst|VGA_DAC:dac|a0index[3]                                                                                                                       ; 13      ;
; system:sys_inst|VGA_DAC:dac|a0index[0]                                                                                                                       ; 13      ;
; system:sys_inst|VGA_DAC:dac|a0index[1]                                                                                                                       ; 13      ;
; system:sys_inst|VGA_GC:gc|rotate_count[1]                                                                                                                    ; 13      ;
; system:sys_inst|cache_controller:cache_ctl|comb~0                                                                                                            ; 13      ;
; system:sys_inst|VGA_DAC:dac|attrib[7]~0                                                                                                                      ; 13      ;
; system:sys_inst|VGA_DAC:dac|dout[0]~2                                                                                                                        ; 13      ;
; system:sys_inst|VGA_SG:VGA|LessThan0~0                                                                                                                       ; 13      ;
; system:sys_inst|vgatext[1]~0                                                                                                                                 ; 13      ;
; system:sys_inst|SDRAM_16bit:SDR|actLine~69                                                                                                                   ; 13      ;
; system:sys_inst|SDRAM_16bit:SDR|actLine~68                                                                                                                   ; 13      ;
; system:sys_inst|Equal6~1                                                                                                                                     ; 13      ;
; system:sys_inst|VGA_DAC:dac|Equal2~1                                                                                                                         ; 13      ;
; system:sys_inst|Equal12~0                                                                                                                                    ; 13      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Decoder90~0                                                                                                  ; 13      ;
; system:sys_inst|SDRAM_16bit:SDR|sys_cmd_ack[1]                                                                                                               ; 13      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|Add0~37                                                                             ; 13      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|Add0~33                                                                             ; 13      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|Add0~29                                                                             ; 13      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|Add0~25                                                                             ; 13      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|Add0~21                                                                             ; 13      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_kgd1:auto_generated|ram_block1a3                ; 13      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_kgd1:auto_generated|ram_block1a2                ; 13      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_kgd1:auto_generated|ram_block1a1                ; 13      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_kgd1:auto_generated|ram_block1a0                ; 13      ;
; system:sys_inst|VGA_SG:VGA|vcount[1]                                                                                                                         ; 13      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_eg_inc[0]                                                                                              ; 12      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~210                                                                    ; 12      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~213                                                                    ; 12      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~211                                                                    ; 12      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~210                                                                    ; 12      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|SRESET                                                                                                            ; 12      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|ALU80[4]~6                                                                                        ; 12      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|ALU80[0]~3                                                                                        ; 12      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|FLAGS[0]~2                                                                                        ; 12      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~2                                                                                                          ; 12      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~0                                                                                                          ; 12      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[9]                                                                                                      ; 12      ;
; system:sys_inst|i2c_master_byte:i2cmb|dbit[2]~0                                                                                                              ; 12      ;
; system:sys_inst|vga_lnbytecount[7]~1                                                                                                                         ; 12      ;
; system:sys_inst|always1~5                                                                                                                                    ; 12      ;
; system:sys_inst|vga_font_counter[0]~2                                                                                                                        ; 12      ;
; system:sys_inst|vga_font_counter~0                                                                                                                           ; 12      ;
; system:sys_inst|VGA_DAC:dac|Decoder0~4                                                                                                                       ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux14~0                                                                                        ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux15~0                                                                                        ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector67~0                                                                                                 ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|NOBP~2                                                                                                       ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[5]~15                                                                                 ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[6]~14                                                                                 ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[2]~11                                                                                 ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[1]~9                                                                                  ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[0]~8                                                                                  ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[3]~5                                                                                  ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[4]~3                                                                                  ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[7]~0                                                                                  ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|comb~12                                                                                                      ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|comb~9                                                                                                       ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RB[15]~41                                                                                  ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DI[12]~0                                                                                   ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|RASEL~4                                                                                                      ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux111~6                                                                                                     ; 12      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|PORT_ADDR[5]~5                                                                                               ; 12      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Add2~1                                                                                              ; 12      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a14                                                 ; 12      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_lo[8]~2                                                                                              ; 11      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|LFO_PM[0]                                                                                                ; 11      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~218                                                                    ; 11      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[14]~0                                                                                         ; 11      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|FLAGS[1]~3                                                                                        ; 11      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux252~4                                                                                                          ; 11      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux252~3                                                                                                          ; 11      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[6]                                                                                                          ; 11      ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|rd_progress                                                                                     ; 11      ;
; system:sys_inst|DSP32:DSP32_inst|res~0                                                                                                                       ; 11      ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|always0~0                                                                                                             ; 11      ;
; system:sys_inst|timer_8253:timer|comb~1                                                                                                                      ; 11      ;
; system:sys_inst|timer_8253:timer|comb~0                                                                                                                      ; 11      ;
; system:sys_inst|VGA_GC:gc|data[4]~4                                                                                                                          ; 11      ;
; system:sys_inst|VGA_GC:gc|data[6]~0                                                                                                                          ; 11      ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|rpos[1]                                                                                      ; 11      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|comb~14                                                                                                      ; 11      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|comb~2                                                                                                       ; 11      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux31~0                                                                                                      ; 11      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux122~12                                                                                                    ; 11      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector62~2                                                                                                 ; 11      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a12                                                 ; 11      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a13                                                 ; 11      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a16                                                 ; 11      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a30                                                 ; 11      ;
; system:sys_inst|VGA_SG:VGA|vcount[0]                                                                                                                         ; 11      ;
; system:sys_inst|half[1]~DUPLICATE                                                                                                                            ; 10      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|WideOr0                                                                                                  ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Equal1~0                                                                                          ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~218                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~216                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~215                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~214                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~213                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~212                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~209                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~221                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~220                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~219                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~215                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~212                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~208                                                                    ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Equal1~0                                                                                            ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|th[7]                                                                                             ; 10      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector72~3                                                                                             ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder98~0                                                                                                       ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[2]                                                                                                          ; 10      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Decoder0~0                                                                                               ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|hiaddr[9]~0                                                                                                       ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|wp[0]~0                                                                                                                     ; 10      ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|data[7]~2                                                                                          ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][3][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][2][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][1][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][0][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][7][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][6][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][5][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][4][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][15][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][14][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][13][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][12][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][11][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][10][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][9][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][8][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][31][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][27][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][23][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][19][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][30][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][26][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][22][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][18][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][29][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][25][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][21][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][17][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][28][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][24][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][20][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[2][16][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][3][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][2][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][1][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][0][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][7][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][6][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][5][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][4][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][15][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][14][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][13][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][12][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][11][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][10][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][9][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][8][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][31][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][27][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][23][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][19][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][30][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][26][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][22][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][18][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][29][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][25][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][21][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][17][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][28][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][24][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][20][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][16][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][3][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][2][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][1][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][0][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][7][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][6][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][5][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][4][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][15][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][14][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][13][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][12][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][11][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][10][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][9][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][8][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][31][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][27][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][23][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][19][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][30][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][26][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][22][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][18][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][29][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][25][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][21][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][17][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][28][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][24][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][20][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][16][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][3][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][2][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][1][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][0][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][7][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][6][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][5][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][4][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][15][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][14][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][13][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][12][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][11][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][10][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][9][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][8][9]~0                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][31][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][27][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][23][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][19][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][30][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][26][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][22][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][18][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][29][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][25][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][21][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][17][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][28][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][24][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][20][9]~0                                                                                            ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[0][16][9]~0                                                                                            ; 10      ;
; system:sys_inst|i2c_cd[11]                                                                                                                                   ; 10      ;
; system:sys_inst|half[0]                                                                                                                                      ; 10      ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a0            ; 10      ;
; system:sys_inst|PIC_8259:PIC|INT                                                                                                                             ; 10      ;
; system:sys_inst|cache_controller:cache_ctl|lowaddr[4]                                                                                                        ; 10      ;
; system:sys_inst|VGA_DAC:dac|index[9]~0                                                                                                                       ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|instr1[2]                                                                                                                   ; 10      ;
; system:sys_inst|opl3:opl3_inst|status[2]~1                                                                                                                   ; 10      ;
; system:sys_inst|VGA_GC:gc|data[5]~3                                                                                                                          ; 10      ;
; system:sys_inst|VGA_GC:gc|data[7]~2                                                                                                                          ; 10      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[15]~10                                                                                                  ; 10      ;
; system:sys_inst|VGA_CRT:crt|index[4]~4                                                                                                                       ; 10      ;
; system:sys_inst|VGA_CRT:crt|index[0]~3                                                                                                                       ; 10      ;
; system:sys_inst|VGA_CRT:crt|store~0                                                                                                                          ; 10      ;
; system:sys_inst|VGA_CRT:crt|index[3]~0                                                                                                                       ; 10      ;
; system:sys_inst|VGA_DAC:dac|Equal2~0                                                                                                                         ; 10      ;
; system:sys_inst|Equal4~4                                                                                                                                     ; 10      ;
; system:sys_inst|Equal4~3                                                                                                                                     ; 10      ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|ctl_outb                                                                                                              ; 10      ;
; system:sys_inst|Equal0~2                                                                                                                                     ; 10      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|comb~8                                                                                                       ; 10      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux114~8                                                                                                     ; 10      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX[15]                                                                                     ; 10      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FLG[0]                                                                                     ; 10      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|RCXZ                                                                                                         ; 10      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DX[9]                                                                                      ; 10      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DX[8]                                                                                      ; 10      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|MREQ~0                                                                                                       ; 10      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|STAGE[5]                                                                                                     ; 10      ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|STAGE[6]                                                                                                     ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux247~3                                                                                                          ; 10      ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Add2~5                                                                                              ; 10      ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|q_b[11]                                      ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_3i12:auto_generated|q_b[15]                                        ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a6                                                  ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a7                                                  ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a8                                                  ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a9                                                  ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a10                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a11                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a17                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a18                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a19                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a20                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a21                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a22                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a23                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a24                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a25                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a26                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a27                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a28                                                 ; 10      ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a29                                                 ; 10      ;
; system:sys_inst|VGA_SG:VGA|vcount[4]                                                                                                                         ; 10      ;
; system:sys_inst|VGA_SG:VGA|vcount[5]                                                                                                                         ; 10      ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|rd_progress~DUPLICATE                                                                              ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|out_data_valid[2]~DUPLICATE                                                                                                  ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|STATE.000~DUPLICATE                                                                                                          ; 9       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[2]~1                                                                                           ; 9       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|LFO_PM[2]                                                                                                ; 9       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|LFO_PM[3]                                                                                                ; 9       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_volume[0]~1                                                                                            ; 9       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector44~0                                                                                             ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|th[2]~0                                                                                           ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~222                                                                    ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~221                                                                    ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~219                                                                    ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~217                                                                    ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~211                                                                    ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~214                                                                    ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|daa:daa_adjust|WideOr1~0                                                                            ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|d1mux[2]~0                                                                                          ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[6]~1                                                                                          ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux261~5                                                                                                          ; 9       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ram_rdata_lo[15]~_Duplicate_1                                                                            ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux239~5                                                                                                          ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[9]                                                                                                          ; 9       ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~18                                                                                                               ; 9       ;
; system:sys_inst|seg_map:seg_mapper|map~441                                                                                                                   ; 9       ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~17                                                                                                               ; 9       ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~16                                                                                                               ; 9       ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~15                                                                                                               ; 9       ;
; system:sys_inst|seg_map:seg_mapper|map~440                                                                                                                   ; 9       ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~14                                                                                                               ; 9       ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~13                                                                                                               ; 9       ;
; system:sys_inst|timer_8253:timer|LessThan0~0                                                                                                                 ; 9       ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~12                                                                                                               ; 9       ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~10                                                                                                               ; 9       ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~9                                                                                                                ; 9       ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~7                                                                                                                ; 9       ;
; system:sys_inst|seg_map:seg_mapper|map~439                                                                                                                   ; 9       ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~6                                                                                                                ; 9       ;
; system:sys_inst|seg_map:seg_mapper|map~438                                                                                                                   ; 9       ;
; system:sys_inst|seg_map:seg_mapper|Decoder0~5                                                                                                                ; 9       ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0                        ; 9       ;
; system:sys_inst|cache_controller:cache_ctl|flushcount[4]~0                                                                                                   ; 9       ;
; system:sys_inst|unit186:CPUUnit|ShiftRight1~19                                                                                                               ; 9       ;
; system:sys_inst|i2c_master_byte:i2cmb|b0~0                                                                                                                   ; 9       ;
; system:sys_inst|always1~2                                                                                                                                    ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[10]                                                                                                                 ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[2]                                                                                                                  ; 9       ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a4            ; 9       ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|a_graycounter_dg6:rdptr_g1p|counter5a3            ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[0]                                                                                                                  ; 9       ;
; system:sys_inst|unit186:CPUUnit|ShiftRight1~18                                                                                                               ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[8]                                                                                                                  ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[1]                                                                                                                  ; 9       ;
; system:sys_inst|unit186:CPUUnit|ShiftRight1~16                                                                                                               ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[9]                                                                                                                  ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[13]                                                                                                                 ; 9       ;
; system:sys_inst|unit186:CPUUnit|ShiftRight1~13                                                                                                               ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[5]                                                                                                                  ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[14]                                                                                                                 ; 9       ;
; system:sys_inst|unit186:CPUUnit|ShiftRight1~12                                                                                                               ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[6]                                                                                                                  ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[12]                                                                                                                 ; 9       ;
; system:sys_inst|unit186:CPUUnit|ShiftRight1~10                                                                                                               ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[4]                                                                                                                  ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[11]                                                                                                                 ; 9       ;
; system:sys_inst|unit186:CPUUnit|ShiftRight1~7                                                                                                                ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[3]                                                                                                                  ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[7]                                                                                                                  ; 9       ;
; system:sys_inst|unit186:CPUUnit|ShiftRight1~4                                                                                                                ; 9       ;
; system:sys_inst|cache_controller:cache_ctl|lowaddr[3]                                                                                                        ; 9       ;
; system:sys_inst|cache_controller:cache_ctl|lowaddr[2]                                                                                                        ; 9       ;
; system:sys_inst|cache_controller:cache_ctl|lowaddr[1]                                                                                                        ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|sys_DOUT[15]                                                                                                                 ; 9       ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a3                        ; 9       ;
; system:sys_inst|VGA_GC:gc|index[3]~3                                                                                                                         ; 9       ;
; system:sys_inst|VGA_GC:gc|index[2]~2                                                                                                                         ; 9       ;
; system:sys_inst|VGA_GC:gc|index[1]~1                                                                                                                         ; 9       ;
; system:sys_inst|VGA_GC:gc|index[0]~0                                                                                                                         ; 9       ;
; system:sys_inst|VGA_GC:gc|store~0                                                                                                                            ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|AIMM1[7]~0                                                                                                   ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[13]~20                                                                                ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[14]~19                                                                                ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[15]~18                                                                                ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[10]~12                                                                                ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[9]~10                                                                                 ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux36~3                                                                                    ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[11]~6                                                                                 ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FLG[7]~0                                                                                   ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|always1~5                                                                                  ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[12]~4                                                                                 ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux34~3                                                                                    ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|always1~3                                                                                  ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FDRW[8]~2                                                                                  ; 9       ;
; system:sys_inst|Equal11~1                                                                                                                                    ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[10]~15                                                                                                  ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[11]~14                                                                                                  ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|POUT[9]~9                                                                                                    ; 9       ;
; system:sys_inst|VGA_CRT:crt|index[2]~2                                                                                                                       ; 9       ;
; system:sys_inst|VGA_CRT:crt|index[1]~1                                                                                                                       ; 9       ;
; system:sys_inst|comb~2                                                                                                                                       ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|DLY[1]                                                                                                                       ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[4]~0                                                                                                  ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[0]~1                                                                                                    ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|always1~0                                                                                  ; 9       ;
; system:sys_inst|unit186:CPUUnit|comb~13                                                                                                                      ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|comb~3                                                                                                       ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RB[7]~36                                                                                   ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux8~0                                                                                                       ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|PORT_ADDR[12]~2                                                                                              ; 9       ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|comb~0                                                                                       ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux122~85                                                                                                    ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Equal21~1                                                                                                    ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[3][7]                                                                                                  ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BSEL[2]                                                                                    ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector13~7                                                                                                 ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX[8]                                                                                      ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|STATE.001                                                                                                                    ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|STATE.010                                                                                                                    ; 9       ;
; system:sys_inst|SDRAM_16bit:SDR|Selector23~1                                                                                                                 ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux238~3                                                                                                          ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Add0~13                                                                                             ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~49                                                                                           ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~45                                                                                           ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~41                                                                                           ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~37                                                                                           ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~33                                                                                           ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~29                                                                                           ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~25                                                                                           ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~21                                                                                           ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~17                                                                                           ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~13                                                                                           ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~9                                                                                            ; 9       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Add0~5                                                                                            ; 9       ;
; system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_3i12:auto_generated|q_b[12]                                        ; 9       ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|altsyncram_i671:fifo_ram|q_b[15]                               ; 9       ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a3                                                  ; 9       ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a4                                                  ; 9       ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ram_block1a5                                                  ; 9       ;
; system:sys_inst|cache_controller:cache_ctl|hiaddr[14]                                                                                                        ; 9       ;
; system:sys_inst|cache_controller:cache_ctl|hiaddr[13]                                                                                                        ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|MUL[15]                                                                                    ; 9       ;
; system:sys_inst|VGA_SG:VGA|vcount[6]                                                                                                                         ; 9       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX[7]                                                                                      ; 9       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[5]                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[4]                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[2]                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[1]                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[0]                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a5                    ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a1                    ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a4                    ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector58~0                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector66~1                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector57~2                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector65~1                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector56~0                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector64~1                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|r[6]~0                                                                                            ; 8       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data~208                                                                    ; 8       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~217                                                                    ; 8       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data~209                                                                    ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Decoder0~5                                                                                               ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector59~0                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector67~1                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector55~0                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector63~1                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|ALU81[3]~7                                                                                        ; 8       ;
; system:sys_inst|VGA_CRT:crt|Decoder0~12                                                                                                                      ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector61~3                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector69~13                                                                                            ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector62~5                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector70~3                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector60~0                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector68~6                                                                                             ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[0]~_Duplicate_1                                                                                     ; 8       ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|tmp1[1]~_Duplicate_1                                                                                     ; 8       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux246~7                                                                                                          ; 8       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux9~1                                                                                              ; 8       ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux9~0                                                                                              ; 8       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                          ; Location                                                                                                                                                                                                                                                                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_3i12:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2           ; 0          ; None                                         ; M10K_X11_Y18_N0, M10K_X11_Y17_N0                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_qsk1:auto_generated|altsyncram_i671:fifo_ram|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 17           ; 16           ; 17           ; yes                    ; no                      ; yes                    ; yes                     ; 272    ; 16                          ; 17                          ; 16                          ; 17                          ; 272                 ; 1           ; 0          ; None                                         ; M10K_X11_Y23_N0                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_a3k1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                                         ; M10K_X11_Y21_N0                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_a3k1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                                         ; M10K_X11_Y19_N0                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_afq1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 512                         ; 16                          ; 8192                ; 1           ; 0          ; None                                         ; M10K_X11_Y20_N0                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|altsyncram_c671:fifo_ram|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                         ; M10K_X22_Y26_N0                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ;
; system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0|altsyncram_80n1:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 25           ; 8            ; 25           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 200    ; 25                          ; 8                           ; 25                          ; 8                           ; 200                 ; 1           ; 0          ; None                                         ; M10K_X38_Y19_N0                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ;
; system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_7mj2:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; Dual Clocks  ; 1024         ; 8            ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 256                         ; 32                          ; 8192                ; 2           ; 0          ; None                                         ; M10K_X22_Y23_N0, M10K_X22_Y24_N0                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ;
; system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0|altsyncram_atm1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 9            ; 8            ; 9            ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 72     ; 9                           ; 8                           ; 9                           ; 8                           ; 72                  ; 1           ; 0          ; None                                         ; M10K_X30_Y19_N0                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ;
; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ALTSYNCRAM            ; AUTO ; True Dual Port   ; Dual Clocks  ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 8           ; 0          ; cache_bootload.mif                           ; M10K_X38_Y22_N0, M10K_X30_Y24_N0, M10K_X38_Y24_N0, M10K_X38_Y23_N0, M10K_X30_Y23_N0, M10K_X30_Y25_N0, M10K_X38_Y25_N0, M10K_X30_Y22_N0                                                                                                                                       ; Don't care           ; New data        ; New data        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_8pl1:auto_generated|altsyncram_n671:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 512                         ; 16                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                                         ; M10K_X22_Y18_N0                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_8vk1:auto_generated|altsyncram_l151:fifo_ram|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 10           ; 1024         ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 10240  ; 1024                        ; 10                          ; 1024                        ; 10                          ; 10240               ; 1           ; 0          ; None                                         ; M10K_X22_Y28_N0                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_r2s2:auto_generated|ALTSYNCRAM                      ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 8192                        ; 8                           ; 4096                        ; 16                          ; 65536               ; 8           ; 0          ; opl3.mif                                     ; M10K_X22_Y34_N0, M10K_X22_Y36_N0, M10K_X22_Y37_N0, M10K_X22_Y31_N0, M10K_X22_Y32_N0, M10K_X22_Y33_N0, M10K_X30_Y35_N0, M10K_X22_Y35_N0                                                                                                                                       ; Don't care           ; New data        ; New data        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|altsyncram:lfo_am_table_rtl_0|altsyncram_sed1:auto_generated|ALTSYNCRAM                     ; AUTO ; ROM              ; Single Clock ; 210          ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1050   ; 210                         ; 5                           ; --                          ; --                          ; 1050                ; 1           ; 0          ; db/Next186_SoC.ram0_opl3seq_84abd2ad.hdl.mif ; M10K_X38_Y33_N0                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_qgd1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; Single Clock ; 6656         ; 13           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 86528  ; 6656                        ; 13                          ; --                          ; --                          ; 86528               ; 13          ; 0          ; db/Next186_SoC.ram1_sampler_705dd160.hdl.mif ; M10K_X30_Y32_N0, M10K_X46_Y32_N0, M10K_X38_Y34_N0, M10K_X38_Y35_N0, M10K_X46_Y33_N0, M10K_X30_Y36_N0, M10K_X38_Y32_N0, M10K_X30_Y34_N0, M10K_X30_Y31_N0, M10K_X46_Y35_N0, M10K_X46_Y34_N0, M10K_X30_Y33_N0, M10K_X38_Y36_N0                                                  ; Don't care           ; New data        ; New data        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_kgd1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; Single Clock ; 4096         ; 13           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 53248  ; 4096                        ; 13                          ; --                          ; --                          ; 53248               ; 7           ; 0          ; db/Next186_SoC.ram0_sampler_705dd160.hdl.mif ; M10K_X38_Y31_N0, M10K_X30_Y30_N0, M10K_X38_Y28_N0, M10K_X38_Y30_N0, M10K_X38_Y29_N0, M10K_X30_Y29_N0, M10K_X30_Y28_N0                                                                                                                                                        ; Don't care           ; New data        ; New data        ;
; system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0|altsyncram_s1s1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 9            ; 32           ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 288    ; 16                          ; 9                           ; 16                          ; 9                           ; 144                 ; 1           ; 0          ; db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif ; M10K_X30_Y20_N0                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_dlm1:auto_generated|altsyncram_a971:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 16          ; 0          ; None                                         ; M10K_X11_Y28_N0, M10K_X22_Y27_N0, M10K_X11_Y26_N0, M10K_X11_Y25_N0, M10K_X11_Y29_N0, M10K_X11_Y22_N0, M10K_X11_Y24_N0, M10K_X11_Y27_N0, M10K_X22_Y14_N0, M10K_X22_Y12_N0, M10K_X22_Y9_N0, M10K_X22_Y10_N0, M10K_X22_Y16_N0, M10K_X22_Y7_N0, M10K_X22_Y11_N0, M10K_X22_Y15_N0 ; Don't care           ; New data        ; New data        ;
; system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_ujl2:auto_generated|ALTSYNCRAM                                      ; AUTO ; True Dual Port   ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; font.mif                                     ; M10K_X22_Y21_N0, M10K_X22_Y20_N0, M10K_X22_Y22_N0, M10K_X22_Y19_N0                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                ;
+-----------------------+-------------+---------------------+-------------------+
; Statistic             ; Number Used ; Available per Block ; Maximum Available ;
+-----------------------+-------------+---------------------+-------------------+
; Independent 18x18     ; 4           ; 2.00                ; 50                ;
; Sum of two 18x18      ; 1           ; 1.00                ; 25                ;
; DSP Block             ; 5           ; --                  ; 25                ;
; DSP 18-bit Element    ; 6           ; 2.00                ; 50                ;
; Signed Multiplier     ; 2           ; --                  ; --                ;
; Unsigned Multiplier   ; 2           ; --                  ; --                ;
; Mixed Sign Multiplier ; 2           ; --                  ; --                ;
+-----------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------+
; Interconnect Usage Summary                             ;
+----------------------------+---------------------------+
; Interconnect Resource Type ; Usage                     ;
+----------------------------+---------------------------+
; Block interconnects        ; 22,309 / 140,056 ( 16 % ) ;
; C12 interconnects          ; 524 / 6,048 ( 9 % )       ;
; C2 interconnects           ; 7,386 / 54,648 ( 14 % )   ;
; C4 interconnects           ; 4,247 / 25,920 ( 16 % )   ;
; Local interconnects        ; 4,630 / 36,960 ( 13 % )   ;
; R14 interconnects          ; 638 / 5,984 ( 11 % )      ;
; R3 interconnects           ; 8,917 / 60,192 ( 15 % )   ;
; R6 interconnects           ; 14,682 / 127,072 ( 12 % ) ;
+----------------------------+---------------------------+


+----------------------------------------------------------+
; Other Routing Usage Summary                              ;
+------------------------------+---------------------------+
; Other Routing Resource Type  ; Usage                     ;
+------------------------------+---------------------------+
; DQS bus muxes                ; 0 / 17 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )            ;
; Direct links                 ; 1,400 / 140,056 ( < 1 % ) ;
; Global clocks                ; 2 / 16 ( 13 % )           ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14/C12 interconnect drivers ; 1,048 / 9,504 ( 11 % )    ;
; Spine clocks                 ; 7 / 120 ( 6 % )           ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )         ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                               ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                  ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                  ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 66           ; 1            ; 66           ; 0            ; 0            ; 76        ; 66           ; 0            ; 76        ; 76        ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 4            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 10           ; 75           ; 10           ; 76           ; 76           ; 0         ; 10           ; 76           ; 0         ; 0         ; 76           ; 76           ; 76           ; 72           ; 76           ; 76           ; 76           ; 76           ; 72           ; 76           ; 72           ; 76           ; 76           ; 76           ; 76           ; 76           ; 76           ; 76           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DRAM_ADDR[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VSYNC          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HSYNC          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HLLED              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDLED              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SYLED              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_L            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_R            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_nCS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_CK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_DI              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TX_EXT             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLKA           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DATA           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLKB           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DATB           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_DO              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RX_EXT             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_SOUTH          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; Off                         ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                            ; Destination Clock(s)                                                                       ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------+
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 494.2             ;
; CLOCK_50                                                                                   ; CLOCK_50                                                                                   ; 35.2              ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                            ; Destination Register                                                                                                                                       ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; system:sys_inst|soundwave:sound_gen|clkdiv[8]                                                                                                              ; system:sys_inst|opl3:opl3_inst|read[0]                                                                                                                     ; 2.468             ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|STATE[0]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.561             ;
; system:sys_inst|cache_controller:cache_ctl|raddr[9]                                                                                                        ; system:sys_inst|cache_controller:cache_ctl|hiaddr[3]                                                                                                       ; 1.485             ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|OLDSTATE                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.482             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[1][10]                                                                              ; system:sys_inst|cache_controller:cache_ctl|cache_lru[3][8][0]                                                                                              ; 1.458             ;
; system:sys_inst|cache_controller:cache_ctl|raddr[10]                                                                                                       ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a15~porta_address_reg0 ; 1.454             ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|STATE[1]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.454             ;
; system:sys_inst|VGA_SC:sc|wplane[3]                                                                                                                        ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a2~portb_we_reg        ; 1.428             ;
; system:sys_inst|rstcount[18]                                                                                                                               ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|SRESET                                                                                                          ; 1.171             ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|piaddr[17]                                                                                 ; system:sys_inst|cache_controller:cache_ctl|cache_lru[3][8][0]                                                                                              ; 1.166             ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|wrptr_g[1]                                                  ; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a5                      ; 1.106             ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|alt_synch_pipe_iv7:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[1] ; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a5                      ; 1.102             ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|qpos[2]                                                                                    ; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[4][5]                                                                                                ; 1.073             ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|wrptr_g[0]                                                  ; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_gll1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a5                      ; 1.070             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|CPUStatus[3]                                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|SCAS                                                                                                       ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|CMPS                                                                                                       ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|qsize[3]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|qsize[1]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|qsize[2]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|qsize[0]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|AAMIRQ                                                                                                     ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BP[10]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SI[10]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[4][2]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[3][2]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][2]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|DIVIRQ                                                                                                     ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][7]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FLG[3]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FLG[4]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FLG[8]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[4][4]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[0][4]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[2][4]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[3][4]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BX[9]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BP[9]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SI[9]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[1][4]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SP[9]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SP[10]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[3][3]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[4][3]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][3]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|DIVQSGN                                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX[0]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BX[0]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SP[0]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BP[0]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SI[0]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[4][1]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[3][1]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DI[9]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BP[8]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SI[8]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DI[8]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BX[8]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[4][0]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[3][0]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SP[8]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[0][3]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[1][3]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[2][3]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[3][3]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[0][2]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[2][2]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[3][2]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[0][1]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[2][1]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[3][1]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[0][0]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[2][0]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[3][0]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[1][2]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[1][1]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SREG[1][0]                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[3][4]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][4]                                                                                                ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DX[4]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BX[4]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SP[4]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BP[4]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SI[4]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SP[12]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SI[12]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DI[12]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BX[12]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CX[12]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DX[12]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|FLG[0]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DX[8]                                                                                    ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SP[11]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BP[11]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SI[11]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DI[11]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|BX[11]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DX[11]                                                                                   ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|TMP16[3]                                                                                 ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|CPUStatus[4]                                                                                               ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_79t2:auto_generated|ram_block1a18~porta_address_reg0 ; 1.037             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEFA2F23I7 for design "Next186_SoC"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning: RST port on the PLL is not properly connected on instance system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll1". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 10 pins of 76 total pins
    Info (169086): Pin VGA_R[4] not assigned to an exact location on the device
    Info (169086): Pin VGA_R[5] not assigned to an exact location on the device
    Info (169086): Pin VGA_G[4] not assigned to an exact location on the device
    Info (169086): Pin VGA_G[5] not assigned to an exact location on the device
    Info (169086): Pin VGA_B[4] not assigned to an exact location on the device
    Info (169086): Pin VGA_B[5] not assigned to an exact location on the device
    Info (169086): Pin HLLED not assigned to an exact location on the device
    Info (169086): Pin SYLED not assigned to an exact location on the device
    Info (169086): Pin TX_EXT not assigned to an exact location on the device
    Info (169086): Pin RX_EXT not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0 with 221 fanout uses global clock CLKCTRL_G5
        Info (11561): system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0 with 400 fanout was merged with this clock
        Info (11561): system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll3_outclk~CLKENA0 with 3 fanout was merged with this clock
        Info (11561): system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll4_outclk~CLKENA0 with 219 fanout was merged with this clock
        Info (11561): system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|wire_generic_pll5_outclk~CLKENA0 with 136 fanout was merged with this clock
        Info (11561): system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0 with 3713 fanout was merged with this clock
        Info (11561): system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_generic_pll2_outclk~CLKENA0 with 284 fanout was merged with this clock
    Info (11162): CLOCK_50~inputCLKENA0 with 650 fanout uses global clock CLKCTRL_G7
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL
    Info (177008): PLL system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL
Warning (12392): The feedback return path used by PLL(s) in location FRACTIONALPLL_X0_Y1_N0 is not of the recommended type. Please review the detailed help associated with this message for more information.
    Info (177008): PLL system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL
    Info (177008): PLL system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_8pl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_8vk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_h09:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_g09:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_dlm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_gll1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_f09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_qsk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_vu8:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_uu8:dffpipe10|dffe11a* 
Info (332104): Reading SDC File: 'Next186_SoC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[1]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[1]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[2]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[2]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[3]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[3]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[4]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[4]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[5]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[5]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[6]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[6]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[7]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[7]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at Next186_SoC.sdc(35): sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2] could not be matched with a clock
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(35): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(36): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(37): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(38): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(39): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(40): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(41): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(42): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(43): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(44): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(45): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(46): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(47): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(48): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(49): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(50): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[15]}]
Warning (332174): Ignored filter at Next186_SoC.sdc(57): sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1] could not be matched with a clock
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(57): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[0]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(58): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[1]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(59): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[2]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(60): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[3]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(61): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[4]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(62): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[5]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(63): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[6]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(64): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[7]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(65): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[8]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(66): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[9]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(67): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[10]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(68): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[11]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(69): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[12]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(70): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_BA[0]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(71): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_BA[1]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(72): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_CAS_N}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(73): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQM[0]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(74): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQM[1]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(75): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(76): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(77): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(78): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(79): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(80): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(81): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(82): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(83): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(84): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(85): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(86): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(87): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(88): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(89): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(90): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(91): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_RAS_N}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(92): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_WE_N}]
Warning (332174): Ignored filter at Next186_SoC.sdc(105): sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning (332174): Ignored filter at Next186_SoC.sdc(105): sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1] could not be matched with a clock
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(105): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(105): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(106): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(106): Argument <to> is an empty collection
Warning (332174): Ignored filter at Next186_SoC.sdc(107): sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(107): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(107): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(108): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(108): Argument <to> is an empty collection
Warning (332174): Ignored filter at Next186_SoC.sdc(109): sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3] could not be matched with a clock
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(109): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(109): Argument <to> is an empty collection
Warning (332174): Ignored filter at Next186_SoC.sdc(110): sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4] could not be matched with a clock
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(110): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(110): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(111): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]}] -to [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(111): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(112): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}] -to [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(112): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(113): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}] -to [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(113): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(114): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4]}] -to [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(114): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(115): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]}] -to [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(115): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(116): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}] -to [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]}]  
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(116): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(117): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_clocks {CLOCK_50}] -to [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(118): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}] -to [get_clocks {CLOCK_50}]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 10 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):    3.333 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    3.333 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[1]
    Info (332111):    3.333 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[2]
    Info (332111):    3.333 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[3]
    Info (332111):    3.333 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[4]
    Info (332111):    3.333 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[5]
    Info (332111):    3.333 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[6]
    Info (332111):    3.333 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[7]
    Info (332111):   20.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 26 registers into blocks of type DSP block
    Extra Info (176220): Created 26 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "JOY_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "JOY_DATA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "JOY_LOAD" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:20
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:42
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 12% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:02:40
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 56.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:26
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/Next186_SoC.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 1961 megabytes
    Info: Processing ended: Tue Dec 03 23:51:47 2019
    Info: Elapsed time: 00:06:13
    Info: Total CPU time (on all processors): 00:06:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/jaime/Desktop/UnAmiga+ -master- 5CEFA2F23/Cores/Next186/Next186_SoC.fit.smsg.


