{
    "GNN_DATA": {
        "edges": [
            {
                "dst": 4238896,
                "src": 4238848
            },
            {
                "dst": 4238858,
                "src": 4238848
            },
            {
                "dst": "loopSeerDum",
                "src": 4238896
            },
            {
                "dst": 4238880,
                "src": 4238858
            },
            {
                "dst": 4238860,
                "src": 4238858
            },
            {
                "dst": 4238885,
                "src": 4238880
            },
            {
                "dst": "loopSeerDum",
                "src": 4238885
            },
            {
                "dst": 4238885,
                "src": 4238860
            },
            {
                "dst": 4238869,
                "src": 4238860
            },
            {
                "dst": 4208016,
                "src": 4238869
            },
            {
                "dst": 7340528,
                "src": 4208016
            },
            {
                "dst": "loopSeerDum",
                "src": 7340528
            }
        ],
        "nodes": [
            {
                "block_addr": 4238848,
                "constraints": [],
                "instructions": "mov|rax|qword|ptr|rsi|+|0x60|    |cmp|qword|ptr|rdi|+|0x60|rax|    |jg|target_0|    "
            },
            {
                "block_addr": 4238896,
                "constraints": [
                    "<Bool|__eq__|__add__|reg|0x60|0xfffffffffff80020|>    |<Bool|__eq__|__add__|reg|0x60|0xffffffffffffc060|>    |<Bool|SGT|mem_2|mem_0|>    "
                ],
                "instructions": "mov|eax|0xffffffff|    |ret|    "
            },
            {
                "block_addr": "loopSeerDum",
                "constraints": [
                    "<Bool|__eq__|__add__|mem_7|0xe000000000000000|>    |<Bool|Or|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|__eq__|mem_8|0|>    |<Bool|__eq__|__sub__|If|__eq__|mem_8|0|__add__|mem_7|If|__eq__|mem_8|0|__add__|mem_7|0x1|If|__eq__|mem_8|0|__add__|mem_7|0x2|If|__eq__|<...>|0|__add__|mem_7|0x3|If|__eq__|<...>|<...>|__add__|<...>|<...>|If|<...>|<...>|<...>|mem_7|strlen_3540_64|>    |<Bool|__eq__|__add__|mem_6|0xfffffffffff80000|>    |<Bool|Or|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_10|0|__eq__|mem_0|0|__eq__|mem_0|0|__eq__|mem_0|0|__eq__|mem_0|0|__eq__|mem_0|0|__eq__|mem_0|0|__eq__|mem_0|0|__eq__|mem_0|0|__eq__|mem_4|0|__eq__|mem_4|0|__eq__|mem_4|0|__eq__|mem_4|0|__eq__|mem_4|0|__eq__|mem_4|0|__eq__|mem_4|0|__eq__|mem_4|0|__eq__|mem_11|0|__eq__|mem_11|0|__eq__|mem_11|0|__eq__|mem_11|0|__eq__|mem_11|0|__eq__|mem_11|0|__eq__|mem_11|0|__eq__|mem_11|0|__eq__|mem_11|0|__eq__|mem_11|0|__eq__|mem_11|0|__eq__|mem_11|0|>    |<Bool|__eq__|__sub__|If|__eq__|mem_10|0|__add__|mem_6|If|__eq__|mem_10|0|__add__|mem_6|0x1|If|__eq__|mem_10|0|__add__|mem_6|0x2|If|__eq__|<...>|0|__add__|mem_6|0x3|If|__eq__|<...>|<...>|__add__|<...>|<...>|If|<...>|<...>|<...>|mem_6|strlen_3543_64|>    |<Bool|Or|And|Or|__eq__|strlen_3540_64|strlen_3543_64|And|__ge__|strlen_3540_64|0x3b|__ge__|strlen_3543_64|0x3b|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x0|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x2|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x3|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x4|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x5|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x6|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x7|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x8|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x9|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0xa|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0xb|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0xc|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0xd|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0xe|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0xf|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x10|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x11|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x12|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x13|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x14|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x15|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x16|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x17|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x18|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x19|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1a|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1b|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1c|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1d|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1e|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1f|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x20|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x21|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x22|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x23|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x24|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x25|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x26|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x27|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x28|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x29|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x2a|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x2b|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x2c|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x2d|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x2e|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x2f|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x30|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x31|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x32|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x33|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x34|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x35|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x36|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x37|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x38|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x39|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x3a|__eq__|strncmp_ret_3544_64|0x0|And|Not|And|Or|__eq__|strlen_3540_64|strlen_3543_64|And|__ge__|strlen_3540_64|0x3b|__ge__|strlen_3543_64|0x3b|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x0|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x2|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x3|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x4|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x5|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x6|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x7|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x8|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x9|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0xa|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0xb|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0xc|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0xd|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0xe|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0xf|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x10|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x11|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x12|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x13|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x14|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x15|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x16|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x17|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x18|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x19|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1a|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1b|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1c|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1d|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1e|Or|__eq__|mem_8|mem_10|__lt__|strlen_3540_64|0x1f|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x20|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x21|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x22|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x23|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x24|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x25|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x26|Or|__eq__|mem_8|mem_0|__lt__|strlen_3540_64|0x27|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x28|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x29|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x2a|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x2b|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x2c|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x2d|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x2e|Or|__eq__|mem_8|mem_4|__lt__|strlen_3540_64|0x2f|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x30|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x31|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x32|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x33|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x34|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x35|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x36|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x37|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x38|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x39|Or|__eq__|mem_8|mem_11|__lt__|strlen_3540_64|0x3a|__eq__|strncmp_ret_3544_64|0x1|And|__eq__|strlen_3540_64|0x0|__eq__|strlen_3543_64|0x0|__eq__|strncmp_ret_3544_64|0x0|>    "
                ],
                "instructions": "no_instructions"
            },
            {
                "block_addr": 4238858,
                "constraints": [
                    "<Bool|__eq__|__add__|reg|0x60|0xfffffffffff80020|>    |<Bool|__eq__|__add__|reg|0x60|0xffffffffffffc060|>    |<Bool|SLE|mem_2|mem_0|>    "
                ],
                "instructions": "jl|target_0|    "
            },
            {
                "block_addr": 4238880,
                "constraints": [
                    "<Bool|__ne__|__xor__|__sub__|mem_2|mem_0|__and__|__xor__|mem_2|mem_0|__xor__|mem_2|__sub__|mem_2|mem_0|0|>    "
                ],
                "instructions": "mov|eax|1|    |ret|    "
            },
            {
                "block_addr": 4238885,
                "constraints": [
                    "<Bool|__ne__|mem_0|mem_1|>    "
                ],
                "instructions": "ret|    "
            },
            {
                "block_addr": 4238860,
                "constraints": [
                    "<Bool|__eq__|__xor__|__sub__|mem_2|mem_0|__and__|__xor__|mem_2|mem_0|__xor__|mem_2|__sub__|mem_2|mem_0|0|>    "
                ],
                "instructions": "mov|rax|qword|ptr|rsi|+|0x68|    |sub|eax|dword|ptr|rdi|+|0x68|    |jne|target_0|    "
            },
            {
                "block_addr": 4238869,
                "constraints": [
                    "<Bool|__eq__|mem_0|mem_1|>    "
                ],
                "instructions": "mov|rsi|qword|ptr|rsi|    |mov|rdi|qword|ptr|rdi|    |jmp|target_0|    "
            },
            {
                "block_addr": 4208016,
                "constraints": [],
                "instructions": "jmp|qword|ptr|rip|+|0x21c8b2|    "
            },
            {
                "block_addr": 7340528,
                "constraints": [],
                "instructions": "add|byte|ptr|rax|al|    |add|byte|ptr|rax|al|    |add|byte|ptr|rax|al|    |add|byte|ptr|rax|al|    "
            }
        ]
    },
    "func_name": "strcmp_atime"
}