{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711551565043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711551565044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 14:59:24 2024 " "Processing started: Wed Mar 27 14:59:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711551565044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551565044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc_v -c risc_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc_v -c risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551565044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711551565672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711551565672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575312 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(20) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(20)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(21) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(21)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(23) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(23)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 23 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575317 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(24) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(24)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 24 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575317 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(25) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(25)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 25 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575317 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(26) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(26)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 26 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575317 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(27) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(27)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575317 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(28) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(28)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 28 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575317 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(143) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(143)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 143 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575317 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(144) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(144)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 144 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/param.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/utils/dff.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_rst_def " "Found entity 1: dff_rst_def" {  } { { "../rtl/utils/dff.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575326 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff_rst_0 " "Found entity 2: dff_rst_0" {  } { { "../rtl/utils/dff.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575326 ""} { "Info" "ISGN_ENTITY_NAME" "3 dff_rst_1 " "Found entity 3: dff_rst_1" {  } { { "../rtl/utils/dff.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575326 ""} { "Info" "ISGN_ENTITY_NAME" "4 dff_en_l " "Found entity 4: dff_en_l" {  } { { "../rtl/utils/dff.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575326 ""} { "Info" "ISGN_ENTITY_NAME" "5 dff_en_2 " "Found entity 5: dff_en_2" {  } { { "../rtl/utils/dff.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575326 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/perips/uart_debug.v(36) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/perips/uart_debug.v(36)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 36 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575330 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/perips/uart_debug.v(37) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/perips/uart_debug.v(37)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 37 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575330 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/perips/uart_debug.v(38) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/perips/uart_debug.v(38)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575330 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/perips/uart_debug.v(39) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/perips/uart_debug.v(39)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575330 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/perips/uart_debug.v(61) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/perips/uart_debug.v(61)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 61 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug " "Found entity 1: uart_debug" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_CTRL uart_ctrl uart.v(50) " "Verilog HDL Declaration information at uart.v(50): object \"UART_CTRL\" differs only in case from object \"uart_ctrl\" in the same scope" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711551575335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_STATUS uart_status uart.v(51) " "Verilog HDL Declaration information at uart.v(51): object \"UART_STATUS\" differs only in case from object \"uart_status\" in the same scope" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711551575335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_BAUD uart_baud uart.v(52) " "Verilog HDL Declaration information at uart.v(52): object \"UART_BAUD\" differs only in case from object \"uart_baud\" in the same scope" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711551575335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rbm " "Found entity 1: rbm" {  } { { "../rtl/perips/rbm.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../rtl/perips/ram.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/xreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/xreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 xreg " "Found entity 1: xreg" {  } { { "../rtl/core/xreg.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/xreg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/rtu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/rtu.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../rtl/core/rtu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/rtu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "../rtl/core/mul.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/lsu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../rtl/core/lsu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/lsu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/ifu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/ifu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu " "Found entity 1: ifu" {  } { { "../rtl/core/ifu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/ifu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/idu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/idu.v" { { "Info" "ISGN_ENTITY_NAME" "1 idu " "Found entity 1: idu" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/exu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/exu.v" { { "Info" "ISGN_ENTITY_NAME" "1 exu " "Found entity 1: exu" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "../rtl/core/div.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "../rtl/core/csr.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/csr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../rtl/core/cpu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/clint.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/clint.v" { { "Info" "ISGN_ENTITY_NAME" "1 clint " "Found entity 1: clint" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_altera " "Found entity 1: ram_altera" {  } { { "ram_altera.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/ram_altera.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_ram " "Found entity 1: altera_ram" {  } { { "altera_ram.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_ram1 " "Found entity 1: altera_ram1" {  } { { "altera_ram1.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551575403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551575403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led " "Elaborating entity \"led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711551575530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:u_top " "Elaborating entity \"top\" for hierarchy \"top:u_top\"" {  } { { "led.v" "u_top" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 top.v(143) " "Verilog HDL assignment warning at top.v(143): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551575548 "|led|top:u_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 top.v(144) " "Verilog HDL assignment warning at top.v(144): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551575548 "|led|top:u_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_debug top:u_top\|uart_debug:u_uart_debug " "Elaborating entity \"uart_debug\" for hierarchy \"top:u_top\|uart_debug:u_uart_debug\"" {  } { { "../rtl/top.v" "u_uart_debug" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_debug.v(157) " "Verilog HDL assignment warning at uart_debug.v(157): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551575569 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(205) " "Verilog HDL Case Statement information at uart_debug.v(205): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 205 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575571 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(221) " "Verilog HDL Case Statement information at uart_debug.v(221): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575573 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(254) " "Verilog HDL Case Statement information at uart_debug.v(254): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 254 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575584 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(273) " "Verilog HDL Case Statement information at uart_debug.v(273): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 273 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575586 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_debug.v(299) " "Verilog HDL assignment warning at uart_debug.v(299): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551575586 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(291) " "Verilog HDL Case Statement information at uart_debug.v(291): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 291 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575586 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_debug.v(317) " "Verilog HDL assignment warning at uart_debug.v(317): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551575587 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(309) " "Verilog HDL Case Statement information at uart_debug.v(309): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 309 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575587 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_debug.v(335) " "Verilog HDL assignment warning at uart_debug.v(335): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551575587 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(327) " "Verilog HDL Case Statement information at uart_debug.v(327): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 327 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575587 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_debug.v(353) " "Verilog HDL assignment warning at uart_debug.v(353): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551575587 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(345) " "Verilog HDL Case Statement information at uart_debug.v(345): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 345 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575587 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(364) " "Verilog HDL Case Statement information at uart_debug.v(364): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 364 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575588 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(389) " "Verilog HDL Case Statement information at uart_debug.v(389): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 389 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575589 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(408) " "Verilog HDL Case Statement information at uart_debug.v(408): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 408 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575589 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu top:u_top\|cpu:u_cpu " "Elaborating entity \"cpu\" for hierarchy \"top:u_top\|cpu:u_cpu\"" {  } { { "../rtl/top.v" "u_cpu" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_0 top:u_top\|cpu:u_cpu\|dff_rst_0:dff_hold_flag_1r " "Elaborating entity \"dff_rst_0\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_rst_0:dff_hold_flag_1r\"" {  } { { "../rtl/core/cpu.v" "dff_hold_flag_1r" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_def top:u_top\|cpu:u_cpu\|dff_rst_0:dff_hold_flag_1r\|dff_rst_def:_dff " "Elaborating entity \"dff_rst_def\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_rst_0:dff_hold_flag_1r\|dff_rst_def:_dff\"" {  } { { "../rtl/utils/dff.v" "_dff" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu top:u_top\|cpu:u_cpu\|ifu:u_ifu " "Elaborating entity \"ifu\" for hierarchy \"top:u_top\|cpu:u_cpu\|ifu:u_ifu\"" {  } { { "../rtl/core/cpu.v" "u_ifu" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en_2 top:u_top\|cpu:u_cpu\|dff_en_2:dff_inst_data_1r " "Elaborating entity \"dff_en_2\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_en_2:dff_inst_data_1r\"" {  } { { "../rtl/core/cpu.v" "dff_inst_data_1r" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idu top:u_top\|cpu:u_cpu\|idu:u_idu " "Elaborating entity \"idu\" for hierarchy \"top:u_top\|cpu:u_cpu\|idu:u_idu\"" {  } { { "../rtl/core/cpu.v" "u_idu" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575917 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_rs3 idu.v(24) " "Verilog HDL or VHDL warning at idu.v(24): object \"inst_rs3\" assigned a value but never read" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575919 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_rm idu.v(28) " "Verilog HDL or VHDL warning at idu.v(28): object \"inst_rm\" assigned a value but never read" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575919 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_rs2_all0 idu.v(77) " "Verilog HDL or VHDL warning at idu.v(77): object \"inst_rs2_all0\" assigned a value but never read" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575919 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "idu.v(170) " "Verilog HDL Case Statement information at idu.v(170): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575924 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "idu.v(217) " "Verilog HDL Case Statement warning at idu.v(217): incomplete case statement has no default case item" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 217 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551575926 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "idu.v(244) " "Verilog HDL Case Statement warning at idu.v(244): incomplete case statement has no default case item" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 244 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551575927 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "idu.v(283) " "Verilog HDL Case Statement warning at idu.v(283): incomplete case statement has no default case item" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 283 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551575929 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "idu.v(304) " "Verilog HDL Case Statement information at idu.v(304): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 304 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575929 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "idu.v(302) " "Verilog HDL Case Statement warning at idu.v(302): incomplete case statement has no default case item" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 302 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551575930 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "idu.v(215) " "Verilog HDL Case Statement warning at idu.v(215): incomplete case statement has no default case item" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 215 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551575930 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "idu.v(338) " "Verilog HDL Case Statement information at idu.v(338): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 338 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575932 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "idu.v(334) " "Verilog HDL Case Statement information at idu.v(334): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 334 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551575933 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en_2 top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_inst_set " "Elaborating entity \"dff_en_2\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_inst_set\"" {  } { { "../rtl/core/cpu.v" "dff_exu_inst_set" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en_2 top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_reg_waddr " "Elaborating entity \"dff_en_2\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_reg_waddr\"" {  } { { "../rtl/core/cpu.v" "dff_exu_reg_waddr" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en_2 top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_reg_waddr_vld " "Elaborating entity \"dff_en_2\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_reg_waddr_vld\"" {  } { { "../rtl/core/cpu.v" "dff_exu_reg_waddr_vld" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en_2 top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_csr_addr " "Elaborating entity \"dff_en_2\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_csr_addr\"" {  } { { "../rtl/core/cpu.v" "dff_exu_csr_addr" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu top:u_top\|cpu:u_cpu\|exu:u_exu " "Elaborating entity \"exu\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\"" {  } { { "../rtl/core/cpu.v" "u_exu" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551575994 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subop_regv exu.v(55) " "Verilog HDL or VHDL warning at exu.v(55): object \"subop_regv\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575995 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_add exu.v(73) " "Verilog HDL or VHDL warning at exu.v(73): object \"op_add\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_sub exu.v(74) " "Verilog HDL or VHDL warning at exu.v(74): object \"op_sub\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_sll exu.v(75) " "Verilog HDL or VHDL warning at exu.v(75): object \"op_sll\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_srl exu.v(76) " "Verilog HDL or VHDL warning at exu.v(76): object \"op_srl\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_sra exu.v(77) " "Verilog HDL or VHDL warning at exu.v(77): object \"op_sra\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_or exu.v(78) " "Verilog HDL or VHDL warning at exu.v(78): object \"op_or\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_and exu.v(79) " "Verilog HDL or VHDL warning at exu.v(79): object \"op_and\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_xor exu.v(80) " "Verilog HDL or VHDL warning at exu.v(80): object \"op_xor\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_fence exu.v(84) " "Verilog HDL or VHDL warning at exu.v(84): object \"op_fence\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_auipc exu.v(88) " "Verilog HDL or VHDL warning at exu.v(88): object \"op_auipc\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_lui exu.v(89) " "Verilog HDL or VHDL warning at exu.v(89): object \"op_lui\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_ecall exu.v(90) " "Verilog HDL or VHDL warning at exu.v(90): object \"op_ecall\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_ebrea exu.v(91) " "Verilog HDL or VHDL warning at exu.v(91): object \"op_ebrea\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mret exu.v(92) " "Verilog HDL or VHDL warning at exu.v(92): object \"op_mret\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_wfi exu.v(93) " "Verilog HDL or VHDL warning at exu.v(93): object \"op_wfi\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mul exu.v(98) " "Verilog HDL or VHDL warning at exu.v(98): object \"op_mul\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551575996 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exu.v(286) " "Verilog HDL Case Statement warning at exu.v(286): incomplete case statement has no default case item" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 286 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551576002 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "exu.v(286) " "Verilog HDL Case Statement information at exu.v(286): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 286 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551576002 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exu.v(322) " "Verilog HDL Case Statement warning at exu.v(322): incomplete case statement has no default case item" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 322 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551576003 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "exu.v(322) " "Verilog HDL Case Statement information at exu.v(322): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 322 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551576003 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exu.v(446) " "Verilog HDL Case Statement warning at exu.v(446): incomplete case statement has no default case item" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 446 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551576005 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exu.v(461) " "Verilog HDL Case Statement warning at exu.v(461): incomplete case statement has no default case item" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 461 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551576005 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "exu.v(461) " "Verilog HDL Case Statement information at exu.v(461): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 461 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551576005 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul " "Elaborating entity \"mul\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\"" {  } { { "../rtl/core/exu.v" "u_mul" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div " "Elaborating entity \"div\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\"" {  } { { "../rtl/core/exu.v" "u_div" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_0 top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_data_dividend " "Elaborating entity \"dff_rst_0\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_data_dividend\"" {  } { { "../rtl/core/div.v" "dff_data_dividend" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_def top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_data_dividend\|dff_rst_def:_dff " "Elaborating entity \"dff_rst_def\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_data_dividend\|dff_rst_def:_dff\"" {  } { { "../rtl/utils/dff.v" "_dff" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_0 top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_reg_waddr " "Elaborating entity \"dff_rst_0\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_reg_waddr\"" {  } { { "../rtl/core/div.v" "dff_reg_waddr" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_def top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_reg_waddr\|dff_rst_def:_dff " "Elaborating entity \"dff_rst_def\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_reg_waddr\|dff_rst_def:_dff\"" {  } { { "../rtl/utils/dff.v" "_dff" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clint top:u_top\|cpu:u_cpu\|clint:u_clint " "Elaborating entity \"clint\" for hierarchy \"top:u_top\|cpu:u_cpu\|clint:u_clint\"" {  } { { "../rtl/core/cpu.v" "u_clint" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576181 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clint.v(179) " "Verilog HDL Case Statement information at clint.v(179): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 179 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551576188 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(222) " "Verilog HDL assignment warning at clint.v(222): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551576189 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(229) " "Verilog HDL assignment warning at clint.v(229): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551576189 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(235) " "Verilog HDL assignment warning at clint.v(235): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551576189 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(241) " "Verilog HDL assignment warning at clint.v(241): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551576190 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(247) " "Verilog HDL assignment warning at clint.v(247): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551576190 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clint.v(220) " "Verilog HDL Case Statement information at clint.v(220): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 220 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551576190 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clint.v(273) " "Verilog HDL Case Statement information at clint.v(273): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 273 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551576191 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_0 top:u_top\|cpu:u_cpu\|clint:u_clint\|dff_rst_0:dff_irq_1r " "Elaborating entity \"dff_rst_0\" for hierarchy \"top:u_top\|cpu:u_cpu\|clint:u_clint\|dff_rst_0:dff_irq_1r\"" {  } { { "../rtl/core/clint.v" "dff_irq_1r" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_def top:u_top\|cpu:u_cpu\|clint:u_clint\|dff_rst_0:dff_irq_1r\|dff_rst_def:_dff " "Elaborating entity \"dff_rst_def\" for hierarchy \"top:u_top\|cpu:u_cpu\|clint:u_clint\|dff_rst_0:dff_irq_1r\|dff_rst_def:_dff\"" {  } { { "../rtl/utils/dff.v" "_dff" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_0 top:u_top\|cpu:u_cpu\|dff_rst_0:dff_mem_addr_1r " "Elaborating entity \"dff_rst_0\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_rst_0:dff_mem_addr_1r\"" {  } { { "../rtl/core/cpu.v" "dff_mem_addr_1r" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_def top:u_top\|cpu:u_cpu\|dff_rst_0:dff_mem_addr_1r\|dff_rst_def:_dff " "Elaborating entity \"dff_rst_def\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_rst_0:dff_mem_addr_1r\|dff_rst_def:_dff\"" {  } { { "../rtl/utils/dff.v" "_dff" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu top:u_top\|cpu:u_cpu\|lsu:u_lsu " "Elaborating entity \"lsu\" for hierarchy \"top:u_top\|cpu:u_cpu\|lsu:u_lsu\"" {  } { { "../rtl/core/cpu.v" "u_lsu" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:u_top\|cpu:u_cpu\|regfile:u_regfile " "Elaborating entity \"regfile\" for hierarchy \"top:u_top\|cpu:u_cpu\|regfile:u_regfile\"" {  } { { "../rtl/core/cpu.v" "u_regfile" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr top:u_top\|cpu:u_cpu\|regfile:u_regfile\|csr:u_csr " "Elaborating entity \"csr\" for hierarchy \"top:u_top\|cpu:u_cpu\|regfile:u_regfile\|csr:u_csr\"" {  } { { "../rtl/core/rtu.v" "u_csr" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/rtu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576387 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "csr.v(75) " "Verilog HDL Case Statement warning at csr.v(75): incomplete case statement has no default case item" {  } { { "../rtl/core/csr.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/csr.v" 75 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551576396 "|led|top:u_top|cpu:u_cpu|regfile:u_regfile|csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xreg top:u_top\|cpu:u_cpu\|regfile:u_regfile\|xreg:u_xreg " "Elaborating entity \"xreg\" for hierarchy \"top:u_top\|cpu:u_cpu\|regfile:u_regfile\|xreg:u_xreg\"" {  } { { "../rtl/core/rtu.v" "u_xreg" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/rtu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rbm top:u_top\|rbm:u_rbm " "Elaborating entity \"rbm\" for hierarchy \"top:u_top\|rbm:u_rbm\"" {  } { { "../rtl/top.v" "u_rbm" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576623 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rbm.v(65) " "Verilog HDL Case Statement warning at rbm.v(65): incomplete case statement has no default case item" {  } { { "../rtl/perips/rbm.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551576624 "|led|top:u_top|rbm:u_rbm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rbm.v(80) " "Verilog HDL Case Statement warning at rbm.v(80): incomplete case statement has no default case item" {  } { { "../rtl/perips/rbm.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v" 80 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551576625 "|led|top:u_top|rbm:u_rbm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ram1 top:u_top\|altera_ram1:u_rom " "Elaborating entity \"altera_ram1\" for hierarchy \"top:u_top\|altera_ram1:u_rom\"" {  } { { "../rtl/top.v" "u_rom" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\"" {  } { { "altera_ram1.v" "altsyncram_component" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\"" {  } { { "altera_ram1.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../example_c/inst_data/calculate.hex " "Parameter \"init_file\" = \"../../example_c/inst_data/calculate.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551576760 ""}  } { { "altera_ram1.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711551576760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_do32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_do32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_do32 " "Found entity 1: altsyncram_do32" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551576822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551576822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_do32 top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated " "Elaborating entity \"altsyncram_do32\" for hierarchy \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576823 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "../../example_c/inst_data/calculate.hex " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ../../example_c/inst_data/calculate.hex -- setting all initial values to 0" {  } { { "altera_ram1.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v" 95 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1711551576831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart top:u_top\|uart:u_uart " "Elaborating entity \"uart\" for hierarchy \"top:u_top\|uart:u_uart\"" {  } { { "../rtl/top.v" "u_uart" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551576887 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart.v(169) " "Verilog HDL Case Statement information at uart.v(169): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v" 169 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551576897 "|led|top:u_top|uart:u_uart"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i524 " "Found entity 1: altsyncram_i524" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551579408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551579408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551579652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551579652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551579757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551579757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pgi " "Found entity 1: cntr_pgi" {  } { { "db/cntr_pgi.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_pgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551579909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551579909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551579970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551579970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551580050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551580050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551580169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551580169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551580226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551580226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551580311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551580311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551580372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551580372 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551580870 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711551581019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.27.14:59:44 Progress: Loading slde8f7f207/alt_sld_fab_wrapper_hw.tcl " "2024.03.27.14:59:44 Progress: Loading slde8f7f207/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551584800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551587293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551587440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551590510 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551590621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551590736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551590875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551590881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551590882 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711551591849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8f7f207/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde8f7f207/alt_sld_fab.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551592082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551592082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551592164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551592164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551592179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551592179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551592237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551592237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551592328 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551592328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551592328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551592404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551592404 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|Mult1\"" {  } { { "../rtl/core/mul.v" "Mult1" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551601173 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|Mult0\"" {  } { { "../rtl/core/mul.v" "Mult0" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551601173 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711551601173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|lpm_mult:Mult1\"" {  } { { "../rtl/core/mul.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551601241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|lpm_mult:Mult1 " "Instantiated megafunction \"top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551601241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551601241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551601241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551601241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551601241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551601241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551601241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551601241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551601241 ""}  } { { "../rtl/core/mul.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711551601241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551601289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551601289 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711551603296 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "152 " "Ignored 152 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "152 " "Ignored 152 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1711551603464 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1711551603464 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/core/div.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v" 76 -1 0 } } { "../rtl/core/csr.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/csr.v" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711551603567 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711551603568 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551608577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711551615707 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[10\] " "Logic cell \"top:u_top\|m0_addr\[10\]\"" {  } { { "../rtl/top.v" "m0_addr\[10\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[11\] " "Logic cell \"top:u_top\|m0_addr\[11\]\"" {  } { { "../rtl/top.v" "m0_addr\[11\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[12\] " "Logic cell \"top:u_top\|m0_addr\[12\]\"" {  } { { "../rtl/top.v" "m0_addr\[12\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[13\] " "Logic cell \"top:u_top\|m0_addr\[13\]\"" {  } { { "../rtl/top.v" "m0_addr\[13\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[14\] " "Logic cell \"top:u_top\|m0_addr\[14\]\"" {  } { { "../rtl/top.v" "m0_addr\[14\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[2\] " "Logic cell \"top:u_top\|m0_addr\[2\]\"" {  } { { "../rtl/top.v" "m0_addr\[2\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[3\] " "Logic cell \"top:u_top\|m0_addr\[3\]\"" {  } { { "../rtl/top.v" "m0_addr\[3\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[4\] " "Logic cell \"top:u_top\|m0_addr\[4\]\"" {  } { { "../rtl/top.v" "m0_addr\[4\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[5\] " "Logic cell \"top:u_top\|m0_addr\[5\]\"" {  } { { "../rtl/top.v" "m0_addr\[5\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[6\] " "Logic cell \"top:u_top\|m0_addr\[6\]\"" {  } { { "../rtl/top.v" "m0_addr\[6\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[7\] " "Logic cell \"top:u_top\|m0_addr\[7\]\"" {  } { { "../rtl/top.v" "m0_addr\[7\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[8\] " "Logic cell \"top:u_top\|m0_addr\[8\]\"" {  } { { "../rtl/top.v" "m0_addr\[8\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[9\] " "Logic cell \"top:u_top\|m0_addr\[9\]\"" {  } { { "../rtl/top.v" "m0_addr\[9\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[0\] " "Logic cell \"top:u_top\|m0_rdata\[0\]\"" {  } { { "../rtl/top.v" "m0_rdata\[0\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[10\] " "Logic cell \"top:u_top\|m0_rdata\[10\]\"" {  } { { "../rtl/top.v" "m0_rdata\[10\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[11\] " "Logic cell \"top:u_top\|m0_rdata\[11\]\"" {  } { { "../rtl/top.v" "m0_rdata\[11\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[12\] " "Logic cell \"top:u_top\|m0_rdata\[12\]\"" {  } { { "../rtl/top.v" "m0_rdata\[12\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[13\] " "Logic cell \"top:u_top\|m0_rdata\[13\]\"" {  } { { "../rtl/top.v" "m0_rdata\[13\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[14\] " "Logic cell \"top:u_top\|m0_rdata\[14\]\"" {  } { { "../rtl/top.v" "m0_rdata\[14\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[15\] " "Logic cell \"top:u_top\|m0_rdata\[15\]\"" {  } { { "../rtl/top.v" "m0_rdata\[15\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[16\] " "Logic cell \"top:u_top\|m0_rdata\[16\]\"" {  } { { "../rtl/top.v" "m0_rdata\[16\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[17\] " "Logic cell \"top:u_top\|m0_rdata\[17\]\"" {  } { { "../rtl/top.v" "m0_rdata\[17\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[18\] " "Logic cell \"top:u_top\|m0_rdata\[18\]\"" {  } { { "../rtl/top.v" "m0_rdata\[18\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[19\] " "Logic cell \"top:u_top\|m0_rdata\[19\]\"" {  } { { "../rtl/top.v" "m0_rdata\[19\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[1\] " "Logic cell \"top:u_top\|m0_rdata\[1\]\"" {  } { { "../rtl/top.v" "m0_rdata\[1\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[20\] " "Logic cell \"top:u_top\|m0_rdata\[20\]\"" {  } { { "../rtl/top.v" "m0_rdata\[20\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[21\] " "Logic cell \"top:u_top\|m0_rdata\[21\]\"" {  } { { "../rtl/top.v" "m0_rdata\[21\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[22\] " "Logic cell \"top:u_top\|m0_rdata\[22\]\"" {  } { { "../rtl/top.v" "m0_rdata\[22\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[23\] " "Logic cell \"top:u_top\|m0_rdata\[23\]\"" {  } { { "../rtl/top.v" "m0_rdata\[23\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[24\] " "Logic cell \"top:u_top\|m0_rdata\[24\]\"" {  } { { "../rtl/top.v" "m0_rdata\[24\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[25\] " "Logic cell \"top:u_top\|m0_rdata\[25\]\"" {  } { { "../rtl/top.v" "m0_rdata\[25\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[26\] " "Logic cell \"top:u_top\|m0_rdata\[26\]\"" {  } { { "../rtl/top.v" "m0_rdata\[26\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[27\] " "Logic cell \"top:u_top\|m0_rdata\[27\]\"" {  } { { "../rtl/top.v" "m0_rdata\[27\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[28\] " "Logic cell \"top:u_top\|m0_rdata\[28\]\"" {  } { { "../rtl/top.v" "m0_rdata\[28\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[29\] " "Logic cell \"top:u_top\|m0_rdata\[29\]\"" {  } { { "../rtl/top.v" "m0_rdata\[29\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[2\] " "Logic cell \"top:u_top\|m0_rdata\[2\]\"" {  } { { "../rtl/top.v" "m0_rdata\[2\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[30\] " "Logic cell \"top:u_top\|m0_rdata\[30\]\"" {  } { { "../rtl/top.v" "m0_rdata\[30\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[31\] " "Logic cell \"top:u_top\|m0_rdata\[31\]\"" {  } { { "../rtl/top.v" "m0_rdata\[31\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[3\] " "Logic cell \"top:u_top\|m0_rdata\[3\]\"" {  } { { "../rtl/top.v" "m0_rdata\[3\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[4\] " "Logic cell \"top:u_top\|m0_rdata\[4\]\"" {  } { { "../rtl/top.v" "m0_rdata\[4\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[5\] " "Logic cell \"top:u_top\|m0_rdata\[5\]\"" {  } { { "../rtl/top.v" "m0_rdata\[5\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[6\] " "Logic cell \"top:u_top\|m0_rdata\[6\]\"" {  } { { "../rtl/top.v" "m0_rdata\[6\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[7\] " "Logic cell \"top:u_top\|m0_rdata\[7\]\"" {  } { { "../rtl/top.v" "m0_rdata\[7\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[8\] " "Logic cell \"top:u_top\|m0_rdata\[8\]\"" {  } { { "../rtl/top.v" "m0_rdata\[8\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[9\] " "Logic cell \"top:u_top\|m0_rdata\[9\]\"" {  } { { "../rtl/top.v" "m0_rdata\[9\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551615762 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1711551615762 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711551615996 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711551615998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551616405 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711551617407 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711551617407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551617568 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/output_files/risc_v.map.smsg " "Generated suppressed messages file C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/output_files/risc_v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551618213 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 149 187 0 0 38 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 149 of its 187 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 38 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1711551619484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711551619621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551619621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11912 " "Implemented 11912 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711551620423 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711551620423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11752 " "Implemented 11752 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711551620423 ""} { "Info" "ICUT_CUT_TM_RAMS" "141 " "Implemented 141 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711551620423 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1711551620423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711551620423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711551620476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 15:00:20 2024 " "Processing ended: Wed Mar 27 15:00:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711551620476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711551620476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711551620476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551620476 ""}
