

================================================================
== Vitis HLS Report for 'fft_32pt_Pipeline_VITIS_LOOP_221_2'
================================================================
* Date:           Sun Aug 31 16:41:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.626 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_221_2  |        8|        8|         1|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    168|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|    217|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U243  |mux_83_32_1_1  |        0|   0|  0|  42|    0|
    |mux_83_32_1_1_U244  |mux_83_32_1_1  |        0|   0|  0|  42|    0|
    |mux_83_32_1_1_U245  |mux_83_32_1_1  |        0|   0|  0|  42|    0|
    |mux_83_32_1_1_U246  |mux_83_32_1_1  |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0| 168|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln221_fu_426_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln221_fu_420_p2  |      icmp|   0|  0|   9|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  22|           8|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    4|          8|
    |i_3_fu_112          |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    9|         18|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_3_fu_112   |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_221_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_221_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_221_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_221_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_221_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_221_2|  return value|
|o2_in_imag_V_4_address0  |  out|    2|   ap_memory|                      o2_in_imag_V_4|         array|
|o2_in_imag_V_4_ce0       |  out|    1|   ap_memory|                      o2_in_imag_V_4|         array|
|o2_in_imag_V_4_we0       |  out|    1|   ap_memory|                      o2_in_imag_V_4|         array|
|o2_in_imag_V_4_d0        |  out|   32|   ap_memory|                      o2_in_imag_V_4|         array|
|o2_in_imag_V_address0    |  out|    2|   ap_memory|                        o2_in_imag_V|         array|
|o2_in_imag_V_ce0         |  out|    1|   ap_memory|                        o2_in_imag_V|         array|
|o2_in_imag_V_we0         |  out|    1|   ap_memory|                        o2_in_imag_V|         array|
|o2_in_imag_V_d0          |  out|   32|   ap_memory|                        o2_in_imag_V|         array|
|o2_in_real_V_4_address0  |  out|    2|   ap_memory|                      o2_in_real_V_4|         array|
|o2_in_real_V_4_ce0       |  out|    1|   ap_memory|                      o2_in_real_V_4|         array|
|o2_in_real_V_4_we0       |  out|    1|   ap_memory|                      o2_in_real_V_4|         array|
|o2_in_real_V_4_d0        |  out|   32|   ap_memory|                      o2_in_real_V_4|         array|
|o2_in_real_V_address0    |  out|    2|   ap_memory|                        o2_in_real_V|         array|
|o2_in_real_V_ce0         |  out|    1|   ap_memory|                        o2_in_real_V|         array|
|o2_in_real_V_we0         |  out|    1|   ap_memory|                        o2_in_real_V|         array|
|o2_in_real_V_d0          |  out|   32|   ap_memory|                        o2_in_real_V|         array|
|o1_in_imag_V_4_address0  |  out|    2|   ap_memory|                      o1_in_imag_V_4|         array|
|o1_in_imag_V_4_ce0       |  out|    1|   ap_memory|                      o1_in_imag_V_4|         array|
|o1_in_imag_V_4_we0       |  out|    1|   ap_memory|                      o1_in_imag_V_4|         array|
|o1_in_imag_V_4_d0        |  out|   32|   ap_memory|                      o1_in_imag_V_4|         array|
|o1_in_imag_V_address0    |  out|    2|   ap_memory|                        o1_in_imag_V|         array|
|o1_in_imag_V_ce0         |  out|    1|   ap_memory|                        o1_in_imag_V|         array|
|o1_in_imag_V_we0         |  out|    1|   ap_memory|                        o1_in_imag_V|         array|
|o1_in_imag_V_d0          |  out|   32|   ap_memory|                        o1_in_imag_V|         array|
|o1_in_real_V_4_address0  |  out|    2|   ap_memory|                      o1_in_real_V_4|         array|
|o1_in_real_V_4_ce0       |  out|    1|   ap_memory|                      o1_in_real_V_4|         array|
|o1_in_real_V_4_we0       |  out|    1|   ap_memory|                      o1_in_real_V_4|         array|
|o1_in_real_V_4_d0        |  out|   32|   ap_memory|                      o1_in_real_V_4|         array|
|o1_in_real_V_address0    |  out|    2|   ap_memory|                        o1_in_real_V|         array|
|o1_in_real_V_ce0         |  out|    1|   ap_memory|                        o1_in_real_V|         array|
|o1_in_real_V_we0         |  out|    1|   ap_memory|                        o1_in_real_V|         array|
|o1_in_real_V_d0          |  out|   32|   ap_memory|                        o1_in_real_V|         array|
|in_real_0_load           |   in|   32|     ap_none|                      in_real_0_load|        scalar|
|in_real_1_load           |   in|   32|     ap_none|                      in_real_1_load|        scalar|
|in_real_2_load           |   in|   32|     ap_none|                      in_real_2_load|        scalar|
|in_real_3_load           |   in|   32|     ap_none|                      in_real_3_load|        scalar|
|in_real_4_load           |   in|   32|     ap_none|                      in_real_4_load|        scalar|
|in_real_5_load           |   in|   32|     ap_none|                      in_real_5_load|        scalar|
|in_real_6_load           |   in|   32|     ap_none|                      in_real_6_load|        scalar|
|in_real_7_load           |   in|   32|     ap_none|                      in_real_7_load|        scalar|
|in_imag_0_load           |   in|   32|     ap_none|                      in_imag_0_load|        scalar|
|in_imag_1_load           |   in|   32|     ap_none|                      in_imag_1_load|        scalar|
|in_imag_2_load           |   in|   32|     ap_none|                      in_imag_2_load|        scalar|
|in_imag_3_load           |   in|   32|     ap_none|                      in_imag_3_load|        scalar|
|in_imag_4_load           |   in|   32|     ap_none|                      in_imag_4_load|        scalar|
|in_imag_5_load           |   in|   32|     ap_none|                      in_imag_5_load|        scalar|
|in_imag_6_load           |   in|   32|     ap_none|                      in_imag_6_load|        scalar|
|in_imag_7_load           |   in|   32|     ap_none|                      in_imag_7_load|        scalar|
|in_real_0_load_6         |   in|   32|     ap_none|                    in_real_0_load_6|        scalar|
|in_real_1_load_6         |   in|   32|     ap_none|                    in_real_1_load_6|        scalar|
|in_real_2_load_6         |   in|   32|     ap_none|                    in_real_2_load_6|        scalar|
|in_real_3_load_6         |   in|   32|     ap_none|                    in_real_3_load_6|        scalar|
|in_real_4_load_6         |   in|   32|     ap_none|                    in_real_4_load_6|        scalar|
|in_real_5_load_6         |   in|   32|     ap_none|                    in_real_5_load_6|        scalar|
|in_real_6_load_6         |   in|   32|     ap_none|                    in_real_6_load_6|        scalar|
|in_real_7_load_6         |   in|   32|     ap_none|                    in_real_7_load_6|        scalar|
|in_imag_0_load_6         |   in|   32|     ap_none|                    in_imag_0_load_6|        scalar|
|in_imag_1_load_6         |   in|   32|     ap_none|                    in_imag_1_load_6|        scalar|
|in_imag_2_load_6         |   in|   32|     ap_none|                    in_imag_2_load_6|        scalar|
|in_imag_3_load_6         |   in|   32|     ap_none|                    in_imag_3_load_6|        scalar|
|in_imag_4_load_6         |   in|   32|     ap_none|                    in_imag_4_load_6|        scalar|
|in_imag_5_load_6         |   in|   32|     ap_none|                    in_imag_5_load_6|        scalar|
|in_imag_6_load_6         |   in|   32|     ap_none|                    in_imag_6_load_6|        scalar|
|in_imag_7_load_6         |   in|   32|     ap_none|                    in_imag_7_load_6|        scalar|
+-------------------------+-----+-----+------------+------------------------------------+--------------+

