Version 3.2 HI-TECH Software Intermediate Code
"66 mcc_generated_files/i2c1.h
[s S846 `ui 1 `uc 1 `*uc 1 ]
[n S846 . address length pbuffer ]
"137 mcc_generated_files/i2c1.c
[c E6966 0 1 2 3 4 5 6 .. ]
[n E6966 . I2C1_MESSAGE_COMPLETE I2C1_MESSAGE_FAIL I2C1_MESSAGE_PENDING I2C1_STUCK_START I2C1_MESSAGE_ADDRESS_NO_ACK I2C1_DATA_NO_ACK I2C1_LOST_STATE  ]
"38
[s S849 `uc 1 `*S846 1 `*E6966 1 ]
[n S849 . count ptrb_list pTrFlag ]
"18
[s S848 :1 `uc 1 :1 `uc 1 :6 `uc 1 ]
[n S848 . full empty reserved ]
"16
[u S847 `S848 1 `uc 1 ]
[n S847 . s status ]
"58
[s S850 `*S849 1 `*S849 1 `S847 1 `uc 1 `uc 1 ]
[n S850 . pTrTail pTrHead trStatus i2cDoneFlag i2cErrors ]
"139
[c E7034 0 1 2 3 4 5 6 7 8 9 10 11 .. ]
[n E7034 . S_MASTER_IDLE S_MASTER_RESTART S_MASTER_SEND_ADDR S_MASTER_SEND_DATA S_MASTER_SEND_STOP S_MASTER_ACK_ADDR S_MASTER_RCV_DATA S_MASTER_RCV_STOP S_MASTER_ACK_RCV_DATA S_MASTER_NOACK_STOP S_MASTER_SEND_ADDR_10BIT_LSB S_MASTER_10BIT_RESTART  ]
"14339 C:\Program Files (x86)\Microchip\xc8\v1.42\include\pic18f45k22.h
[v _SSP1STAT `Vuc ~T0 @X0 0 e@4039 ]
"14101
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@4038 ]
"15415
[v _SSP1CON3 `Vuc ~T0 @X0 0 e@4043 ]
"14969
[v _SSP1ADD `Vuc ~T0 @X0 0 e@4040 ]
"9495
[s S436 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S436 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF ]
"9504
[s S437 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S437 . . SSPIF TXIF RCIF ]
"9494
[u S435 `S436 1 `S437 1 ]
[n S435 . . . ]
"9511
[v _PIR1bits `VS435 ~T0 @X0 0 e@3998 ]
"9418
[s S433 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S433 . TMR1IE TMR2IE CCP1IE SSP1IE TX1IE RC1IE ADIE ]
"9427
[s S434 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S434 . . SSPIE TXIE RCIE ]
"9417
[u S432 `S433 1 `S434 1 ]
[n S432 . . . ]
"9434
[v _PIE1bits `VS432 ~T0 @X0 0 e@3997 ]
"14112
[s S663 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S663 . SSPM CKP SSPEN SSPOV WCOL ]
"14119
[s S664 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S664 . SSPM0 SSPM1 SSPM2 SSPM3 ]
"14125
[s S665 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S665 . SSPM01 SSPM11 SSPM21 SSPM31 CKP1 SSPEN1 SSPOV1 WCOL1 ]
"14111
[u S662 `S663 1 `S664 1 `S665 1 ]
[n S662 . . . . ]
"14136
[v _SSP1CON1bits `VS662 ~T0 @X0 0 e@4038 ]
"13758
[s S653 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S653 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"13768
[s S654 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S654 . SEN1 ADMSK1 ADMSK2 ADMSK3 ACKEN1 ACKDT1 ACKSTAT1 GCEN1 ]
"13778
[s S655 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S655 . . ADMSK11 ADMSK21 ADMSK31 ADMSK4 ADMSK5 ]
"13786
[s S656 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S656 . . RSEN1 PEN1 RCEN1 ADMSK41 ADMSK51 ]
"13757
[u S652 `S653 1 `S654 1 `S655 1 `S656 1 ]
[n S652 . . . . . ]
"13795
[v _SSP1CON2bits `VS652 ~T0 @X0 0 e@4037 ]
"131 mcc_generated_files/i2c1.c
[v _I2C1_Stop `(v ~T0 @X0 0 ef1`E6966 ]
"15223 C:\Program Files (x86)\Microchip\xc8\v1.42\include\pic18f45k22.h
[v _SSP1BUF `Vuc ~T0 @X0 0 e@4041 ]
"130 mcc_generated_files/i2c1.c
[v _I2C1_FunctionComplete `(v ~T0 @X0 0 ef ]
"562 mcc_generated_files/i2c1.h
[v _I2C1_MasterWriteTRBBuild `(v ~T0 @X0 0 ef4`*S846`*uc`i`ui ]
"473
[v _I2C1_MasterTRBInsert `(v ~T0 @X0 0 ef3`i`*S846`*E6966 ]
"517
[v _I2C1_MasterReadTRBBuild `(v ~T0 @X0 0 ef4`*S846`*uc`i`ui ]
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 38: typedef signed long int int32_t;
[; ;stdint.h: 45: typedef unsigned char uint8_t;
[; ;stdint.h: 51: typedef unsigned int uint16_t;
[; ;stdint.h: 67: typedef unsigned long int uint32_t;
[; ;stdint.h: 75: typedef signed char int_least8_t;
[; ;stdint.h: 82: typedef signed int int_least16_t;
[; ;stdint.h: 104: typedef signed long int int_least32_t;
[; ;stdint.h: 111: typedef unsigned char uint_least8_t;
[; ;stdint.h: 117: typedef unsigned int uint_least16_t;
[; ;stdint.h: 136: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 145: typedef signed char int_fast8_t;
[; ;stdint.h: 152: typedef signed int int_fast16_t;
[; ;stdint.h: 174: typedef signed long int int_fast32_t;
[; ;stdint.h: 181: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 187: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 206: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 212: typedef int32_t intmax_t;
[; ;stdint.h: 217: typedef uint32_t uintmax_t;
[; ;stdint.h: 222: typedef int16_t intptr_t;
[; ;stdint.h: 227: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stddef.h: 6: typedef int ptrdiff_t;
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f45k22.h: 50: extern volatile unsigned char ANSELA @ 0xF38;
"52 C:\Program Files (x86)\Microchip\xc8\v1.42\include\pic18f45k22.h
[; ;pic18f45k22.h: 52: asm("ANSELA equ 0F38h");
[; <" ANSELA equ 0F38h ;# ">
[; ;pic18f45k22.h: 55: typedef union {
[; ;pic18f45k22.h: 56: struct {
[; ;pic18f45k22.h: 57: unsigned ANSA0 :1;
[; ;pic18f45k22.h: 58: unsigned ANSA1 :1;
[; ;pic18f45k22.h: 59: unsigned ANSA2 :1;
[; ;pic18f45k22.h: 60: unsigned ANSA3 :1;
[; ;pic18f45k22.h: 61: unsigned :1;
[; ;pic18f45k22.h: 62: unsigned ANSA5 :1;
[; ;pic18f45k22.h: 63: };
[; ;pic18f45k22.h: 64: } ANSELAbits_t;
[; ;pic18f45k22.h: 65: extern volatile ANSELAbits_t ANSELAbits @ 0xF38;
[; ;pic18f45k22.h: 95: extern volatile unsigned char ANSELB @ 0xF39;
"97
[; ;pic18f45k22.h: 97: asm("ANSELB equ 0F39h");
[; <" ANSELB equ 0F39h ;# ">
[; ;pic18f45k22.h: 100: typedef union {
[; ;pic18f45k22.h: 101: struct {
[; ;pic18f45k22.h: 102: unsigned ANSB0 :1;
[; ;pic18f45k22.h: 103: unsigned ANSB1 :1;
[; ;pic18f45k22.h: 104: unsigned ANSB2 :1;
[; ;pic18f45k22.h: 105: unsigned ANSB3 :1;
[; ;pic18f45k22.h: 106: unsigned ANSB4 :1;
[; ;pic18f45k22.h: 107: unsigned ANSB5 :1;
[; ;pic18f45k22.h: 108: };
[; ;pic18f45k22.h: 109: } ANSELBbits_t;
[; ;pic18f45k22.h: 110: extern volatile ANSELBbits_t ANSELBbits @ 0xF39;
[; ;pic18f45k22.h: 145: extern volatile unsigned char ANSELC @ 0xF3A;
"147
[; ;pic18f45k22.h: 147: asm("ANSELC equ 0F3Ah");
[; <" ANSELC equ 0F3Ah ;# ">
[; ;pic18f45k22.h: 150: typedef union {
[; ;pic18f45k22.h: 151: struct {
[; ;pic18f45k22.h: 152: unsigned :2;
[; ;pic18f45k22.h: 153: unsigned ANSC2 :1;
[; ;pic18f45k22.h: 154: unsigned ANSC3 :1;
[; ;pic18f45k22.h: 155: unsigned ANSC4 :1;
[; ;pic18f45k22.h: 156: unsigned ANSC5 :1;
[; ;pic18f45k22.h: 157: unsigned ANSC6 :1;
[; ;pic18f45k22.h: 158: unsigned ANSC7 :1;
[; ;pic18f45k22.h: 159: };
[; ;pic18f45k22.h: 160: } ANSELCbits_t;
[; ;pic18f45k22.h: 161: extern volatile ANSELCbits_t ANSELCbits @ 0xF3A;
[; ;pic18f45k22.h: 196: extern volatile unsigned char ANSELD @ 0xF3B;
"198
[; ;pic18f45k22.h: 198: asm("ANSELD equ 0F3Bh");
[; <" ANSELD equ 0F3Bh ;# ">
[; ;pic18f45k22.h: 201: typedef union {
[; ;pic18f45k22.h: 202: struct {
[; ;pic18f45k22.h: 203: unsigned ANSD0 :1;
[; ;pic18f45k22.h: 204: unsigned ANSD1 :1;
[; ;pic18f45k22.h: 205: unsigned ANSD2 :1;
[; ;pic18f45k22.h: 206: unsigned ANSD3 :1;
[; ;pic18f45k22.h: 207: unsigned ANSD4 :1;
[; ;pic18f45k22.h: 208: unsigned ANSD5 :1;
[; ;pic18f45k22.h: 209: unsigned ANSD6 :1;
[; ;pic18f45k22.h: 210: unsigned ANSD7 :1;
[; ;pic18f45k22.h: 211: };
[; ;pic18f45k22.h: 212: } ANSELDbits_t;
[; ;pic18f45k22.h: 213: extern volatile ANSELDbits_t ANSELDbits @ 0xF3B;
[; ;pic18f45k22.h: 258: extern volatile unsigned char ANSELE @ 0xF3C;
"260
[; ;pic18f45k22.h: 260: asm("ANSELE equ 0F3Ch");
[; <" ANSELE equ 0F3Ch ;# ">
[; ;pic18f45k22.h: 263: typedef union {
[; ;pic18f45k22.h: 264: struct {
[; ;pic18f45k22.h: 265: unsigned ANSE0 :1;
[; ;pic18f45k22.h: 266: unsigned ANSE1 :1;
[; ;pic18f45k22.h: 267: unsigned ANSE2 :1;
[; ;pic18f45k22.h: 268: };
[; ;pic18f45k22.h: 269: } ANSELEbits_t;
[; ;pic18f45k22.h: 270: extern volatile ANSELEbits_t ANSELEbits @ 0xF3C;
[; ;pic18f45k22.h: 290: extern volatile unsigned char PMD2 @ 0xF3D;
"292
[; ;pic18f45k22.h: 292: asm("PMD2 equ 0F3Dh");
[; <" PMD2 equ 0F3Dh ;# ">
[; ;pic18f45k22.h: 295: typedef union {
[; ;pic18f45k22.h: 296: struct {
[; ;pic18f45k22.h: 297: unsigned ADCMD :1;
[; ;pic18f45k22.h: 298: unsigned CMP1MD :1;
[; ;pic18f45k22.h: 299: unsigned CMP2MD :1;
[; ;pic18f45k22.h: 300: unsigned CTMUMD :1;
[; ;pic18f45k22.h: 301: };
[; ;pic18f45k22.h: 302: } PMD2bits_t;
[; ;pic18f45k22.h: 303: extern volatile PMD2bits_t PMD2bits @ 0xF3D;
[; ;pic18f45k22.h: 328: extern volatile unsigned char PMD1 @ 0xF3E;
"330
[; ;pic18f45k22.h: 330: asm("PMD1 equ 0F3Eh");
[; <" PMD1 equ 0F3Eh ;# ">
[; ;pic18f45k22.h: 333: typedef union {
[; ;pic18f45k22.h: 334: struct {
[; ;pic18f45k22.h: 335: unsigned CCP1MD :1;
[; ;pic18f45k22.h: 336: unsigned CCP2MD :1;
[; ;pic18f45k22.h: 337: unsigned CCP3MD :1;
[; ;pic18f45k22.h: 338: unsigned CCP4MD :1;
[; ;pic18f45k22.h: 339: unsigned CCP5MD :1;
[; ;pic18f45k22.h: 340: unsigned :1;
[; ;pic18f45k22.h: 341: unsigned MSSP1MD :1;
[; ;pic18f45k22.h: 342: unsigned MSSP2MD :1;
[; ;pic18f45k22.h: 343: };
[; ;pic18f45k22.h: 344: struct {
[; ;pic18f45k22.h: 345: unsigned EMBMD :1;
[; ;pic18f45k22.h: 346: };
[; ;pic18f45k22.h: 347: } PMD1bits_t;
[; ;pic18f45k22.h: 348: extern volatile PMD1bits_t PMD1bits @ 0xF3E;
[; ;pic18f45k22.h: 393: extern volatile unsigned char PMD0 @ 0xF3F;
"395
[; ;pic18f45k22.h: 395: asm("PMD0 equ 0F3Fh");
[; <" PMD0 equ 0F3Fh ;# ">
[; ;pic18f45k22.h: 398: typedef union {
[; ;pic18f45k22.h: 399: struct {
[; ;pic18f45k22.h: 400: unsigned TMR1MD :1;
[; ;pic18f45k22.h: 401: unsigned TMR2MD :1;
[; ;pic18f45k22.h: 402: unsigned TMR3MD :1;
[; ;pic18f45k22.h: 403: unsigned TMR4MD :1;
[; ;pic18f45k22.h: 404: unsigned TMR5MD :1;
[; ;pic18f45k22.h: 405: unsigned TMR6MD :1;
[; ;pic18f45k22.h: 406: unsigned UART1MD :1;
[; ;pic18f45k22.h: 407: unsigned UART2MD :1;
[; ;pic18f45k22.h: 408: };
[; ;pic18f45k22.h: 409: struct {
[; ;pic18f45k22.h: 410: unsigned :1;
[; ;pic18f45k22.h: 411: unsigned SPI1MD :1;
[; ;pic18f45k22.h: 412: unsigned SPI2MD :1;
[; ;pic18f45k22.h: 413: };
[; ;pic18f45k22.h: 414: } PMD0bits_t;
[; ;pic18f45k22.h: 415: extern volatile PMD0bits_t PMD0bits @ 0xF3F;
[; ;pic18f45k22.h: 470: extern volatile unsigned char VREFCON2 @ 0xF40;
"472
[; ;pic18f45k22.h: 472: asm("VREFCON2 equ 0F40h");
[; <" VREFCON2 equ 0F40h ;# ">
[; ;pic18f45k22.h: 475: extern volatile unsigned char DACCON1 @ 0xF40;
"477
[; ;pic18f45k22.h: 477: asm("DACCON1 equ 0F40h");
[; <" DACCON1 equ 0F40h ;# ">
[; ;pic18f45k22.h: 480: typedef union {
[; ;pic18f45k22.h: 481: struct {
[; ;pic18f45k22.h: 482: unsigned DACR :5;
[; ;pic18f45k22.h: 483: };
[; ;pic18f45k22.h: 484: struct {
[; ;pic18f45k22.h: 485: unsigned DACR0 :1;
[; ;pic18f45k22.h: 486: unsigned DACR1 :1;
[; ;pic18f45k22.h: 487: unsigned DACR2 :1;
[; ;pic18f45k22.h: 488: unsigned DACR3 :1;
[; ;pic18f45k22.h: 489: unsigned DACR4 :1;
[; ;pic18f45k22.h: 490: };
[; ;pic18f45k22.h: 491: } VREFCON2bits_t;
[; ;pic18f45k22.h: 492: extern volatile VREFCON2bits_t VREFCON2bits @ 0xF40;
[; ;pic18f45k22.h: 525: typedef union {
[; ;pic18f45k22.h: 526: struct {
[; ;pic18f45k22.h: 527: unsigned DACR :5;
[; ;pic18f45k22.h: 528: };
[; ;pic18f45k22.h: 529: struct {
[; ;pic18f45k22.h: 530: unsigned DACR0 :1;
[; ;pic18f45k22.h: 531: unsigned DACR1 :1;
[; ;pic18f45k22.h: 532: unsigned DACR2 :1;
[; ;pic18f45k22.h: 533: unsigned DACR3 :1;
[; ;pic18f45k22.h: 534: unsigned DACR4 :1;
[; ;pic18f45k22.h: 535: };
[; ;pic18f45k22.h: 536: } DACCON1bits_t;
[; ;pic18f45k22.h: 537: extern volatile DACCON1bits_t DACCON1bits @ 0xF40;
[; ;pic18f45k22.h: 572: extern volatile unsigned char VREFCON1 @ 0xF41;
"574
[; ;pic18f45k22.h: 574: asm("VREFCON1 equ 0F41h");
[; <" VREFCON1 equ 0F41h ;# ">
[; ;pic18f45k22.h: 577: extern volatile unsigned char DACCON0 @ 0xF41;
"579
[; ;pic18f45k22.h: 579: asm("DACCON0 equ 0F41h");
[; <" DACCON0 equ 0F41h ;# ">
[; ;pic18f45k22.h: 582: typedef union {
[; ;pic18f45k22.h: 583: struct {
[; ;pic18f45k22.h: 584: unsigned DACNSS :1;
[; ;pic18f45k22.h: 585: unsigned :1;
[; ;pic18f45k22.h: 586: unsigned DACPSS :2;
[; ;pic18f45k22.h: 587: unsigned :1;
[; ;pic18f45k22.h: 588: unsigned DACOE :1;
[; ;pic18f45k22.h: 589: unsigned DACLPS :1;
[; ;pic18f45k22.h: 590: unsigned DACEN :1;
[; ;pic18f45k22.h: 591: };
[; ;pic18f45k22.h: 592: struct {
[; ;pic18f45k22.h: 593: unsigned :2;
[; ;pic18f45k22.h: 594: unsigned DACPSS0 :1;
[; ;pic18f45k22.h: 595: unsigned DACPSS1 :1;
[; ;pic18f45k22.h: 596: };
[; ;pic18f45k22.h: 597: } VREFCON1bits_t;
[; ;pic18f45k22.h: 598: extern volatile VREFCON1bits_t VREFCON1bits @ 0xF41;
[; ;pic18f45k22.h: 636: typedef union {
[; ;pic18f45k22.h: 637: struct {
[; ;pic18f45k22.h: 638: unsigned DACNSS :1;
[; ;pic18f45k22.h: 639: unsigned :1;
[; ;pic18f45k22.h: 640: unsigned DACPSS :2;
[; ;pic18f45k22.h: 641: unsigned :1;
[; ;pic18f45k22.h: 642: unsigned DACOE :1;
[; ;pic18f45k22.h: 643: unsigned DACLPS :1;
[; ;pic18f45k22.h: 644: unsigned DACEN :1;
[; ;pic18f45k22.h: 645: };
[; ;pic18f45k22.h: 646: struct {
[; ;pic18f45k22.h: 647: unsigned :2;
[; ;pic18f45k22.h: 648: unsigned DACPSS0 :1;
[; ;pic18f45k22.h: 649: unsigned DACPSS1 :1;
[; ;pic18f45k22.h: 650: };
[; ;pic18f45k22.h: 651: } DACCON0bits_t;
[; ;pic18f45k22.h: 652: extern volatile DACCON0bits_t DACCON0bits @ 0xF41;
[; ;pic18f45k22.h: 692: extern volatile unsigned char VREFCON0 @ 0xF42;
"694
[; ;pic18f45k22.h: 694: asm("VREFCON0 equ 0F42h");
[; <" VREFCON0 equ 0F42h ;# ">
[; ;pic18f45k22.h: 697: extern volatile unsigned char FVRCON @ 0xF42;
"699
[; ;pic18f45k22.h: 699: asm("FVRCON equ 0F42h");
[; <" FVRCON equ 0F42h ;# ">
[; ;pic18f45k22.h: 702: typedef union {
[; ;pic18f45k22.h: 703: struct {
[; ;pic18f45k22.h: 704: unsigned :4;
[; ;pic18f45k22.h: 705: unsigned FVRS :2;
[; ;pic18f45k22.h: 706: unsigned FVRST :1;
[; ;pic18f45k22.h: 707: unsigned FVREN :1;
[; ;pic18f45k22.h: 708: };
[; ;pic18f45k22.h: 709: struct {
[; ;pic18f45k22.h: 710: unsigned :4;
[; ;pic18f45k22.h: 711: unsigned FVRS0 :1;
[; ;pic18f45k22.h: 712: unsigned FVRS1 :1;
[; ;pic18f45k22.h: 713: };
[; ;pic18f45k22.h: 714: } VREFCON0bits_t;
[; ;pic18f45k22.h: 715: extern volatile VREFCON0bits_t VREFCON0bits @ 0xF42;
[; ;pic18f45k22.h: 743: typedef union {
[; ;pic18f45k22.h: 744: struct {
[; ;pic18f45k22.h: 745: unsigned :4;
[; ;pic18f45k22.h: 746: unsigned FVRS :2;
[; ;pic18f45k22.h: 747: unsigned FVRST :1;
[; ;pic18f45k22.h: 748: unsigned FVREN :1;
[; ;pic18f45k22.h: 749: };
[; ;pic18f45k22.h: 750: struct {
[; ;pic18f45k22.h: 751: unsigned :4;
[; ;pic18f45k22.h: 752: unsigned FVRS0 :1;
[; ;pic18f45k22.h: 753: unsigned FVRS1 :1;
[; ;pic18f45k22.h: 754: };
[; ;pic18f45k22.h: 755: } FVRCONbits_t;
[; ;pic18f45k22.h: 756: extern volatile FVRCONbits_t FVRCONbits @ 0xF42;
[; ;pic18f45k22.h: 786: extern volatile unsigned char CTMUICON @ 0xF43;
"788
[; ;pic18f45k22.h: 788: asm("CTMUICON equ 0F43h");
[; <" CTMUICON equ 0F43h ;# ">
[; ;pic18f45k22.h: 791: extern volatile unsigned char CTMUICONH @ 0xF43;
"793
[; ;pic18f45k22.h: 793: asm("CTMUICONH equ 0F43h");
[; <" CTMUICONH equ 0F43h ;# ">
[; ;pic18f45k22.h: 796: typedef union {
[; ;pic18f45k22.h: 797: struct {
[; ;pic18f45k22.h: 798: unsigned IRNG :2;
[; ;pic18f45k22.h: 799: unsigned ITRIM :6;
[; ;pic18f45k22.h: 800: };
[; ;pic18f45k22.h: 801: struct {
[; ;pic18f45k22.h: 802: unsigned IRNG0 :1;
[; ;pic18f45k22.h: 803: unsigned IRNG1 :1;
[; ;pic18f45k22.h: 804: unsigned ITRIM0 :1;
[; ;pic18f45k22.h: 805: unsigned ITRIM1 :1;
[; ;pic18f45k22.h: 806: unsigned ITRIM2 :1;
[; ;pic18f45k22.h: 807: unsigned ITRIM3 :1;
[; ;pic18f45k22.h: 808: unsigned ITRIM4 :1;
[; ;pic18f45k22.h: 809: unsigned ITRIM5 :1;
[; ;pic18f45k22.h: 810: };
[; ;pic18f45k22.h: 811: } CTMUICONbits_t;
[; ;pic18f45k22.h: 812: extern volatile CTMUICONbits_t CTMUICONbits @ 0xF43;
[; ;pic18f45k22.h: 865: typedef union {
[; ;pic18f45k22.h: 866: struct {
[; ;pic18f45k22.h: 867: unsigned IRNG :2;
[; ;pic18f45k22.h: 868: unsigned ITRIM :6;
[; ;pic18f45k22.h: 869: };
[; ;pic18f45k22.h: 870: struct {
[; ;pic18f45k22.h: 871: unsigned IRNG0 :1;
[; ;pic18f45k22.h: 872: unsigned IRNG1 :1;
[; ;pic18f45k22.h: 873: unsigned ITRIM0 :1;
[; ;pic18f45k22.h: 874: unsigned ITRIM1 :1;
[; ;pic18f45k22.h: 875: unsigned ITRIM2 :1;
[; ;pic18f45k22.h: 876: unsigned ITRIM3 :1;
[; ;pic18f45k22.h: 877: unsigned ITRIM4 :1;
[; ;pic18f45k22.h: 878: unsigned ITRIM5 :1;
[; ;pic18f45k22.h: 879: };
[; ;pic18f45k22.h: 880: } CTMUICONHbits_t;
[; ;pic18f45k22.h: 881: extern volatile CTMUICONHbits_t CTMUICONHbits @ 0xF43;
[; ;pic18f45k22.h: 936: extern volatile unsigned char CTMUCONL @ 0xF44;
"938
[; ;pic18f45k22.h: 938: asm("CTMUCONL equ 0F44h");
[; <" CTMUCONL equ 0F44h ;# ">
[; ;pic18f45k22.h: 941: extern volatile unsigned char CTMUCON1 @ 0xF44;
"943
[; ;pic18f45k22.h: 943: asm("CTMUCON1 equ 0F44h");
[; <" CTMUCON1 equ 0F44h ;# ">
[; ;pic18f45k22.h: 946: typedef union {
[; ;pic18f45k22.h: 947: struct {
[; ;pic18f45k22.h: 948: unsigned EDG1STAT :1;
[; ;pic18f45k22.h: 949: unsigned EDG2STAT :1;
[; ;pic18f45k22.h: 950: unsigned EDG1SEL :2;
[; ;pic18f45k22.h: 951: unsigned EDG1POL :1;
[; ;pic18f45k22.h: 952: unsigned EDG2SEL :2;
[; ;pic18f45k22.h: 953: unsigned EDG2POL :1;
[; ;pic18f45k22.h: 954: };
[; ;pic18f45k22.h: 955: struct {
[; ;pic18f45k22.h: 956: unsigned :2;
[; ;pic18f45k22.h: 957: unsigned EDG1SEL0 :1;
[; ;pic18f45k22.h: 958: unsigned EDG1SEL1 :1;
[; ;pic18f45k22.h: 959: unsigned :1;
[; ;pic18f45k22.h: 960: unsigned EDG2SEL0 :1;
[; ;pic18f45k22.h: 961: unsigned EDG2SEL1 :1;
[; ;pic18f45k22.h: 962: };
[; ;pic18f45k22.h: 963: } CTMUCONLbits_t;
[; ;pic18f45k22.h: 964: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xF44;
[; ;pic18f45k22.h: 1017: typedef union {
[; ;pic18f45k22.h: 1018: struct {
[; ;pic18f45k22.h: 1019: unsigned EDG1STAT :1;
[; ;pic18f45k22.h: 1020: unsigned EDG2STAT :1;
[; ;pic18f45k22.h: 1021: unsigned EDG1SEL :2;
[; ;pic18f45k22.h: 1022: unsigned EDG1POL :1;
[; ;pic18f45k22.h: 1023: unsigned EDG2SEL :2;
[; ;pic18f45k22.h: 1024: unsigned EDG2POL :1;
[; ;pic18f45k22.h: 1025: };
[; ;pic18f45k22.h: 1026: struct {
[; ;pic18f45k22.h: 1027: unsigned :2;
[; ;pic18f45k22.h: 1028: unsigned EDG1SEL0 :1;
[; ;pic18f45k22.h: 1029: unsigned EDG1SEL1 :1;
[; ;pic18f45k22.h: 1030: unsigned :1;
[; ;pic18f45k22.h: 1031: unsigned EDG2SEL0 :1;
[; ;pic18f45k22.h: 1032: unsigned EDG2SEL1 :1;
[; ;pic18f45k22.h: 1033: };
[; ;pic18f45k22.h: 1034: } CTMUCON1bits_t;
[; ;pic18f45k22.h: 1035: extern volatile CTMUCON1bits_t CTMUCON1bits @ 0xF44;
[; ;pic18f45k22.h: 1090: extern volatile unsigned char CTMUCONH @ 0xF45;
"1092
[; ;pic18f45k22.h: 1092: asm("CTMUCONH equ 0F45h");
[; <" CTMUCONH equ 0F45h ;# ">
[; ;pic18f45k22.h: 1095: extern volatile unsigned char CTMUCON0 @ 0xF45;
"1097
[; ;pic18f45k22.h: 1097: asm("CTMUCON0 equ 0F45h");
[; <" CTMUCON0 equ 0F45h ;# ">
[; ;pic18f45k22.h: 1100: typedef union {
[; ;pic18f45k22.h: 1101: struct {
[; ;pic18f45k22.h: 1102: unsigned CTTRIG :1;
[; ;pic18f45k22.h: 1103: unsigned IDISSEN :1;
[; ;pic18f45k22.h: 1104: unsigned EDGSEQEN :1;
[; ;pic18f45k22.h: 1105: unsigned EDGEN :1;
[; ;pic18f45k22.h: 1106: unsigned TGEN :1;
[; ;pic18f45k22.h: 1107: unsigned CTMUSIDL :1;
[; ;pic18f45k22.h: 1108: unsigned :1;
[; ;pic18f45k22.h: 1109: unsigned CTMUEN :1;
[; ;pic18f45k22.h: 1110: };
[; ;pic18f45k22.h: 1111: } CTMUCONHbits_t;
[; ;pic18f45k22.h: 1112: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xF45;
[; ;pic18f45k22.h: 1150: typedef union {
[; ;pic18f45k22.h: 1151: struct {
[; ;pic18f45k22.h: 1152: unsigned CTTRIG :1;
[; ;pic18f45k22.h: 1153: unsigned IDISSEN :1;
[; ;pic18f45k22.h: 1154: unsigned EDGSEQEN :1;
[; ;pic18f45k22.h: 1155: unsigned EDGEN :1;
[; ;pic18f45k22.h: 1156: unsigned TGEN :1;
[; ;pic18f45k22.h: 1157: unsigned CTMUSIDL :1;
[; ;pic18f45k22.h: 1158: unsigned :1;
[; ;pic18f45k22.h: 1159: unsigned CTMUEN :1;
[; ;pic18f45k22.h: 1160: };
[; ;pic18f45k22.h: 1161: } CTMUCON0bits_t;
[; ;pic18f45k22.h: 1162: extern volatile CTMUCON0bits_t CTMUCON0bits @ 0xF45;
[; ;pic18f45k22.h: 1202: extern volatile unsigned char SRCON1 @ 0xF46;
"1204
[; ;pic18f45k22.h: 1204: asm("SRCON1 equ 0F46h");
[; <" SRCON1 equ 0F46h ;# ">
[; ;pic18f45k22.h: 1207: typedef union {
[; ;pic18f45k22.h: 1208: struct {
[; ;pic18f45k22.h: 1209: unsigned SRRC1E :1;
[; ;pic18f45k22.h: 1210: unsigned SRRC2E :1;
[; ;pic18f45k22.h: 1211: unsigned SRRCKE :1;
[; ;pic18f45k22.h: 1212: unsigned SRRPE :1;
[; ;pic18f45k22.h: 1213: unsigned SRSC1E :1;
[; ;pic18f45k22.h: 1214: unsigned SRSC2E :1;
[; ;pic18f45k22.h: 1215: unsigned SRSCKE :1;
[; ;pic18f45k22.h: 1216: unsigned SRSPE :1;
[; ;pic18f45k22.h: 1217: };
[; ;pic18f45k22.h: 1218: } SRCON1bits_t;
[; ;pic18f45k22.h: 1219: extern volatile SRCON1bits_t SRCON1bits @ 0xF46;
[; ;pic18f45k22.h: 1264: extern volatile unsigned char SRCON0 @ 0xF47;
"1266
[; ;pic18f45k22.h: 1266: asm("SRCON0 equ 0F47h");
[; <" SRCON0 equ 0F47h ;# ">
[; ;pic18f45k22.h: 1269: typedef union {
[; ;pic18f45k22.h: 1270: struct {
[; ;pic18f45k22.h: 1271: unsigned SRPR :1;
[; ;pic18f45k22.h: 1272: unsigned SRPS :1;
[; ;pic18f45k22.h: 1273: unsigned SRNQEN :1;
[; ;pic18f45k22.h: 1274: unsigned SRQEN :1;
[; ;pic18f45k22.h: 1275: unsigned SRCLK :3;
[; ;pic18f45k22.h: 1276: unsigned SRLEN :1;
[; ;pic18f45k22.h: 1277: };
[; ;pic18f45k22.h: 1278: struct {
[; ;pic18f45k22.h: 1279: unsigned :4;
[; ;pic18f45k22.h: 1280: unsigned SRCLK0 :1;
[; ;pic18f45k22.h: 1281: unsigned SRCLK1 :1;
[; ;pic18f45k22.h: 1282: unsigned SRCLK2 :1;
[; ;pic18f45k22.h: 1283: };
[; ;pic18f45k22.h: 1284: } SRCON0bits_t;
[; ;pic18f45k22.h: 1285: extern volatile SRCON0bits_t SRCON0bits @ 0xF47;
[; ;pic18f45k22.h: 1335: extern volatile unsigned char CCPTMRS1 @ 0xF48;
"1337
[; ;pic18f45k22.h: 1337: asm("CCPTMRS1 equ 0F48h");
[; <" CCPTMRS1 equ 0F48h ;# ">
[; ;pic18f45k22.h: 1340: typedef union {
[; ;pic18f45k22.h: 1341: struct {
[; ;pic18f45k22.h: 1342: unsigned C4TSEL :2;
[; ;pic18f45k22.h: 1343: unsigned C5TSEL :2;
[; ;pic18f45k22.h: 1344: };
[; ;pic18f45k22.h: 1345: struct {
[; ;pic18f45k22.h: 1346: unsigned C4TSEL0 :1;
[; ;pic18f45k22.h: 1347: unsigned C4TSEL1 :1;
[; ;pic18f45k22.h: 1348: unsigned C5TSEL0 :1;
[; ;pic18f45k22.h: 1349: unsigned C5TSEL1 :1;
[; ;pic18f45k22.h: 1350: };
[; ;pic18f45k22.h: 1351: } CCPTMRS1bits_t;
[; ;pic18f45k22.h: 1352: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF48;
[; ;pic18f45k22.h: 1387: extern volatile unsigned char CCPTMRS0 @ 0xF49;
"1389
[; ;pic18f45k22.h: 1389: asm("CCPTMRS0 equ 0F49h");
[; <" CCPTMRS0 equ 0F49h ;# ">
[; ;pic18f45k22.h: 1392: typedef union {
[; ;pic18f45k22.h: 1393: struct {
[; ;pic18f45k22.h: 1394: unsigned C1TSEL :2;
[; ;pic18f45k22.h: 1395: unsigned :1;
[; ;pic18f45k22.h: 1396: unsigned C2TSEL :2;
[; ;pic18f45k22.h: 1397: unsigned :1;
[; ;pic18f45k22.h: 1398: unsigned C3TSEL :2;
[; ;pic18f45k22.h: 1399: };
[; ;pic18f45k22.h: 1400: struct {
[; ;pic18f45k22.h: 1401: unsigned C1TSEL0 :1;
[; ;pic18f45k22.h: 1402: unsigned C1TSEL1 :1;
[; ;pic18f45k22.h: 1403: unsigned :1;
[; ;pic18f45k22.h: 1404: unsigned C2TSEL0 :1;
[; ;pic18f45k22.h: 1405: unsigned C2TSEL1 :1;
[; ;pic18f45k22.h: 1406: unsigned :1;
[; ;pic18f45k22.h: 1407: unsigned C3TSEL0 :1;
[; ;pic18f45k22.h: 1408: unsigned C3TSEL1 :1;
[; ;pic18f45k22.h: 1409: };
[; ;pic18f45k22.h: 1410: } CCPTMRS0bits_t;
[; ;pic18f45k22.h: 1411: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF49;
[; ;pic18f45k22.h: 1461: extern volatile unsigned char T6CON @ 0xF4A;
"1463
[; ;pic18f45k22.h: 1463: asm("T6CON equ 0F4Ah");
[; <" T6CON equ 0F4Ah ;# ">
[; ;pic18f45k22.h: 1466: typedef union {
[; ;pic18f45k22.h: 1467: struct {
[; ;pic18f45k22.h: 1468: unsigned T6CKPS :2;
[; ;pic18f45k22.h: 1469: unsigned TMR6ON :1;
[; ;pic18f45k22.h: 1470: unsigned T6OUTPS :4;
[; ;pic18f45k22.h: 1471: };
[; ;pic18f45k22.h: 1472: struct {
[; ;pic18f45k22.h: 1473: unsigned T6CKPS0 :1;
[; ;pic18f45k22.h: 1474: unsigned T6CKPS1 :1;
[; ;pic18f45k22.h: 1475: unsigned :1;
[; ;pic18f45k22.h: 1476: unsigned T6OUTPS0 :1;
[; ;pic18f45k22.h: 1477: unsigned T6OUTPS1 :1;
[; ;pic18f45k22.h: 1478: unsigned T6OUTPS2 :1;
[; ;pic18f45k22.h: 1479: unsigned T6OUTPS3 :1;
[; ;pic18f45k22.h: 1480: };
[; ;pic18f45k22.h: 1481: } T6CONbits_t;
[; ;pic18f45k22.h: 1482: extern volatile T6CONbits_t T6CONbits @ 0xF4A;
[; ;pic18f45k22.h: 1532: extern volatile unsigned char PR6 @ 0xF4B;
"1534
[; ;pic18f45k22.h: 1534: asm("PR6 equ 0F4Bh");
[; <" PR6 equ 0F4Bh ;# ">
[; ;pic18f45k22.h: 1537: typedef union {
[; ;pic18f45k22.h: 1538: struct {
[; ;pic18f45k22.h: 1539: unsigned PR6 :8;
[; ;pic18f45k22.h: 1540: };
[; ;pic18f45k22.h: 1541: } PR6bits_t;
[; ;pic18f45k22.h: 1542: extern volatile PR6bits_t PR6bits @ 0xF4B;
[; ;pic18f45k22.h: 1552: extern volatile unsigned char TMR6 @ 0xF4C;
"1554
[; ;pic18f45k22.h: 1554: asm("TMR6 equ 0F4Ch");
[; <" TMR6 equ 0F4Ch ;# ">
[; ;pic18f45k22.h: 1557: typedef union {
[; ;pic18f45k22.h: 1558: struct {
[; ;pic18f45k22.h: 1559: unsigned TMR6 :8;
[; ;pic18f45k22.h: 1560: };
[; ;pic18f45k22.h: 1561: } TMR6bits_t;
[; ;pic18f45k22.h: 1562: extern volatile TMR6bits_t TMR6bits @ 0xF4C;
[; ;pic18f45k22.h: 1572: extern volatile unsigned char T5GCON @ 0xF4D;
"1574
[; ;pic18f45k22.h: 1574: asm("T5GCON equ 0F4Dh");
[; <" T5GCON equ 0F4Dh ;# ">
[; ;pic18f45k22.h: 1577: typedef union {
[; ;pic18f45k22.h: 1578: struct {
[; ;pic18f45k22.h: 1579: unsigned :3;
[; ;pic18f45k22.h: 1580: unsigned T5GGO_NOT_DONE :1;
[; ;pic18f45k22.h: 1581: };
[; ;pic18f45k22.h: 1582: struct {
[; ;pic18f45k22.h: 1583: unsigned T5GSS :2;
[; ;pic18f45k22.h: 1584: unsigned T5GVAL :1;
[; ;pic18f45k22.h: 1585: unsigned T5GGO_nDONE :1;
[; ;pic18f45k22.h: 1586: unsigned T5GSPM :1;
[; ;pic18f45k22.h: 1587: unsigned T5GTM :1;
[; ;pic18f45k22.h: 1588: unsigned T5GPOL :1;
[; ;pic18f45k22.h: 1589: unsigned TMR5GE :1;
[; ;pic18f45k22.h: 1590: };
[; ;pic18f45k22.h: 1591: struct {
[; ;pic18f45k22.h: 1592: unsigned T5GSS0 :1;
[; ;pic18f45k22.h: 1593: unsigned T5GSS1 :1;
[; ;pic18f45k22.h: 1594: unsigned :1;
[; ;pic18f45k22.h: 1595: unsigned T5GGO :1;
[; ;pic18f45k22.h: 1596: };
[; ;pic18f45k22.h: 1597: struct {
[; ;pic18f45k22.h: 1598: unsigned :3;
[; ;pic18f45k22.h: 1599: unsigned T5G_DONE :1;
[; ;pic18f45k22.h: 1600: };
[; ;pic18f45k22.h: 1601: } T5GCONbits_t;
[; ;pic18f45k22.h: 1602: extern volatile T5GCONbits_t T5GCONbits @ 0xF4D;
[; ;pic18f45k22.h: 1667: extern volatile unsigned char T5CON @ 0xF4E;
"1669
[; ;pic18f45k22.h: 1669: asm("T5CON equ 0F4Eh");
[; <" T5CON equ 0F4Eh ;# ">
[; ;pic18f45k22.h: 1672: typedef union {
[; ;pic18f45k22.h: 1673: struct {
[; ;pic18f45k22.h: 1674: unsigned :2;
[; ;pic18f45k22.h: 1675: unsigned NOT_T5SYNC :1;
[; ;pic18f45k22.h: 1676: };
[; ;pic18f45k22.h: 1677: struct {
[; ;pic18f45k22.h: 1678: unsigned TMR5ON :1;
[; ;pic18f45k22.h: 1679: unsigned T5RD16 :1;
[; ;pic18f45k22.h: 1680: unsigned nT5SYNC :1;
[; ;pic18f45k22.h: 1681: unsigned T5SOSCEN :1;
[; ;pic18f45k22.h: 1682: unsigned T5CKPS :2;
[; ;pic18f45k22.h: 1683: unsigned TMR5CS :2;
[; ;pic18f45k22.h: 1684: };
[; ;pic18f45k22.h: 1685: struct {
[; ;pic18f45k22.h: 1686: unsigned :2;
[; ;pic18f45k22.h: 1687: unsigned T5SYNC :1;
[; ;pic18f45k22.h: 1688: unsigned :1;
[; ;pic18f45k22.h: 1689: unsigned T5CKPS0 :1;
[; ;pic18f45k22.h: 1690: unsigned T5CKPS1 :1;
[; ;pic18f45k22.h: 1691: unsigned TMR5CS0 :1;
[; ;pic18f45k22.h: 1692: unsigned TMR5CS1 :1;
[; ;pic18f45k22.h: 1693: };
[; ;pic18f45k22.h: 1694: struct {
[; ;pic18f45k22.h: 1695: unsigned :1;
[; ;pic18f45k22.h: 1696: unsigned RD165 :1;
[; ;pic18f45k22.h: 1697: unsigned :1;
[; ;pic18f45k22.h: 1698: unsigned SOSCEN5 :1;
[; ;pic18f45k22.h: 1699: };
[; ;pic18f45k22.h: 1700: } T5CONbits_t;
[; ;pic18f45k22.h: 1701: extern volatile T5CONbits_t T5CONbits @ 0xF4E;
[; ;pic18f45k22.h: 1776: extern volatile unsigned short TMR5 @ 0xF4F;
"1778
[; ;pic18f45k22.h: 1778: asm("TMR5 equ 0F4Fh");
[; <" TMR5 equ 0F4Fh ;# ">
[; ;pic18f45k22.h: 1783: extern volatile unsigned char TMR5L @ 0xF4F;
"1785
[; ;pic18f45k22.h: 1785: asm("TMR5L equ 0F4Fh");
[; <" TMR5L equ 0F4Fh ;# ">
[; ;pic18f45k22.h: 1788: typedef union {
[; ;pic18f45k22.h: 1789: struct {
[; ;pic18f45k22.h: 1790: unsigned TMR5L :8;
[; ;pic18f45k22.h: 1791: };
[; ;pic18f45k22.h: 1792: } TMR5Lbits_t;
[; ;pic18f45k22.h: 1793: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF4F;
[; ;pic18f45k22.h: 1803: extern volatile unsigned char TMR5H @ 0xF50;
"1805
[; ;pic18f45k22.h: 1805: asm("TMR5H equ 0F50h");
[; <" TMR5H equ 0F50h ;# ">
[; ;pic18f45k22.h: 1808: typedef union {
[; ;pic18f45k22.h: 1809: struct {
[; ;pic18f45k22.h: 1810: unsigned TMR5H :8;
[; ;pic18f45k22.h: 1811: };
[; ;pic18f45k22.h: 1812: } TMR5Hbits_t;
[; ;pic18f45k22.h: 1813: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF50;
[; ;pic18f45k22.h: 1823: extern volatile unsigned char T4CON @ 0xF51;
"1825
[; ;pic18f45k22.h: 1825: asm("T4CON equ 0F51h");
[; <" T4CON equ 0F51h ;# ">
[; ;pic18f45k22.h: 1828: typedef union {
[; ;pic18f45k22.h: 1829: struct {
[; ;pic18f45k22.h: 1830: unsigned T4CKPS :2;
[; ;pic18f45k22.h: 1831: unsigned TMR4ON :1;
[; ;pic18f45k22.h: 1832: unsigned T4OUTPS :4;
[; ;pic18f45k22.h: 1833: };
[; ;pic18f45k22.h: 1834: struct {
[; ;pic18f45k22.h: 1835: unsigned T4CKPS0 :1;
[; ;pic18f45k22.h: 1836: unsigned T4CKPS1 :1;
[; ;pic18f45k22.h: 1837: unsigned :1;
[; ;pic18f45k22.h: 1838: unsigned T4OUTPS0 :1;
[; ;pic18f45k22.h: 1839: unsigned T4OUTPS1 :1;
[; ;pic18f45k22.h: 1840: unsigned T4OUTPS2 :1;
[; ;pic18f45k22.h: 1841: unsigned T4OUTPS3 :1;
[; ;pic18f45k22.h: 1842: };
[; ;pic18f45k22.h: 1843: } T4CONbits_t;
[; ;pic18f45k22.h: 1844: extern volatile T4CONbits_t T4CONbits @ 0xF51;
[; ;pic18f45k22.h: 1894: extern volatile unsigned char PR4 @ 0xF52;
"1896
[; ;pic18f45k22.h: 1896: asm("PR4 equ 0F52h");
[; <" PR4 equ 0F52h ;# ">
[; ;pic18f45k22.h: 1899: typedef union {
[; ;pic18f45k22.h: 1900: struct {
[; ;pic18f45k22.h: 1901: unsigned PR4 :8;
[; ;pic18f45k22.h: 1902: };
[; ;pic18f45k22.h: 1903: } PR4bits_t;
[; ;pic18f45k22.h: 1904: extern volatile PR4bits_t PR4bits @ 0xF52;
[; ;pic18f45k22.h: 1914: extern volatile unsigned char TMR4 @ 0xF53;
"1916
[; ;pic18f45k22.h: 1916: asm("TMR4 equ 0F53h");
[; <" TMR4 equ 0F53h ;# ">
[; ;pic18f45k22.h: 1919: typedef union {
[; ;pic18f45k22.h: 1920: struct {
[; ;pic18f45k22.h: 1921: unsigned TMR4 :8;
[; ;pic18f45k22.h: 1922: };
[; ;pic18f45k22.h: 1923: } TMR4bits_t;
[; ;pic18f45k22.h: 1924: extern volatile TMR4bits_t TMR4bits @ 0xF53;
[; ;pic18f45k22.h: 1934: extern volatile unsigned char CCP5CON @ 0xF54;
"1936
[; ;pic18f45k22.h: 1936: asm("CCP5CON equ 0F54h");
[; <" CCP5CON equ 0F54h ;# ">
[; ;pic18f45k22.h: 1939: typedef union {
[; ;pic18f45k22.h: 1940: struct {
[; ;pic18f45k22.h: 1941: unsigned CCP5M :4;
[; ;pic18f45k22.h: 1942: unsigned DC5B :2;
[; ;pic18f45k22.h: 1943: };
[; ;pic18f45k22.h: 1944: struct {
[; ;pic18f45k22.h: 1945: unsigned CCP5M0 :1;
[; ;pic18f45k22.h: 1946: unsigned CCP5M1 :1;
[; ;pic18f45k22.h: 1947: unsigned CCP5M2 :1;
[; ;pic18f45k22.h: 1948: unsigned CCP5M3 :1;
[; ;pic18f45k22.h: 1949: unsigned DC5B0 :1;
[; ;pic18f45k22.h: 1950: unsigned DC5B1 :1;
[; ;pic18f45k22.h: 1951: };
[; ;pic18f45k22.h: 1952: } CCP5CONbits_t;
[; ;pic18f45k22.h: 1953: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF54;
[; ;pic18f45k22.h: 1998: extern volatile unsigned short CCPR5 @ 0xF55;
"2000
[; ;pic18f45k22.h: 2000: asm("CCPR5 equ 0F55h");
[; <" CCPR5 equ 0F55h ;# ">
[; ;pic18f45k22.h: 2005: extern volatile unsigned char CCPR5L @ 0xF55;
"2007
[; ;pic18f45k22.h: 2007: asm("CCPR5L equ 0F55h");
[; <" CCPR5L equ 0F55h ;# ">
[; ;pic18f45k22.h: 2010: typedef union {
[; ;pic18f45k22.h: 2011: struct {
[; ;pic18f45k22.h: 2012: unsigned CCPR5L :8;
[; ;pic18f45k22.h: 2013: };
[; ;pic18f45k22.h: 2014: } CCPR5Lbits_t;
[; ;pic18f45k22.h: 2015: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF55;
[; ;pic18f45k22.h: 2025: extern volatile unsigned char CCPR5H @ 0xF56;
"2027
[; ;pic18f45k22.h: 2027: asm("CCPR5H equ 0F56h");
[; <" CCPR5H equ 0F56h ;# ">
[; ;pic18f45k22.h: 2030: typedef union {
[; ;pic18f45k22.h: 2031: struct {
[; ;pic18f45k22.h: 2032: unsigned CCPR5H :8;
[; ;pic18f45k22.h: 2033: };
[; ;pic18f45k22.h: 2034: } CCPR5Hbits_t;
[; ;pic18f45k22.h: 2035: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF56;
[; ;pic18f45k22.h: 2045: extern volatile unsigned char CCP4CON @ 0xF57;
"2047
[; ;pic18f45k22.h: 2047: asm("CCP4CON equ 0F57h");
[; <" CCP4CON equ 0F57h ;# ">
[; ;pic18f45k22.h: 2050: typedef union {
[; ;pic18f45k22.h: 2051: struct {
[; ;pic18f45k22.h: 2052: unsigned CCP4M :4;
[; ;pic18f45k22.h: 2053: unsigned DC4B :2;
[; ;pic18f45k22.h: 2054: };
[; ;pic18f45k22.h: 2055: struct {
[; ;pic18f45k22.h: 2056: unsigned CCP4M0 :1;
[; ;pic18f45k22.h: 2057: unsigned CCP4M1 :1;
[; ;pic18f45k22.h: 2058: unsigned CCP4M2 :1;
[; ;pic18f45k22.h: 2059: unsigned CCP4M3 :1;
[; ;pic18f45k22.h: 2060: unsigned DC4B0 :1;
[; ;pic18f45k22.h: 2061: unsigned DC4B1 :1;
[; ;pic18f45k22.h: 2062: };
[; ;pic18f45k22.h: 2063: } CCP4CONbits_t;
[; ;pic18f45k22.h: 2064: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF57;
[; ;pic18f45k22.h: 2109: extern volatile unsigned short CCPR4 @ 0xF58;
"2111
[; ;pic18f45k22.h: 2111: asm("CCPR4 equ 0F58h");
[; <" CCPR4 equ 0F58h ;# ">
[; ;pic18f45k22.h: 2116: extern volatile unsigned char CCPR4L @ 0xF58;
"2118
[; ;pic18f45k22.h: 2118: asm("CCPR4L equ 0F58h");
[; <" CCPR4L equ 0F58h ;# ">
[; ;pic18f45k22.h: 2121: typedef union {
[; ;pic18f45k22.h: 2122: struct {
[; ;pic18f45k22.h: 2123: unsigned CCPR4L :8;
[; ;pic18f45k22.h: 2124: };
[; ;pic18f45k22.h: 2125: } CCPR4Lbits_t;
[; ;pic18f45k22.h: 2126: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF58;
[; ;pic18f45k22.h: 2136: extern volatile unsigned char CCPR4H @ 0xF59;
"2138
[; ;pic18f45k22.h: 2138: asm("CCPR4H equ 0F59h");
[; <" CCPR4H equ 0F59h ;# ">
[; ;pic18f45k22.h: 2141: typedef union {
[; ;pic18f45k22.h: 2142: struct {
[; ;pic18f45k22.h: 2143: unsigned CCPR4H :8;
[; ;pic18f45k22.h: 2144: };
[; ;pic18f45k22.h: 2145: } CCPR4Hbits_t;
[; ;pic18f45k22.h: 2146: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF59;
[; ;pic18f45k22.h: 2156: extern volatile unsigned char PSTR3CON @ 0xF5A;
"2158
[; ;pic18f45k22.h: 2158: asm("PSTR3CON equ 0F5Ah");
[; <" PSTR3CON equ 0F5Ah ;# ">
[; ;pic18f45k22.h: 2161: typedef union {
[; ;pic18f45k22.h: 2162: struct {
[; ;pic18f45k22.h: 2163: unsigned STR3A :1;
[; ;pic18f45k22.h: 2164: unsigned STR3B :1;
[; ;pic18f45k22.h: 2165: unsigned STR3C :1;
[; ;pic18f45k22.h: 2166: unsigned STR3D :1;
[; ;pic18f45k22.h: 2167: unsigned STR3SYNC :1;
[; ;pic18f45k22.h: 2168: };
[; ;pic18f45k22.h: 2169: struct {
[; ;pic18f45k22.h: 2170: unsigned STRA3 :1;
[; ;pic18f45k22.h: 2171: unsigned STRB3 :1;
[; ;pic18f45k22.h: 2172: unsigned STRC3 :1;
[; ;pic18f45k22.h: 2173: unsigned STRD3 :1;
[; ;pic18f45k22.h: 2174: unsigned STRSYNC3 :1;
[; ;pic18f45k22.h: 2175: };
[; ;pic18f45k22.h: 2176: } PSTR3CONbits_t;
[; ;pic18f45k22.h: 2177: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF5A;
[; ;pic18f45k22.h: 2232: extern volatile unsigned char ECCP3AS @ 0xF5B;
"2234
[; ;pic18f45k22.h: 2234: asm("ECCP3AS equ 0F5Bh");
[; <" ECCP3AS equ 0F5Bh ;# ">
[; ;pic18f45k22.h: 2237: extern volatile unsigned char CCP3AS @ 0xF5B;
"2239
[; ;pic18f45k22.h: 2239: asm("CCP3AS equ 0F5Bh");
[; <" CCP3AS equ 0F5Bh ;# ">
[; ;pic18f45k22.h: 2242: typedef union {
[; ;pic18f45k22.h: 2243: struct {
[; ;pic18f45k22.h: 2244: unsigned P3SSBD :2;
[; ;pic18f45k22.h: 2245: unsigned P3SSAC :2;
[; ;pic18f45k22.h: 2246: unsigned CCP3AS :3;
[; ;pic18f45k22.h: 2247: unsigned CCP3ASE :1;
[; ;pic18f45k22.h: 2248: };
[; ;pic18f45k22.h: 2249: struct {
[; ;pic18f45k22.h: 2250: unsigned P3SSBD0 :1;
[; ;pic18f45k22.h: 2251: unsigned P3SSBD1 :1;
[; ;pic18f45k22.h: 2252: unsigned P3SSAC0 :1;
[; ;pic18f45k22.h: 2253: unsigned P3SSAC1 :1;
[; ;pic18f45k22.h: 2254: unsigned CCP3AS0 :1;
[; ;pic18f45k22.h: 2255: unsigned CCP3AS1 :1;
[; ;pic18f45k22.h: 2256: unsigned CCP3AS2 :1;
[; ;pic18f45k22.h: 2257: };
[; ;pic18f45k22.h: 2258: struct {
[; ;pic18f45k22.h: 2259: unsigned PSS3BD :2;
[; ;pic18f45k22.h: 2260: unsigned PSS3AC :2;
[; ;pic18f45k22.h: 2261: };
[; ;pic18f45k22.h: 2262: struct {
[; ;pic18f45k22.h: 2263: unsigned PSS3BD0 :1;
[; ;pic18f45k22.h: 2264: unsigned PSS3BD1 :1;
[; ;pic18f45k22.h: 2265: unsigned PSS3AC0 :1;
[; ;pic18f45k22.h: 2266: unsigned PSS3AC1 :1;
[; ;pic18f45k22.h: 2267: };
[; ;pic18f45k22.h: 2268: } ECCP3ASbits_t;
[; ;pic18f45k22.h: 2269: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF5B;
[; ;pic18f45k22.h: 2357: typedef union {
[; ;pic18f45k22.h: 2358: struct {
[; ;pic18f45k22.h: 2359: unsigned P3SSBD :2;
[; ;pic18f45k22.h: 2360: unsigned P3SSAC :2;
[; ;pic18f45k22.h: 2361: unsigned CCP3AS :3;
[; ;pic18f45k22.h: 2362: unsigned CCP3ASE :1;
[; ;pic18f45k22.h: 2363: };
[; ;pic18f45k22.h: 2364: struct {
[; ;pic18f45k22.h: 2365: unsigned P3SSBD0 :1;
[; ;pic18f45k22.h: 2366: unsigned P3SSBD1 :1;
[; ;pic18f45k22.h: 2367: unsigned P3SSAC0 :1;
[; ;pic18f45k22.h: 2368: unsigned P3SSAC1 :1;
[; ;pic18f45k22.h: 2369: unsigned CCP3AS0 :1;
[; ;pic18f45k22.h: 2370: unsigned CCP3AS1 :1;
[; ;pic18f45k22.h: 2371: unsigned CCP3AS2 :1;
[; ;pic18f45k22.h: 2372: };
[; ;pic18f45k22.h: 2373: struct {
[; ;pic18f45k22.h: 2374: unsigned PSS3BD :2;
[; ;pic18f45k22.h: 2375: unsigned PSS3AC :2;
[; ;pic18f45k22.h: 2376: };
[; ;pic18f45k22.h: 2377: struct {
[; ;pic18f45k22.h: 2378: unsigned PSS3BD0 :1;
[; ;pic18f45k22.h: 2379: unsigned PSS3BD1 :1;
[; ;pic18f45k22.h: 2380: unsigned PSS3AC0 :1;
[; ;pic18f45k22.h: 2381: unsigned PSS3AC1 :1;
[; ;pic18f45k22.h: 2382: };
[; ;pic18f45k22.h: 2383: } CCP3ASbits_t;
[; ;pic18f45k22.h: 2384: extern volatile CCP3ASbits_t CCP3ASbits @ 0xF5B;
[; ;pic18f45k22.h: 2474: extern volatile unsigned char PWM3CON @ 0xF5C;
"2476
[; ;pic18f45k22.h: 2476: asm("PWM3CON equ 0F5Ch");
[; <" PWM3CON equ 0F5Ch ;# ">
[; ;pic18f45k22.h: 2479: typedef union {
[; ;pic18f45k22.h: 2480: struct {
[; ;pic18f45k22.h: 2481: unsigned P3DC :7;
[; ;pic18f45k22.h: 2482: unsigned P3RSEN :1;
[; ;pic18f45k22.h: 2483: };
[; ;pic18f45k22.h: 2484: struct {
[; ;pic18f45k22.h: 2485: unsigned P3DC0 :1;
[; ;pic18f45k22.h: 2486: unsigned P3DC1 :1;
[; ;pic18f45k22.h: 2487: unsigned P3DC2 :1;
[; ;pic18f45k22.h: 2488: unsigned P3DC3 :1;
[; ;pic18f45k22.h: 2489: unsigned P3DC4 :1;
[; ;pic18f45k22.h: 2490: unsigned P3DC5 :1;
[; ;pic18f45k22.h: 2491: unsigned P3DC6 :1;
[; ;pic18f45k22.h: 2492: };
[; ;pic18f45k22.h: 2493: } PWM3CONbits_t;
[; ;pic18f45k22.h: 2494: extern volatile PWM3CONbits_t PWM3CONbits @ 0xF5C;
[; ;pic18f45k22.h: 2544: extern volatile unsigned char CCP3CON @ 0xF5D;
"2546
[; ;pic18f45k22.h: 2546: asm("CCP3CON equ 0F5Dh");
[; <" CCP3CON equ 0F5Dh ;# ">
[; ;pic18f45k22.h: 2549: typedef union {
[; ;pic18f45k22.h: 2550: struct {
[; ;pic18f45k22.h: 2551: unsigned CCP3M :4;
[; ;pic18f45k22.h: 2552: unsigned DC3B :2;
[; ;pic18f45k22.h: 2553: unsigned P3M :2;
[; ;pic18f45k22.h: 2554: };
[; ;pic18f45k22.h: 2555: struct {
[; ;pic18f45k22.h: 2556: unsigned CCP3M0 :1;
[; ;pic18f45k22.h: 2557: unsigned CCP3M1 :1;
[; ;pic18f45k22.h: 2558: unsigned CCP3M2 :1;
[; ;pic18f45k22.h: 2559: unsigned CCP3M3 :1;
[; ;pic18f45k22.h: 2560: unsigned DC3B0 :1;
[; ;pic18f45k22.h: 2561: unsigned DC3B1 :1;
[; ;pic18f45k22.h: 2562: unsigned P3M0 :1;
[; ;pic18f45k22.h: 2563: unsigned P3M1 :1;
[; ;pic18f45k22.h: 2564: };
[; ;pic18f45k22.h: 2565: } CCP3CONbits_t;
[; ;pic18f45k22.h: 2566: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF5D;
[; ;pic18f45k22.h: 2626: extern volatile unsigned short CCPR3 @ 0xF5E;
"2628
[; ;pic18f45k22.h: 2628: asm("CCPR3 equ 0F5Eh");
[; <" CCPR3 equ 0F5Eh ;# ">
[; ;pic18f45k22.h: 2633: extern volatile unsigned char CCPR3L @ 0xF5E;
"2635
[; ;pic18f45k22.h: 2635: asm("CCPR3L equ 0F5Eh");
[; <" CCPR3L equ 0F5Eh ;# ">
[; ;pic18f45k22.h: 2638: typedef union {
[; ;pic18f45k22.h: 2639: struct {
[; ;pic18f45k22.h: 2640: unsigned CCPR3L :8;
[; ;pic18f45k22.h: 2641: };
[; ;pic18f45k22.h: 2642: } CCPR3Lbits_t;
[; ;pic18f45k22.h: 2643: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF5E;
[; ;pic18f45k22.h: 2653: extern volatile unsigned char CCPR3H @ 0xF5F;
"2655
[; ;pic18f45k22.h: 2655: asm("CCPR3H equ 0F5Fh");
[; <" CCPR3H equ 0F5Fh ;# ">
[; ;pic18f45k22.h: 2658: typedef union {
[; ;pic18f45k22.h: 2659: struct {
[; ;pic18f45k22.h: 2660: unsigned CCPR3H :8;
[; ;pic18f45k22.h: 2661: };
[; ;pic18f45k22.h: 2662: } CCPR3Hbits_t;
[; ;pic18f45k22.h: 2663: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF5F;
[; ;pic18f45k22.h: 2673: extern volatile unsigned char SLRCON @ 0xF60;
"2675
[; ;pic18f45k22.h: 2675: asm("SLRCON equ 0F60h");
[; <" SLRCON equ 0F60h ;# ">
[; ;pic18f45k22.h: 2678: typedef union {
[; ;pic18f45k22.h: 2679: struct {
[; ;pic18f45k22.h: 2680: unsigned SLRA :1;
[; ;pic18f45k22.h: 2681: unsigned SLRB :1;
[; ;pic18f45k22.h: 2682: unsigned SLRC :1;
[; ;pic18f45k22.h: 2683: unsigned SLRD :1;
[; ;pic18f45k22.h: 2684: unsigned SLRE :1;
[; ;pic18f45k22.h: 2685: };
[; ;pic18f45k22.h: 2686: } SLRCONbits_t;
[; ;pic18f45k22.h: 2687: extern volatile SLRCONbits_t SLRCONbits @ 0xF60;
[; ;pic18f45k22.h: 2717: extern volatile unsigned char WPUB @ 0xF61;
"2719
[; ;pic18f45k22.h: 2719: asm("WPUB equ 0F61h");
[; <" WPUB equ 0F61h ;# ">
[; ;pic18f45k22.h: 2722: typedef union {
[; ;pic18f45k22.h: 2723: struct {
[; ;pic18f45k22.h: 2724: unsigned WPUB0 :1;
[; ;pic18f45k22.h: 2725: unsigned WPUB1 :1;
[; ;pic18f45k22.h: 2726: unsigned WPUB2 :1;
[; ;pic18f45k22.h: 2727: unsigned WPUB3 :1;
[; ;pic18f45k22.h: 2728: unsigned WPUB4 :1;
[; ;pic18f45k22.h: 2729: unsigned WPUB5 :1;
[; ;pic18f45k22.h: 2730: unsigned WPUB6 :1;
[; ;pic18f45k22.h: 2731: unsigned WPUB7 :1;
[; ;pic18f45k22.h: 2732: };
[; ;pic18f45k22.h: 2733: } WPUBbits_t;
[; ;pic18f45k22.h: 2734: extern volatile WPUBbits_t WPUBbits @ 0xF61;
[; ;pic18f45k22.h: 2779: extern volatile unsigned char IOCB @ 0xF62;
"2781
[; ;pic18f45k22.h: 2781: asm("IOCB equ 0F62h");
[; <" IOCB equ 0F62h ;# ">
[; ;pic18f45k22.h: 2784: typedef union {
[; ;pic18f45k22.h: 2785: struct {
[; ;pic18f45k22.h: 2786: unsigned :4;
[; ;pic18f45k22.h: 2787: unsigned IOCB4 :1;
[; ;pic18f45k22.h: 2788: unsigned IOCB5 :1;
[; ;pic18f45k22.h: 2789: unsigned IOCB6 :1;
[; ;pic18f45k22.h: 2790: unsigned IOCB7 :1;
[; ;pic18f45k22.h: 2791: };
[; ;pic18f45k22.h: 2792: } IOCBbits_t;
[; ;pic18f45k22.h: 2793: extern volatile IOCBbits_t IOCBbits @ 0xF62;
[; ;pic18f45k22.h: 2818: extern volatile unsigned char PSTR2CON @ 0xF63;
"2820
[; ;pic18f45k22.h: 2820: asm("PSTR2CON equ 0F63h");
[; <" PSTR2CON equ 0F63h ;# ">
[; ;pic18f45k22.h: 2823: typedef union {
[; ;pic18f45k22.h: 2824: struct {
[; ;pic18f45k22.h: 2825: unsigned STR2A :1;
[; ;pic18f45k22.h: 2826: unsigned STR2B :1;
[; ;pic18f45k22.h: 2827: unsigned STR2C :1;
[; ;pic18f45k22.h: 2828: unsigned STR2D :1;
[; ;pic18f45k22.h: 2829: unsigned STR2SYNC :1;
[; ;pic18f45k22.h: 2830: };
[; ;pic18f45k22.h: 2831: struct {
[; ;pic18f45k22.h: 2832: unsigned P2DC02 :1;
[; ;pic18f45k22.h: 2833: unsigned P2DC12 :1;
[; ;pic18f45k22.h: 2834: unsigned P2DC22 :1;
[; ;pic18f45k22.h: 2835: unsigned P2DC32 :1;
[; ;pic18f45k22.h: 2836: unsigned P2DC42 :1;
[; ;pic18f45k22.h: 2837: };
[; ;pic18f45k22.h: 2838: struct {
[; ;pic18f45k22.h: 2839: unsigned P2DC0CON :1;
[; ;pic18f45k22.h: 2840: unsigned P2DC1CON :1;
[; ;pic18f45k22.h: 2841: unsigned P2DC2CON :1;
[; ;pic18f45k22.h: 2842: unsigned P2DC3CON :1;
[; ;pic18f45k22.h: 2843: unsigned P2DC4CON :1;
[; ;pic18f45k22.h: 2844: };
[; ;pic18f45k22.h: 2845: struct {
[; ;pic18f45k22.h: 2846: unsigned STRA2 :1;
[; ;pic18f45k22.h: 2847: unsigned STRB2 :1;
[; ;pic18f45k22.h: 2848: unsigned STRC2 :1;
[; ;pic18f45k22.h: 2849: unsigned STRD2 :1;
[; ;pic18f45k22.h: 2850: unsigned STRSYNC2 :1;
[; ;pic18f45k22.h: 2851: };
[; ;pic18f45k22.h: 2852: } PSTR2CONbits_t;
[; ;pic18f45k22.h: 2853: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xF63;
[; ;pic18f45k22.h: 2958: extern volatile unsigned char ECCP2AS @ 0xF64;
"2960
[; ;pic18f45k22.h: 2960: asm("ECCP2AS equ 0F64h");
[; <" ECCP2AS equ 0F64h ;# ">
[; ;pic18f45k22.h: 2963: extern volatile unsigned char CCP2AS @ 0xF64;
"2965
[; ;pic18f45k22.h: 2965: asm("CCP2AS equ 0F64h");
[; <" CCP2AS equ 0F64h ;# ">
[; ;pic18f45k22.h: 2968: typedef union {
[; ;pic18f45k22.h: 2969: struct {
[; ;pic18f45k22.h: 2970: unsigned P2SSBD :2;
[; ;pic18f45k22.h: 2971: unsigned P2SSAC :2;
[; ;pic18f45k22.h: 2972: unsigned CCP2AS :3;
[; ;pic18f45k22.h: 2973: unsigned CCP2ASE :1;
[; ;pic18f45k22.h: 2974: };
[; ;pic18f45k22.h: 2975: struct {
[; ;pic18f45k22.h: 2976: unsigned P2SSBD0 :1;
[; ;pic18f45k22.h: 2977: unsigned P2SSBD1 :1;
[; ;pic18f45k22.h: 2978: unsigned P2SSAC0 :1;
[; ;pic18f45k22.h: 2979: unsigned P2SSAC1 :1;
[; ;pic18f45k22.h: 2980: unsigned CCP2AS0 :1;
[; ;pic18f45k22.h: 2981: unsigned CCP2AS1 :1;
[; ;pic18f45k22.h: 2982: unsigned CCP2AS2 :1;
[; ;pic18f45k22.h: 2983: };
[; ;pic18f45k22.h: 2984: struct {
[; ;pic18f45k22.h: 2985: unsigned PSS2BD :2;
[; ;pic18f45k22.h: 2986: unsigned PSS2AC :2;
[; ;pic18f45k22.h: 2987: };
[; ;pic18f45k22.h: 2988: struct {
[; ;pic18f45k22.h: 2989: unsigned PSS2BD0 :1;
[; ;pic18f45k22.h: 2990: unsigned PSS2BD1 :1;
[; ;pic18f45k22.h: 2991: unsigned PSS2AC0 :1;
[; ;pic18f45k22.h: 2992: unsigned PSS2AC1 :1;
[; ;pic18f45k22.h: 2993: };
[; ;pic18f45k22.h: 2994: } ECCP2ASbits_t;
[; ;pic18f45k22.h: 2995: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xF64;
[; ;pic18f45k22.h: 3083: typedef union {
[; ;pic18f45k22.h: 3084: struct {
[; ;pic18f45k22.h: 3085: unsigned P2SSBD :2;
[; ;pic18f45k22.h: 3086: unsigned P2SSAC :2;
[; ;pic18f45k22.h: 3087: unsigned CCP2AS :3;
[; ;pic18f45k22.h: 3088: unsigned CCP2ASE :1;
[; ;pic18f45k22.h: 3089: };
[; ;pic18f45k22.h: 3090: struct {
[; ;pic18f45k22.h: 3091: unsigned P2SSBD0 :1;
[; ;pic18f45k22.h: 3092: unsigned P2SSBD1 :1;
[; ;pic18f45k22.h: 3093: unsigned P2SSAC0 :1;
[; ;pic18f45k22.h: 3094: unsigned P2SSAC1 :1;
[; ;pic18f45k22.h: 3095: unsigned CCP2AS0 :1;
[; ;pic18f45k22.h: 3096: unsigned CCP2AS1 :1;
[; ;pic18f45k22.h: 3097: unsigned CCP2AS2 :1;
[; ;pic18f45k22.h: 3098: };
[; ;pic18f45k22.h: 3099: struct {
[; ;pic18f45k22.h: 3100: unsigned PSS2BD :2;
[; ;pic18f45k22.h: 3101: unsigned PSS2AC :2;
[; ;pic18f45k22.h: 3102: };
[; ;pic18f45k22.h: 3103: struct {
[; ;pic18f45k22.h: 3104: unsigned PSS2BD0 :1;
[; ;pic18f45k22.h: 3105: unsigned PSS2BD1 :1;
[; ;pic18f45k22.h: 3106: unsigned PSS2AC0 :1;
[; ;pic18f45k22.h: 3107: unsigned PSS2AC1 :1;
[; ;pic18f45k22.h: 3108: };
[; ;pic18f45k22.h: 3109: } CCP2ASbits_t;
[; ;pic18f45k22.h: 3110: extern volatile CCP2ASbits_t CCP2ASbits @ 0xF64;
[; ;pic18f45k22.h: 3200: extern volatile unsigned char PWM2CON @ 0xF65;
"3202
[; ;pic18f45k22.h: 3202: asm("PWM2CON equ 0F65h");
[; <" PWM2CON equ 0F65h ;# ">
[; ;pic18f45k22.h: 3205: typedef union {
[; ;pic18f45k22.h: 3206: struct {
[; ;pic18f45k22.h: 3207: unsigned P2DC :7;
[; ;pic18f45k22.h: 3208: unsigned P2RSEN :1;
[; ;pic18f45k22.h: 3209: };
[; ;pic18f45k22.h: 3210: struct {
[; ;pic18f45k22.h: 3211: unsigned P2DC0 :1;
[; ;pic18f45k22.h: 3212: unsigned P2DC1 :1;
[; ;pic18f45k22.h: 3213: unsigned P2DC2 :1;
[; ;pic18f45k22.h: 3214: unsigned P2DC3 :1;
[; ;pic18f45k22.h: 3215: unsigned P2DC4 :1;
[; ;pic18f45k22.h: 3216: unsigned P2DC5 :1;
[; ;pic18f45k22.h: 3217: unsigned P2DC6 :1;
[; ;pic18f45k22.h: 3218: };
[; ;pic18f45k22.h: 3219: } PWM2CONbits_t;
[; ;pic18f45k22.h: 3220: extern volatile PWM2CONbits_t PWM2CONbits @ 0xF65;
[; ;pic18f45k22.h: 3270: extern volatile unsigned char CCP2CON @ 0xF66;
"3272
[; ;pic18f45k22.h: 3272: asm("CCP2CON equ 0F66h");
[; <" CCP2CON equ 0F66h ;# ">
[; ;pic18f45k22.h: 3275: typedef union {
[; ;pic18f45k22.h: 3276: struct {
[; ;pic18f45k22.h: 3277: unsigned CCP2M :4;
[; ;pic18f45k22.h: 3278: unsigned DC2B :2;
[; ;pic18f45k22.h: 3279: unsigned P2M :2;
[; ;pic18f45k22.h: 3280: };
[; ;pic18f45k22.h: 3281: struct {
[; ;pic18f45k22.h: 3282: unsigned CCP2M0 :1;
[; ;pic18f45k22.h: 3283: unsigned CCP2M1 :1;
[; ;pic18f45k22.h: 3284: unsigned CCP2M2 :1;
[; ;pic18f45k22.h: 3285: unsigned CCP2M3 :1;
[; ;pic18f45k22.h: 3286: unsigned DC2B0 :1;
[; ;pic18f45k22.h: 3287: unsigned DC2B1 :1;
[; ;pic18f45k22.h: 3288: unsigned P2M0 :1;
[; ;pic18f45k22.h: 3289: unsigned P2M1 :1;
[; ;pic18f45k22.h: 3290: };
[; ;pic18f45k22.h: 3291: } CCP2CONbits_t;
[; ;pic18f45k22.h: 3292: extern volatile CCP2CONbits_t CCP2CONbits @ 0xF66;
[; ;pic18f45k22.h: 3352: extern volatile unsigned short CCPR2 @ 0xF67;
"3354
[; ;pic18f45k22.h: 3354: asm("CCPR2 equ 0F67h");
[; <" CCPR2 equ 0F67h ;# ">
[; ;pic18f45k22.h: 3359: extern volatile unsigned char CCPR2L @ 0xF67;
"3361
[; ;pic18f45k22.h: 3361: asm("CCPR2L equ 0F67h");
[; <" CCPR2L equ 0F67h ;# ">
[; ;pic18f45k22.h: 3364: typedef union {
[; ;pic18f45k22.h: 3365: struct {
[; ;pic18f45k22.h: 3366: unsigned CCPR2L :8;
[; ;pic18f45k22.h: 3367: };
[; ;pic18f45k22.h: 3368: } CCPR2Lbits_t;
[; ;pic18f45k22.h: 3369: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xF67;
[; ;pic18f45k22.h: 3379: extern volatile unsigned char CCPR2H @ 0xF68;
"3381
[; ;pic18f45k22.h: 3381: asm("CCPR2H equ 0F68h");
[; <" CCPR2H equ 0F68h ;# ">
[; ;pic18f45k22.h: 3384: typedef union {
[; ;pic18f45k22.h: 3385: struct {
[; ;pic18f45k22.h: 3386: unsigned CCPR2H :8;
[; ;pic18f45k22.h: 3387: };
[; ;pic18f45k22.h: 3388: } CCPR2Hbits_t;
[; ;pic18f45k22.h: 3389: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xF68;
[; ;pic18f45k22.h: 3399: extern volatile unsigned char SSP2CON3 @ 0xF69;
"3401
[; ;pic18f45k22.h: 3401: asm("SSP2CON3 equ 0F69h");
[; <" SSP2CON3 equ 0F69h ;# ">
[; ;pic18f45k22.h: 3404: typedef union {
[; ;pic18f45k22.h: 3405: struct {
[; ;pic18f45k22.h: 3406: unsigned DHEN :1;
[; ;pic18f45k22.h: 3407: unsigned AHEN :1;
[; ;pic18f45k22.h: 3408: unsigned SBCDE :1;
[; ;pic18f45k22.h: 3409: unsigned SDAHT :1;
[; ;pic18f45k22.h: 3410: unsigned BOEN :1;
[; ;pic18f45k22.h: 3411: unsigned SCIE :1;
[; ;pic18f45k22.h: 3412: unsigned PCIE :1;
[; ;pic18f45k22.h: 3413: unsigned ACKTIM :1;
[; ;pic18f45k22.h: 3414: };
[; ;pic18f45k22.h: 3415: } SSP2CON3bits_t;
[; ;pic18f45k22.h: 3416: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0xF69;
[; ;pic18f45k22.h: 3461: extern volatile unsigned char SSP2MSK @ 0xF6A;
"3463
[; ;pic18f45k22.h: 3463: asm("SSP2MSK equ 0F6Ah");
[; <" SSP2MSK equ 0F6Ah ;# ">
[; ;pic18f45k22.h: 3466: typedef union {
[; ;pic18f45k22.h: 3467: struct {
[; ;pic18f45k22.h: 3468: unsigned MSK0 :1;
[; ;pic18f45k22.h: 3469: unsigned MSK1 :1;
[; ;pic18f45k22.h: 3470: unsigned MSK2 :1;
[; ;pic18f45k22.h: 3471: unsigned MSK3 :1;
[; ;pic18f45k22.h: 3472: unsigned MSK4 :1;
[; ;pic18f45k22.h: 3473: unsigned MSK5 :1;
[; ;pic18f45k22.h: 3474: unsigned MSK6 :1;
[; ;pic18f45k22.h: 3475: unsigned MSK7 :1;
[; ;pic18f45k22.h: 3476: };
[; ;pic18f45k22.h: 3477: struct {
[; ;pic18f45k22.h: 3478: unsigned MSK :8;
[; ;pic18f45k22.h: 3479: };
[; ;pic18f45k22.h: 3480: } SSP2MSKbits_t;
[; ;pic18f45k22.h: 3481: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF6A;
[; ;pic18f45k22.h: 3531: extern volatile unsigned char SSP2CON2 @ 0xF6B;
"3533
[; ;pic18f45k22.h: 3533: asm("SSP2CON2 equ 0F6Bh");
[; <" SSP2CON2 equ 0F6Bh ;# ">
[; ;pic18f45k22.h: 3536: typedef union {
[; ;pic18f45k22.h: 3537: struct {
[; ;pic18f45k22.h: 3538: unsigned SEN :1;
[; ;pic18f45k22.h: 3539: unsigned RSEN :1;
[; ;pic18f45k22.h: 3540: unsigned PEN :1;
[; ;pic18f45k22.h: 3541: unsigned RCEN :1;
[; ;pic18f45k22.h: 3542: unsigned ACKEN :1;
[; ;pic18f45k22.h: 3543: unsigned ACKDT :1;
[; ;pic18f45k22.h: 3544: unsigned ACKSTAT :1;
[; ;pic18f45k22.h: 3545: unsigned GCEN :1;
[; ;pic18f45k22.h: 3546: };
[; ;pic18f45k22.h: 3547: struct {
[; ;pic18f45k22.h: 3548: unsigned SEN2 :1;
[; ;pic18f45k22.h: 3549: unsigned ADMSK12 :1;
[; ;pic18f45k22.h: 3550: unsigned ADMSK22 :1;
[; ;pic18f45k22.h: 3551: unsigned ADMSK32 :1;
[; ;pic18f45k22.h: 3552: unsigned ACKEN2 :1;
[; ;pic18f45k22.h: 3553: unsigned ACKDT2 :1;
[; ;pic18f45k22.h: 3554: unsigned ACKSTAT2 :1;
[; ;pic18f45k22.h: 3555: unsigned GCEN2 :1;
[; ;pic18f45k22.h: 3556: };
[; ;pic18f45k22.h: 3557: struct {
[; ;pic18f45k22.h: 3558: unsigned :1;
[; ;pic18f45k22.h: 3559: unsigned RSEN2 :1;
[; ;pic18f45k22.h: 3560: unsigned PEN2 :1;
[; ;pic18f45k22.h: 3561: unsigned RCEN2 :1;
[; ;pic18f45k22.h: 3562: unsigned ADMSK42 :1;
[; ;pic18f45k22.h: 3563: unsigned ADMSK52 :1;
[; ;pic18f45k22.h: 3564: };
[; ;pic18f45k22.h: 3565: } SSP2CON2bits_t;
[; ;pic18f45k22.h: 3566: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF6B;
[; ;pic18f45k22.h: 3676: extern volatile unsigned char SSP2CON1 @ 0xF6C;
"3678
[; ;pic18f45k22.h: 3678: asm("SSP2CON1 equ 0F6Ch");
[; <" SSP2CON1 equ 0F6Ch ;# ">
[; ;pic18f45k22.h: 3681: typedef union {
[; ;pic18f45k22.h: 3682: struct {
[; ;pic18f45k22.h: 3683: unsigned SSPM :4;
[; ;pic18f45k22.h: 3684: unsigned CKP :1;
[; ;pic18f45k22.h: 3685: unsigned SSPEN :1;
[; ;pic18f45k22.h: 3686: unsigned SSPOV :1;
[; ;pic18f45k22.h: 3687: unsigned WCOL :1;
[; ;pic18f45k22.h: 3688: };
[; ;pic18f45k22.h: 3689: struct {
[; ;pic18f45k22.h: 3690: unsigned SSPM0 :1;
[; ;pic18f45k22.h: 3691: unsigned SSPM1 :1;
[; ;pic18f45k22.h: 3692: unsigned SSPM2 :1;
[; ;pic18f45k22.h: 3693: unsigned SSPM3 :1;
[; ;pic18f45k22.h: 3694: };
[; ;pic18f45k22.h: 3695: struct {
[; ;pic18f45k22.h: 3696: unsigned SSPM02 :1;
[; ;pic18f45k22.h: 3697: unsigned SSPM12 :1;
[; ;pic18f45k22.h: 3698: unsigned SSPM22 :1;
[; ;pic18f45k22.h: 3699: unsigned SSPM32 :1;
[; ;pic18f45k22.h: 3700: unsigned CKP2 :1;
[; ;pic18f45k22.h: 3701: unsigned SSPEN2 :1;
[; ;pic18f45k22.h: 3702: unsigned SSPOV2 :1;
[; ;pic18f45k22.h: 3703: unsigned WCOL2 :1;
[; ;pic18f45k22.h: 3704: };
[; ;pic18f45k22.h: 3705: } SSP2CON1bits_t;
[; ;pic18f45k22.h: 3706: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF6C;
[; ;pic18f45k22.h: 3796: extern volatile unsigned char SSP2STAT @ 0xF6D;
"3798
[; ;pic18f45k22.h: 3798: asm("SSP2STAT equ 0F6Dh");
[; <" SSP2STAT equ 0F6Dh ;# ">
[; ;pic18f45k22.h: 3801: typedef union {
[; ;pic18f45k22.h: 3802: struct {
[; ;pic18f45k22.h: 3803: unsigned :2;
[; ;pic18f45k22.h: 3804: unsigned R_NOT_W :1;
[; ;pic18f45k22.h: 3805: };
[; ;pic18f45k22.h: 3806: struct {
[; ;pic18f45k22.h: 3807: unsigned :5;
[; ;pic18f45k22.h: 3808: unsigned D_NOT_A :1;
[; ;pic18f45k22.h: 3809: };
[; ;pic18f45k22.h: 3810: struct {
[; ;pic18f45k22.h: 3811: unsigned BF :1;
[; ;pic18f45k22.h: 3812: unsigned UA :1;
[; ;pic18f45k22.h: 3813: unsigned R_nW :1;
[; ;pic18f45k22.h: 3814: unsigned S :1;
[; ;pic18f45k22.h: 3815: unsigned P :1;
[; ;pic18f45k22.h: 3816: unsigned D_nA :1;
[; ;pic18f45k22.h: 3817: unsigned CKE :1;
[; ;pic18f45k22.h: 3818: unsigned SMP :1;
[; ;pic18f45k22.h: 3819: };
[; ;pic18f45k22.h: 3820: struct {
[; ;pic18f45k22.h: 3821: unsigned :2;
[; ;pic18f45k22.h: 3822: unsigned R :1;
[; ;pic18f45k22.h: 3823: unsigned :2;
[; ;pic18f45k22.h: 3824: unsigned D :1;
[; ;pic18f45k22.h: 3825: };
[; ;pic18f45k22.h: 3826: struct {
[; ;pic18f45k22.h: 3827: unsigned :2;
[; ;pic18f45k22.h: 3828: unsigned W :1;
[; ;pic18f45k22.h: 3829: unsigned :2;
[; ;pic18f45k22.h: 3830: unsigned A :1;
[; ;pic18f45k22.h: 3831: };
[; ;pic18f45k22.h: 3832: struct {
[; ;pic18f45k22.h: 3833: unsigned :2;
[; ;pic18f45k22.h: 3834: unsigned nW :1;
[; ;pic18f45k22.h: 3835: unsigned :2;
[; ;pic18f45k22.h: 3836: unsigned nA :1;
[; ;pic18f45k22.h: 3837: };
[; ;pic18f45k22.h: 3838: struct {
[; ;pic18f45k22.h: 3839: unsigned :2;
[; ;pic18f45k22.h: 3840: unsigned R_W :1;
[; ;pic18f45k22.h: 3841: unsigned :2;
[; ;pic18f45k22.h: 3842: unsigned D_A :1;
[; ;pic18f45k22.h: 3843: };
[; ;pic18f45k22.h: 3844: struct {
[; ;pic18f45k22.h: 3845: unsigned :2;
[; ;pic18f45k22.h: 3846: unsigned NOT_WRITE :1;
[; ;pic18f45k22.h: 3847: };
[; ;pic18f45k22.h: 3848: struct {
[; ;pic18f45k22.h: 3849: unsigned :5;
[; ;pic18f45k22.h: 3850: unsigned NOT_ADDRESS :1;
[; ;pic18f45k22.h: 3851: };
[; ;pic18f45k22.h: 3852: struct {
[; ;pic18f45k22.h: 3853: unsigned :2;
[; ;pic18f45k22.h: 3854: unsigned nWRITE :1;
[; ;pic18f45k22.h: 3855: unsigned :2;
[; ;pic18f45k22.h: 3856: unsigned nADDRESS :1;
[; ;pic18f45k22.h: 3857: };
[; ;pic18f45k22.h: 3858: struct {
[; ;pic18f45k22.h: 3859: unsigned BF2 :1;
[; ;pic18f45k22.h: 3860: unsigned UA2 :1;
[; ;pic18f45k22.h: 3861: unsigned I2C_READ2 :1;
[; ;pic18f45k22.h: 3862: unsigned I2C_START2 :1;
[; ;pic18f45k22.h: 3863: unsigned I2C_STOP2 :1;
[; ;pic18f45k22.h: 3864: unsigned DA2 :1;
[; ;pic18f45k22.h: 3865: unsigned CKE2 :1;
[; ;pic18f45k22.h: 3866: unsigned SMP2 :1;
[; ;pic18f45k22.h: 3867: };
[; ;pic18f45k22.h: 3868: struct {
[; ;pic18f45k22.h: 3869: unsigned :2;
[; ;pic18f45k22.h: 3870: unsigned READ_WRITE2 :1;
[; ;pic18f45k22.h: 3871: unsigned S2 :1;
[; ;pic18f45k22.h: 3872: unsigned P2 :1;
[; ;pic18f45k22.h: 3873: unsigned DATA_ADDRESS2 :1;
[; ;pic18f45k22.h: 3874: };
[; ;pic18f45k22.h: 3875: struct {
[; ;pic18f45k22.h: 3876: unsigned :2;
[; ;pic18f45k22.h: 3877: unsigned RW2 :1;
[; ;pic18f45k22.h: 3878: unsigned START2 :1;
[; ;pic18f45k22.h: 3879: unsigned STOP2 :1;
[; ;pic18f45k22.h: 3880: unsigned D_A2 :1;
[; ;pic18f45k22.h: 3881: };
[; ;pic18f45k22.h: 3882: struct {
[; ;pic18f45k22.h: 3883: unsigned :5;
[; ;pic18f45k22.h: 3884: unsigned D_NOT_A2 :1;
[; ;pic18f45k22.h: 3885: };
[; ;pic18f45k22.h: 3886: struct {
[; ;pic18f45k22.h: 3887: unsigned :2;
[; ;pic18f45k22.h: 3888: unsigned R_W2 :1;
[; ;pic18f45k22.h: 3889: unsigned :2;
[; ;pic18f45k22.h: 3890: unsigned D_nA2 :1;
[; ;pic18f45k22.h: 3891: };
[; ;pic18f45k22.h: 3892: struct {
[; ;pic18f45k22.h: 3893: unsigned :2;
[; ;pic18f45k22.h: 3894: unsigned R_NOT_W2 :1;
[; ;pic18f45k22.h: 3895: };
[; ;pic18f45k22.h: 3896: struct {
[; ;pic18f45k22.h: 3897: unsigned :2;
[; ;pic18f45k22.h: 3898: unsigned R_nW2 :1;
[; ;pic18f45k22.h: 3899: unsigned :2;
[; ;pic18f45k22.h: 3900: unsigned I2C_DAT2 :1;
[; ;pic18f45k22.h: 3901: };
[; ;pic18f45k22.h: 3902: struct {
[; ;pic18f45k22.h: 3903: unsigned :2;
[; ;pic18f45k22.h: 3904: unsigned NOT_W2 :1;
[; ;pic18f45k22.h: 3905: };
[; ;pic18f45k22.h: 3906: struct {
[; ;pic18f45k22.h: 3907: unsigned :5;
[; ;pic18f45k22.h: 3908: unsigned NOT_A2 :1;
[; ;pic18f45k22.h: 3909: };
[; ;pic18f45k22.h: 3910: struct {
[; ;pic18f45k22.h: 3911: unsigned :2;
[; ;pic18f45k22.h: 3912: unsigned nW2 :1;
[; ;pic18f45k22.h: 3913: unsigned :2;
[; ;pic18f45k22.h: 3914: unsigned nA2 :1;
[; ;pic18f45k22.h: 3915: };
[; ;pic18f45k22.h: 3916: struct {
[; ;pic18f45k22.h: 3917: unsigned :2;
[; ;pic18f45k22.h: 3918: unsigned NOT_WRITE2 :1;
[; ;pic18f45k22.h: 3919: };
[; ;pic18f45k22.h: 3920: struct {
[; ;pic18f45k22.h: 3921: unsigned :5;
[; ;pic18f45k22.h: 3922: unsigned NOT_ADDRESS2 :1;
[; ;pic18f45k22.h: 3923: };
[; ;pic18f45k22.h: 3924: struct {
[; ;pic18f45k22.h: 3925: unsigned :2;
[; ;pic18f45k22.h: 3926: unsigned nWRITE2 :1;
[; ;pic18f45k22.h: 3927: unsigned :2;
[; ;pic18f45k22.h: 3928: unsigned nADDRESS2 :1;
[; ;pic18f45k22.h: 3929: };
[; ;pic18f45k22.h: 3930: } SSP2STATbits_t;
[; ;pic18f45k22.h: 3931: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF6D;
[; ;pic18f45k22.h: 4196: extern volatile unsigned char SSP2ADD @ 0xF6E;
"4198
[; ;pic18f45k22.h: 4198: asm("SSP2ADD equ 0F6Eh");
[; <" SSP2ADD equ 0F6Eh ;# ">
[; ;pic18f45k22.h: 4201: typedef union {
[; ;pic18f45k22.h: 4202: struct {
[; ;pic18f45k22.h: 4203: unsigned SSPADD :8;
[; ;pic18f45k22.h: 4204: };
[; ;pic18f45k22.h: 4205: struct {
[; ;pic18f45k22.h: 4206: unsigned MSK02 :1;
[; ;pic18f45k22.h: 4207: unsigned MSK12 :1;
[; ;pic18f45k22.h: 4208: unsigned MSK22 :1;
[; ;pic18f45k22.h: 4209: unsigned MSK32 :1;
[; ;pic18f45k22.h: 4210: unsigned MSK42 :1;
[; ;pic18f45k22.h: 4211: unsigned MSK52 :1;
[; ;pic18f45k22.h: 4212: unsigned MSK62 :1;
[; ;pic18f45k22.h: 4213: unsigned MSK72 :1;
[; ;pic18f45k22.h: 4214: };
[; ;pic18f45k22.h: 4215: } SSP2ADDbits_t;
[; ;pic18f45k22.h: 4216: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF6E;
[; ;pic18f45k22.h: 4266: extern volatile unsigned char SSP2BUF @ 0xF6F;
"4268
[; ;pic18f45k22.h: 4268: asm("SSP2BUF equ 0F6Fh");
[; <" SSP2BUF equ 0F6Fh ;# ">
[; ;pic18f45k22.h: 4271: typedef union {
[; ;pic18f45k22.h: 4272: struct {
[; ;pic18f45k22.h: 4273: unsigned SSPBUF :8;
[; ;pic18f45k22.h: 4274: };
[; ;pic18f45k22.h: 4275: } SSP2BUFbits_t;
[; ;pic18f45k22.h: 4276: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF6F;
[; ;pic18f45k22.h: 4286: extern volatile unsigned char BAUDCON2 @ 0xF70;
"4288
[; ;pic18f45k22.h: 4288: asm("BAUDCON2 equ 0F70h");
[; <" BAUDCON2 equ 0F70h ;# ">
[; ;pic18f45k22.h: 4291: extern volatile unsigned char BAUD2CON @ 0xF70;
"4293
[; ;pic18f45k22.h: 4293: asm("BAUD2CON equ 0F70h");
[; <" BAUD2CON equ 0F70h ;# ">
[; ;pic18f45k22.h: 4296: typedef union {
[; ;pic18f45k22.h: 4297: struct {
[; ;pic18f45k22.h: 4298: unsigned ABDEN :1;
[; ;pic18f45k22.h: 4299: unsigned WUE :1;
[; ;pic18f45k22.h: 4300: unsigned :1;
[; ;pic18f45k22.h: 4301: unsigned BRG16 :1;
[; ;pic18f45k22.h: 4302: unsigned CKTXP :1;
[; ;pic18f45k22.h: 4303: unsigned DTRXP :1;
[; ;pic18f45k22.h: 4304: unsigned RCIDL :1;
[; ;pic18f45k22.h: 4305: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 4306: };
[; ;pic18f45k22.h: 4307: struct {
[; ;pic18f45k22.h: 4308: unsigned :4;
[; ;pic18f45k22.h: 4309: unsigned SCKP :1;
[; ;pic18f45k22.h: 4310: };
[; ;pic18f45k22.h: 4311: struct {
[; ;pic18f45k22.h: 4312: unsigned ABDEN2 :1;
[; ;pic18f45k22.h: 4313: unsigned WUE2 :1;
[; ;pic18f45k22.h: 4314: unsigned :1;
[; ;pic18f45k22.h: 4315: unsigned BRG162 :1;
[; ;pic18f45k22.h: 4316: unsigned SCKP2 :1;
[; ;pic18f45k22.h: 4317: unsigned DTRXP2 :1;
[; ;pic18f45k22.h: 4318: unsigned RCIDL2 :1;
[; ;pic18f45k22.h: 4319: unsigned ABDOVF2 :1;
[; ;pic18f45k22.h: 4320: };
[; ;pic18f45k22.h: 4321: struct {
[; ;pic18f45k22.h: 4322: unsigned :4;
[; ;pic18f45k22.h: 4323: unsigned TXCKP2 :1;
[; ;pic18f45k22.h: 4324: unsigned RXDTP2 :1;
[; ;pic18f45k22.h: 4325: unsigned RCMT2 :1;
[; ;pic18f45k22.h: 4326: };
[; ;pic18f45k22.h: 4327: } BAUDCON2bits_t;
[; ;pic18f45k22.h: 4328: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF70;
[; ;pic18f45k22.h: 4421: typedef union {
[; ;pic18f45k22.h: 4422: struct {
[; ;pic18f45k22.h: 4423: unsigned ABDEN :1;
[; ;pic18f45k22.h: 4424: unsigned WUE :1;
[; ;pic18f45k22.h: 4425: unsigned :1;
[; ;pic18f45k22.h: 4426: unsigned BRG16 :1;
[; ;pic18f45k22.h: 4427: unsigned CKTXP :1;
[; ;pic18f45k22.h: 4428: unsigned DTRXP :1;
[; ;pic18f45k22.h: 4429: unsigned RCIDL :1;
[; ;pic18f45k22.h: 4430: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 4431: };
[; ;pic18f45k22.h: 4432: struct {
[; ;pic18f45k22.h: 4433: unsigned :4;
[; ;pic18f45k22.h: 4434: unsigned SCKP :1;
[; ;pic18f45k22.h: 4435: };
[; ;pic18f45k22.h: 4436: struct {
[; ;pic18f45k22.h: 4437: unsigned ABDEN2 :1;
[; ;pic18f45k22.h: 4438: unsigned WUE2 :1;
[; ;pic18f45k22.h: 4439: unsigned :1;
[; ;pic18f45k22.h: 4440: unsigned BRG162 :1;
[; ;pic18f45k22.h: 4441: unsigned SCKP2 :1;
[; ;pic18f45k22.h: 4442: unsigned DTRXP2 :1;
[; ;pic18f45k22.h: 4443: unsigned RCIDL2 :1;
[; ;pic18f45k22.h: 4444: unsigned ABDOVF2 :1;
[; ;pic18f45k22.h: 4445: };
[; ;pic18f45k22.h: 4446: struct {
[; ;pic18f45k22.h: 4447: unsigned :4;
[; ;pic18f45k22.h: 4448: unsigned TXCKP2 :1;
[; ;pic18f45k22.h: 4449: unsigned RXDTP2 :1;
[; ;pic18f45k22.h: 4450: unsigned RCMT2 :1;
[; ;pic18f45k22.h: 4451: };
[; ;pic18f45k22.h: 4452: } BAUD2CONbits_t;
[; ;pic18f45k22.h: 4453: extern volatile BAUD2CONbits_t BAUD2CONbits @ 0xF70;
[; ;pic18f45k22.h: 4548: extern volatile unsigned char RCSTA2 @ 0xF71;
"4550
[; ;pic18f45k22.h: 4550: asm("RCSTA2 equ 0F71h");
[; <" RCSTA2 equ 0F71h ;# ">
[; ;pic18f45k22.h: 4553: extern volatile unsigned char RC2STA @ 0xF71;
"4555
[; ;pic18f45k22.h: 4555: asm("RC2STA equ 0F71h");
[; <" RC2STA equ 0F71h ;# ">
[; ;pic18f45k22.h: 4558: typedef union {
[; ;pic18f45k22.h: 4559: struct {
[; ;pic18f45k22.h: 4560: unsigned RX9D :1;
[; ;pic18f45k22.h: 4561: unsigned OERR :1;
[; ;pic18f45k22.h: 4562: unsigned FERR :1;
[; ;pic18f45k22.h: 4563: unsigned ADDEN :1;
[; ;pic18f45k22.h: 4564: unsigned CREN :1;
[; ;pic18f45k22.h: 4565: unsigned SREN :1;
[; ;pic18f45k22.h: 4566: unsigned RX9 :1;
[; ;pic18f45k22.h: 4567: unsigned SPEN :1;
[; ;pic18f45k22.h: 4568: };
[; ;pic18f45k22.h: 4569: struct {
[; ;pic18f45k22.h: 4570: unsigned :3;
[; ;pic18f45k22.h: 4571: unsigned ADEN :1;
[; ;pic18f45k22.h: 4572: };
[; ;pic18f45k22.h: 4573: struct {
[; ;pic18f45k22.h: 4574: unsigned RX9D2 :1;
[; ;pic18f45k22.h: 4575: unsigned OERR2 :1;
[; ;pic18f45k22.h: 4576: unsigned FERR2 :1;
[; ;pic18f45k22.h: 4577: unsigned ADDEN2 :1;
[; ;pic18f45k22.h: 4578: unsigned CREN2 :1;
[; ;pic18f45k22.h: 4579: unsigned SREN2 :1;
[; ;pic18f45k22.h: 4580: unsigned RX92 :1;
[; ;pic18f45k22.h: 4581: unsigned SPEN2 :1;
[; ;pic18f45k22.h: 4582: };
[; ;pic18f45k22.h: 4583: struct {
[; ;pic18f45k22.h: 4584: unsigned RCD82 :1;
[; ;pic18f45k22.h: 4585: unsigned :5;
[; ;pic18f45k22.h: 4586: unsigned RC8_92 :1;
[; ;pic18f45k22.h: 4587: };
[; ;pic18f45k22.h: 4588: struct {
[; ;pic18f45k22.h: 4589: unsigned :6;
[; ;pic18f45k22.h: 4590: unsigned RC92 :1;
[; ;pic18f45k22.h: 4591: };
[; ;pic18f45k22.h: 4592: } RCSTA2bits_t;
[; ;pic18f45k22.h: 4593: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF71;
[; ;pic18f45k22.h: 4696: typedef union {
[; ;pic18f45k22.h: 4697: struct {
[; ;pic18f45k22.h: 4698: unsigned RX9D :1;
[; ;pic18f45k22.h: 4699: unsigned OERR :1;
[; ;pic18f45k22.h: 4700: unsigned FERR :1;
[; ;pic18f45k22.h: 4701: unsigned ADDEN :1;
[; ;pic18f45k22.h: 4702: unsigned CREN :1;
[; ;pic18f45k22.h: 4703: unsigned SREN :1;
[; ;pic18f45k22.h: 4704: unsigned RX9 :1;
[; ;pic18f45k22.h: 4705: unsigned SPEN :1;
[; ;pic18f45k22.h: 4706: };
[; ;pic18f45k22.h: 4707: struct {
[; ;pic18f45k22.h: 4708: unsigned :3;
[; ;pic18f45k22.h: 4709: unsigned ADEN :1;
[; ;pic18f45k22.h: 4710: };
[; ;pic18f45k22.h: 4711: struct {
[; ;pic18f45k22.h: 4712: unsigned RX9D2 :1;
[; ;pic18f45k22.h: 4713: unsigned OERR2 :1;
[; ;pic18f45k22.h: 4714: unsigned FERR2 :1;
[; ;pic18f45k22.h: 4715: unsigned ADDEN2 :1;
[; ;pic18f45k22.h: 4716: unsigned CREN2 :1;
[; ;pic18f45k22.h: 4717: unsigned SREN2 :1;
[; ;pic18f45k22.h: 4718: unsigned RX92 :1;
[; ;pic18f45k22.h: 4719: unsigned SPEN2 :1;
[; ;pic18f45k22.h: 4720: };
[; ;pic18f45k22.h: 4721: struct {
[; ;pic18f45k22.h: 4722: unsigned RCD82 :1;
[; ;pic18f45k22.h: 4723: unsigned :5;
[; ;pic18f45k22.h: 4724: unsigned RC8_92 :1;
[; ;pic18f45k22.h: 4725: };
[; ;pic18f45k22.h: 4726: struct {
[; ;pic18f45k22.h: 4727: unsigned :6;
[; ;pic18f45k22.h: 4728: unsigned RC92 :1;
[; ;pic18f45k22.h: 4729: };
[; ;pic18f45k22.h: 4730: } RC2STAbits_t;
[; ;pic18f45k22.h: 4731: extern volatile RC2STAbits_t RC2STAbits @ 0xF71;
[; ;pic18f45k22.h: 4836: extern volatile unsigned char TXSTA2 @ 0xF72;
"4838
[; ;pic18f45k22.h: 4838: asm("TXSTA2 equ 0F72h");
[; <" TXSTA2 equ 0F72h ;# ">
[; ;pic18f45k22.h: 4841: extern volatile unsigned char TX2STA @ 0xF72;
"4843
[; ;pic18f45k22.h: 4843: asm("TX2STA equ 0F72h");
[; <" TX2STA equ 0F72h ;# ">
[; ;pic18f45k22.h: 4846: typedef union {
[; ;pic18f45k22.h: 4847: struct {
[; ;pic18f45k22.h: 4848: unsigned TX9D :1;
[; ;pic18f45k22.h: 4849: unsigned TRMT :1;
[; ;pic18f45k22.h: 4850: unsigned BRGH :1;
[; ;pic18f45k22.h: 4851: unsigned SENDB :1;
[; ;pic18f45k22.h: 4852: unsigned SYNC :1;
[; ;pic18f45k22.h: 4853: unsigned TXEN :1;
[; ;pic18f45k22.h: 4854: unsigned TX9 :1;
[; ;pic18f45k22.h: 4855: unsigned CSRC :1;
[; ;pic18f45k22.h: 4856: };
[; ;pic18f45k22.h: 4857: struct {
[; ;pic18f45k22.h: 4858: unsigned TX9D2 :1;
[; ;pic18f45k22.h: 4859: unsigned TRMT2 :1;
[; ;pic18f45k22.h: 4860: unsigned BRGH2 :1;
[; ;pic18f45k22.h: 4861: unsigned SENDB2 :1;
[; ;pic18f45k22.h: 4862: unsigned SYNC2 :1;
[; ;pic18f45k22.h: 4863: unsigned TXEN2 :1;
[; ;pic18f45k22.h: 4864: unsigned TX92 :1;
[; ;pic18f45k22.h: 4865: unsigned CSRC2 :1;
[; ;pic18f45k22.h: 4866: };
[; ;pic18f45k22.h: 4867: struct {
[; ;pic18f45k22.h: 4868: unsigned TXD82 :1;
[; ;pic18f45k22.h: 4869: unsigned :5;
[; ;pic18f45k22.h: 4870: unsigned TX8_92 :1;
[; ;pic18f45k22.h: 4871: };
[; ;pic18f45k22.h: 4872: } TXSTA2bits_t;
[; ;pic18f45k22.h: 4873: extern volatile TXSTA2bits_t TXSTA2bits @ 0xF72;
[; ;pic18f45k22.h: 4966: typedef union {
[; ;pic18f45k22.h: 4967: struct {
[; ;pic18f45k22.h: 4968: unsigned TX9D :1;
[; ;pic18f45k22.h: 4969: unsigned TRMT :1;
[; ;pic18f45k22.h: 4970: unsigned BRGH :1;
[; ;pic18f45k22.h: 4971: unsigned SENDB :1;
[; ;pic18f45k22.h: 4972: unsigned SYNC :1;
[; ;pic18f45k22.h: 4973: unsigned TXEN :1;
[; ;pic18f45k22.h: 4974: unsigned TX9 :1;
[; ;pic18f45k22.h: 4975: unsigned CSRC :1;
[; ;pic18f45k22.h: 4976: };
[; ;pic18f45k22.h: 4977: struct {
[; ;pic18f45k22.h: 4978: unsigned TX9D2 :1;
[; ;pic18f45k22.h: 4979: unsigned TRMT2 :1;
[; ;pic18f45k22.h: 4980: unsigned BRGH2 :1;
[; ;pic18f45k22.h: 4981: unsigned SENDB2 :1;
[; ;pic18f45k22.h: 4982: unsigned SYNC2 :1;
[; ;pic18f45k22.h: 4983: unsigned TXEN2 :1;
[; ;pic18f45k22.h: 4984: unsigned TX92 :1;
[; ;pic18f45k22.h: 4985: unsigned CSRC2 :1;
[; ;pic18f45k22.h: 4986: };
[; ;pic18f45k22.h: 4987: struct {
[; ;pic18f45k22.h: 4988: unsigned TXD82 :1;
[; ;pic18f45k22.h: 4989: unsigned :5;
[; ;pic18f45k22.h: 4990: unsigned TX8_92 :1;
[; ;pic18f45k22.h: 4991: };
[; ;pic18f45k22.h: 4992: } TX2STAbits_t;
[; ;pic18f45k22.h: 4993: extern volatile TX2STAbits_t TX2STAbits @ 0xF72;
[; ;pic18f45k22.h: 5088: extern volatile unsigned char TXREG2 @ 0xF73;
"5090
[; ;pic18f45k22.h: 5090: asm("TXREG2 equ 0F73h");
[; <" TXREG2 equ 0F73h ;# ">
[; ;pic18f45k22.h: 5093: extern volatile unsigned char TX2REG @ 0xF73;
"5095
[; ;pic18f45k22.h: 5095: asm("TX2REG equ 0F73h");
[; <" TX2REG equ 0F73h ;# ">
[; ;pic18f45k22.h: 5098: typedef union {
[; ;pic18f45k22.h: 5099: struct {
[; ;pic18f45k22.h: 5100: unsigned TX2REG :8;
[; ;pic18f45k22.h: 5101: };
[; ;pic18f45k22.h: 5102: } TXREG2bits_t;
[; ;pic18f45k22.h: 5103: extern volatile TXREG2bits_t TXREG2bits @ 0xF73;
[; ;pic18f45k22.h: 5111: typedef union {
[; ;pic18f45k22.h: 5112: struct {
[; ;pic18f45k22.h: 5113: unsigned TX2REG :8;
[; ;pic18f45k22.h: 5114: };
[; ;pic18f45k22.h: 5115: } TX2REGbits_t;
[; ;pic18f45k22.h: 5116: extern volatile TX2REGbits_t TX2REGbits @ 0xF73;
[; ;pic18f45k22.h: 5126: extern volatile unsigned char RCREG2 @ 0xF74;
"5128
[; ;pic18f45k22.h: 5128: asm("RCREG2 equ 0F74h");
[; <" RCREG2 equ 0F74h ;# ">
[; ;pic18f45k22.h: 5131: extern volatile unsigned char RC2REG @ 0xF74;
"5133
[; ;pic18f45k22.h: 5133: asm("RC2REG equ 0F74h");
[; <" RC2REG equ 0F74h ;# ">
[; ;pic18f45k22.h: 5136: typedef union {
[; ;pic18f45k22.h: 5137: struct {
[; ;pic18f45k22.h: 5138: unsigned RC2REG :8;
[; ;pic18f45k22.h: 5139: };
[; ;pic18f45k22.h: 5140: } RCREG2bits_t;
[; ;pic18f45k22.h: 5141: extern volatile RCREG2bits_t RCREG2bits @ 0xF74;
[; ;pic18f45k22.h: 5149: typedef union {
[; ;pic18f45k22.h: 5150: struct {
[; ;pic18f45k22.h: 5151: unsigned RC2REG :8;
[; ;pic18f45k22.h: 5152: };
[; ;pic18f45k22.h: 5153: } RC2REGbits_t;
[; ;pic18f45k22.h: 5154: extern volatile RC2REGbits_t RC2REGbits @ 0xF74;
[; ;pic18f45k22.h: 5164: extern volatile unsigned char SPBRG2 @ 0xF75;
"5166
[; ;pic18f45k22.h: 5166: asm("SPBRG2 equ 0F75h");
[; <" SPBRG2 equ 0F75h ;# ">
[; ;pic18f45k22.h: 5169: extern volatile unsigned char SP2BRG @ 0xF75;
"5171
[; ;pic18f45k22.h: 5171: asm("SP2BRG equ 0F75h");
[; <" SP2BRG equ 0F75h ;# ">
[; ;pic18f45k22.h: 5174: typedef union {
[; ;pic18f45k22.h: 5175: struct {
[; ;pic18f45k22.h: 5176: unsigned SP2BRG :8;
[; ;pic18f45k22.h: 5177: };
[; ;pic18f45k22.h: 5178: } SPBRG2bits_t;
[; ;pic18f45k22.h: 5179: extern volatile SPBRG2bits_t SPBRG2bits @ 0xF75;
[; ;pic18f45k22.h: 5187: typedef union {
[; ;pic18f45k22.h: 5188: struct {
[; ;pic18f45k22.h: 5189: unsigned SP2BRG :8;
[; ;pic18f45k22.h: 5190: };
[; ;pic18f45k22.h: 5191: } SP2BRGbits_t;
[; ;pic18f45k22.h: 5192: extern volatile SP2BRGbits_t SP2BRGbits @ 0xF75;
[; ;pic18f45k22.h: 5202: extern volatile unsigned char SPBRGH2 @ 0xF76;
"5204
[; ;pic18f45k22.h: 5204: asm("SPBRGH2 equ 0F76h");
[; <" SPBRGH2 equ 0F76h ;# ">
[; ;pic18f45k22.h: 5207: extern volatile unsigned char SP2BRGH @ 0xF76;
"5209
[; ;pic18f45k22.h: 5209: asm("SP2BRGH equ 0F76h");
[; <" SP2BRGH equ 0F76h ;# ">
[; ;pic18f45k22.h: 5212: typedef union {
[; ;pic18f45k22.h: 5213: struct {
[; ;pic18f45k22.h: 5214: unsigned SP2BRGH :8;
[; ;pic18f45k22.h: 5215: };
[; ;pic18f45k22.h: 5216: } SPBRGH2bits_t;
[; ;pic18f45k22.h: 5217: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF76;
[; ;pic18f45k22.h: 5225: typedef union {
[; ;pic18f45k22.h: 5226: struct {
[; ;pic18f45k22.h: 5227: unsigned SP2BRGH :8;
[; ;pic18f45k22.h: 5228: };
[; ;pic18f45k22.h: 5229: } SP2BRGHbits_t;
[; ;pic18f45k22.h: 5230: extern volatile SP2BRGHbits_t SP2BRGHbits @ 0xF76;
[; ;pic18f45k22.h: 5240: extern volatile unsigned char CM2CON1 @ 0xF77;
"5242
[; ;pic18f45k22.h: 5242: asm("CM2CON1 equ 0F77h");
[; <" CM2CON1 equ 0F77h ;# ">
[; ;pic18f45k22.h: 5245: extern volatile unsigned char CM12CON @ 0xF77;
"5247
[; ;pic18f45k22.h: 5247: asm("CM12CON equ 0F77h");
[; <" CM12CON equ 0F77h ;# ">
[; ;pic18f45k22.h: 5250: typedef union {
[; ;pic18f45k22.h: 5251: struct {
[; ;pic18f45k22.h: 5252: unsigned C2SYNC :1;
[; ;pic18f45k22.h: 5253: unsigned C1SYNC :1;
[; ;pic18f45k22.h: 5254: unsigned C2HYS :1;
[; ;pic18f45k22.h: 5255: unsigned C1HYS :1;
[; ;pic18f45k22.h: 5256: unsigned C2RSEL :1;
[; ;pic18f45k22.h: 5257: unsigned C1RSEL :1;
[; ;pic18f45k22.h: 5258: unsigned MC2OUT :1;
[; ;pic18f45k22.h: 5259: unsigned MC1OUT :1;
[; ;pic18f45k22.h: 5260: };
[; ;pic18f45k22.h: 5261: } CM2CON1bits_t;
[; ;pic18f45k22.h: 5262: extern volatile CM2CON1bits_t CM2CON1bits @ 0xF77;
[; ;pic18f45k22.h: 5305: typedef union {
[; ;pic18f45k22.h: 5306: struct {
[; ;pic18f45k22.h: 5307: unsigned C2SYNC :1;
[; ;pic18f45k22.h: 5308: unsigned C1SYNC :1;
[; ;pic18f45k22.h: 5309: unsigned C2HYS :1;
[; ;pic18f45k22.h: 5310: unsigned C1HYS :1;
[; ;pic18f45k22.h: 5311: unsigned C2RSEL :1;
[; ;pic18f45k22.h: 5312: unsigned C1RSEL :1;
[; ;pic18f45k22.h: 5313: unsigned MC2OUT :1;
[; ;pic18f45k22.h: 5314: unsigned MC1OUT :1;
[; ;pic18f45k22.h: 5315: };
[; ;pic18f45k22.h: 5316: } CM12CONbits_t;
[; ;pic18f45k22.h: 5317: extern volatile CM12CONbits_t CM12CONbits @ 0xF77;
[; ;pic18f45k22.h: 5362: extern volatile unsigned char CM2CON0 @ 0xF78;
"5364
[; ;pic18f45k22.h: 5364: asm("CM2CON0 equ 0F78h");
[; <" CM2CON0 equ 0F78h ;# ">
[; ;pic18f45k22.h: 5367: extern volatile unsigned char CM2CON @ 0xF78;
"5369
[; ;pic18f45k22.h: 5369: asm("CM2CON equ 0F78h");
[; <" CM2CON equ 0F78h ;# ">
[; ;pic18f45k22.h: 5372: typedef union {
[; ;pic18f45k22.h: 5373: struct {
[; ;pic18f45k22.h: 5374: unsigned C2CH :2;
[; ;pic18f45k22.h: 5375: unsigned C2R :1;
[; ;pic18f45k22.h: 5376: unsigned C2SP :1;
[; ;pic18f45k22.h: 5377: unsigned C2POL :1;
[; ;pic18f45k22.h: 5378: unsigned C2OE :1;
[; ;pic18f45k22.h: 5379: unsigned C2OUT :1;
[; ;pic18f45k22.h: 5380: unsigned C2ON :1;
[; ;pic18f45k22.h: 5381: };
[; ;pic18f45k22.h: 5382: struct {
[; ;pic18f45k22.h: 5383: unsigned C2CH0 :1;
[; ;pic18f45k22.h: 5384: unsigned C2CH1 :1;
[; ;pic18f45k22.h: 5385: };
[; ;pic18f45k22.h: 5386: struct {
[; ;pic18f45k22.h: 5387: unsigned CCH02 :1;
[; ;pic18f45k22.h: 5388: };
[; ;pic18f45k22.h: 5389: struct {
[; ;pic18f45k22.h: 5390: unsigned :1;
[; ;pic18f45k22.h: 5391: unsigned CCH12 :1;
[; ;pic18f45k22.h: 5392: };
[; ;pic18f45k22.h: 5393: struct {
[; ;pic18f45k22.h: 5394: unsigned :6;
[; ;pic18f45k22.h: 5395: unsigned COE2 :1;
[; ;pic18f45k22.h: 5396: };
[; ;pic18f45k22.h: 5397: struct {
[; ;pic18f45k22.h: 5398: unsigned :7;
[; ;pic18f45k22.h: 5399: unsigned CON2 :1;
[; ;pic18f45k22.h: 5400: };
[; ;pic18f45k22.h: 5401: struct {
[; ;pic18f45k22.h: 5402: unsigned :5;
[; ;pic18f45k22.h: 5403: unsigned CPOL2 :1;
[; ;pic18f45k22.h: 5404: };
[; ;pic18f45k22.h: 5405: struct {
[; ;pic18f45k22.h: 5406: unsigned :2;
[; ;pic18f45k22.h: 5407: unsigned CREF2 :1;
[; ;pic18f45k22.h: 5408: };
[; ;pic18f45k22.h: 5409: struct {
[; ;pic18f45k22.h: 5410: unsigned :3;
[; ;pic18f45k22.h: 5411: unsigned EVPOL02 :1;
[; ;pic18f45k22.h: 5412: };
[; ;pic18f45k22.h: 5413: struct {
[; ;pic18f45k22.h: 5414: unsigned :4;
[; ;pic18f45k22.h: 5415: unsigned EVPOL12 :1;
[; ;pic18f45k22.h: 5416: };
[; ;pic18f45k22.h: 5417: } CM2CON0bits_t;
[; ;pic18f45k22.h: 5418: extern volatile CM2CON0bits_t CM2CON0bits @ 0xF78;
[; ;pic18f45k22.h: 5506: typedef union {
[; ;pic18f45k22.h: 5507: struct {
[; ;pic18f45k22.h: 5508: unsigned C2CH :2;
[; ;pic18f45k22.h: 5509: unsigned C2R :1;
[; ;pic18f45k22.h: 5510: unsigned C2SP :1;
[; ;pic18f45k22.h: 5511: unsigned C2POL :1;
[; ;pic18f45k22.h: 5512: unsigned C2OE :1;
[; ;pic18f45k22.h: 5513: unsigned C2OUT :1;
[; ;pic18f45k22.h: 5514: unsigned C2ON :1;
[; ;pic18f45k22.h: 5515: };
[; ;pic18f45k22.h: 5516: struct {
[; ;pic18f45k22.h: 5517: unsigned C2CH0 :1;
[; ;pic18f45k22.h: 5518: unsigned C2CH1 :1;
[; ;pic18f45k22.h: 5519: };
[; ;pic18f45k22.h: 5520: struct {
[; ;pic18f45k22.h: 5521: unsigned CCH02 :1;
[; ;pic18f45k22.h: 5522: };
[; ;pic18f45k22.h: 5523: struct {
[; ;pic18f45k22.h: 5524: unsigned :1;
[; ;pic18f45k22.h: 5525: unsigned CCH12 :1;
[; ;pic18f45k22.h: 5526: };
[; ;pic18f45k22.h: 5527: struct {
[; ;pic18f45k22.h: 5528: unsigned :6;
[; ;pic18f45k22.h: 5529: unsigned COE2 :1;
[; ;pic18f45k22.h: 5530: };
[; ;pic18f45k22.h: 5531: struct {
[; ;pic18f45k22.h: 5532: unsigned :7;
[; ;pic18f45k22.h: 5533: unsigned CON2 :1;
[; ;pic18f45k22.h: 5534: };
[; ;pic18f45k22.h: 5535: struct {
[; ;pic18f45k22.h: 5536: unsigned :5;
[; ;pic18f45k22.h: 5537: unsigned CPOL2 :1;
[; ;pic18f45k22.h: 5538: };
[; ;pic18f45k22.h: 5539: struct {
[; ;pic18f45k22.h: 5540: unsigned :2;
[; ;pic18f45k22.h: 5541: unsigned CREF2 :1;
[; ;pic18f45k22.h: 5542: };
[; ;pic18f45k22.h: 5543: struct {
[; ;pic18f45k22.h: 5544: unsigned :3;
[; ;pic18f45k22.h: 5545: unsigned EVPOL02 :1;
[; ;pic18f45k22.h: 5546: };
[; ;pic18f45k22.h: 5547: struct {
[; ;pic18f45k22.h: 5548: unsigned :4;
[; ;pic18f45k22.h: 5549: unsigned EVPOL12 :1;
[; ;pic18f45k22.h: 5550: };
[; ;pic18f45k22.h: 5551: } CM2CONbits_t;
[; ;pic18f45k22.h: 5552: extern volatile CM2CONbits_t CM2CONbits @ 0xF78;
[; ;pic18f45k22.h: 5642: extern volatile unsigned char CM1CON0 @ 0xF79;
"5644
[; ;pic18f45k22.h: 5644: asm("CM1CON0 equ 0F79h");
[; <" CM1CON0 equ 0F79h ;# ">
[; ;pic18f45k22.h: 5647: extern volatile unsigned char CM1CON @ 0xF79;
"5649
[; ;pic18f45k22.h: 5649: asm("CM1CON equ 0F79h");
[; <" CM1CON equ 0F79h ;# ">
[; ;pic18f45k22.h: 5652: typedef union {
[; ;pic18f45k22.h: 5653: struct {
[; ;pic18f45k22.h: 5654: unsigned C1CH :2;
[; ;pic18f45k22.h: 5655: unsigned C1R :1;
[; ;pic18f45k22.h: 5656: unsigned C1SP :1;
[; ;pic18f45k22.h: 5657: unsigned C1POL :1;
[; ;pic18f45k22.h: 5658: unsigned C1OE :1;
[; ;pic18f45k22.h: 5659: unsigned C1OUT :1;
[; ;pic18f45k22.h: 5660: unsigned C1ON :1;
[; ;pic18f45k22.h: 5661: };
[; ;pic18f45k22.h: 5662: struct {
[; ;pic18f45k22.h: 5663: unsigned C1CH0 :1;
[; ;pic18f45k22.h: 5664: unsigned C1CH1 :1;
[; ;pic18f45k22.h: 5665: };
[; ;pic18f45k22.h: 5666: struct {
[; ;pic18f45k22.h: 5667: unsigned CCH0 :1;
[; ;pic18f45k22.h: 5668: };
[; ;pic18f45k22.h: 5669: struct {
[; ;pic18f45k22.h: 5670: unsigned CCH01 :1;
[; ;pic18f45k22.h: 5671: };
[; ;pic18f45k22.h: 5672: struct {
[; ;pic18f45k22.h: 5673: unsigned :1;
[; ;pic18f45k22.h: 5674: unsigned CCH1 :1;
[; ;pic18f45k22.h: 5675: };
[; ;pic18f45k22.h: 5676: struct {
[; ;pic18f45k22.h: 5677: unsigned :1;
[; ;pic18f45k22.h: 5678: unsigned CCH11 :1;
[; ;pic18f45k22.h: 5679: };
[; ;pic18f45k22.h: 5680: struct {
[; ;pic18f45k22.h: 5681: unsigned :6;
[; ;pic18f45k22.h: 5682: unsigned COE :1;
[; ;pic18f45k22.h: 5683: };
[; ;pic18f45k22.h: 5684: struct {
[; ;pic18f45k22.h: 5685: unsigned :6;
[; ;pic18f45k22.h: 5686: unsigned COE1 :1;
[; ;pic18f45k22.h: 5687: };
[; ;pic18f45k22.h: 5688: struct {
[; ;pic18f45k22.h: 5689: unsigned :7;
[; ;pic18f45k22.h: 5690: unsigned CON :1;
[; ;pic18f45k22.h: 5691: };
[; ;pic18f45k22.h: 5692: struct {
[; ;pic18f45k22.h: 5693: unsigned :7;
[; ;pic18f45k22.h: 5694: unsigned CON1 :1;
[; ;pic18f45k22.h: 5695: };
[; ;pic18f45k22.h: 5696: struct {
[; ;pic18f45k22.h: 5697: unsigned :5;
[; ;pic18f45k22.h: 5698: unsigned CPOL :1;
[; ;pic18f45k22.h: 5699: };
[; ;pic18f45k22.h: 5700: struct {
[; ;pic18f45k22.h: 5701: unsigned :5;
[; ;pic18f45k22.h: 5702: unsigned CPOL1 :1;
[; ;pic18f45k22.h: 5703: };
[; ;pic18f45k22.h: 5704: struct {
[; ;pic18f45k22.h: 5705: unsigned :2;
[; ;pic18f45k22.h: 5706: unsigned CREF :1;
[; ;pic18f45k22.h: 5707: };
[; ;pic18f45k22.h: 5708: struct {
[; ;pic18f45k22.h: 5709: unsigned :2;
[; ;pic18f45k22.h: 5710: unsigned CREF1 :1;
[; ;pic18f45k22.h: 5711: };
[; ;pic18f45k22.h: 5712: struct {
[; ;pic18f45k22.h: 5713: unsigned :3;
[; ;pic18f45k22.h: 5714: unsigned EVPOL0 :1;
[; ;pic18f45k22.h: 5715: };
[; ;pic18f45k22.h: 5716: struct {
[; ;pic18f45k22.h: 5717: unsigned :3;
[; ;pic18f45k22.h: 5718: unsigned EVPOL01 :1;
[; ;pic18f45k22.h: 5719: };
[; ;pic18f45k22.h: 5720: struct {
[; ;pic18f45k22.h: 5721: unsigned :4;
[; ;pic18f45k22.h: 5722: unsigned EVPOL1 :1;
[; ;pic18f45k22.h: 5723: };
[; ;pic18f45k22.h: 5724: struct {
[; ;pic18f45k22.h: 5725: unsigned :4;
[; ;pic18f45k22.h: 5726: unsigned EVPOL11 :1;
[; ;pic18f45k22.h: 5727: };
[; ;pic18f45k22.h: 5728: } CM1CON0bits_t;
[; ;pic18f45k22.h: 5729: extern volatile CM1CON0bits_t CM1CON0bits @ 0xF79;
[; ;pic18f45k22.h: 5857: typedef union {
[; ;pic18f45k22.h: 5858: struct {
[; ;pic18f45k22.h: 5859: unsigned C1CH :2;
[; ;pic18f45k22.h: 5860: unsigned C1R :1;
[; ;pic18f45k22.h: 5861: unsigned C1SP :1;
[; ;pic18f45k22.h: 5862: unsigned C1POL :1;
[; ;pic18f45k22.h: 5863: unsigned C1OE :1;
[; ;pic18f45k22.h: 5864: unsigned C1OUT :1;
[; ;pic18f45k22.h: 5865: unsigned C1ON :1;
[; ;pic18f45k22.h: 5866: };
[; ;pic18f45k22.h: 5867: struct {
[; ;pic18f45k22.h: 5868: unsigned C1CH0 :1;
[; ;pic18f45k22.h: 5869: unsigned C1CH1 :1;
[; ;pic18f45k22.h: 5870: };
[; ;pic18f45k22.h: 5871: struct {
[; ;pic18f45k22.h: 5872: unsigned CCH0 :1;
[; ;pic18f45k22.h: 5873: };
[; ;pic18f45k22.h: 5874: struct {
[; ;pic18f45k22.h: 5875: unsigned CCH01 :1;
[; ;pic18f45k22.h: 5876: };
[; ;pic18f45k22.h: 5877: struct {
[; ;pic18f45k22.h: 5878: unsigned :1;
[; ;pic18f45k22.h: 5879: unsigned CCH1 :1;
[; ;pic18f45k22.h: 5880: };
[; ;pic18f45k22.h: 5881: struct {
[; ;pic18f45k22.h: 5882: unsigned :1;
[; ;pic18f45k22.h: 5883: unsigned CCH11 :1;
[; ;pic18f45k22.h: 5884: };
[; ;pic18f45k22.h: 5885: struct {
[; ;pic18f45k22.h: 5886: unsigned :6;
[; ;pic18f45k22.h: 5887: unsigned COE :1;
[; ;pic18f45k22.h: 5888: };
[; ;pic18f45k22.h: 5889: struct {
[; ;pic18f45k22.h: 5890: unsigned :6;
[; ;pic18f45k22.h: 5891: unsigned COE1 :1;
[; ;pic18f45k22.h: 5892: };
[; ;pic18f45k22.h: 5893: struct {
[; ;pic18f45k22.h: 5894: unsigned :7;
[; ;pic18f45k22.h: 5895: unsigned CON :1;
[; ;pic18f45k22.h: 5896: };
[; ;pic18f45k22.h: 5897: struct {
[; ;pic18f45k22.h: 5898: unsigned :7;
[; ;pic18f45k22.h: 5899: unsigned CON1 :1;
[; ;pic18f45k22.h: 5900: };
[; ;pic18f45k22.h: 5901: struct {
[; ;pic18f45k22.h: 5902: unsigned :5;
[; ;pic18f45k22.h: 5903: unsigned CPOL :1;
[; ;pic18f45k22.h: 5904: };
[; ;pic18f45k22.h: 5905: struct {
[; ;pic18f45k22.h: 5906: unsigned :5;
[; ;pic18f45k22.h: 5907: unsigned CPOL1 :1;
[; ;pic18f45k22.h: 5908: };
[; ;pic18f45k22.h: 5909: struct {
[; ;pic18f45k22.h: 5910: unsigned :2;
[; ;pic18f45k22.h: 5911: unsigned CREF :1;
[; ;pic18f45k22.h: 5912: };
[; ;pic18f45k22.h: 5913: struct {
[; ;pic18f45k22.h: 5914: unsigned :2;
[; ;pic18f45k22.h: 5915: unsigned CREF1 :1;
[; ;pic18f45k22.h: 5916: };
[; ;pic18f45k22.h: 5917: struct {
[; ;pic18f45k22.h: 5918: unsigned :3;
[; ;pic18f45k22.h: 5919: unsigned EVPOL0 :1;
[; ;pic18f45k22.h: 5920: };
[; ;pic18f45k22.h: 5921: struct {
[; ;pic18f45k22.h: 5922: unsigned :3;
[; ;pic18f45k22.h: 5923: unsigned EVPOL01 :1;
[; ;pic18f45k22.h: 5924: };
[; ;pic18f45k22.h: 5925: struct {
[; ;pic18f45k22.h: 5926: unsigned :4;
[; ;pic18f45k22.h: 5927: unsigned EVPOL1 :1;
[; ;pic18f45k22.h: 5928: };
[; ;pic18f45k22.h: 5929: struct {
[; ;pic18f45k22.h: 5930: unsigned :4;
[; ;pic18f45k22.h: 5931: unsigned EVPOL11 :1;
[; ;pic18f45k22.h: 5932: };
[; ;pic18f45k22.h: 5933: } CM1CONbits_t;
[; ;pic18f45k22.h: 5934: extern volatile CM1CONbits_t CM1CONbits @ 0xF79;
[; ;pic18f45k22.h: 6064: extern volatile unsigned char PIE4 @ 0xF7A;
"6066
[; ;pic18f45k22.h: 6066: asm("PIE4 equ 0F7Ah");
[; <" PIE4 equ 0F7Ah ;# ">
[; ;pic18f45k22.h: 6069: typedef union {
[; ;pic18f45k22.h: 6070: struct {
[; ;pic18f45k22.h: 6071: unsigned CCP3IE :1;
[; ;pic18f45k22.h: 6072: unsigned CCP4IE :1;
[; ;pic18f45k22.h: 6073: unsigned CCP5IE :1;
[; ;pic18f45k22.h: 6074: };
[; ;pic18f45k22.h: 6075: } PIE4bits_t;
[; ;pic18f45k22.h: 6076: extern volatile PIE4bits_t PIE4bits @ 0xF7A;
[; ;pic18f45k22.h: 6096: extern volatile unsigned char PIR4 @ 0xF7B;
"6098
[; ;pic18f45k22.h: 6098: asm("PIR4 equ 0F7Bh");
[; <" PIR4 equ 0F7Bh ;# ">
[; ;pic18f45k22.h: 6101: typedef union {
[; ;pic18f45k22.h: 6102: struct {
[; ;pic18f45k22.h: 6103: unsigned CCP3IF :1;
[; ;pic18f45k22.h: 6104: unsigned CCP4IF :1;
[; ;pic18f45k22.h: 6105: unsigned CCP5IF :1;
[; ;pic18f45k22.h: 6106: };
[; ;pic18f45k22.h: 6107: } PIR4bits_t;
[; ;pic18f45k22.h: 6108: extern volatile PIR4bits_t PIR4bits @ 0xF7B;
[; ;pic18f45k22.h: 6128: extern volatile unsigned char IPR4 @ 0xF7C;
"6130
[; ;pic18f45k22.h: 6130: asm("IPR4 equ 0F7Ch");
[; <" IPR4 equ 0F7Ch ;# ">
[; ;pic18f45k22.h: 6133: typedef union {
[; ;pic18f45k22.h: 6134: struct {
[; ;pic18f45k22.h: 6135: unsigned CCP3IP :1;
[; ;pic18f45k22.h: 6136: unsigned CCP4IP :1;
[; ;pic18f45k22.h: 6137: unsigned CCP5IP :1;
[; ;pic18f45k22.h: 6138: };
[; ;pic18f45k22.h: 6139: struct {
[; ;pic18f45k22.h: 6140: unsigned CCIP3IP :1;
[; ;pic18f45k22.h: 6141: };
[; ;pic18f45k22.h: 6142: } IPR4bits_t;
[; ;pic18f45k22.h: 6143: extern volatile IPR4bits_t IPR4bits @ 0xF7C;
[; ;pic18f45k22.h: 6168: extern volatile unsigned char PIE5 @ 0xF7D;
"6170
[; ;pic18f45k22.h: 6170: asm("PIE5 equ 0F7Dh");
[; <" PIE5 equ 0F7Dh ;# ">
[; ;pic18f45k22.h: 6173: typedef union {
[; ;pic18f45k22.h: 6174: struct {
[; ;pic18f45k22.h: 6175: unsigned TMR4IE :1;
[; ;pic18f45k22.h: 6176: unsigned TMR5IE :1;
[; ;pic18f45k22.h: 6177: unsigned TMR6IE :1;
[; ;pic18f45k22.h: 6178: };
[; ;pic18f45k22.h: 6179: } PIE5bits_t;
[; ;pic18f45k22.h: 6180: extern volatile PIE5bits_t PIE5bits @ 0xF7D;
[; ;pic18f45k22.h: 6200: extern volatile unsigned char PIR5 @ 0xF7E;
"6202
[; ;pic18f45k22.h: 6202: asm("PIR5 equ 0F7Eh");
[; <" PIR5 equ 0F7Eh ;# ">
[; ;pic18f45k22.h: 6205: typedef union {
[; ;pic18f45k22.h: 6206: struct {
[; ;pic18f45k22.h: 6207: unsigned TMR4IF :1;
[; ;pic18f45k22.h: 6208: unsigned TMR5IF :1;
[; ;pic18f45k22.h: 6209: unsigned TMR6IF :1;
[; ;pic18f45k22.h: 6210: };
[; ;pic18f45k22.h: 6211: } PIR5bits_t;
[; ;pic18f45k22.h: 6212: extern volatile PIR5bits_t PIR5bits @ 0xF7E;
[; ;pic18f45k22.h: 6232: extern volatile unsigned char IPR5 @ 0xF7F;
"6234
[; ;pic18f45k22.h: 6234: asm("IPR5 equ 0F7Fh");
[; <" IPR5 equ 0F7Fh ;# ">
[; ;pic18f45k22.h: 6237: typedef union {
[; ;pic18f45k22.h: 6238: struct {
[; ;pic18f45k22.h: 6239: unsigned TMR4IP :1;
[; ;pic18f45k22.h: 6240: unsigned TMR5IP :1;
[; ;pic18f45k22.h: 6241: unsigned TMR6IP :1;
[; ;pic18f45k22.h: 6242: };
[; ;pic18f45k22.h: 6243: struct {
[; ;pic18f45k22.h: 6244: unsigned CCH05 :1;
[; ;pic18f45k22.h: 6245: unsigned CCH15 :1;
[; ;pic18f45k22.h: 6246: };
[; ;pic18f45k22.h: 6247: } IPR5bits_t;
[; ;pic18f45k22.h: 6248: extern volatile IPR5bits_t IPR5bits @ 0xF7F;
[; ;pic18f45k22.h: 6278: extern volatile unsigned char PORTA @ 0xF80;
"6280
[; ;pic18f45k22.h: 6280: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f45k22.h: 6283: typedef union {
[; ;pic18f45k22.h: 6284: struct {
[; ;pic18f45k22.h: 6285: unsigned RA0 :1;
[; ;pic18f45k22.h: 6286: unsigned RA1 :1;
[; ;pic18f45k22.h: 6287: unsigned RA2 :1;
[; ;pic18f45k22.h: 6288: unsigned RA3 :1;
[; ;pic18f45k22.h: 6289: unsigned RA4 :1;
[; ;pic18f45k22.h: 6290: unsigned RA5 :1;
[; ;pic18f45k22.h: 6291: unsigned RA6 :1;
[; ;pic18f45k22.h: 6292: unsigned RA7 :1;
[; ;pic18f45k22.h: 6293: };
[; ;pic18f45k22.h: 6294: struct {
[; ;pic18f45k22.h: 6295: unsigned AN0 :1;
[; ;pic18f45k22.h: 6296: unsigned AN1 :1;
[; ;pic18f45k22.h: 6297: unsigned AN2 :1;
[; ;pic18f45k22.h: 6298: unsigned AN3 :1;
[; ;pic18f45k22.h: 6299: unsigned :1;
[; ;pic18f45k22.h: 6300: unsigned AN4 :1;
[; ;pic18f45k22.h: 6301: };
[; ;pic18f45k22.h: 6302: struct {
[; ;pic18f45k22.h: 6303: unsigned C12IN0M :1;
[; ;pic18f45k22.h: 6304: unsigned C12IN1M :1;
[; ;pic18f45k22.h: 6305: unsigned C2INP :1;
[; ;pic18f45k22.h: 6306: unsigned C1INP :1;
[; ;pic18f45k22.h: 6307: unsigned C1OUT :1;
[; ;pic18f45k22.h: 6308: unsigned C2OUT :1;
[; ;pic18f45k22.h: 6309: };
[; ;pic18f45k22.h: 6310: struct {
[; ;pic18f45k22.h: 6311: unsigned C12IN0N :1;
[; ;pic18f45k22.h: 6312: unsigned C12IN1N :1;
[; ;pic18f45k22.h: 6313: unsigned VREFM :1;
[; ;pic18f45k22.h: 6314: unsigned VREFP :1;
[; ;pic18f45k22.h: 6315: unsigned T0CKI :1;
[; ;pic18f45k22.h: 6316: unsigned SS :1;
[; ;pic18f45k22.h: 6317: };
[; ;pic18f45k22.h: 6318: struct {
[; ;pic18f45k22.h: 6319: unsigned :5;
[; ;pic18f45k22.h: 6320: unsigned NOT_SS :1;
[; ;pic18f45k22.h: 6321: };
[; ;pic18f45k22.h: 6322: struct {
[; ;pic18f45k22.h: 6323: unsigned :2;
[; ;pic18f45k22.h: 6324: unsigned VREFN :1;
[; ;pic18f45k22.h: 6325: unsigned :1;
[; ;pic18f45k22.h: 6326: unsigned SRQ :1;
[; ;pic18f45k22.h: 6327: unsigned nSS :1;
[; ;pic18f45k22.h: 6328: };
[; ;pic18f45k22.h: 6329: struct {
[; ;pic18f45k22.h: 6330: unsigned :2;
[; ;pic18f45k22.h: 6331: unsigned CVREF :1;
[; ;pic18f45k22.h: 6332: unsigned :2;
[; ;pic18f45k22.h: 6333: unsigned LVDIN :1;
[; ;pic18f45k22.h: 6334: };
[; ;pic18f45k22.h: 6335: struct {
[; ;pic18f45k22.h: 6336: unsigned :2;
[; ;pic18f45k22.h: 6337: unsigned DACOUT :1;
[; ;pic18f45k22.h: 6338: unsigned :2;
[; ;pic18f45k22.h: 6339: unsigned HLVDIN :1;
[; ;pic18f45k22.h: 6340: };
[; ;pic18f45k22.h: 6341: struct {
[; ;pic18f45k22.h: 6342: unsigned :5;
[; ;pic18f45k22.h: 6343: unsigned SS1 :1;
[; ;pic18f45k22.h: 6344: };
[; ;pic18f45k22.h: 6345: struct {
[; ;pic18f45k22.h: 6346: unsigned :5;
[; ;pic18f45k22.h: 6347: unsigned NOT_SS1 :1;
[; ;pic18f45k22.h: 6348: };
[; ;pic18f45k22.h: 6349: struct {
[; ;pic18f45k22.h: 6350: unsigned :5;
[; ;pic18f45k22.h: 6351: unsigned nSS1 :1;
[; ;pic18f45k22.h: 6352: };
[; ;pic18f45k22.h: 6353: struct {
[; ;pic18f45k22.h: 6354: unsigned :5;
[; ;pic18f45k22.h: 6355: unsigned SRNQ :1;
[; ;pic18f45k22.h: 6356: };
[; ;pic18f45k22.h: 6357: struct {
[; ;pic18f45k22.h: 6358: unsigned ULPWUIN :1;
[; ;pic18f45k22.h: 6359: unsigned :6;
[; ;pic18f45k22.h: 6360: unsigned RJPU :1;
[; ;pic18f45k22.h: 6361: };
[; ;pic18f45k22.h: 6362: } PORTAbits_t;
[; ;pic18f45k22.h: 6363: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f45k22.h: 6563: extern volatile unsigned char PORTB @ 0xF81;
"6565
[; ;pic18f45k22.h: 6565: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f45k22.h: 6568: typedef union {
[; ;pic18f45k22.h: 6569: struct {
[; ;pic18f45k22.h: 6570: unsigned RB0 :1;
[; ;pic18f45k22.h: 6571: unsigned RB1 :1;
[; ;pic18f45k22.h: 6572: unsigned RB2 :1;
[; ;pic18f45k22.h: 6573: unsigned RB3 :1;
[; ;pic18f45k22.h: 6574: unsigned RB4 :1;
[; ;pic18f45k22.h: 6575: unsigned RB5 :1;
[; ;pic18f45k22.h: 6576: unsigned RB6 :1;
[; ;pic18f45k22.h: 6577: unsigned RB7 :1;
[; ;pic18f45k22.h: 6578: };
[; ;pic18f45k22.h: 6579: struct {
[; ;pic18f45k22.h: 6580: unsigned INT0 :1;
[; ;pic18f45k22.h: 6581: unsigned INT1 :1;
[; ;pic18f45k22.h: 6582: unsigned INT2 :1;
[; ;pic18f45k22.h: 6583: unsigned CCP2 :1;
[; ;pic18f45k22.h: 6584: unsigned KBI0 :1;
[; ;pic18f45k22.h: 6585: unsigned KBI1 :1;
[; ;pic18f45k22.h: 6586: unsigned KBI2 :1;
[; ;pic18f45k22.h: 6587: unsigned KBI3 :1;
[; ;pic18f45k22.h: 6588: };
[; ;pic18f45k22.h: 6589: struct {
[; ;pic18f45k22.h: 6590: unsigned AN12 :1;
[; ;pic18f45k22.h: 6591: unsigned AN10 :1;
[; ;pic18f45k22.h: 6592: unsigned AN8 :1;
[; ;pic18f45k22.h: 6593: unsigned AN9 :1;
[; ;pic18f45k22.h: 6594: unsigned AN11 :1;
[; ;pic18f45k22.h: 6595: unsigned AN13 :1;
[; ;pic18f45k22.h: 6596: unsigned PGC :1;
[; ;pic18f45k22.h: 6597: unsigned PGD :1;
[; ;pic18f45k22.h: 6598: };
[; ;pic18f45k22.h: 6599: struct {
[; ;pic18f45k22.h: 6600: unsigned FLT0 :1;
[; ;pic18f45k22.h: 6601: unsigned C12IN3M :1;
[; ;pic18f45k22.h: 6602: unsigned :1;
[; ;pic18f45k22.h: 6603: unsigned C12IN2M :1;
[; ;pic18f45k22.h: 6604: unsigned T5G :1;
[; ;pic18f45k22.h: 6605: unsigned T1G :1;
[; ;pic18f45k22.h: 6606: };
[; ;pic18f45k22.h: 6607: struct {
[; ;pic18f45k22.h: 6608: unsigned SRI :1;
[; ;pic18f45k22.h: 6609: unsigned C12IN3N :1;
[; ;pic18f45k22.h: 6610: unsigned :1;
[; ;pic18f45k22.h: 6611: unsigned C12IN2N :1;
[; ;pic18f45k22.h: 6612: unsigned :1;
[; ;pic18f45k22.h: 6613: unsigned CCP3 :1;
[; ;pic18f45k22.h: 6614: };
[; ;pic18f45k22.h: 6615: struct {
[; ;pic18f45k22.h: 6616: unsigned :2;
[; ;pic18f45k22.h: 6617: unsigned CTED1 :1;
[; ;pic18f45k22.h: 6618: unsigned CTED2 :1;
[; ;pic18f45k22.h: 6619: unsigned :1;
[; ;pic18f45k22.h: 6620: unsigned T3CKI :1;
[; ;pic18f45k22.h: 6621: };
[; ;pic18f45k22.h: 6622: struct {
[; ;pic18f45k22.h: 6623: unsigned :3;
[; ;pic18f45k22.h: 6624: unsigned P2A :1;
[; ;pic18f45k22.h: 6625: unsigned :1;
[; ;pic18f45k22.h: 6626: unsigned P3A :1;
[; ;pic18f45k22.h: 6627: };
[; ;pic18f45k22.h: 6628: struct {
[; ;pic18f45k22.h: 6629: unsigned :3;
[; ;pic18f45k22.h: 6630: unsigned CCP2_PA2 :1;
[; ;pic18f45k22.h: 6631: };
[; ;pic18f45k22.h: 6632: } PORTBbits_t;
[; ;pic18f45k22.h: 6633: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f45k22.h: 6833: extern volatile unsigned char PORTC @ 0xF82;
"6835
[; ;pic18f45k22.h: 6835: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f45k22.h: 6838: typedef union {
[; ;pic18f45k22.h: 6839: struct {
[; ;pic18f45k22.h: 6840: unsigned RC0 :1;
[; ;pic18f45k22.h: 6841: unsigned RC1 :1;
[; ;pic18f45k22.h: 6842: unsigned RC2 :1;
[; ;pic18f45k22.h: 6843: unsigned RC3 :1;
[; ;pic18f45k22.h: 6844: unsigned RC4 :1;
[; ;pic18f45k22.h: 6845: unsigned RC5 :1;
[; ;pic18f45k22.h: 6846: unsigned RC6 :1;
[; ;pic18f45k22.h: 6847: unsigned RC7 :1;
[; ;pic18f45k22.h: 6848: };
[; ;pic18f45k22.h: 6849: struct {
[; ;pic18f45k22.h: 6850: unsigned T1OSO :1;
[; ;pic18f45k22.h: 6851: unsigned T1OSI :1;
[; ;pic18f45k22.h: 6852: unsigned T5CKI :1;
[; ;pic18f45k22.h: 6853: unsigned SCK :1;
[; ;pic18f45k22.h: 6854: unsigned SDI :1;
[; ;pic18f45k22.h: 6855: unsigned SDO :1;
[; ;pic18f45k22.h: 6856: unsigned TX :1;
[; ;pic18f45k22.h: 6857: unsigned RX :1;
[; ;pic18f45k22.h: 6858: };
[; ;pic18f45k22.h: 6859: struct {
[; ;pic18f45k22.h: 6860: unsigned P2B :1;
[; ;pic18f45k22.h: 6861: unsigned P2A :1;
[; ;pic18f45k22.h: 6862: unsigned P1A :1;
[; ;pic18f45k22.h: 6863: unsigned SCL :1;
[; ;pic18f45k22.h: 6864: unsigned SDA :1;
[; ;pic18f45k22.h: 6865: unsigned :1;
[; ;pic18f45k22.h: 6866: unsigned CK :1;
[; ;pic18f45k22.h: 6867: unsigned DT :1;
[; ;pic18f45k22.h: 6868: };
[; ;pic18f45k22.h: 6869: struct {
[; ;pic18f45k22.h: 6870: unsigned T1CKI :1;
[; ;pic18f45k22.h: 6871: unsigned CCP2 :1;
[; ;pic18f45k22.h: 6872: unsigned CCP1 :1;
[; ;pic18f45k22.h: 6873: unsigned SCK1 :1;
[; ;pic18f45k22.h: 6874: unsigned SDI1 :1;
[; ;pic18f45k22.h: 6875: unsigned SDO1 :1;
[; ;pic18f45k22.h: 6876: unsigned TX1 :1;
[; ;pic18f45k22.h: 6877: unsigned RX1 :1;
[; ;pic18f45k22.h: 6878: };
[; ;pic18f45k22.h: 6879: struct {
[; ;pic18f45k22.h: 6880: unsigned T3CKI :1;
[; ;pic18f45k22.h: 6881: unsigned :1;
[; ;pic18f45k22.h: 6882: unsigned CTPLS :1;
[; ;pic18f45k22.h: 6883: unsigned SCL1 :1;
[; ;pic18f45k22.h: 6884: unsigned SDA1 :1;
[; ;pic18f45k22.h: 6885: unsigned :1;
[; ;pic18f45k22.h: 6886: unsigned CK1 :1;
[; ;pic18f45k22.h: 6887: unsigned DT1 :1;
[; ;pic18f45k22.h: 6888: };
[; ;pic18f45k22.h: 6889: struct {
[; ;pic18f45k22.h: 6890: unsigned T3G :1;
[; ;pic18f45k22.h: 6891: unsigned :1;
[; ;pic18f45k22.h: 6892: unsigned AN14 :1;
[; ;pic18f45k22.h: 6893: unsigned AN15 :1;
[; ;pic18f45k22.h: 6894: unsigned AN16 :1;
[; ;pic18f45k22.h: 6895: unsigned AN17 :1;
[; ;pic18f45k22.h: 6896: unsigned AN18 :1;
[; ;pic18f45k22.h: 6897: unsigned AN19 :1;
[; ;pic18f45k22.h: 6898: };
[; ;pic18f45k22.h: 6899: struct {
[; ;pic18f45k22.h: 6900: unsigned :1;
[; ;pic18f45k22.h: 6901: unsigned PA2 :1;
[; ;pic18f45k22.h: 6902: unsigned PA1 :1;
[; ;pic18f45k22.h: 6903: };
[; ;pic18f45k22.h: 6904: } PORTCbits_t;
[; ;pic18f45k22.h: 6905: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f45k22.h: 7140: extern volatile unsigned char PORTD @ 0xF83;
"7142
[; ;pic18f45k22.h: 7142: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f45k22.h: 7145: typedef union {
[; ;pic18f45k22.h: 7146: struct {
[; ;pic18f45k22.h: 7147: unsigned RD0 :1;
[; ;pic18f45k22.h: 7148: unsigned RD1 :1;
[; ;pic18f45k22.h: 7149: unsigned RD2 :1;
[; ;pic18f45k22.h: 7150: unsigned RD3 :1;
[; ;pic18f45k22.h: 7151: unsigned RD4 :1;
[; ;pic18f45k22.h: 7152: unsigned RD5 :1;
[; ;pic18f45k22.h: 7153: unsigned RD6 :1;
[; ;pic18f45k22.h: 7154: unsigned RD7 :1;
[; ;pic18f45k22.h: 7155: };
[; ;pic18f45k22.h: 7156: struct {
[; ;pic18f45k22.h: 7157: unsigned :2;
[; ;pic18f45k22.h: 7158: unsigned P2B :1;
[; ;pic18f45k22.h: 7159: unsigned P2C :1;
[; ;pic18f45k22.h: 7160: unsigned P2D :1;
[; ;pic18f45k22.h: 7161: unsigned P1B :1;
[; ;pic18f45k22.h: 7162: unsigned P1C :1;
[; ;pic18f45k22.h: 7163: unsigned P1D :1;
[; ;pic18f45k22.h: 7164: };
[; ;pic18f45k22.h: 7165: struct {
[; ;pic18f45k22.h: 7166: unsigned :1;
[; ;pic18f45k22.h: 7167: unsigned CCP4 :1;
[; ;pic18f45k22.h: 7168: unsigned :4;
[; ;pic18f45k22.h: 7169: unsigned TX2 :1;
[; ;pic18f45k22.h: 7170: unsigned RX2 :1;
[; ;pic18f45k22.h: 7171: };
[; ;pic18f45k22.h: 7172: struct {
[; ;pic18f45k22.h: 7173: unsigned :3;
[; ;pic18f45k22.h: 7174: unsigned NOT_SS2 :1;
[; ;pic18f45k22.h: 7175: };
[; ;pic18f45k22.h: 7176: struct {
[; ;pic18f45k22.h: 7177: unsigned SCK2 :1;
[; ;pic18f45k22.h: 7178: unsigned SDI2 :1;
[; ;pic18f45k22.h: 7179: unsigned :1;
[; ;pic18f45k22.h: 7180: unsigned nSS2 :1;
[; ;pic18f45k22.h: 7181: unsigned SDO2 :1;
[; ;pic18f45k22.h: 7182: unsigned :1;
[; ;pic18f45k22.h: 7183: unsigned CK2 :1;
[; ;pic18f45k22.h: 7184: unsigned DT2 :1;
[; ;pic18f45k22.h: 7185: };
[; ;pic18f45k22.h: 7186: struct {
[; ;pic18f45k22.h: 7187: unsigned SCL2 :1;
[; ;pic18f45k22.h: 7188: unsigned SDA2 :1;
[; ;pic18f45k22.h: 7189: unsigned :1;
[; ;pic18f45k22.h: 7190: unsigned SS2 :1;
[; ;pic18f45k22.h: 7191: };
[; ;pic18f45k22.h: 7192: struct {
[; ;pic18f45k22.h: 7193: unsigned AN20 :1;
[; ;pic18f45k22.h: 7194: unsigned AN21 :1;
[; ;pic18f45k22.h: 7195: unsigned AN22 :1;
[; ;pic18f45k22.h: 7196: unsigned AN23 :1;
[; ;pic18f45k22.h: 7197: unsigned AN24 :1;
[; ;pic18f45k22.h: 7198: unsigned AN25 :1;
[; ;pic18f45k22.h: 7199: unsigned AN26 :1;
[; ;pic18f45k22.h: 7200: unsigned AN27 :1;
[; ;pic18f45k22.h: 7201: };
[; ;pic18f45k22.h: 7202: } PORTDbits_t;
[; ;pic18f45k22.h: 7203: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f45k22.h: 7383: extern volatile unsigned char PORTE @ 0xF84;
"7385
[; ;pic18f45k22.h: 7385: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f45k22.h: 7388: typedef union {
[; ;pic18f45k22.h: 7389: struct {
[; ;pic18f45k22.h: 7390: unsigned RE0 :1;
[; ;pic18f45k22.h: 7391: unsigned RE1 :1;
[; ;pic18f45k22.h: 7392: unsigned RE2 :1;
[; ;pic18f45k22.h: 7393: unsigned RE3 :1;
[; ;pic18f45k22.h: 7394: };
[; ;pic18f45k22.h: 7395: struct {
[; ;pic18f45k22.h: 7396: unsigned AN5 :1;
[; ;pic18f45k22.h: 7397: unsigned AN6 :1;
[; ;pic18f45k22.h: 7398: unsigned AN7 :1;
[; ;pic18f45k22.h: 7399: unsigned MCLR :1;
[; ;pic18f45k22.h: 7400: };
[; ;pic18f45k22.h: 7401: struct {
[; ;pic18f45k22.h: 7402: unsigned :3;
[; ;pic18f45k22.h: 7403: unsigned NOT_MCLR :1;
[; ;pic18f45k22.h: 7404: };
[; ;pic18f45k22.h: 7405: struct {
[; ;pic18f45k22.h: 7406: unsigned P3A :1;
[; ;pic18f45k22.h: 7407: unsigned P3B :1;
[; ;pic18f45k22.h: 7408: unsigned CCP5 :1;
[; ;pic18f45k22.h: 7409: unsigned nMCLR :1;
[; ;pic18f45k22.h: 7410: };
[; ;pic18f45k22.h: 7411: struct {
[; ;pic18f45k22.h: 7412: unsigned CCP3 :1;
[; ;pic18f45k22.h: 7413: unsigned :2;
[; ;pic18f45k22.h: 7414: unsigned VPP :1;
[; ;pic18f45k22.h: 7415: };
[; ;pic18f45k22.h: 7416: struct {
[; ;pic18f45k22.h: 7417: unsigned PD2 :1;
[; ;pic18f45k22.h: 7418: unsigned PC2 :1;
[; ;pic18f45k22.h: 7419: unsigned CCP10 :1;
[; ;pic18f45k22.h: 7420: unsigned CCP9E :1;
[; ;pic18f45k22.h: 7421: };
[; ;pic18f45k22.h: 7422: struct {
[; ;pic18f45k22.h: 7423: unsigned RDE :1;
[; ;pic18f45k22.h: 7424: unsigned WRE :1;
[; ;pic18f45k22.h: 7425: unsigned CS :1;
[; ;pic18f45k22.h: 7426: unsigned PC3E :1;
[; ;pic18f45k22.h: 7427: };
[; ;pic18f45k22.h: 7428: struct {
[; ;pic18f45k22.h: 7429: unsigned :2;
[; ;pic18f45k22.h: 7430: unsigned PB2 :1;
[; ;pic18f45k22.h: 7431: };
[; ;pic18f45k22.h: 7432: } PORTEbits_t;
[; ;pic18f45k22.h: 7433: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f45k22.h: 7558: extern volatile unsigned char LATA @ 0xF89;
"7560
[; ;pic18f45k22.h: 7560: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f45k22.h: 7563: typedef union {
[; ;pic18f45k22.h: 7564: struct {
[; ;pic18f45k22.h: 7565: unsigned LATA0 :1;
[; ;pic18f45k22.h: 7566: unsigned LATA1 :1;
[; ;pic18f45k22.h: 7567: unsigned LATA2 :1;
[; ;pic18f45k22.h: 7568: unsigned LATA3 :1;
[; ;pic18f45k22.h: 7569: unsigned LATA4 :1;
[; ;pic18f45k22.h: 7570: unsigned LATA5 :1;
[; ;pic18f45k22.h: 7571: unsigned LATA6 :1;
[; ;pic18f45k22.h: 7572: unsigned LATA7 :1;
[; ;pic18f45k22.h: 7573: };
[; ;pic18f45k22.h: 7574: struct {
[; ;pic18f45k22.h: 7575: unsigned LA0 :1;
[; ;pic18f45k22.h: 7576: unsigned LA1 :1;
[; ;pic18f45k22.h: 7577: unsigned LA2 :1;
[; ;pic18f45k22.h: 7578: unsigned LA3 :1;
[; ;pic18f45k22.h: 7579: unsigned LA4 :1;
[; ;pic18f45k22.h: 7580: unsigned LA5 :1;
[; ;pic18f45k22.h: 7581: unsigned LA6 :1;
[; ;pic18f45k22.h: 7582: unsigned LA7 :1;
[; ;pic18f45k22.h: 7583: };
[; ;pic18f45k22.h: 7584: } LATAbits_t;
[; ;pic18f45k22.h: 7585: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f45k22.h: 7670: extern volatile unsigned char LATB @ 0xF8A;
"7672
[; ;pic18f45k22.h: 7672: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f45k22.h: 7675: typedef union {
[; ;pic18f45k22.h: 7676: struct {
[; ;pic18f45k22.h: 7677: unsigned LATB0 :1;
[; ;pic18f45k22.h: 7678: unsigned LATB1 :1;
[; ;pic18f45k22.h: 7679: unsigned LATB2 :1;
[; ;pic18f45k22.h: 7680: unsigned LATB3 :1;
[; ;pic18f45k22.h: 7681: unsigned LATB4 :1;
[; ;pic18f45k22.h: 7682: unsigned LATB5 :1;
[; ;pic18f45k22.h: 7683: unsigned LATB6 :1;
[; ;pic18f45k22.h: 7684: unsigned LATB7 :1;
[; ;pic18f45k22.h: 7685: };
[; ;pic18f45k22.h: 7686: struct {
[; ;pic18f45k22.h: 7687: unsigned LB0 :1;
[; ;pic18f45k22.h: 7688: unsigned LB1 :1;
[; ;pic18f45k22.h: 7689: unsigned LB2 :1;
[; ;pic18f45k22.h: 7690: unsigned LB3 :1;
[; ;pic18f45k22.h: 7691: unsigned LB4 :1;
[; ;pic18f45k22.h: 7692: unsigned LB5 :1;
[; ;pic18f45k22.h: 7693: unsigned LB6 :1;
[; ;pic18f45k22.h: 7694: unsigned LB7 :1;
[; ;pic18f45k22.h: 7695: };
[; ;pic18f45k22.h: 7696: } LATBbits_t;
[; ;pic18f45k22.h: 7697: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f45k22.h: 7782: extern volatile unsigned char LATC @ 0xF8B;
"7784
[; ;pic18f45k22.h: 7784: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f45k22.h: 7787: typedef union {
[; ;pic18f45k22.h: 7788: struct {
[; ;pic18f45k22.h: 7789: unsigned LATC0 :1;
[; ;pic18f45k22.h: 7790: unsigned LATC1 :1;
[; ;pic18f45k22.h: 7791: unsigned LATC2 :1;
[; ;pic18f45k22.h: 7792: unsigned LATC3 :1;
[; ;pic18f45k22.h: 7793: unsigned LATC4 :1;
[; ;pic18f45k22.h: 7794: unsigned LATC5 :1;
[; ;pic18f45k22.h: 7795: unsigned LATC6 :1;
[; ;pic18f45k22.h: 7796: unsigned LATC7 :1;
[; ;pic18f45k22.h: 7797: };
[; ;pic18f45k22.h: 7798: struct {
[; ;pic18f45k22.h: 7799: unsigned LC0 :1;
[; ;pic18f45k22.h: 7800: unsigned LC1 :1;
[; ;pic18f45k22.h: 7801: unsigned LC2 :1;
[; ;pic18f45k22.h: 7802: unsigned LC3 :1;
[; ;pic18f45k22.h: 7803: unsigned LC4 :1;
[; ;pic18f45k22.h: 7804: unsigned LC5 :1;
[; ;pic18f45k22.h: 7805: unsigned LC6 :1;
[; ;pic18f45k22.h: 7806: unsigned LC7 :1;
[; ;pic18f45k22.h: 7807: };
[; ;pic18f45k22.h: 7808: } LATCbits_t;
[; ;pic18f45k22.h: 7809: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f45k22.h: 7894: extern volatile unsigned char LATD @ 0xF8C;
"7896
[; ;pic18f45k22.h: 7896: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f45k22.h: 7899: typedef union {
[; ;pic18f45k22.h: 7900: struct {
[; ;pic18f45k22.h: 7901: unsigned LATD0 :1;
[; ;pic18f45k22.h: 7902: unsigned LATD1 :1;
[; ;pic18f45k22.h: 7903: unsigned LATD2 :1;
[; ;pic18f45k22.h: 7904: unsigned LATD3 :1;
[; ;pic18f45k22.h: 7905: unsigned LATD4 :1;
[; ;pic18f45k22.h: 7906: unsigned LATD5 :1;
[; ;pic18f45k22.h: 7907: unsigned LATD6 :1;
[; ;pic18f45k22.h: 7908: unsigned LATD7 :1;
[; ;pic18f45k22.h: 7909: };
[; ;pic18f45k22.h: 7910: struct {
[; ;pic18f45k22.h: 7911: unsigned LD0 :1;
[; ;pic18f45k22.h: 7912: unsigned LD1 :1;
[; ;pic18f45k22.h: 7913: unsigned LD2 :1;
[; ;pic18f45k22.h: 7914: unsigned LD3 :1;
[; ;pic18f45k22.h: 7915: unsigned LD4 :1;
[; ;pic18f45k22.h: 7916: unsigned LD5 :1;
[; ;pic18f45k22.h: 7917: unsigned LD6 :1;
[; ;pic18f45k22.h: 7918: unsigned LD7 :1;
[; ;pic18f45k22.h: 7919: };
[; ;pic18f45k22.h: 7920: } LATDbits_t;
[; ;pic18f45k22.h: 7921: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f45k22.h: 8006: extern volatile unsigned char LATE @ 0xF8D;
"8008
[; ;pic18f45k22.h: 8008: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f45k22.h: 8011: typedef union {
[; ;pic18f45k22.h: 8012: struct {
[; ;pic18f45k22.h: 8013: unsigned LATE0 :1;
[; ;pic18f45k22.h: 8014: unsigned LATE1 :1;
[; ;pic18f45k22.h: 8015: unsigned LATE2 :1;
[; ;pic18f45k22.h: 8016: };
[; ;pic18f45k22.h: 8017: struct {
[; ;pic18f45k22.h: 8018: unsigned LE0 :1;
[; ;pic18f45k22.h: 8019: unsigned LE1 :1;
[; ;pic18f45k22.h: 8020: unsigned LE2 :1;
[; ;pic18f45k22.h: 8021: };
[; ;pic18f45k22.h: 8022: } LATEbits_t;
[; ;pic18f45k22.h: 8023: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f45k22.h: 8058: extern volatile unsigned char TRISA @ 0xF92;
"8060
[; ;pic18f45k22.h: 8060: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f45k22.h: 8063: extern volatile unsigned char DDRA @ 0xF92;
"8065
[; ;pic18f45k22.h: 8065: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f45k22.h: 8068: typedef union {
[; ;pic18f45k22.h: 8069: struct {
[; ;pic18f45k22.h: 8070: unsigned TRISA0 :1;
[; ;pic18f45k22.h: 8071: unsigned TRISA1 :1;
[; ;pic18f45k22.h: 8072: unsigned TRISA2 :1;
[; ;pic18f45k22.h: 8073: unsigned TRISA3 :1;
[; ;pic18f45k22.h: 8074: unsigned TRISA4 :1;
[; ;pic18f45k22.h: 8075: unsigned TRISA5 :1;
[; ;pic18f45k22.h: 8076: unsigned TRISA6 :1;
[; ;pic18f45k22.h: 8077: unsigned TRISA7 :1;
[; ;pic18f45k22.h: 8078: };
[; ;pic18f45k22.h: 8079: struct {
[; ;pic18f45k22.h: 8080: unsigned RA0 :1;
[; ;pic18f45k22.h: 8081: unsigned RA1 :1;
[; ;pic18f45k22.h: 8082: unsigned RA2 :1;
[; ;pic18f45k22.h: 8083: unsigned RA3 :1;
[; ;pic18f45k22.h: 8084: unsigned RA4 :1;
[; ;pic18f45k22.h: 8085: unsigned RA5 :1;
[; ;pic18f45k22.h: 8086: unsigned RA6 :1;
[; ;pic18f45k22.h: 8087: unsigned RA7 :1;
[; ;pic18f45k22.h: 8088: };
[; ;pic18f45k22.h: 8089: } TRISAbits_t;
[; ;pic18f45k22.h: 8090: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f45k22.h: 8173: typedef union {
[; ;pic18f45k22.h: 8174: struct {
[; ;pic18f45k22.h: 8175: unsigned TRISA0 :1;
[; ;pic18f45k22.h: 8176: unsigned TRISA1 :1;
[; ;pic18f45k22.h: 8177: unsigned TRISA2 :1;
[; ;pic18f45k22.h: 8178: unsigned TRISA3 :1;
[; ;pic18f45k22.h: 8179: unsigned TRISA4 :1;
[; ;pic18f45k22.h: 8180: unsigned TRISA5 :1;
[; ;pic18f45k22.h: 8181: unsigned TRISA6 :1;
[; ;pic18f45k22.h: 8182: unsigned TRISA7 :1;
[; ;pic18f45k22.h: 8183: };
[; ;pic18f45k22.h: 8184: struct {
[; ;pic18f45k22.h: 8185: unsigned RA0 :1;
[; ;pic18f45k22.h: 8186: unsigned RA1 :1;
[; ;pic18f45k22.h: 8187: unsigned RA2 :1;
[; ;pic18f45k22.h: 8188: unsigned RA3 :1;
[; ;pic18f45k22.h: 8189: unsigned RA4 :1;
[; ;pic18f45k22.h: 8190: unsigned RA5 :1;
[; ;pic18f45k22.h: 8191: unsigned RA6 :1;
[; ;pic18f45k22.h: 8192: unsigned RA7 :1;
[; ;pic18f45k22.h: 8193: };
[; ;pic18f45k22.h: 8194: } DDRAbits_t;
[; ;pic18f45k22.h: 8195: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f45k22.h: 8280: extern volatile unsigned char TRISB @ 0xF93;
"8282
[; ;pic18f45k22.h: 8282: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f45k22.h: 8285: extern volatile unsigned char DDRB @ 0xF93;
"8287
[; ;pic18f45k22.h: 8287: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f45k22.h: 8290: typedef union {
[; ;pic18f45k22.h: 8291: struct {
[; ;pic18f45k22.h: 8292: unsigned TRISB0 :1;
[; ;pic18f45k22.h: 8293: unsigned TRISB1 :1;
[; ;pic18f45k22.h: 8294: unsigned TRISB2 :1;
[; ;pic18f45k22.h: 8295: unsigned TRISB3 :1;
[; ;pic18f45k22.h: 8296: unsigned TRISB4 :1;
[; ;pic18f45k22.h: 8297: unsigned TRISB5 :1;
[; ;pic18f45k22.h: 8298: unsigned TRISB6 :1;
[; ;pic18f45k22.h: 8299: unsigned TRISB7 :1;
[; ;pic18f45k22.h: 8300: };
[; ;pic18f45k22.h: 8301: struct {
[; ;pic18f45k22.h: 8302: unsigned RB0 :1;
[; ;pic18f45k22.h: 8303: unsigned RB1 :1;
[; ;pic18f45k22.h: 8304: unsigned RB2 :1;
[; ;pic18f45k22.h: 8305: unsigned RB3 :1;
[; ;pic18f45k22.h: 8306: unsigned RB4 :1;
[; ;pic18f45k22.h: 8307: unsigned RB5 :1;
[; ;pic18f45k22.h: 8308: unsigned RB6 :1;
[; ;pic18f45k22.h: 8309: unsigned RB7 :1;
[; ;pic18f45k22.h: 8310: };
[; ;pic18f45k22.h: 8311: } TRISBbits_t;
[; ;pic18f45k22.h: 8312: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f45k22.h: 8395: typedef union {
[; ;pic18f45k22.h: 8396: struct {
[; ;pic18f45k22.h: 8397: unsigned TRISB0 :1;
[; ;pic18f45k22.h: 8398: unsigned TRISB1 :1;
[; ;pic18f45k22.h: 8399: unsigned TRISB2 :1;
[; ;pic18f45k22.h: 8400: unsigned TRISB3 :1;
[; ;pic18f45k22.h: 8401: unsigned TRISB4 :1;
[; ;pic18f45k22.h: 8402: unsigned TRISB5 :1;
[; ;pic18f45k22.h: 8403: unsigned TRISB6 :1;
[; ;pic18f45k22.h: 8404: unsigned TRISB7 :1;
[; ;pic18f45k22.h: 8405: };
[; ;pic18f45k22.h: 8406: struct {
[; ;pic18f45k22.h: 8407: unsigned RB0 :1;
[; ;pic18f45k22.h: 8408: unsigned RB1 :1;
[; ;pic18f45k22.h: 8409: unsigned RB2 :1;
[; ;pic18f45k22.h: 8410: unsigned RB3 :1;
[; ;pic18f45k22.h: 8411: unsigned RB4 :1;
[; ;pic18f45k22.h: 8412: unsigned RB5 :1;
[; ;pic18f45k22.h: 8413: unsigned RB6 :1;
[; ;pic18f45k22.h: 8414: unsigned RB7 :1;
[; ;pic18f45k22.h: 8415: };
[; ;pic18f45k22.h: 8416: } DDRBbits_t;
[; ;pic18f45k22.h: 8417: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f45k22.h: 8502: extern volatile unsigned char TRISC @ 0xF94;
"8504
[; ;pic18f45k22.h: 8504: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f45k22.h: 8507: extern volatile unsigned char DDRC @ 0xF94;
"8509
[; ;pic18f45k22.h: 8509: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f45k22.h: 8512: typedef union {
[; ;pic18f45k22.h: 8513: struct {
[; ;pic18f45k22.h: 8514: unsigned TRISC0 :1;
[; ;pic18f45k22.h: 8515: unsigned TRISC1 :1;
[; ;pic18f45k22.h: 8516: unsigned TRISC2 :1;
[; ;pic18f45k22.h: 8517: unsigned TRISC3 :1;
[; ;pic18f45k22.h: 8518: unsigned TRISC4 :1;
[; ;pic18f45k22.h: 8519: unsigned TRISC5 :1;
[; ;pic18f45k22.h: 8520: unsigned TRISC6 :1;
[; ;pic18f45k22.h: 8521: unsigned TRISC7 :1;
[; ;pic18f45k22.h: 8522: };
[; ;pic18f45k22.h: 8523: struct {
[; ;pic18f45k22.h: 8524: unsigned RC0 :1;
[; ;pic18f45k22.h: 8525: unsigned RC1 :1;
[; ;pic18f45k22.h: 8526: unsigned RC2 :1;
[; ;pic18f45k22.h: 8527: unsigned RC3 :1;
[; ;pic18f45k22.h: 8528: unsigned RC4 :1;
[; ;pic18f45k22.h: 8529: unsigned RC5 :1;
[; ;pic18f45k22.h: 8530: unsigned RC6 :1;
[; ;pic18f45k22.h: 8531: unsigned RC7 :1;
[; ;pic18f45k22.h: 8532: };
[; ;pic18f45k22.h: 8533: } TRISCbits_t;
[; ;pic18f45k22.h: 8534: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f45k22.h: 8617: typedef union {
[; ;pic18f45k22.h: 8618: struct {
[; ;pic18f45k22.h: 8619: unsigned TRISC0 :1;
[; ;pic18f45k22.h: 8620: unsigned TRISC1 :1;
[; ;pic18f45k22.h: 8621: unsigned TRISC2 :1;
[; ;pic18f45k22.h: 8622: unsigned TRISC3 :1;
[; ;pic18f45k22.h: 8623: unsigned TRISC4 :1;
[; ;pic18f45k22.h: 8624: unsigned TRISC5 :1;
[; ;pic18f45k22.h: 8625: unsigned TRISC6 :1;
[; ;pic18f45k22.h: 8626: unsigned TRISC7 :1;
[; ;pic18f45k22.h: 8627: };
[; ;pic18f45k22.h: 8628: struct {
[; ;pic18f45k22.h: 8629: unsigned RC0 :1;
[; ;pic18f45k22.h: 8630: unsigned RC1 :1;
[; ;pic18f45k22.h: 8631: unsigned RC2 :1;
[; ;pic18f45k22.h: 8632: unsigned RC3 :1;
[; ;pic18f45k22.h: 8633: unsigned RC4 :1;
[; ;pic18f45k22.h: 8634: unsigned RC5 :1;
[; ;pic18f45k22.h: 8635: unsigned RC6 :1;
[; ;pic18f45k22.h: 8636: unsigned RC7 :1;
[; ;pic18f45k22.h: 8637: };
[; ;pic18f45k22.h: 8638: } DDRCbits_t;
[; ;pic18f45k22.h: 8639: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f45k22.h: 8724: extern volatile unsigned char TRISD @ 0xF95;
"8726
[; ;pic18f45k22.h: 8726: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f45k22.h: 8729: extern volatile unsigned char DDRD @ 0xF95;
"8731
[; ;pic18f45k22.h: 8731: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f45k22.h: 8734: typedef union {
[; ;pic18f45k22.h: 8735: struct {
[; ;pic18f45k22.h: 8736: unsigned TRISD0 :1;
[; ;pic18f45k22.h: 8737: unsigned TRISD1 :1;
[; ;pic18f45k22.h: 8738: unsigned TRISD2 :1;
[; ;pic18f45k22.h: 8739: unsigned TRISD3 :1;
[; ;pic18f45k22.h: 8740: unsigned TRISD4 :1;
[; ;pic18f45k22.h: 8741: unsigned TRISD5 :1;
[; ;pic18f45k22.h: 8742: unsigned TRISD6 :1;
[; ;pic18f45k22.h: 8743: unsigned TRISD7 :1;
[; ;pic18f45k22.h: 8744: };
[; ;pic18f45k22.h: 8745: struct {
[; ;pic18f45k22.h: 8746: unsigned RD0 :1;
[; ;pic18f45k22.h: 8747: unsigned RD1 :1;
[; ;pic18f45k22.h: 8748: unsigned RD2 :1;
[; ;pic18f45k22.h: 8749: unsigned RD3 :1;
[; ;pic18f45k22.h: 8750: unsigned RD4 :1;
[; ;pic18f45k22.h: 8751: unsigned RD5 :1;
[; ;pic18f45k22.h: 8752: unsigned RD6 :1;
[; ;pic18f45k22.h: 8753: unsigned RD7 :1;
[; ;pic18f45k22.h: 8754: };
[; ;pic18f45k22.h: 8755: } TRISDbits_t;
[; ;pic18f45k22.h: 8756: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f45k22.h: 8839: typedef union {
[; ;pic18f45k22.h: 8840: struct {
[; ;pic18f45k22.h: 8841: unsigned TRISD0 :1;
[; ;pic18f45k22.h: 8842: unsigned TRISD1 :1;
[; ;pic18f45k22.h: 8843: unsigned TRISD2 :1;
[; ;pic18f45k22.h: 8844: unsigned TRISD3 :1;
[; ;pic18f45k22.h: 8845: unsigned TRISD4 :1;
[; ;pic18f45k22.h: 8846: unsigned TRISD5 :1;
[; ;pic18f45k22.h: 8847: unsigned TRISD6 :1;
[; ;pic18f45k22.h: 8848: unsigned TRISD7 :1;
[; ;pic18f45k22.h: 8849: };
[; ;pic18f45k22.h: 8850: struct {
[; ;pic18f45k22.h: 8851: unsigned RD0 :1;
[; ;pic18f45k22.h: 8852: unsigned RD1 :1;
[; ;pic18f45k22.h: 8853: unsigned RD2 :1;
[; ;pic18f45k22.h: 8854: unsigned RD3 :1;
[; ;pic18f45k22.h: 8855: unsigned RD4 :1;
[; ;pic18f45k22.h: 8856: unsigned RD5 :1;
[; ;pic18f45k22.h: 8857: unsigned RD6 :1;
[; ;pic18f45k22.h: 8858: unsigned RD7 :1;
[; ;pic18f45k22.h: 8859: };
[; ;pic18f45k22.h: 8860: } DDRDbits_t;
[; ;pic18f45k22.h: 8861: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f45k22.h: 8946: extern volatile unsigned char TRISE @ 0xF96;
"8948
[; ;pic18f45k22.h: 8948: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f45k22.h: 8951: extern volatile unsigned char DDRE @ 0xF96;
"8953
[; ;pic18f45k22.h: 8953: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f45k22.h: 8956: typedef union {
[; ;pic18f45k22.h: 8957: struct {
[; ;pic18f45k22.h: 8958: unsigned TRISE0 :1;
[; ;pic18f45k22.h: 8959: unsigned TRISE1 :1;
[; ;pic18f45k22.h: 8960: unsigned TRISE2 :1;
[; ;pic18f45k22.h: 8961: unsigned :4;
[; ;pic18f45k22.h: 8962: unsigned WPUE3 :1;
[; ;pic18f45k22.h: 8963: };
[; ;pic18f45k22.h: 8964: struct {
[; ;pic18f45k22.h: 8965: unsigned RE0 :1;
[; ;pic18f45k22.h: 8966: unsigned RE1 :1;
[; ;pic18f45k22.h: 8967: unsigned RE2 :1;
[; ;pic18f45k22.h: 8968: };
[; ;pic18f45k22.h: 8969: } TRISEbits_t;
[; ;pic18f45k22.h: 8970: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f45k22.h: 9008: typedef union {
[; ;pic18f45k22.h: 9009: struct {
[; ;pic18f45k22.h: 9010: unsigned TRISE0 :1;
[; ;pic18f45k22.h: 9011: unsigned TRISE1 :1;
[; ;pic18f45k22.h: 9012: unsigned TRISE2 :1;
[; ;pic18f45k22.h: 9013: unsigned :4;
[; ;pic18f45k22.h: 9014: unsigned WPUE3 :1;
[; ;pic18f45k22.h: 9015: };
[; ;pic18f45k22.h: 9016: struct {
[; ;pic18f45k22.h: 9017: unsigned RE0 :1;
[; ;pic18f45k22.h: 9018: unsigned RE1 :1;
[; ;pic18f45k22.h: 9019: unsigned RE2 :1;
[; ;pic18f45k22.h: 9020: };
[; ;pic18f45k22.h: 9021: } DDREbits_t;
[; ;pic18f45k22.h: 9022: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f45k22.h: 9062: extern volatile unsigned char OSCTUNE @ 0xF9B;
"9064
[; ;pic18f45k22.h: 9064: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f45k22.h: 9067: typedef union {
[; ;pic18f45k22.h: 9068: struct {
[; ;pic18f45k22.h: 9069: unsigned TUN :6;
[; ;pic18f45k22.h: 9070: unsigned PLLEN :1;
[; ;pic18f45k22.h: 9071: unsigned INTSRC :1;
[; ;pic18f45k22.h: 9072: };
[; ;pic18f45k22.h: 9073: struct {
[; ;pic18f45k22.h: 9074: unsigned TUN0 :1;
[; ;pic18f45k22.h: 9075: unsigned TUN1 :1;
[; ;pic18f45k22.h: 9076: unsigned TUN2 :1;
[; ;pic18f45k22.h: 9077: unsigned TUN3 :1;
[; ;pic18f45k22.h: 9078: unsigned TUN4 :1;
[; ;pic18f45k22.h: 9079: unsigned TUN5 :1;
[; ;pic18f45k22.h: 9080: };
[; ;pic18f45k22.h: 9081: } OSCTUNEbits_t;
[; ;pic18f45k22.h: 9082: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f45k22.h: 9132: extern volatile unsigned char HLVDCON @ 0xF9C;
"9134
[; ;pic18f45k22.h: 9134: asm("HLVDCON equ 0F9Ch");
[; <" HLVDCON equ 0F9Ch ;# ">
[; ;pic18f45k22.h: 9137: extern volatile unsigned char LVDCON @ 0xF9C;
"9139
[; ;pic18f45k22.h: 9139: asm("LVDCON equ 0F9Ch");
[; <" LVDCON equ 0F9Ch ;# ">
[; ;pic18f45k22.h: 9142: typedef union {
[; ;pic18f45k22.h: 9143: struct {
[; ;pic18f45k22.h: 9144: unsigned HLVDL :4;
[; ;pic18f45k22.h: 9145: unsigned HLVDEN :1;
[; ;pic18f45k22.h: 9146: unsigned IRVST :1;
[; ;pic18f45k22.h: 9147: unsigned BGVST :1;
[; ;pic18f45k22.h: 9148: unsigned VDIRMAG :1;
[; ;pic18f45k22.h: 9149: };
[; ;pic18f45k22.h: 9150: struct {
[; ;pic18f45k22.h: 9151: unsigned HLVDL0 :1;
[; ;pic18f45k22.h: 9152: unsigned HLVDL1 :1;
[; ;pic18f45k22.h: 9153: unsigned HLVDL2 :1;
[; ;pic18f45k22.h: 9154: unsigned HLVDL3 :1;
[; ;pic18f45k22.h: 9155: };
[; ;pic18f45k22.h: 9156: struct {
[; ;pic18f45k22.h: 9157: unsigned LVDL0 :1;
[; ;pic18f45k22.h: 9158: unsigned LVDL1 :1;
[; ;pic18f45k22.h: 9159: unsigned LVDL2 :1;
[; ;pic18f45k22.h: 9160: unsigned LVDL3 :1;
[; ;pic18f45k22.h: 9161: unsigned LVDEN :1;
[; ;pic18f45k22.h: 9162: unsigned IVRST :1;
[; ;pic18f45k22.h: 9163: };
[; ;pic18f45k22.h: 9164: struct {
[; ;pic18f45k22.h: 9165: unsigned LVV0 :1;
[; ;pic18f45k22.h: 9166: unsigned LVV1 :1;
[; ;pic18f45k22.h: 9167: unsigned LVV2 :1;
[; ;pic18f45k22.h: 9168: unsigned LVV3 :1;
[; ;pic18f45k22.h: 9169: unsigned :1;
[; ;pic18f45k22.h: 9170: unsigned BGST :1;
[; ;pic18f45k22.h: 9171: };
[; ;pic18f45k22.h: 9172: } HLVDCONbits_t;
[; ;pic18f45k22.h: 9173: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF9C;
[; ;pic18f45k22.h: 9276: typedef union {
[; ;pic18f45k22.h: 9277: struct {
[; ;pic18f45k22.h: 9278: unsigned HLVDL :4;
[; ;pic18f45k22.h: 9279: unsigned HLVDEN :1;
[; ;pic18f45k22.h: 9280: unsigned IRVST :1;
[; ;pic18f45k22.h: 9281: unsigned BGVST :1;
[; ;pic18f45k22.h: 9282: unsigned VDIRMAG :1;
[; ;pic18f45k22.h: 9283: };
[; ;pic18f45k22.h: 9284: struct {
[; ;pic18f45k22.h: 9285: unsigned HLVDL0 :1;
[; ;pic18f45k22.h: 9286: unsigned HLVDL1 :1;
[; ;pic18f45k22.h: 9287: unsigned HLVDL2 :1;
[; ;pic18f45k22.h: 9288: unsigned HLVDL3 :1;
[; ;pic18f45k22.h: 9289: };
[; ;pic18f45k22.h: 9290: struct {
[; ;pic18f45k22.h: 9291: unsigned LVDL0 :1;
[; ;pic18f45k22.h: 9292: unsigned LVDL1 :1;
[; ;pic18f45k22.h: 9293: unsigned LVDL2 :1;
[; ;pic18f45k22.h: 9294: unsigned LVDL3 :1;
[; ;pic18f45k22.h: 9295: unsigned LVDEN :1;
[; ;pic18f45k22.h: 9296: unsigned IVRST :1;
[; ;pic18f45k22.h: 9297: };
[; ;pic18f45k22.h: 9298: struct {
[; ;pic18f45k22.h: 9299: unsigned LVV0 :1;
[; ;pic18f45k22.h: 9300: unsigned LVV1 :1;
[; ;pic18f45k22.h: 9301: unsigned LVV2 :1;
[; ;pic18f45k22.h: 9302: unsigned LVV3 :1;
[; ;pic18f45k22.h: 9303: unsigned :1;
[; ;pic18f45k22.h: 9304: unsigned BGST :1;
[; ;pic18f45k22.h: 9305: };
[; ;pic18f45k22.h: 9306: } LVDCONbits_t;
[; ;pic18f45k22.h: 9307: extern volatile LVDCONbits_t LVDCONbits @ 0xF9C;
[; ;pic18f45k22.h: 9412: extern volatile unsigned char PIE1 @ 0xF9D;
"9414
[; ;pic18f45k22.h: 9414: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f45k22.h: 9417: typedef union {
[; ;pic18f45k22.h: 9418: struct {
[; ;pic18f45k22.h: 9419: unsigned TMR1IE :1;
[; ;pic18f45k22.h: 9420: unsigned TMR2IE :1;
[; ;pic18f45k22.h: 9421: unsigned CCP1IE :1;
[; ;pic18f45k22.h: 9422: unsigned SSP1IE :1;
[; ;pic18f45k22.h: 9423: unsigned TX1IE :1;
[; ;pic18f45k22.h: 9424: unsigned RC1IE :1;
[; ;pic18f45k22.h: 9425: unsigned ADIE :1;
[; ;pic18f45k22.h: 9426: };
[; ;pic18f45k22.h: 9427: struct {
[; ;pic18f45k22.h: 9428: unsigned :3;
[; ;pic18f45k22.h: 9429: unsigned SSPIE :1;
[; ;pic18f45k22.h: 9430: unsigned TXIE :1;
[; ;pic18f45k22.h: 9431: unsigned RCIE :1;
[; ;pic18f45k22.h: 9432: };
[; ;pic18f45k22.h: 9433: } PIE1bits_t;
[; ;pic18f45k22.h: 9434: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f45k22.h: 9489: extern volatile unsigned char PIR1 @ 0xF9E;
"9491
[; ;pic18f45k22.h: 9491: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f45k22.h: 9494: typedef union {
[; ;pic18f45k22.h: 9495: struct {
[; ;pic18f45k22.h: 9496: unsigned TMR1IF :1;
[; ;pic18f45k22.h: 9497: unsigned TMR2IF :1;
[; ;pic18f45k22.h: 9498: unsigned CCP1IF :1;
[; ;pic18f45k22.h: 9499: unsigned SSP1IF :1;
[; ;pic18f45k22.h: 9500: unsigned TX1IF :1;
[; ;pic18f45k22.h: 9501: unsigned RC1IF :1;
[; ;pic18f45k22.h: 9502: unsigned ADIF :1;
[; ;pic18f45k22.h: 9503: };
[; ;pic18f45k22.h: 9504: struct {
[; ;pic18f45k22.h: 9505: unsigned :3;
[; ;pic18f45k22.h: 9506: unsigned SSPIF :1;
[; ;pic18f45k22.h: 9507: unsigned TXIF :1;
[; ;pic18f45k22.h: 9508: unsigned RCIF :1;
[; ;pic18f45k22.h: 9509: };
[; ;pic18f45k22.h: 9510: } PIR1bits_t;
[; ;pic18f45k22.h: 9511: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f45k22.h: 9566: extern volatile unsigned char IPR1 @ 0xF9F;
"9568
[; ;pic18f45k22.h: 9568: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f45k22.h: 9571: typedef union {
[; ;pic18f45k22.h: 9572: struct {
[; ;pic18f45k22.h: 9573: unsigned TMR1IP :1;
[; ;pic18f45k22.h: 9574: unsigned TMR2IP :1;
[; ;pic18f45k22.h: 9575: unsigned CCP1IP :1;
[; ;pic18f45k22.h: 9576: unsigned SSP1IP :1;
[; ;pic18f45k22.h: 9577: unsigned TX1IP :1;
[; ;pic18f45k22.h: 9578: unsigned RC1IP :1;
[; ;pic18f45k22.h: 9579: unsigned ADIP :1;
[; ;pic18f45k22.h: 9580: };
[; ;pic18f45k22.h: 9581: struct {
[; ;pic18f45k22.h: 9582: unsigned :3;
[; ;pic18f45k22.h: 9583: unsigned SSPIP :1;
[; ;pic18f45k22.h: 9584: unsigned TXIP :1;
[; ;pic18f45k22.h: 9585: unsigned RCIP :1;
[; ;pic18f45k22.h: 9586: };
[; ;pic18f45k22.h: 9587: } IPR1bits_t;
[; ;pic18f45k22.h: 9588: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f45k22.h: 9643: extern volatile unsigned char PIE2 @ 0xFA0;
"9645
[; ;pic18f45k22.h: 9645: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f45k22.h: 9648: typedef union {
[; ;pic18f45k22.h: 9649: struct {
[; ;pic18f45k22.h: 9650: unsigned CCP2IE :1;
[; ;pic18f45k22.h: 9651: unsigned TMR3IE :1;
[; ;pic18f45k22.h: 9652: unsigned HLVDIE :1;
[; ;pic18f45k22.h: 9653: unsigned BCL1IE :1;
[; ;pic18f45k22.h: 9654: unsigned EEIE :1;
[; ;pic18f45k22.h: 9655: unsigned C2IE :1;
[; ;pic18f45k22.h: 9656: unsigned C1IE :1;
[; ;pic18f45k22.h: 9657: unsigned OSCFIE :1;
[; ;pic18f45k22.h: 9658: };
[; ;pic18f45k22.h: 9659: struct {
[; ;pic18f45k22.h: 9660: unsigned :2;
[; ;pic18f45k22.h: 9661: unsigned LVDIE :1;
[; ;pic18f45k22.h: 9662: unsigned BCLIE :1;
[; ;pic18f45k22.h: 9663: };
[; ;pic18f45k22.h: 9664: struct {
[; ;pic18f45k22.h: 9665: unsigned :6;
[; ;pic18f45k22.h: 9666: unsigned CMIE :1;
[; ;pic18f45k22.h: 9667: };
[; ;pic18f45k22.h: 9668: } PIE2bits_t;
[; ;pic18f45k22.h: 9669: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f45k22.h: 9729: extern volatile unsigned char PIR2 @ 0xFA1;
"9731
[; ;pic18f45k22.h: 9731: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f45k22.h: 9734: typedef union {
[; ;pic18f45k22.h: 9735: struct {
[; ;pic18f45k22.h: 9736: unsigned CCP2IF :1;
[; ;pic18f45k22.h: 9737: unsigned TMR3IF :1;
[; ;pic18f45k22.h: 9738: unsigned HLVDIF :1;
[; ;pic18f45k22.h: 9739: unsigned BCL1IF :1;
[; ;pic18f45k22.h: 9740: unsigned EEIF :1;
[; ;pic18f45k22.h: 9741: unsigned C2IF :1;
[; ;pic18f45k22.h: 9742: unsigned C1IF :1;
[; ;pic18f45k22.h: 9743: unsigned OSCFIF :1;
[; ;pic18f45k22.h: 9744: };
[; ;pic18f45k22.h: 9745: struct {
[; ;pic18f45k22.h: 9746: unsigned :2;
[; ;pic18f45k22.h: 9747: unsigned LVDIF :1;
[; ;pic18f45k22.h: 9748: unsigned BCLIF :1;
[; ;pic18f45k22.h: 9749: };
[; ;pic18f45k22.h: 9750: struct {
[; ;pic18f45k22.h: 9751: unsigned :6;
[; ;pic18f45k22.h: 9752: unsigned CMIF :1;
[; ;pic18f45k22.h: 9753: };
[; ;pic18f45k22.h: 9754: } PIR2bits_t;
[; ;pic18f45k22.h: 9755: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f45k22.h: 9815: extern volatile unsigned char IPR2 @ 0xFA2;
"9817
[; ;pic18f45k22.h: 9817: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f45k22.h: 9820: typedef union {
[; ;pic18f45k22.h: 9821: struct {
[; ;pic18f45k22.h: 9822: unsigned CCP2IP :1;
[; ;pic18f45k22.h: 9823: unsigned TMR3IP :1;
[; ;pic18f45k22.h: 9824: unsigned HLVDIP :1;
[; ;pic18f45k22.h: 9825: unsigned BCL1IP :1;
[; ;pic18f45k22.h: 9826: unsigned EEIP :1;
[; ;pic18f45k22.h: 9827: unsigned C2IP :1;
[; ;pic18f45k22.h: 9828: unsigned C1IP :1;
[; ;pic18f45k22.h: 9829: unsigned OSCFIP :1;
[; ;pic18f45k22.h: 9830: };
[; ;pic18f45k22.h: 9831: struct {
[; ;pic18f45k22.h: 9832: unsigned :2;
[; ;pic18f45k22.h: 9833: unsigned LVDIP :1;
[; ;pic18f45k22.h: 9834: unsigned BCLIP :1;
[; ;pic18f45k22.h: 9835: };
[; ;pic18f45k22.h: 9836: struct {
[; ;pic18f45k22.h: 9837: unsigned :6;
[; ;pic18f45k22.h: 9838: unsigned CMIP :1;
[; ;pic18f45k22.h: 9839: };
[; ;pic18f45k22.h: 9840: } IPR2bits_t;
[; ;pic18f45k22.h: 9841: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f45k22.h: 9901: extern volatile unsigned char PIE3 @ 0xFA3;
"9903
[; ;pic18f45k22.h: 9903: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f45k22.h: 9906: typedef union {
[; ;pic18f45k22.h: 9907: struct {
[; ;pic18f45k22.h: 9908: unsigned TMR1GIE :1;
[; ;pic18f45k22.h: 9909: unsigned TMR3GIE :1;
[; ;pic18f45k22.h: 9910: unsigned TMR5GIE :1;
[; ;pic18f45k22.h: 9911: unsigned CTMUIE :1;
[; ;pic18f45k22.h: 9912: unsigned TX2IE :1;
[; ;pic18f45k22.h: 9913: unsigned RC2IE :1;
[; ;pic18f45k22.h: 9914: unsigned BCL2IE :1;
[; ;pic18f45k22.h: 9915: unsigned SSP2IE :1;
[; ;pic18f45k22.h: 9916: };
[; ;pic18f45k22.h: 9917: struct {
[; ;pic18f45k22.h: 9918: unsigned RXB0IE :1;
[; ;pic18f45k22.h: 9919: unsigned RXB1IE :1;
[; ;pic18f45k22.h: 9920: unsigned TXB0IE :1;
[; ;pic18f45k22.h: 9921: unsigned TXB1IE :1;
[; ;pic18f45k22.h: 9922: unsigned TXB2IE :1;
[; ;pic18f45k22.h: 9923: };
[; ;pic18f45k22.h: 9924: struct {
[; ;pic18f45k22.h: 9925: unsigned :1;
[; ;pic18f45k22.h: 9926: unsigned RXBNIE :1;
[; ;pic18f45k22.h: 9927: unsigned :2;
[; ;pic18f45k22.h: 9928: unsigned TXBNIE :1;
[; ;pic18f45k22.h: 9929: };
[; ;pic18f45k22.h: 9930: } PIE3bits_t;
[; ;pic18f45k22.h: 9931: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f45k22.h: 10011: extern volatile unsigned char PIR3 @ 0xFA4;
"10013
[; ;pic18f45k22.h: 10013: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f45k22.h: 10016: typedef union {
[; ;pic18f45k22.h: 10017: struct {
[; ;pic18f45k22.h: 10018: unsigned TMR1GIF :1;
[; ;pic18f45k22.h: 10019: unsigned TMR3GIF :1;
[; ;pic18f45k22.h: 10020: unsigned TMR5GIF :1;
[; ;pic18f45k22.h: 10021: unsigned CTMUIF :1;
[; ;pic18f45k22.h: 10022: unsigned TX2IF :1;
[; ;pic18f45k22.h: 10023: unsigned RC2IF :1;
[; ;pic18f45k22.h: 10024: unsigned BCL2IF :1;
[; ;pic18f45k22.h: 10025: unsigned SSP2IF :1;
[; ;pic18f45k22.h: 10026: };
[; ;pic18f45k22.h: 10027: struct {
[; ;pic18f45k22.h: 10028: unsigned :1;
[; ;pic18f45k22.h: 10029: unsigned RXBNIF :1;
[; ;pic18f45k22.h: 10030: unsigned :2;
[; ;pic18f45k22.h: 10031: unsigned TXBNIF :1;
[; ;pic18f45k22.h: 10032: };
[; ;pic18f45k22.h: 10033: } PIR3bits_t;
[; ;pic18f45k22.h: 10034: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f45k22.h: 10089: extern volatile unsigned char IPR3 @ 0xFA5;
"10091
[; ;pic18f45k22.h: 10091: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f45k22.h: 10094: typedef union {
[; ;pic18f45k22.h: 10095: struct {
[; ;pic18f45k22.h: 10096: unsigned TMR1GIP :1;
[; ;pic18f45k22.h: 10097: unsigned TMR3GIP :1;
[; ;pic18f45k22.h: 10098: unsigned TMR5GIP :1;
[; ;pic18f45k22.h: 10099: unsigned CTMUIP :1;
[; ;pic18f45k22.h: 10100: unsigned TX2IP :1;
[; ;pic18f45k22.h: 10101: unsigned RC2IP :1;
[; ;pic18f45k22.h: 10102: unsigned BCL2IP :1;
[; ;pic18f45k22.h: 10103: unsigned SSP2IP :1;
[; ;pic18f45k22.h: 10104: };
[; ;pic18f45k22.h: 10105: struct {
[; ;pic18f45k22.h: 10106: unsigned :1;
[; ;pic18f45k22.h: 10107: unsigned RXBNIP :1;
[; ;pic18f45k22.h: 10108: unsigned :2;
[; ;pic18f45k22.h: 10109: unsigned TXBNIP :1;
[; ;pic18f45k22.h: 10110: };
[; ;pic18f45k22.h: 10111: } IPR3bits_t;
[; ;pic18f45k22.h: 10112: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f45k22.h: 10167: extern volatile unsigned char EECON1 @ 0xFA6;
"10169
[; ;pic18f45k22.h: 10169: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f45k22.h: 10172: typedef union {
[; ;pic18f45k22.h: 10173: struct {
[; ;pic18f45k22.h: 10174: unsigned RD :1;
[; ;pic18f45k22.h: 10175: unsigned WR :1;
[; ;pic18f45k22.h: 10176: unsigned WREN :1;
[; ;pic18f45k22.h: 10177: unsigned WRERR :1;
[; ;pic18f45k22.h: 10178: unsigned FREE :1;
[; ;pic18f45k22.h: 10179: unsigned :1;
[; ;pic18f45k22.h: 10180: unsigned CFGS :1;
[; ;pic18f45k22.h: 10181: unsigned EEPGD :1;
[; ;pic18f45k22.h: 10182: };
[; ;pic18f45k22.h: 10183: struct {
[; ;pic18f45k22.h: 10184: unsigned :6;
[; ;pic18f45k22.h: 10185: unsigned EEFS :1;
[; ;pic18f45k22.h: 10186: };
[; ;pic18f45k22.h: 10187: } EECON1bits_t;
[; ;pic18f45k22.h: 10188: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f45k22.h: 10233: extern volatile unsigned char EECON2 @ 0xFA7;
"10235
[; ;pic18f45k22.h: 10235: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f45k22.h: 10238: typedef union {
[; ;pic18f45k22.h: 10239: struct {
[; ;pic18f45k22.h: 10240: unsigned EECON2 :8;
[; ;pic18f45k22.h: 10241: };
[; ;pic18f45k22.h: 10242: } EECON2bits_t;
[; ;pic18f45k22.h: 10243: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f45k22.h: 10253: extern volatile unsigned char EEDATA @ 0xFA8;
"10255
[; ;pic18f45k22.h: 10255: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f45k22.h: 10258: typedef union {
[; ;pic18f45k22.h: 10259: struct {
[; ;pic18f45k22.h: 10260: unsigned EEDATA :8;
[; ;pic18f45k22.h: 10261: };
[; ;pic18f45k22.h: 10262: } EEDATAbits_t;
[; ;pic18f45k22.h: 10263: extern volatile EEDATAbits_t EEDATAbits @ 0xFA8;
[; ;pic18f45k22.h: 10273: extern volatile unsigned char EEADR @ 0xFA9;
"10275
[; ;pic18f45k22.h: 10275: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f45k22.h: 10278: typedef union {
[; ;pic18f45k22.h: 10279: struct {
[; ;pic18f45k22.h: 10280: unsigned EEADR :8;
[; ;pic18f45k22.h: 10281: };
[; ;pic18f45k22.h: 10282: struct {
[; ;pic18f45k22.h: 10283: unsigned EEADR0 :1;
[; ;pic18f45k22.h: 10284: unsigned EEADR1 :1;
[; ;pic18f45k22.h: 10285: unsigned EEADR2 :1;
[; ;pic18f45k22.h: 10286: unsigned EEADR3 :1;
[; ;pic18f45k22.h: 10287: unsigned EEADR4 :1;
[; ;pic18f45k22.h: 10288: unsigned EEADR5 :1;
[; ;pic18f45k22.h: 10289: unsigned EEADR6 :1;
[; ;pic18f45k22.h: 10290: unsigned EEADR7 :1;
[; ;pic18f45k22.h: 10291: };
[; ;pic18f45k22.h: 10292: } EEADRbits_t;
[; ;pic18f45k22.h: 10293: extern volatile EEADRbits_t EEADRbits @ 0xFA9;
[; ;pic18f45k22.h: 10343: extern volatile unsigned char RCSTA1 @ 0xFAB;
"10345
[; ;pic18f45k22.h: 10345: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f45k22.h: 10348: extern volatile unsigned char RCSTA @ 0xFAB;
"10350
[; ;pic18f45k22.h: 10350: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f45k22.h: 10352: extern volatile unsigned char RC1STA @ 0xFAB;
"10354
[; ;pic18f45k22.h: 10354: asm("RC1STA equ 0FABh");
[; <" RC1STA equ 0FABh ;# ">
[; ;pic18f45k22.h: 10357: typedef union {
[; ;pic18f45k22.h: 10358: struct {
[; ;pic18f45k22.h: 10359: unsigned RX9D :1;
[; ;pic18f45k22.h: 10360: unsigned OERR :1;
[; ;pic18f45k22.h: 10361: unsigned FERR :1;
[; ;pic18f45k22.h: 10362: unsigned ADDEN :1;
[; ;pic18f45k22.h: 10363: unsigned CREN :1;
[; ;pic18f45k22.h: 10364: unsigned SREN :1;
[; ;pic18f45k22.h: 10365: unsigned RX9 :1;
[; ;pic18f45k22.h: 10366: unsigned SPEN :1;
[; ;pic18f45k22.h: 10367: };
[; ;pic18f45k22.h: 10368: struct {
[; ;pic18f45k22.h: 10369: unsigned :3;
[; ;pic18f45k22.h: 10370: unsigned ADEN :1;
[; ;pic18f45k22.h: 10371: };
[; ;pic18f45k22.h: 10372: struct {
[; ;pic18f45k22.h: 10373: unsigned RX9D1 :1;
[; ;pic18f45k22.h: 10374: unsigned OERR1 :1;
[; ;pic18f45k22.h: 10375: unsigned FERR1 :1;
[; ;pic18f45k22.h: 10376: unsigned ADDEN1 :1;
[; ;pic18f45k22.h: 10377: unsigned CREN1 :1;
[; ;pic18f45k22.h: 10378: unsigned SREN1 :1;
[; ;pic18f45k22.h: 10379: unsigned RX91 :1;
[; ;pic18f45k22.h: 10380: unsigned SPEN1 :1;
[; ;pic18f45k22.h: 10381: };
[; ;pic18f45k22.h: 10382: struct {
[; ;pic18f45k22.h: 10383: unsigned RCD8 :1;
[; ;pic18f45k22.h: 10384: unsigned :5;
[; ;pic18f45k22.h: 10385: unsigned RC8_9 :1;
[; ;pic18f45k22.h: 10386: };
[; ;pic18f45k22.h: 10387: struct {
[; ;pic18f45k22.h: 10388: unsigned :6;
[; ;pic18f45k22.h: 10389: unsigned RC9 :1;
[; ;pic18f45k22.h: 10390: };
[; ;pic18f45k22.h: 10391: struct {
[; ;pic18f45k22.h: 10392: unsigned :5;
[; ;pic18f45k22.h: 10393: unsigned SRENA :1;
[; ;pic18f45k22.h: 10394: };
[; ;pic18f45k22.h: 10395: } RCSTA1bits_t;
[; ;pic18f45k22.h: 10396: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f45k22.h: 10504: typedef union {
[; ;pic18f45k22.h: 10505: struct {
[; ;pic18f45k22.h: 10506: unsigned RX9D :1;
[; ;pic18f45k22.h: 10507: unsigned OERR :1;
[; ;pic18f45k22.h: 10508: unsigned FERR :1;
[; ;pic18f45k22.h: 10509: unsigned ADDEN :1;
[; ;pic18f45k22.h: 10510: unsigned CREN :1;
[; ;pic18f45k22.h: 10511: unsigned SREN :1;
[; ;pic18f45k22.h: 10512: unsigned RX9 :1;
[; ;pic18f45k22.h: 10513: unsigned SPEN :1;
[; ;pic18f45k22.h: 10514: };
[; ;pic18f45k22.h: 10515: struct {
[; ;pic18f45k22.h: 10516: unsigned :3;
[; ;pic18f45k22.h: 10517: unsigned ADEN :1;
[; ;pic18f45k22.h: 10518: };
[; ;pic18f45k22.h: 10519: struct {
[; ;pic18f45k22.h: 10520: unsigned RX9D1 :1;
[; ;pic18f45k22.h: 10521: unsigned OERR1 :1;
[; ;pic18f45k22.h: 10522: unsigned FERR1 :1;
[; ;pic18f45k22.h: 10523: unsigned ADDEN1 :1;
[; ;pic18f45k22.h: 10524: unsigned CREN1 :1;
[; ;pic18f45k22.h: 10525: unsigned SREN1 :1;
[; ;pic18f45k22.h: 10526: unsigned RX91 :1;
[; ;pic18f45k22.h: 10527: unsigned SPEN1 :1;
[; ;pic18f45k22.h: 10528: };
[; ;pic18f45k22.h: 10529: struct {
[; ;pic18f45k22.h: 10530: unsigned RCD8 :1;
[; ;pic18f45k22.h: 10531: unsigned :5;
[; ;pic18f45k22.h: 10532: unsigned RC8_9 :1;
[; ;pic18f45k22.h: 10533: };
[; ;pic18f45k22.h: 10534: struct {
[; ;pic18f45k22.h: 10535: unsigned :6;
[; ;pic18f45k22.h: 10536: unsigned RC9 :1;
[; ;pic18f45k22.h: 10537: };
[; ;pic18f45k22.h: 10538: struct {
[; ;pic18f45k22.h: 10539: unsigned :5;
[; ;pic18f45k22.h: 10540: unsigned SRENA :1;
[; ;pic18f45k22.h: 10541: };
[; ;pic18f45k22.h: 10542: } RCSTAbits_t;
[; ;pic18f45k22.h: 10543: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f45k22.h: 10650: typedef union {
[; ;pic18f45k22.h: 10651: struct {
[; ;pic18f45k22.h: 10652: unsigned RX9D :1;
[; ;pic18f45k22.h: 10653: unsigned OERR :1;
[; ;pic18f45k22.h: 10654: unsigned FERR :1;
[; ;pic18f45k22.h: 10655: unsigned ADDEN :1;
[; ;pic18f45k22.h: 10656: unsigned CREN :1;
[; ;pic18f45k22.h: 10657: unsigned SREN :1;
[; ;pic18f45k22.h: 10658: unsigned RX9 :1;
[; ;pic18f45k22.h: 10659: unsigned SPEN :1;
[; ;pic18f45k22.h: 10660: };
[; ;pic18f45k22.h: 10661: struct {
[; ;pic18f45k22.h: 10662: unsigned :3;
[; ;pic18f45k22.h: 10663: unsigned ADEN :1;
[; ;pic18f45k22.h: 10664: };
[; ;pic18f45k22.h: 10665: struct {
[; ;pic18f45k22.h: 10666: unsigned RX9D1 :1;
[; ;pic18f45k22.h: 10667: unsigned OERR1 :1;
[; ;pic18f45k22.h: 10668: unsigned FERR1 :1;
[; ;pic18f45k22.h: 10669: unsigned ADDEN1 :1;
[; ;pic18f45k22.h: 10670: unsigned CREN1 :1;
[; ;pic18f45k22.h: 10671: unsigned SREN1 :1;
[; ;pic18f45k22.h: 10672: unsigned RX91 :1;
[; ;pic18f45k22.h: 10673: unsigned SPEN1 :1;
[; ;pic18f45k22.h: 10674: };
[; ;pic18f45k22.h: 10675: struct {
[; ;pic18f45k22.h: 10676: unsigned RCD8 :1;
[; ;pic18f45k22.h: 10677: unsigned :5;
[; ;pic18f45k22.h: 10678: unsigned RC8_9 :1;
[; ;pic18f45k22.h: 10679: };
[; ;pic18f45k22.h: 10680: struct {
[; ;pic18f45k22.h: 10681: unsigned :6;
[; ;pic18f45k22.h: 10682: unsigned RC9 :1;
[; ;pic18f45k22.h: 10683: };
[; ;pic18f45k22.h: 10684: struct {
[; ;pic18f45k22.h: 10685: unsigned :5;
[; ;pic18f45k22.h: 10686: unsigned SRENA :1;
[; ;pic18f45k22.h: 10687: };
[; ;pic18f45k22.h: 10688: } RC1STAbits_t;
[; ;pic18f45k22.h: 10689: extern volatile RC1STAbits_t RC1STAbits @ 0xFAB;
[; ;pic18f45k22.h: 10799: extern volatile unsigned char TXSTA1 @ 0xFAC;
"10801
[; ;pic18f45k22.h: 10801: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f45k22.h: 10804: extern volatile unsigned char TXSTA @ 0xFAC;
"10806
[; ;pic18f45k22.h: 10806: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f45k22.h: 10808: extern volatile unsigned char TX1STA @ 0xFAC;
"10810
[; ;pic18f45k22.h: 10810: asm("TX1STA equ 0FACh");
[; <" TX1STA equ 0FACh ;# ">
[; ;pic18f45k22.h: 10813: typedef union {
[; ;pic18f45k22.h: 10814: struct {
[; ;pic18f45k22.h: 10815: unsigned TX9D :1;
[; ;pic18f45k22.h: 10816: unsigned TRMT :1;
[; ;pic18f45k22.h: 10817: unsigned BRGH :1;
[; ;pic18f45k22.h: 10818: unsigned SENDB :1;
[; ;pic18f45k22.h: 10819: unsigned SYNC :1;
[; ;pic18f45k22.h: 10820: unsigned TXEN :1;
[; ;pic18f45k22.h: 10821: unsigned TX9 :1;
[; ;pic18f45k22.h: 10822: unsigned CSRC :1;
[; ;pic18f45k22.h: 10823: };
[; ;pic18f45k22.h: 10824: struct {
[; ;pic18f45k22.h: 10825: unsigned TX9D1 :1;
[; ;pic18f45k22.h: 10826: unsigned TRMT1 :1;
[; ;pic18f45k22.h: 10827: unsigned BRGH1 :1;
[; ;pic18f45k22.h: 10828: unsigned SENDB1 :1;
[; ;pic18f45k22.h: 10829: unsigned SYNC1 :1;
[; ;pic18f45k22.h: 10830: unsigned TXEN1 :1;
[; ;pic18f45k22.h: 10831: unsigned TX91 :1;
[; ;pic18f45k22.h: 10832: unsigned CSRC1 :1;
[; ;pic18f45k22.h: 10833: };
[; ;pic18f45k22.h: 10834: struct {
[; ;pic18f45k22.h: 10835: unsigned TXD8 :1;
[; ;pic18f45k22.h: 10836: unsigned :5;
[; ;pic18f45k22.h: 10837: unsigned TX8_9 :1;
[; ;pic18f45k22.h: 10838: };
[; ;pic18f45k22.h: 10839: } TXSTA1bits_t;
[; ;pic18f45k22.h: 10840: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f45k22.h: 10933: typedef union {
[; ;pic18f45k22.h: 10934: struct {
[; ;pic18f45k22.h: 10935: unsigned TX9D :1;
[; ;pic18f45k22.h: 10936: unsigned TRMT :1;
[; ;pic18f45k22.h: 10937: unsigned BRGH :1;
[; ;pic18f45k22.h: 10938: unsigned SENDB :1;
[; ;pic18f45k22.h: 10939: unsigned SYNC :1;
[; ;pic18f45k22.h: 10940: unsigned TXEN :1;
[; ;pic18f45k22.h: 10941: unsigned TX9 :1;
[; ;pic18f45k22.h: 10942: unsigned CSRC :1;
[; ;pic18f45k22.h: 10943: };
[; ;pic18f45k22.h: 10944: struct {
[; ;pic18f45k22.h: 10945: unsigned TX9D1 :1;
[; ;pic18f45k22.h: 10946: unsigned TRMT1 :1;
[; ;pic18f45k22.h: 10947: unsigned BRGH1 :1;
[; ;pic18f45k22.h: 10948: unsigned SENDB1 :1;
[; ;pic18f45k22.h: 10949: unsigned SYNC1 :1;
[; ;pic18f45k22.h: 10950: unsigned TXEN1 :1;
[; ;pic18f45k22.h: 10951: unsigned TX91 :1;
[; ;pic18f45k22.h: 10952: unsigned CSRC1 :1;
[; ;pic18f45k22.h: 10953: };
[; ;pic18f45k22.h: 10954: struct {
[; ;pic18f45k22.h: 10955: unsigned TXD8 :1;
[; ;pic18f45k22.h: 10956: unsigned :5;
[; ;pic18f45k22.h: 10957: unsigned TX8_9 :1;
[; ;pic18f45k22.h: 10958: };
[; ;pic18f45k22.h: 10959: } TXSTAbits_t;
[; ;pic18f45k22.h: 10960: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f45k22.h: 11052: typedef union {
[; ;pic18f45k22.h: 11053: struct {
[; ;pic18f45k22.h: 11054: unsigned TX9D :1;
[; ;pic18f45k22.h: 11055: unsigned TRMT :1;
[; ;pic18f45k22.h: 11056: unsigned BRGH :1;
[; ;pic18f45k22.h: 11057: unsigned SENDB :1;
[; ;pic18f45k22.h: 11058: unsigned SYNC :1;
[; ;pic18f45k22.h: 11059: unsigned TXEN :1;
[; ;pic18f45k22.h: 11060: unsigned TX9 :1;
[; ;pic18f45k22.h: 11061: unsigned CSRC :1;
[; ;pic18f45k22.h: 11062: };
[; ;pic18f45k22.h: 11063: struct {
[; ;pic18f45k22.h: 11064: unsigned TX9D1 :1;
[; ;pic18f45k22.h: 11065: unsigned TRMT1 :1;
[; ;pic18f45k22.h: 11066: unsigned BRGH1 :1;
[; ;pic18f45k22.h: 11067: unsigned SENDB1 :1;
[; ;pic18f45k22.h: 11068: unsigned SYNC1 :1;
[; ;pic18f45k22.h: 11069: unsigned TXEN1 :1;
[; ;pic18f45k22.h: 11070: unsigned TX91 :1;
[; ;pic18f45k22.h: 11071: unsigned CSRC1 :1;
[; ;pic18f45k22.h: 11072: };
[; ;pic18f45k22.h: 11073: struct {
[; ;pic18f45k22.h: 11074: unsigned TXD8 :1;
[; ;pic18f45k22.h: 11075: unsigned :5;
[; ;pic18f45k22.h: 11076: unsigned TX8_9 :1;
[; ;pic18f45k22.h: 11077: };
[; ;pic18f45k22.h: 11078: } TX1STAbits_t;
[; ;pic18f45k22.h: 11079: extern volatile TX1STAbits_t TX1STAbits @ 0xFAC;
[; ;pic18f45k22.h: 11174: extern volatile unsigned char TXREG1 @ 0xFAD;
"11176
[; ;pic18f45k22.h: 11176: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f45k22.h: 11179: extern volatile unsigned char TXREG @ 0xFAD;
"11181
[; ;pic18f45k22.h: 11181: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f45k22.h: 11183: extern volatile unsigned char TX1REG @ 0xFAD;
"11185
[; ;pic18f45k22.h: 11185: asm("TX1REG equ 0FADh");
[; <" TX1REG equ 0FADh ;# ">
[; ;pic18f45k22.h: 11188: typedef union {
[; ;pic18f45k22.h: 11189: struct {
[; ;pic18f45k22.h: 11190: unsigned TX1REG :8;
[; ;pic18f45k22.h: 11191: };
[; ;pic18f45k22.h: 11192: struct {
[; ;pic18f45k22.h: 11193: unsigned TXREG :8;
[; ;pic18f45k22.h: 11194: };
[; ;pic18f45k22.h: 11195: } TXREG1bits_t;
[; ;pic18f45k22.h: 11196: extern volatile TXREG1bits_t TXREG1bits @ 0xFAD;
[; ;pic18f45k22.h: 11209: typedef union {
[; ;pic18f45k22.h: 11210: struct {
[; ;pic18f45k22.h: 11211: unsigned TX1REG :8;
[; ;pic18f45k22.h: 11212: };
[; ;pic18f45k22.h: 11213: struct {
[; ;pic18f45k22.h: 11214: unsigned TXREG :8;
[; ;pic18f45k22.h: 11215: };
[; ;pic18f45k22.h: 11216: } TXREGbits_t;
[; ;pic18f45k22.h: 11217: extern volatile TXREGbits_t TXREGbits @ 0xFAD;
[; ;pic18f45k22.h: 11229: typedef union {
[; ;pic18f45k22.h: 11230: struct {
[; ;pic18f45k22.h: 11231: unsigned TX1REG :8;
[; ;pic18f45k22.h: 11232: };
[; ;pic18f45k22.h: 11233: struct {
[; ;pic18f45k22.h: 11234: unsigned TXREG :8;
[; ;pic18f45k22.h: 11235: };
[; ;pic18f45k22.h: 11236: } TX1REGbits_t;
[; ;pic18f45k22.h: 11237: extern volatile TX1REGbits_t TX1REGbits @ 0xFAD;
[; ;pic18f45k22.h: 11252: extern volatile unsigned char RCREG1 @ 0xFAE;
"11254
[; ;pic18f45k22.h: 11254: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f45k22.h: 11257: extern volatile unsigned char RCREG @ 0xFAE;
"11259
[; ;pic18f45k22.h: 11259: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f45k22.h: 11261: extern volatile unsigned char RC1REG @ 0xFAE;
"11263
[; ;pic18f45k22.h: 11263: asm("RC1REG equ 0FAEh");
[; <" RC1REG equ 0FAEh ;# ">
[; ;pic18f45k22.h: 11266: typedef union {
[; ;pic18f45k22.h: 11267: struct {
[; ;pic18f45k22.h: 11268: unsigned RC1REG :8;
[; ;pic18f45k22.h: 11269: };
[; ;pic18f45k22.h: 11270: struct {
[; ;pic18f45k22.h: 11271: unsigned RCREG :8;
[; ;pic18f45k22.h: 11272: };
[; ;pic18f45k22.h: 11273: } RCREG1bits_t;
[; ;pic18f45k22.h: 11274: extern volatile RCREG1bits_t RCREG1bits @ 0xFAE;
[; ;pic18f45k22.h: 11287: typedef union {
[; ;pic18f45k22.h: 11288: struct {
[; ;pic18f45k22.h: 11289: unsigned RC1REG :8;
[; ;pic18f45k22.h: 11290: };
[; ;pic18f45k22.h: 11291: struct {
[; ;pic18f45k22.h: 11292: unsigned RCREG :8;
[; ;pic18f45k22.h: 11293: };
[; ;pic18f45k22.h: 11294: } RCREGbits_t;
[; ;pic18f45k22.h: 11295: extern volatile RCREGbits_t RCREGbits @ 0xFAE;
[; ;pic18f45k22.h: 11307: typedef union {
[; ;pic18f45k22.h: 11308: struct {
[; ;pic18f45k22.h: 11309: unsigned RC1REG :8;
[; ;pic18f45k22.h: 11310: };
[; ;pic18f45k22.h: 11311: struct {
[; ;pic18f45k22.h: 11312: unsigned RCREG :8;
[; ;pic18f45k22.h: 11313: };
[; ;pic18f45k22.h: 11314: } RC1REGbits_t;
[; ;pic18f45k22.h: 11315: extern volatile RC1REGbits_t RC1REGbits @ 0xFAE;
[; ;pic18f45k22.h: 11330: extern volatile unsigned char SPBRG1 @ 0xFAF;
"11332
[; ;pic18f45k22.h: 11332: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f45k22.h: 11335: extern volatile unsigned char SPBRG @ 0xFAF;
"11337
[; ;pic18f45k22.h: 11337: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f45k22.h: 11339: extern volatile unsigned char SP1BRG @ 0xFAF;
"11341
[; ;pic18f45k22.h: 11341: asm("SP1BRG equ 0FAFh");
[; <" SP1BRG equ 0FAFh ;# ">
[; ;pic18f45k22.h: 11344: typedef union {
[; ;pic18f45k22.h: 11345: struct {
[; ;pic18f45k22.h: 11346: unsigned SP1BRG :8;
[; ;pic18f45k22.h: 11347: };
[; ;pic18f45k22.h: 11348: struct {
[; ;pic18f45k22.h: 11349: unsigned SPBRG :8;
[; ;pic18f45k22.h: 11350: };
[; ;pic18f45k22.h: 11351: } SPBRG1bits_t;
[; ;pic18f45k22.h: 11352: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFAF;
[; ;pic18f45k22.h: 11365: typedef union {
[; ;pic18f45k22.h: 11366: struct {
[; ;pic18f45k22.h: 11367: unsigned SP1BRG :8;
[; ;pic18f45k22.h: 11368: };
[; ;pic18f45k22.h: 11369: struct {
[; ;pic18f45k22.h: 11370: unsigned SPBRG :8;
[; ;pic18f45k22.h: 11371: };
[; ;pic18f45k22.h: 11372: } SPBRGbits_t;
[; ;pic18f45k22.h: 11373: extern volatile SPBRGbits_t SPBRGbits @ 0xFAF;
[; ;pic18f45k22.h: 11385: typedef union {
[; ;pic18f45k22.h: 11386: struct {
[; ;pic18f45k22.h: 11387: unsigned SP1BRG :8;
[; ;pic18f45k22.h: 11388: };
[; ;pic18f45k22.h: 11389: struct {
[; ;pic18f45k22.h: 11390: unsigned SPBRG :8;
[; ;pic18f45k22.h: 11391: };
[; ;pic18f45k22.h: 11392: } SP1BRGbits_t;
[; ;pic18f45k22.h: 11393: extern volatile SP1BRGbits_t SP1BRGbits @ 0xFAF;
[; ;pic18f45k22.h: 11408: extern volatile unsigned char SPBRGH1 @ 0xFB0;
"11410
[; ;pic18f45k22.h: 11410: asm("SPBRGH1 equ 0FB0h");
[; <" SPBRGH1 equ 0FB0h ;# ">
[; ;pic18f45k22.h: 11413: extern volatile unsigned char SPBRGH @ 0xFB0;
"11415
[; ;pic18f45k22.h: 11415: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f45k22.h: 11417: extern volatile unsigned char SP1BRGH @ 0xFB0;
"11419
[; ;pic18f45k22.h: 11419: asm("SP1BRGH equ 0FB0h");
[; <" SP1BRGH equ 0FB0h ;# ">
[; ;pic18f45k22.h: 11422: typedef union {
[; ;pic18f45k22.h: 11423: struct {
[; ;pic18f45k22.h: 11424: unsigned SP1BRGH :8;
[; ;pic18f45k22.h: 11425: };
[; ;pic18f45k22.h: 11426: struct {
[; ;pic18f45k22.h: 11427: unsigned SPBRGH :8;
[; ;pic18f45k22.h: 11428: };
[; ;pic18f45k22.h: 11429: } SPBRGH1bits_t;
[; ;pic18f45k22.h: 11430: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xFB0;
[; ;pic18f45k22.h: 11443: typedef union {
[; ;pic18f45k22.h: 11444: struct {
[; ;pic18f45k22.h: 11445: unsigned SP1BRGH :8;
[; ;pic18f45k22.h: 11446: };
[; ;pic18f45k22.h: 11447: struct {
[; ;pic18f45k22.h: 11448: unsigned SPBRGH :8;
[; ;pic18f45k22.h: 11449: };
[; ;pic18f45k22.h: 11450: } SPBRGHbits_t;
[; ;pic18f45k22.h: 11451: extern volatile SPBRGHbits_t SPBRGHbits @ 0xFB0;
[; ;pic18f45k22.h: 11463: typedef union {
[; ;pic18f45k22.h: 11464: struct {
[; ;pic18f45k22.h: 11465: unsigned SP1BRGH :8;
[; ;pic18f45k22.h: 11466: };
[; ;pic18f45k22.h: 11467: struct {
[; ;pic18f45k22.h: 11468: unsigned SPBRGH :8;
[; ;pic18f45k22.h: 11469: };
[; ;pic18f45k22.h: 11470: } SP1BRGHbits_t;
[; ;pic18f45k22.h: 11471: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0xFB0;
[; ;pic18f45k22.h: 11486: extern volatile unsigned char T3CON @ 0xFB1;
"11488
[; ;pic18f45k22.h: 11488: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f45k22.h: 11491: typedef union {
[; ;pic18f45k22.h: 11492: struct {
[; ;pic18f45k22.h: 11493: unsigned :2;
[; ;pic18f45k22.h: 11494: unsigned NOT_T3SYNC :1;
[; ;pic18f45k22.h: 11495: };
[; ;pic18f45k22.h: 11496: struct {
[; ;pic18f45k22.h: 11497: unsigned TMR3ON :1;
[; ;pic18f45k22.h: 11498: unsigned T3RD16 :1;
[; ;pic18f45k22.h: 11499: unsigned nT3SYNC :1;
[; ;pic18f45k22.h: 11500: unsigned T3SOSCEN :1;
[; ;pic18f45k22.h: 11501: unsigned T3CKPS :2;
[; ;pic18f45k22.h: 11502: unsigned TMR3CS :2;
[; ;pic18f45k22.h: 11503: };
[; ;pic18f45k22.h: 11504: struct {
[; ;pic18f45k22.h: 11505: unsigned :3;
[; ;pic18f45k22.h: 11506: unsigned T3OSCEN :1;
[; ;pic18f45k22.h: 11507: unsigned T3CKPS0 :1;
[; ;pic18f45k22.h: 11508: unsigned T3CKPS1 :1;
[; ;pic18f45k22.h: 11509: unsigned TMR3CS0 :1;
[; ;pic18f45k22.h: 11510: unsigned TMR3CS1 :1;
[; ;pic18f45k22.h: 11511: };
[; ;pic18f45k22.h: 11512: struct {
[; ;pic18f45k22.h: 11513: unsigned :3;
[; ;pic18f45k22.h: 11514: unsigned SOSCEN3 :1;
[; ;pic18f45k22.h: 11515: unsigned :3;
[; ;pic18f45k22.h: 11516: unsigned RD163 :1;
[; ;pic18f45k22.h: 11517: };
[; ;pic18f45k22.h: 11518: } T3CONbits_t;
[; ;pic18f45k22.h: 11519: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f45k22.h: 11594: extern volatile unsigned short TMR3 @ 0xFB2;
"11596
[; ;pic18f45k22.h: 11596: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f45k22.h: 11601: extern volatile unsigned char TMR3L @ 0xFB2;
"11603
[; ;pic18f45k22.h: 11603: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f45k22.h: 11606: typedef union {
[; ;pic18f45k22.h: 11607: struct {
[; ;pic18f45k22.h: 11608: unsigned TMR3L :8;
[; ;pic18f45k22.h: 11609: };
[; ;pic18f45k22.h: 11610: } TMR3Lbits_t;
[; ;pic18f45k22.h: 11611: extern volatile TMR3Lbits_t TMR3Lbits @ 0xFB2;
[; ;pic18f45k22.h: 11621: extern volatile unsigned char TMR3H @ 0xFB3;
"11623
[; ;pic18f45k22.h: 11623: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f45k22.h: 11626: typedef union {
[; ;pic18f45k22.h: 11627: struct {
[; ;pic18f45k22.h: 11628: unsigned TMR3H :8;
[; ;pic18f45k22.h: 11629: };
[; ;pic18f45k22.h: 11630: } TMR3Hbits_t;
[; ;pic18f45k22.h: 11631: extern volatile TMR3Hbits_t TMR3Hbits @ 0xFB3;
[; ;pic18f45k22.h: 11641: extern volatile unsigned char T3GCON @ 0xFB4;
"11643
[; ;pic18f45k22.h: 11643: asm("T3GCON equ 0FB4h");
[; <" T3GCON equ 0FB4h ;# ">
[; ;pic18f45k22.h: 11646: typedef union {
[; ;pic18f45k22.h: 11647: struct {
[; ;pic18f45k22.h: 11648: unsigned :3;
[; ;pic18f45k22.h: 11649: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f45k22.h: 11650: };
[; ;pic18f45k22.h: 11651: struct {
[; ;pic18f45k22.h: 11652: unsigned T3GSS :2;
[; ;pic18f45k22.h: 11653: unsigned T3GVAL :1;
[; ;pic18f45k22.h: 11654: unsigned T3GGO_nDONE :1;
[; ;pic18f45k22.h: 11655: unsigned T3GSPM :1;
[; ;pic18f45k22.h: 11656: unsigned T3GTM :1;
[; ;pic18f45k22.h: 11657: unsigned T3GPOL :1;
[; ;pic18f45k22.h: 11658: unsigned TMR3GE :1;
[; ;pic18f45k22.h: 11659: };
[; ;pic18f45k22.h: 11660: struct {
[; ;pic18f45k22.h: 11661: unsigned T3GSS0 :1;
[; ;pic18f45k22.h: 11662: unsigned T3GSS1 :1;
[; ;pic18f45k22.h: 11663: unsigned :1;
[; ;pic18f45k22.h: 11664: unsigned T3G_DONE :1;
[; ;pic18f45k22.h: 11665: };
[; ;pic18f45k22.h: 11666: struct {
[; ;pic18f45k22.h: 11667: unsigned :3;
[; ;pic18f45k22.h: 11668: unsigned T3GGO :1;
[; ;pic18f45k22.h: 11669: };
[; ;pic18f45k22.h: 11670: } T3GCONbits_t;
[; ;pic18f45k22.h: 11671: extern volatile T3GCONbits_t T3GCONbits @ 0xFB4;
[; ;pic18f45k22.h: 11736: extern volatile unsigned char ECCP1AS @ 0xFB6;
"11738
[; ;pic18f45k22.h: 11738: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f45k22.h: 11741: extern volatile unsigned char ECCPAS @ 0xFB6;
"11743
[; ;pic18f45k22.h: 11743: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f45k22.h: 11746: typedef union {
[; ;pic18f45k22.h: 11747: struct {
[; ;pic18f45k22.h: 11748: unsigned P1SSBD :2;
[; ;pic18f45k22.h: 11749: unsigned P1SSAC :2;
[; ;pic18f45k22.h: 11750: unsigned CCP1AS :3;
[; ;pic18f45k22.h: 11751: unsigned CCP1ASE :1;
[; ;pic18f45k22.h: 11752: };
[; ;pic18f45k22.h: 11753: struct {
[; ;pic18f45k22.h: 11754: unsigned P1SSBD0 :1;
[; ;pic18f45k22.h: 11755: unsigned P1SSBD1 :1;
[; ;pic18f45k22.h: 11756: unsigned P1SSAC0 :1;
[; ;pic18f45k22.h: 11757: unsigned P1SSAC1 :1;
[; ;pic18f45k22.h: 11758: unsigned CCP1AS0 :1;
[; ;pic18f45k22.h: 11759: unsigned CCP1AS1 :1;
[; ;pic18f45k22.h: 11760: unsigned CCP1AS2 :1;
[; ;pic18f45k22.h: 11761: };
[; ;pic18f45k22.h: 11762: struct {
[; ;pic18f45k22.h: 11763: unsigned PSS1BD :2;
[; ;pic18f45k22.h: 11764: unsigned PSS1AC :2;
[; ;pic18f45k22.h: 11765: };
[; ;pic18f45k22.h: 11766: struct {
[; ;pic18f45k22.h: 11767: unsigned PSS1BD0 :1;
[; ;pic18f45k22.h: 11768: unsigned PSS1BD1 :1;
[; ;pic18f45k22.h: 11769: unsigned PSS1AC0 :1;
[; ;pic18f45k22.h: 11770: unsigned PSS1AC1 :1;
[; ;pic18f45k22.h: 11771: };
[; ;pic18f45k22.h: 11772: struct {
[; ;pic18f45k22.h: 11773: unsigned PSSBD :2;
[; ;pic18f45k22.h: 11774: unsigned PSSAC :2;
[; ;pic18f45k22.h: 11775: unsigned ECCPAS :3;
[; ;pic18f45k22.h: 11776: unsigned ECCPASE :1;
[; ;pic18f45k22.h: 11777: };
[; ;pic18f45k22.h: 11778: struct {
[; ;pic18f45k22.h: 11779: unsigned PSSBD0 :1;
[; ;pic18f45k22.h: 11780: unsigned PSSBD1 :1;
[; ;pic18f45k22.h: 11781: unsigned PSSAC0 :1;
[; ;pic18f45k22.h: 11782: unsigned PSSAC1 :1;
[; ;pic18f45k22.h: 11783: unsigned ECCPAS0 :1;
[; ;pic18f45k22.h: 11784: unsigned ECCPAS1 :1;
[; ;pic18f45k22.h: 11785: unsigned ECCPAS2 :1;
[; ;pic18f45k22.h: 11786: };
[; ;pic18f45k22.h: 11787: } ECCP1ASbits_t;
[; ;pic18f45k22.h: 11788: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f45k22.h: 11931: typedef union {
[; ;pic18f45k22.h: 11932: struct {
[; ;pic18f45k22.h: 11933: unsigned P1SSBD :2;
[; ;pic18f45k22.h: 11934: unsigned P1SSAC :2;
[; ;pic18f45k22.h: 11935: unsigned CCP1AS :3;
[; ;pic18f45k22.h: 11936: unsigned CCP1ASE :1;
[; ;pic18f45k22.h: 11937: };
[; ;pic18f45k22.h: 11938: struct {
[; ;pic18f45k22.h: 11939: unsigned P1SSBD0 :1;
[; ;pic18f45k22.h: 11940: unsigned P1SSBD1 :1;
[; ;pic18f45k22.h: 11941: unsigned P1SSAC0 :1;
[; ;pic18f45k22.h: 11942: unsigned P1SSAC1 :1;
[; ;pic18f45k22.h: 11943: unsigned CCP1AS0 :1;
[; ;pic18f45k22.h: 11944: unsigned CCP1AS1 :1;
[; ;pic18f45k22.h: 11945: unsigned CCP1AS2 :1;
[; ;pic18f45k22.h: 11946: };
[; ;pic18f45k22.h: 11947: struct {
[; ;pic18f45k22.h: 11948: unsigned PSS1BD :2;
[; ;pic18f45k22.h: 11949: unsigned PSS1AC :2;
[; ;pic18f45k22.h: 11950: };
[; ;pic18f45k22.h: 11951: struct {
[; ;pic18f45k22.h: 11952: unsigned PSS1BD0 :1;
[; ;pic18f45k22.h: 11953: unsigned PSS1BD1 :1;
[; ;pic18f45k22.h: 11954: unsigned PSS1AC0 :1;
[; ;pic18f45k22.h: 11955: unsigned PSS1AC1 :1;
[; ;pic18f45k22.h: 11956: };
[; ;pic18f45k22.h: 11957: struct {
[; ;pic18f45k22.h: 11958: unsigned PSSBD :2;
[; ;pic18f45k22.h: 11959: unsigned PSSAC :2;
[; ;pic18f45k22.h: 11960: unsigned ECCPAS :3;
[; ;pic18f45k22.h: 11961: unsigned ECCPASE :1;
[; ;pic18f45k22.h: 11962: };
[; ;pic18f45k22.h: 11963: struct {
[; ;pic18f45k22.h: 11964: unsigned PSSBD0 :1;
[; ;pic18f45k22.h: 11965: unsigned PSSBD1 :1;
[; ;pic18f45k22.h: 11966: unsigned PSSAC0 :1;
[; ;pic18f45k22.h: 11967: unsigned PSSAC1 :1;
[; ;pic18f45k22.h: 11968: unsigned ECCPAS0 :1;
[; ;pic18f45k22.h: 11969: unsigned ECCPAS1 :1;
[; ;pic18f45k22.h: 11970: unsigned ECCPAS2 :1;
[; ;pic18f45k22.h: 11971: };
[; ;pic18f45k22.h: 11972: } ECCPASbits_t;
[; ;pic18f45k22.h: 11973: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18f45k22.h: 12118: extern volatile unsigned char PWM1CON @ 0xFB7;
"12120
[; ;pic18f45k22.h: 12120: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f45k22.h: 12123: extern volatile unsigned char PWMCON @ 0xFB7;
"12125
[; ;pic18f45k22.h: 12125: asm("PWMCON equ 0FB7h");
[; <" PWMCON equ 0FB7h ;# ">
[; ;pic18f45k22.h: 12128: typedef union {
[; ;pic18f45k22.h: 12129: struct {
[; ;pic18f45k22.h: 12130: unsigned P1DC :7;
[; ;pic18f45k22.h: 12131: unsigned P1RSEN :1;
[; ;pic18f45k22.h: 12132: };
[; ;pic18f45k22.h: 12133: struct {
[; ;pic18f45k22.h: 12134: unsigned P1DC0 :1;
[; ;pic18f45k22.h: 12135: unsigned P1DC1 :1;
[; ;pic18f45k22.h: 12136: unsigned P1DC2 :1;
[; ;pic18f45k22.h: 12137: unsigned P1DC3 :1;
[; ;pic18f45k22.h: 12138: unsigned P1DC4 :1;
[; ;pic18f45k22.h: 12139: unsigned P1DC5 :1;
[; ;pic18f45k22.h: 12140: unsigned P1DC6 :1;
[; ;pic18f45k22.h: 12141: };
[; ;pic18f45k22.h: 12142: struct {
[; ;pic18f45k22.h: 12143: unsigned PDC :7;
[; ;pic18f45k22.h: 12144: unsigned PRSEN :1;
[; ;pic18f45k22.h: 12145: };
[; ;pic18f45k22.h: 12146: struct {
[; ;pic18f45k22.h: 12147: unsigned PDC0 :1;
[; ;pic18f45k22.h: 12148: unsigned PDC1 :1;
[; ;pic18f45k22.h: 12149: unsigned PDC2 :1;
[; ;pic18f45k22.h: 12150: unsigned PDC3 :1;
[; ;pic18f45k22.h: 12151: unsigned PDC4 :1;
[; ;pic18f45k22.h: 12152: unsigned PDC5 :1;
[; ;pic18f45k22.h: 12153: unsigned PDC6 :1;
[; ;pic18f45k22.h: 12154: };
[; ;pic18f45k22.h: 12155: } PWM1CONbits_t;
[; ;pic18f45k22.h: 12156: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f45k22.h: 12249: typedef union {
[; ;pic18f45k22.h: 12250: struct {
[; ;pic18f45k22.h: 12251: unsigned P1DC :7;
[; ;pic18f45k22.h: 12252: unsigned P1RSEN :1;
[; ;pic18f45k22.h: 12253: };
[; ;pic18f45k22.h: 12254: struct {
[; ;pic18f45k22.h: 12255: unsigned P1DC0 :1;
[; ;pic18f45k22.h: 12256: unsigned P1DC1 :1;
[; ;pic18f45k22.h: 12257: unsigned P1DC2 :1;
[; ;pic18f45k22.h: 12258: unsigned P1DC3 :1;
[; ;pic18f45k22.h: 12259: unsigned P1DC4 :1;
[; ;pic18f45k22.h: 12260: unsigned P1DC5 :1;
[; ;pic18f45k22.h: 12261: unsigned P1DC6 :1;
[; ;pic18f45k22.h: 12262: };
[; ;pic18f45k22.h: 12263: struct {
[; ;pic18f45k22.h: 12264: unsigned PDC :7;
[; ;pic18f45k22.h: 12265: unsigned PRSEN :1;
[; ;pic18f45k22.h: 12266: };
[; ;pic18f45k22.h: 12267: struct {
[; ;pic18f45k22.h: 12268: unsigned PDC0 :1;
[; ;pic18f45k22.h: 12269: unsigned PDC1 :1;
[; ;pic18f45k22.h: 12270: unsigned PDC2 :1;
[; ;pic18f45k22.h: 12271: unsigned PDC3 :1;
[; ;pic18f45k22.h: 12272: unsigned PDC4 :1;
[; ;pic18f45k22.h: 12273: unsigned PDC5 :1;
[; ;pic18f45k22.h: 12274: unsigned PDC6 :1;
[; ;pic18f45k22.h: 12275: };
[; ;pic18f45k22.h: 12276: } PWMCONbits_t;
[; ;pic18f45k22.h: 12277: extern volatile PWMCONbits_t PWMCONbits @ 0xFB7;
[; ;pic18f45k22.h: 12372: extern volatile unsigned char BAUDCON1 @ 0xFB8;
"12374
[; ;pic18f45k22.h: 12374: asm("BAUDCON1 equ 0FB8h");
[; <" BAUDCON1 equ 0FB8h ;# ">
[; ;pic18f45k22.h: 12377: extern volatile unsigned char BAUDCON @ 0xFB8;
"12379
[; ;pic18f45k22.h: 12379: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f45k22.h: 12381: extern volatile unsigned char BAUDCTL @ 0xFB8;
"12383
[; ;pic18f45k22.h: 12383: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f45k22.h: 12385: extern volatile unsigned char BAUD1CON @ 0xFB8;
"12387
[; ;pic18f45k22.h: 12387: asm("BAUD1CON equ 0FB8h");
[; <" BAUD1CON equ 0FB8h ;# ">
[; ;pic18f45k22.h: 12390: typedef union {
[; ;pic18f45k22.h: 12391: struct {
[; ;pic18f45k22.h: 12392: unsigned ABDEN :1;
[; ;pic18f45k22.h: 12393: unsigned WUE :1;
[; ;pic18f45k22.h: 12394: unsigned :1;
[; ;pic18f45k22.h: 12395: unsigned BRG16 :1;
[; ;pic18f45k22.h: 12396: unsigned CKTXP :1;
[; ;pic18f45k22.h: 12397: unsigned DTRXP :1;
[; ;pic18f45k22.h: 12398: unsigned RCIDL :1;
[; ;pic18f45k22.h: 12399: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 12400: };
[; ;pic18f45k22.h: 12401: struct {
[; ;pic18f45k22.h: 12402: unsigned :4;
[; ;pic18f45k22.h: 12403: unsigned SCKP :1;
[; ;pic18f45k22.h: 12404: };
[; ;pic18f45k22.h: 12405: struct {
[; ;pic18f45k22.h: 12406: unsigned ABDEN1 :1;
[; ;pic18f45k22.h: 12407: unsigned WUE1 :1;
[; ;pic18f45k22.h: 12408: unsigned :1;
[; ;pic18f45k22.h: 12409: unsigned BRG161 :1;
[; ;pic18f45k22.h: 12410: unsigned SCKP1 :1;
[; ;pic18f45k22.h: 12411: unsigned DTRXP1 :1;
[; ;pic18f45k22.h: 12412: unsigned RCIDL1 :1;
[; ;pic18f45k22.h: 12413: unsigned ABDOVF1 :1;
[; ;pic18f45k22.h: 12414: };
[; ;pic18f45k22.h: 12415: struct {
[; ;pic18f45k22.h: 12416: unsigned :4;
[; ;pic18f45k22.h: 12417: unsigned TXCKP :1;
[; ;pic18f45k22.h: 12418: unsigned RXDTP :1;
[; ;pic18f45k22.h: 12419: unsigned RCMT :1;
[; ;pic18f45k22.h: 12420: };
[; ;pic18f45k22.h: 12421: struct {
[; ;pic18f45k22.h: 12422: unsigned :4;
[; ;pic18f45k22.h: 12423: unsigned TXCKP1 :1;
[; ;pic18f45k22.h: 12424: unsigned RXDTP1 :1;
[; ;pic18f45k22.h: 12425: unsigned RCMT1 :1;
[; ;pic18f45k22.h: 12426: };
[; ;pic18f45k22.h: 12427: struct {
[; ;pic18f45k22.h: 12428: unsigned :5;
[; ;pic18f45k22.h: 12429: unsigned RXCKP :1;
[; ;pic18f45k22.h: 12430: };
[; ;pic18f45k22.h: 12431: struct {
[; ;pic18f45k22.h: 12432: unsigned :1;
[; ;pic18f45k22.h: 12433: unsigned W4E :1;
[; ;pic18f45k22.h: 12434: };
[; ;pic18f45k22.h: 12435: } BAUDCON1bits_t;
[; ;pic18f45k22.h: 12436: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xFB8;
[; ;pic18f45k22.h: 12554: typedef union {
[; ;pic18f45k22.h: 12555: struct {
[; ;pic18f45k22.h: 12556: unsigned ABDEN :1;
[; ;pic18f45k22.h: 12557: unsigned WUE :1;
[; ;pic18f45k22.h: 12558: unsigned :1;
[; ;pic18f45k22.h: 12559: unsigned BRG16 :1;
[; ;pic18f45k22.h: 12560: unsigned CKTXP :1;
[; ;pic18f45k22.h: 12561: unsigned DTRXP :1;
[; ;pic18f45k22.h: 12562: unsigned RCIDL :1;
[; ;pic18f45k22.h: 12563: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 12564: };
[; ;pic18f45k22.h: 12565: struct {
[; ;pic18f45k22.h: 12566: unsigned :4;
[; ;pic18f45k22.h: 12567: unsigned SCKP :1;
[; ;pic18f45k22.h: 12568: };
[; ;pic18f45k22.h: 12569: struct {
[; ;pic18f45k22.h: 12570: unsigned ABDEN1 :1;
[; ;pic18f45k22.h: 12571: unsigned WUE1 :1;
[; ;pic18f45k22.h: 12572: unsigned :1;
[; ;pic18f45k22.h: 12573: unsigned BRG161 :1;
[; ;pic18f45k22.h: 12574: unsigned SCKP1 :1;
[; ;pic18f45k22.h: 12575: unsigned DTRXP1 :1;
[; ;pic18f45k22.h: 12576: unsigned RCIDL1 :1;
[; ;pic18f45k22.h: 12577: unsigned ABDOVF1 :1;
[; ;pic18f45k22.h: 12578: };
[; ;pic18f45k22.h: 12579: struct {
[; ;pic18f45k22.h: 12580: unsigned :4;
[; ;pic18f45k22.h: 12581: unsigned TXCKP :1;
[; ;pic18f45k22.h: 12582: unsigned RXDTP :1;
[; ;pic18f45k22.h: 12583: unsigned RCMT :1;
[; ;pic18f45k22.h: 12584: };
[; ;pic18f45k22.h: 12585: struct {
[; ;pic18f45k22.h: 12586: unsigned :4;
[; ;pic18f45k22.h: 12587: unsigned TXCKP1 :1;
[; ;pic18f45k22.h: 12588: unsigned RXDTP1 :1;
[; ;pic18f45k22.h: 12589: unsigned RCMT1 :1;
[; ;pic18f45k22.h: 12590: };
[; ;pic18f45k22.h: 12591: struct {
[; ;pic18f45k22.h: 12592: unsigned :5;
[; ;pic18f45k22.h: 12593: unsigned RXCKP :1;
[; ;pic18f45k22.h: 12594: };
[; ;pic18f45k22.h: 12595: struct {
[; ;pic18f45k22.h: 12596: unsigned :1;
[; ;pic18f45k22.h: 12597: unsigned W4E :1;
[; ;pic18f45k22.h: 12598: };
[; ;pic18f45k22.h: 12599: } BAUDCONbits_t;
[; ;pic18f45k22.h: 12600: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f45k22.h: 12717: typedef union {
[; ;pic18f45k22.h: 12718: struct {
[; ;pic18f45k22.h: 12719: unsigned ABDEN :1;
[; ;pic18f45k22.h: 12720: unsigned WUE :1;
[; ;pic18f45k22.h: 12721: unsigned :1;
[; ;pic18f45k22.h: 12722: unsigned BRG16 :1;
[; ;pic18f45k22.h: 12723: unsigned CKTXP :1;
[; ;pic18f45k22.h: 12724: unsigned DTRXP :1;
[; ;pic18f45k22.h: 12725: unsigned RCIDL :1;
[; ;pic18f45k22.h: 12726: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 12727: };
[; ;pic18f45k22.h: 12728: struct {
[; ;pic18f45k22.h: 12729: unsigned :4;
[; ;pic18f45k22.h: 12730: unsigned SCKP :1;
[; ;pic18f45k22.h: 12731: };
[; ;pic18f45k22.h: 12732: struct {
[; ;pic18f45k22.h: 12733: unsigned ABDEN1 :1;
[; ;pic18f45k22.h: 12734: unsigned WUE1 :1;
[; ;pic18f45k22.h: 12735: unsigned :1;
[; ;pic18f45k22.h: 12736: unsigned BRG161 :1;
[; ;pic18f45k22.h: 12737: unsigned SCKP1 :1;
[; ;pic18f45k22.h: 12738: unsigned DTRXP1 :1;
[; ;pic18f45k22.h: 12739: unsigned RCIDL1 :1;
[; ;pic18f45k22.h: 12740: unsigned ABDOVF1 :1;
[; ;pic18f45k22.h: 12741: };
[; ;pic18f45k22.h: 12742: struct {
[; ;pic18f45k22.h: 12743: unsigned :4;
[; ;pic18f45k22.h: 12744: unsigned TXCKP :1;
[; ;pic18f45k22.h: 12745: unsigned RXDTP :1;
[; ;pic18f45k22.h: 12746: unsigned RCMT :1;
[; ;pic18f45k22.h: 12747: };
[; ;pic18f45k22.h: 12748: struct {
[; ;pic18f45k22.h: 12749: unsigned :4;
[; ;pic18f45k22.h: 12750: unsigned TXCKP1 :1;
[; ;pic18f45k22.h: 12751: unsigned RXDTP1 :1;
[; ;pic18f45k22.h: 12752: unsigned RCMT1 :1;
[; ;pic18f45k22.h: 12753: };
[; ;pic18f45k22.h: 12754: struct {
[; ;pic18f45k22.h: 12755: unsigned :5;
[; ;pic18f45k22.h: 12756: unsigned RXCKP :1;
[; ;pic18f45k22.h: 12757: };
[; ;pic18f45k22.h: 12758: struct {
[; ;pic18f45k22.h: 12759: unsigned :1;
[; ;pic18f45k22.h: 12760: unsigned W4E :1;
[; ;pic18f45k22.h: 12761: };
[; ;pic18f45k22.h: 12762: } BAUDCTLbits_t;
[; ;pic18f45k22.h: 12763: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f45k22.h: 12880: typedef union {
[; ;pic18f45k22.h: 12881: struct {
[; ;pic18f45k22.h: 12882: unsigned ABDEN :1;
[; ;pic18f45k22.h: 12883: unsigned WUE :1;
[; ;pic18f45k22.h: 12884: unsigned :1;
[; ;pic18f45k22.h: 12885: unsigned BRG16 :1;
[; ;pic18f45k22.h: 12886: unsigned CKTXP :1;
[; ;pic18f45k22.h: 12887: unsigned DTRXP :1;
[; ;pic18f45k22.h: 12888: unsigned RCIDL :1;
[; ;pic18f45k22.h: 12889: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 12890: };
[; ;pic18f45k22.h: 12891: struct {
[; ;pic18f45k22.h: 12892: unsigned :4;
[; ;pic18f45k22.h: 12893: unsigned SCKP :1;
[; ;pic18f45k22.h: 12894: };
[; ;pic18f45k22.h: 12895: struct {
[; ;pic18f45k22.h: 12896: unsigned ABDEN1 :1;
[; ;pic18f45k22.h: 12897: unsigned WUE1 :1;
[; ;pic18f45k22.h: 12898: unsigned :1;
[; ;pic18f45k22.h: 12899: unsigned BRG161 :1;
[; ;pic18f45k22.h: 12900: unsigned SCKP1 :1;
[; ;pic18f45k22.h: 12901: unsigned DTRXP1 :1;
[; ;pic18f45k22.h: 12902: unsigned RCIDL1 :1;
[; ;pic18f45k22.h: 12903: unsigned ABDOVF1 :1;
[; ;pic18f45k22.h: 12904: };
[; ;pic18f45k22.h: 12905: struct {
[; ;pic18f45k22.h: 12906: unsigned :4;
[; ;pic18f45k22.h: 12907: unsigned TXCKP :1;
[; ;pic18f45k22.h: 12908: unsigned RXDTP :1;
[; ;pic18f45k22.h: 12909: unsigned RCMT :1;
[; ;pic18f45k22.h: 12910: };
[; ;pic18f45k22.h: 12911: struct {
[; ;pic18f45k22.h: 12912: unsigned :4;
[; ;pic18f45k22.h: 12913: unsigned TXCKP1 :1;
[; ;pic18f45k22.h: 12914: unsigned RXDTP1 :1;
[; ;pic18f45k22.h: 12915: unsigned RCMT1 :1;
[; ;pic18f45k22.h: 12916: };
[; ;pic18f45k22.h: 12917: struct {
[; ;pic18f45k22.h: 12918: unsigned :5;
[; ;pic18f45k22.h: 12919: unsigned RXCKP :1;
[; ;pic18f45k22.h: 12920: };
[; ;pic18f45k22.h: 12921: struct {
[; ;pic18f45k22.h: 12922: unsigned :1;
[; ;pic18f45k22.h: 12923: unsigned W4E :1;
[; ;pic18f45k22.h: 12924: };
[; ;pic18f45k22.h: 12925: } BAUD1CONbits_t;
[; ;pic18f45k22.h: 12926: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0xFB8;
[; ;pic18f45k22.h: 13046: extern volatile unsigned char PSTR1CON @ 0xFB9;
"13048
[; ;pic18f45k22.h: 13048: asm("PSTR1CON equ 0FB9h");
[; <" PSTR1CON equ 0FB9h ;# ">
[; ;pic18f45k22.h: 13051: extern volatile unsigned char PSTRCON @ 0xFB9;
"13053
[; ;pic18f45k22.h: 13053: asm("PSTRCON equ 0FB9h");
[; <" PSTRCON equ 0FB9h ;# ">
[; ;pic18f45k22.h: 13056: typedef union {
[; ;pic18f45k22.h: 13057: struct {
[; ;pic18f45k22.h: 13058: unsigned STR1A :1;
[; ;pic18f45k22.h: 13059: unsigned STR1B :1;
[; ;pic18f45k22.h: 13060: unsigned STR1C :1;
[; ;pic18f45k22.h: 13061: unsigned STR1D :1;
[; ;pic18f45k22.h: 13062: unsigned STR1SYNC :1;
[; ;pic18f45k22.h: 13063: };
[; ;pic18f45k22.h: 13064: struct {
[; ;pic18f45k22.h: 13065: unsigned STRA :1;
[; ;pic18f45k22.h: 13066: unsigned STRB :1;
[; ;pic18f45k22.h: 13067: unsigned STRC :1;
[; ;pic18f45k22.h: 13068: unsigned STRD :1;
[; ;pic18f45k22.h: 13069: unsigned STRSYNC :1;
[; ;pic18f45k22.h: 13070: };
[; ;pic18f45k22.h: 13071: } PSTR1CONbits_t;
[; ;pic18f45k22.h: 13072: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFB9;
[; ;pic18f45k22.h: 13125: typedef union {
[; ;pic18f45k22.h: 13126: struct {
[; ;pic18f45k22.h: 13127: unsigned STR1A :1;
[; ;pic18f45k22.h: 13128: unsigned STR1B :1;
[; ;pic18f45k22.h: 13129: unsigned STR1C :1;
[; ;pic18f45k22.h: 13130: unsigned STR1D :1;
[; ;pic18f45k22.h: 13131: unsigned STR1SYNC :1;
[; ;pic18f45k22.h: 13132: };
[; ;pic18f45k22.h: 13133: struct {
[; ;pic18f45k22.h: 13134: unsigned STRA :1;
[; ;pic18f45k22.h: 13135: unsigned STRB :1;
[; ;pic18f45k22.h: 13136: unsigned STRC :1;
[; ;pic18f45k22.h: 13137: unsigned STRD :1;
[; ;pic18f45k22.h: 13138: unsigned STRSYNC :1;
[; ;pic18f45k22.h: 13139: };
[; ;pic18f45k22.h: 13140: } PSTRCONbits_t;
[; ;pic18f45k22.h: 13141: extern volatile PSTRCONbits_t PSTRCONbits @ 0xFB9;
[; ;pic18f45k22.h: 13196: extern volatile unsigned char T2CON @ 0xFBA;
"13198
[; ;pic18f45k22.h: 13198: asm("T2CON equ 0FBAh");
[; <" T2CON equ 0FBAh ;# ">
[; ;pic18f45k22.h: 13201: typedef union {
[; ;pic18f45k22.h: 13202: struct {
[; ;pic18f45k22.h: 13203: unsigned T2CKPS :2;
[; ;pic18f45k22.h: 13204: unsigned TMR2ON :1;
[; ;pic18f45k22.h: 13205: unsigned T2OUTPS :4;
[; ;pic18f45k22.h: 13206: };
[; ;pic18f45k22.h: 13207: struct {
[; ;pic18f45k22.h: 13208: unsigned T2CKPS0 :1;
[; ;pic18f45k22.h: 13209: unsigned T2CKPS1 :1;
[; ;pic18f45k22.h: 13210: unsigned :1;
[; ;pic18f45k22.h: 13211: unsigned T2OUTPS0 :1;
[; ;pic18f45k22.h: 13212: unsigned T2OUTPS1 :1;
[; ;pic18f45k22.h: 13213: unsigned T2OUTPS2 :1;
[; ;pic18f45k22.h: 13214: unsigned T2OUTPS3 :1;
[; ;pic18f45k22.h: 13215: };
[; ;pic18f45k22.h: 13216: } T2CONbits_t;
[; ;pic18f45k22.h: 13217: extern volatile T2CONbits_t T2CONbits @ 0xFBA;
[; ;pic18f45k22.h: 13267: extern volatile unsigned char PR2 @ 0xFBB;
"13269
[; ;pic18f45k22.h: 13269: asm("PR2 equ 0FBBh");
[; <" PR2 equ 0FBBh ;# ">
[; ;pic18f45k22.h: 13272: typedef union {
[; ;pic18f45k22.h: 13273: struct {
[; ;pic18f45k22.h: 13274: unsigned PR2 :8;
[; ;pic18f45k22.h: 13275: };
[; ;pic18f45k22.h: 13276: } PR2bits_t;
[; ;pic18f45k22.h: 13277: extern volatile PR2bits_t PR2bits @ 0xFBB;
[; ;pic18f45k22.h: 13287: extern volatile unsigned char TMR2 @ 0xFBC;
"13289
[; ;pic18f45k22.h: 13289: asm("TMR2 equ 0FBCh");
[; <" TMR2 equ 0FBCh ;# ">
[; ;pic18f45k22.h: 13292: typedef union {
[; ;pic18f45k22.h: 13293: struct {
[; ;pic18f45k22.h: 13294: unsigned TMR2 :8;
[; ;pic18f45k22.h: 13295: };
[; ;pic18f45k22.h: 13296: } TMR2bits_t;
[; ;pic18f45k22.h: 13297: extern volatile TMR2bits_t TMR2bits @ 0xFBC;
[; ;pic18f45k22.h: 13307: extern volatile unsigned char CCP1CON @ 0xFBD;
"13309
[; ;pic18f45k22.h: 13309: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f45k22.h: 13312: typedef union {
[; ;pic18f45k22.h: 13313: struct {
[; ;pic18f45k22.h: 13314: unsigned CCP1M :4;
[; ;pic18f45k22.h: 13315: unsigned DC1B :2;
[; ;pic18f45k22.h: 13316: unsigned P1M :2;
[; ;pic18f45k22.h: 13317: };
[; ;pic18f45k22.h: 13318: struct {
[; ;pic18f45k22.h: 13319: unsigned CCP1M0 :1;
[; ;pic18f45k22.h: 13320: unsigned CCP1M1 :1;
[; ;pic18f45k22.h: 13321: unsigned CCP1M2 :1;
[; ;pic18f45k22.h: 13322: unsigned CCP1M3 :1;
[; ;pic18f45k22.h: 13323: unsigned DC1B0 :1;
[; ;pic18f45k22.h: 13324: unsigned DC1B1 :1;
[; ;pic18f45k22.h: 13325: unsigned P1M0 :1;
[; ;pic18f45k22.h: 13326: unsigned P1M1 :1;
[; ;pic18f45k22.h: 13327: };
[; ;pic18f45k22.h: 13328: } CCP1CONbits_t;
[; ;pic18f45k22.h: 13329: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f45k22.h: 13389: extern volatile unsigned short CCPR1 @ 0xFBE;
"13391
[; ;pic18f45k22.h: 13391: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f45k22.h: 13396: extern volatile unsigned char CCPR1L @ 0xFBE;
"13398
[; ;pic18f45k22.h: 13398: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f45k22.h: 13401: typedef union {
[; ;pic18f45k22.h: 13402: struct {
[; ;pic18f45k22.h: 13403: unsigned CCPR1L :8;
[; ;pic18f45k22.h: 13404: };
[; ;pic18f45k22.h: 13405: } CCPR1Lbits_t;
[; ;pic18f45k22.h: 13406: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBE;
[; ;pic18f45k22.h: 13416: extern volatile unsigned char CCPR1H @ 0xFBF;
"13418
[; ;pic18f45k22.h: 13418: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f45k22.h: 13421: typedef union {
[; ;pic18f45k22.h: 13422: struct {
[; ;pic18f45k22.h: 13423: unsigned CCPR1H :8;
[; ;pic18f45k22.h: 13424: };
[; ;pic18f45k22.h: 13425: } CCPR1Hbits_t;
[; ;pic18f45k22.h: 13426: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBF;
[; ;pic18f45k22.h: 13436: extern volatile unsigned char ADCON2 @ 0xFC0;
"13438
[; ;pic18f45k22.h: 13438: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f45k22.h: 13441: typedef union {
[; ;pic18f45k22.h: 13442: struct {
[; ;pic18f45k22.h: 13443: unsigned ADCS :3;
[; ;pic18f45k22.h: 13444: unsigned ACQT :3;
[; ;pic18f45k22.h: 13445: unsigned :1;
[; ;pic18f45k22.h: 13446: unsigned ADFM :1;
[; ;pic18f45k22.h: 13447: };
[; ;pic18f45k22.h: 13448: struct {
[; ;pic18f45k22.h: 13449: unsigned ADCS0 :1;
[; ;pic18f45k22.h: 13450: unsigned ADCS1 :1;
[; ;pic18f45k22.h: 13451: unsigned ADCS2 :1;
[; ;pic18f45k22.h: 13452: unsigned ACQT0 :1;
[; ;pic18f45k22.h: 13453: unsigned ACQT1 :1;
[; ;pic18f45k22.h: 13454: unsigned ACQT2 :1;
[; ;pic18f45k22.h: 13455: };
[; ;pic18f45k22.h: 13456: } ADCON2bits_t;
[; ;pic18f45k22.h: 13457: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f45k22.h: 13507: extern volatile unsigned char ADCON1 @ 0xFC1;
"13509
[; ;pic18f45k22.h: 13509: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f45k22.h: 13512: typedef union {
[; ;pic18f45k22.h: 13513: struct {
[; ;pic18f45k22.h: 13514: unsigned NVCFG :2;
[; ;pic18f45k22.h: 13515: unsigned PVCFG :2;
[; ;pic18f45k22.h: 13516: unsigned :3;
[; ;pic18f45k22.h: 13517: unsigned TRIGSEL :1;
[; ;pic18f45k22.h: 13518: };
[; ;pic18f45k22.h: 13519: struct {
[; ;pic18f45k22.h: 13520: unsigned NVCFG0 :1;
[; ;pic18f45k22.h: 13521: unsigned NVCFG1 :1;
[; ;pic18f45k22.h: 13522: unsigned PVCFG0 :1;
[; ;pic18f45k22.h: 13523: unsigned PVCFG1 :1;
[; ;pic18f45k22.h: 13524: };
[; ;pic18f45k22.h: 13525: struct {
[; ;pic18f45k22.h: 13526: unsigned :3;
[; ;pic18f45k22.h: 13527: unsigned CHSN3 :1;
[; ;pic18f45k22.h: 13528: };
[; ;pic18f45k22.h: 13529: } ADCON1bits_t;
[; ;pic18f45k22.h: 13530: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f45k22.h: 13575: extern volatile unsigned char ADCON0 @ 0xFC2;
"13577
[; ;pic18f45k22.h: 13577: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f45k22.h: 13580: typedef union {
[; ;pic18f45k22.h: 13581: struct {
[; ;pic18f45k22.h: 13582: unsigned :1;
[; ;pic18f45k22.h: 13583: unsigned GO_NOT_DONE :1;
[; ;pic18f45k22.h: 13584: };
[; ;pic18f45k22.h: 13585: struct {
[; ;pic18f45k22.h: 13586: unsigned ADON :1;
[; ;pic18f45k22.h: 13587: unsigned GO_nDONE :1;
[; ;pic18f45k22.h: 13588: unsigned CHS :5;
[; ;pic18f45k22.h: 13589: };
[; ;pic18f45k22.h: 13590: struct {
[; ;pic18f45k22.h: 13591: unsigned :1;
[; ;pic18f45k22.h: 13592: unsigned GO :1;
[; ;pic18f45k22.h: 13593: unsigned CHS0 :1;
[; ;pic18f45k22.h: 13594: unsigned CHS1 :1;
[; ;pic18f45k22.h: 13595: unsigned CHS2 :1;
[; ;pic18f45k22.h: 13596: unsigned CHS3 :1;
[; ;pic18f45k22.h: 13597: unsigned CHS4 :1;
[; ;pic18f45k22.h: 13598: };
[; ;pic18f45k22.h: 13599: struct {
[; ;pic18f45k22.h: 13600: unsigned :1;
[; ;pic18f45k22.h: 13601: unsigned DONE :1;
[; ;pic18f45k22.h: 13602: };
[; ;pic18f45k22.h: 13603: struct {
[; ;pic18f45k22.h: 13604: unsigned :1;
[; ;pic18f45k22.h: 13605: unsigned NOT_DONE :1;
[; ;pic18f45k22.h: 13606: };
[; ;pic18f45k22.h: 13607: struct {
[; ;pic18f45k22.h: 13608: unsigned :1;
[; ;pic18f45k22.h: 13609: unsigned nDONE :1;
[; ;pic18f45k22.h: 13610: };
[; ;pic18f45k22.h: 13611: struct {
[; ;pic18f45k22.h: 13612: unsigned :1;
[; ;pic18f45k22.h: 13613: unsigned GO_DONE :1;
[; ;pic18f45k22.h: 13614: };
[; ;pic18f45k22.h: 13615: struct {
[; ;pic18f45k22.h: 13616: unsigned :1;
[; ;pic18f45k22.h: 13617: unsigned GODONE :1;
[; ;pic18f45k22.h: 13618: };
[; ;pic18f45k22.h: 13619: } ADCON0bits_t;
[; ;pic18f45k22.h: 13620: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f45k22.h: 13700: extern volatile unsigned short ADRES @ 0xFC3;
"13702
[; ;pic18f45k22.h: 13702: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f45k22.h: 13707: extern volatile unsigned char ADRESL @ 0xFC3;
"13709
[; ;pic18f45k22.h: 13709: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f45k22.h: 13712: typedef union {
[; ;pic18f45k22.h: 13713: struct {
[; ;pic18f45k22.h: 13714: unsigned ADRESL :8;
[; ;pic18f45k22.h: 13715: };
[; ;pic18f45k22.h: 13716: } ADRESLbits_t;
[; ;pic18f45k22.h: 13717: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f45k22.h: 13727: extern volatile unsigned char ADRESH @ 0xFC4;
"13729
[; ;pic18f45k22.h: 13729: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f45k22.h: 13732: typedef union {
[; ;pic18f45k22.h: 13733: struct {
[; ;pic18f45k22.h: 13734: unsigned ADRESH :8;
[; ;pic18f45k22.h: 13735: };
[; ;pic18f45k22.h: 13736: } ADRESHbits_t;
[; ;pic18f45k22.h: 13737: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f45k22.h: 13747: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"13749
[; ;pic18f45k22.h: 13749: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f45k22.h: 13752: extern volatile unsigned char SSPCON2 @ 0xFC5;
"13754
[; ;pic18f45k22.h: 13754: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f45k22.h: 13757: typedef union {
[; ;pic18f45k22.h: 13758: struct {
[; ;pic18f45k22.h: 13759: unsigned SEN :1;
[; ;pic18f45k22.h: 13760: unsigned RSEN :1;
[; ;pic18f45k22.h: 13761: unsigned PEN :1;
[; ;pic18f45k22.h: 13762: unsigned RCEN :1;
[; ;pic18f45k22.h: 13763: unsigned ACKEN :1;
[; ;pic18f45k22.h: 13764: unsigned ACKDT :1;
[; ;pic18f45k22.h: 13765: unsigned ACKSTAT :1;
[; ;pic18f45k22.h: 13766: unsigned GCEN :1;
[; ;pic18f45k22.h: 13767: };
[; ;pic18f45k22.h: 13768: struct {
[; ;pic18f45k22.h: 13769: unsigned SEN1 :1;
[; ;pic18f45k22.h: 13770: unsigned ADMSK1 :1;
[; ;pic18f45k22.h: 13771: unsigned ADMSK2 :1;
[; ;pic18f45k22.h: 13772: unsigned ADMSK3 :1;
[; ;pic18f45k22.h: 13773: unsigned ACKEN1 :1;
[; ;pic18f45k22.h: 13774: unsigned ACKDT1 :1;
[; ;pic18f45k22.h: 13775: unsigned ACKSTAT1 :1;
[; ;pic18f45k22.h: 13776: unsigned GCEN1 :1;
[; ;pic18f45k22.h: 13777: };
[; ;pic18f45k22.h: 13778: struct {
[; ;pic18f45k22.h: 13779: unsigned :1;
[; ;pic18f45k22.h: 13780: unsigned ADMSK11 :1;
[; ;pic18f45k22.h: 13781: unsigned ADMSK21 :1;
[; ;pic18f45k22.h: 13782: unsigned ADMSK31 :1;
[; ;pic18f45k22.h: 13783: unsigned ADMSK4 :1;
[; ;pic18f45k22.h: 13784: unsigned ADMSK5 :1;
[; ;pic18f45k22.h: 13785: };
[; ;pic18f45k22.h: 13786: struct {
[; ;pic18f45k22.h: 13787: unsigned :1;
[; ;pic18f45k22.h: 13788: unsigned RSEN1 :1;
[; ;pic18f45k22.h: 13789: unsigned PEN1 :1;
[; ;pic18f45k22.h: 13790: unsigned RCEN1 :1;
[; ;pic18f45k22.h: 13791: unsigned ADMSK41 :1;
[; ;pic18f45k22.h: 13792: unsigned ADMSK51 :1;
[; ;pic18f45k22.h: 13793: };
[; ;pic18f45k22.h: 13794: } SSP1CON2bits_t;
[; ;pic18f45k22.h: 13795: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f45k22.h: 13928: typedef union {
[; ;pic18f45k22.h: 13929: struct {
[; ;pic18f45k22.h: 13930: unsigned SEN :1;
[; ;pic18f45k22.h: 13931: unsigned RSEN :1;
[; ;pic18f45k22.h: 13932: unsigned PEN :1;
[; ;pic18f45k22.h: 13933: unsigned RCEN :1;
[; ;pic18f45k22.h: 13934: unsigned ACKEN :1;
[; ;pic18f45k22.h: 13935: unsigned ACKDT :1;
[; ;pic18f45k22.h: 13936: unsigned ACKSTAT :1;
[; ;pic18f45k22.h: 13937: unsigned GCEN :1;
[; ;pic18f45k22.h: 13938: };
[; ;pic18f45k22.h: 13939: struct {
[; ;pic18f45k22.h: 13940: unsigned SEN1 :1;
[; ;pic18f45k22.h: 13941: unsigned ADMSK1 :1;
[; ;pic18f45k22.h: 13942: unsigned ADMSK2 :1;
[; ;pic18f45k22.h: 13943: unsigned ADMSK3 :1;
[; ;pic18f45k22.h: 13944: unsigned ACKEN1 :1;
[; ;pic18f45k22.h: 13945: unsigned ACKDT1 :1;
[; ;pic18f45k22.h: 13946: unsigned ACKSTAT1 :1;
[; ;pic18f45k22.h: 13947: unsigned GCEN1 :1;
[; ;pic18f45k22.h: 13948: };
[; ;pic18f45k22.h: 13949: struct {
[; ;pic18f45k22.h: 13950: unsigned :1;
[; ;pic18f45k22.h: 13951: unsigned ADMSK11 :1;
[; ;pic18f45k22.h: 13952: unsigned ADMSK21 :1;
[; ;pic18f45k22.h: 13953: unsigned ADMSK31 :1;
[; ;pic18f45k22.h: 13954: unsigned ADMSK4 :1;
[; ;pic18f45k22.h: 13955: unsigned ADMSK5 :1;
[; ;pic18f45k22.h: 13956: };
[; ;pic18f45k22.h: 13957: struct {
[; ;pic18f45k22.h: 13958: unsigned :1;
[; ;pic18f45k22.h: 13959: unsigned RSEN1 :1;
[; ;pic18f45k22.h: 13960: unsigned PEN1 :1;
[; ;pic18f45k22.h: 13961: unsigned RCEN1 :1;
[; ;pic18f45k22.h: 13962: unsigned ADMSK41 :1;
[; ;pic18f45k22.h: 13963: unsigned ADMSK51 :1;
[; ;pic18f45k22.h: 13964: };
[; ;pic18f45k22.h: 13965: } SSPCON2bits_t;
[; ;pic18f45k22.h: 13966: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f45k22.h: 14101: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"14103
[; ;pic18f45k22.h: 14103: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f45k22.h: 14106: extern volatile unsigned char SSPCON1 @ 0xFC6;
"14108
[; ;pic18f45k22.h: 14108: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f45k22.h: 14111: typedef union {
[; ;pic18f45k22.h: 14112: struct {
[; ;pic18f45k22.h: 14113: unsigned SSPM :4;
[; ;pic18f45k22.h: 14114: unsigned CKP :1;
[; ;pic18f45k22.h: 14115: unsigned SSPEN :1;
[; ;pic18f45k22.h: 14116: unsigned SSPOV :1;
[; ;pic18f45k22.h: 14117: unsigned WCOL :1;
[; ;pic18f45k22.h: 14118: };
[; ;pic18f45k22.h: 14119: struct {
[; ;pic18f45k22.h: 14120: unsigned SSPM0 :1;
[; ;pic18f45k22.h: 14121: unsigned SSPM1 :1;
[; ;pic18f45k22.h: 14122: unsigned SSPM2 :1;
[; ;pic18f45k22.h: 14123: unsigned SSPM3 :1;
[; ;pic18f45k22.h: 14124: };
[; ;pic18f45k22.h: 14125: struct {
[; ;pic18f45k22.h: 14126: unsigned SSPM01 :1;
[; ;pic18f45k22.h: 14127: unsigned SSPM11 :1;
[; ;pic18f45k22.h: 14128: unsigned SSPM21 :1;
[; ;pic18f45k22.h: 14129: unsigned SSPM31 :1;
[; ;pic18f45k22.h: 14130: unsigned CKP1 :1;
[; ;pic18f45k22.h: 14131: unsigned SSPEN1 :1;
[; ;pic18f45k22.h: 14132: unsigned SSPOV1 :1;
[; ;pic18f45k22.h: 14133: unsigned WCOL1 :1;
[; ;pic18f45k22.h: 14134: };
[; ;pic18f45k22.h: 14135: } SSP1CON1bits_t;
[; ;pic18f45k22.h: 14136: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f45k22.h: 14224: typedef union {
[; ;pic18f45k22.h: 14225: struct {
[; ;pic18f45k22.h: 14226: unsigned SSPM :4;
[; ;pic18f45k22.h: 14227: unsigned CKP :1;
[; ;pic18f45k22.h: 14228: unsigned SSPEN :1;
[; ;pic18f45k22.h: 14229: unsigned SSPOV :1;
[; ;pic18f45k22.h: 14230: unsigned WCOL :1;
[; ;pic18f45k22.h: 14231: };
[; ;pic18f45k22.h: 14232: struct {
[; ;pic18f45k22.h: 14233: unsigned SSPM0 :1;
[; ;pic18f45k22.h: 14234: unsigned SSPM1 :1;
[; ;pic18f45k22.h: 14235: unsigned SSPM2 :1;
[; ;pic18f45k22.h: 14236: unsigned SSPM3 :1;
[; ;pic18f45k22.h: 14237: };
[; ;pic18f45k22.h: 14238: struct {
[; ;pic18f45k22.h: 14239: unsigned SSPM01 :1;
[; ;pic18f45k22.h: 14240: unsigned SSPM11 :1;
[; ;pic18f45k22.h: 14241: unsigned SSPM21 :1;
[; ;pic18f45k22.h: 14242: unsigned SSPM31 :1;
[; ;pic18f45k22.h: 14243: unsigned CKP1 :1;
[; ;pic18f45k22.h: 14244: unsigned SSPEN1 :1;
[; ;pic18f45k22.h: 14245: unsigned SSPOV1 :1;
[; ;pic18f45k22.h: 14246: unsigned WCOL1 :1;
[; ;pic18f45k22.h: 14247: };
[; ;pic18f45k22.h: 14248: } SSPCON1bits_t;
[; ;pic18f45k22.h: 14249: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f45k22.h: 14339: extern volatile unsigned char SSP1STAT @ 0xFC7;
"14341
[; ;pic18f45k22.h: 14341: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f45k22.h: 14344: extern volatile unsigned char SSPSTAT @ 0xFC7;
"14346
[; ;pic18f45k22.h: 14346: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f45k22.h: 14349: typedef union {
[; ;pic18f45k22.h: 14350: struct {
[; ;pic18f45k22.h: 14351: unsigned :2;
[; ;pic18f45k22.h: 14352: unsigned R_NOT_W :1;
[; ;pic18f45k22.h: 14353: };
[; ;pic18f45k22.h: 14354: struct {
[; ;pic18f45k22.h: 14355: unsigned :5;
[; ;pic18f45k22.h: 14356: unsigned D_NOT_A :1;
[; ;pic18f45k22.h: 14357: };
[; ;pic18f45k22.h: 14358: struct {
[; ;pic18f45k22.h: 14359: unsigned BF :1;
[; ;pic18f45k22.h: 14360: unsigned UA :1;
[; ;pic18f45k22.h: 14361: unsigned R_nW :1;
[; ;pic18f45k22.h: 14362: unsigned S :1;
[; ;pic18f45k22.h: 14363: unsigned P :1;
[; ;pic18f45k22.h: 14364: unsigned D_nA :1;
[; ;pic18f45k22.h: 14365: unsigned CKE :1;
[; ;pic18f45k22.h: 14366: unsigned SMP :1;
[; ;pic18f45k22.h: 14367: };
[; ;pic18f45k22.h: 14368: struct {
[; ;pic18f45k22.h: 14369: unsigned :2;
[; ;pic18f45k22.h: 14370: unsigned R :1;
[; ;pic18f45k22.h: 14371: unsigned :2;
[; ;pic18f45k22.h: 14372: unsigned D :1;
[; ;pic18f45k22.h: 14373: };
[; ;pic18f45k22.h: 14374: struct {
[; ;pic18f45k22.h: 14375: unsigned :2;
[; ;pic18f45k22.h: 14376: unsigned W :1;
[; ;pic18f45k22.h: 14377: unsigned :2;
[; ;pic18f45k22.h: 14378: unsigned A :1;
[; ;pic18f45k22.h: 14379: };
[; ;pic18f45k22.h: 14380: struct {
[; ;pic18f45k22.h: 14381: unsigned :2;
[; ;pic18f45k22.h: 14382: unsigned nW :1;
[; ;pic18f45k22.h: 14383: unsigned :2;
[; ;pic18f45k22.h: 14384: unsigned nA :1;
[; ;pic18f45k22.h: 14385: };
[; ;pic18f45k22.h: 14386: struct {
[; ;pic18f45k22.h: 14387: unsigned :2;
[; ;pic18f45k22.h: 14388: unsigned R_W :1;
[; ;pic18f45k22.h: 14389: unsigned :2;
[; ;pic18f45k22.h: 14390: unsigned D_A :1;
[; ;pic18f45k22.h: 14391: };
[; ;pic18f45k22.h: 14392: struct {
[; ;pic18f45k22.h: 14393: unsigned :2;
[; ;pic18f45k22.h: 14394: unsigned NOT_WRITE :1;
[; ;pic18f45k22.h: 14395: };
[; ;pic18f45k22.h: 14396: struct {
[; ;pic18f45k22.h: 14397: unsigned :5;
[; ;pic18f45k22.h: 14398: unsigned NOT_ADDRESS :1;
[; ;pic18f45k22.h: 14399: };
[; ;pic18f45k22.h: 14400: struct {
[; ;pic18f45k22.h: 14401: unsigned :2;
[; ;pic18f45k22.h: 14402: unsigned nWRITE :1;
[; ;pic18f45k22.h: 14403: unsigned :2;
[; ;pic18f45k22.h: 14404: unsigned nADDRESS :1;
[; ;pic18f45k22.h: 14405: };
[; ;pic18f45k22.h: 14406: struct {
[; ;pic18f45k22.h: 14407: unsigned BF1 :1;
[; ;pic18f45k22.h: 14408: unsigned UA1 :1;
[; ;pic18f45k22.h: 14409: unsigned I2C_READ :1;
[; ;pic18f45k22.h: 14410: unsigned I2C_START :1;
[; ;pic18f45k22.h: 14411: unsigned I2C_STOP :1;
[; ;pic18f45k22.h: 14412: unsigned DA :1;
[; ;pic18f45k22.h: 14413: unsigned CKE1 :1;
[; ;pic18f45k22.h: 14414: unsigned SMP1 :1;
[; ;pic18f45k22.h: 14415: };
[; ;pic18f45k22.h: 14416: struct {
[; ;pic18f45k22.h: 14417: unsigned :2;
[; ;pic18f45k22.h: 14418: unsigned READ_WRITE :1;
[; ;pic18f45k22.h: 14419: unsigned START :1;
[; ;pic18f45k22.h: 14420: unsigned STOP :1;
[; ;pic18f45k22.h: 14421: unsigned DA1 :1;
[; ;pic18f45k22.h: 14422: };
[; ;pic18f45k22.h: 14423: struct {
[; ;pic18f45k22.h: 14424: unsigned :2;
[; ;pic18f45k22.h: 14425: unsigned RW :1;
[; ;pic18f45k22.h: 14426: unsigned START1 :1;
[; ;pic18f45k22.h: 14427: unsigned STOP1 :1;
[; ;pic18f45k22.h: 14428: unsigned DATA_ADDRESS :1;
[; ;pic18f45k22.h: 14429: };
[; ;pic18f45k22.h: 14430: struct {
[; ;pic18f45k22.h: 14431: unsigned :2;
[; ;pic18f45k22.h: 14432: unsigned RW1 :1;
[; ;pic18f45k22.h: 14433: unsigned :2;
[; ;pic18f45k22.h: 14434: unsigned I2C_DAT :1;
[; ;pic18f45k22.h: 14435: };
[; ;pic18f45k22.h: 14436: struct {
[; ;pic18f45k22.h: 14437: unsigned :2;
[; ;pic18f45k22.h: 14438: unsigned NOT_W :1;
[; ;pic18f45k22.h: 14439: };
[; ;pic18f45k22.h: 14440: struct {
[; ;pic18f45k22.h: 14441: unsigned :5;
[; ;pic18f45k22.h: 14442: unsigned NOT_A :1;
[; ;pic18f45k22.h: 14443: };
[; ;pic18f45k22.h: 14444: } SSP1STATbits_t;
[; ;pic18f45k22.h: 14445: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f45k22.h: 14658: typedef union {
[; ;pic18f45k22.h: 14659: struct {
[; ;pic18f45k22.h: 14660: unsigned :2;
[; ;pic18f45k22.h: 14661: unsigned R_NOT_W :1;
[; ;pic18f45k22.h: 14662: };
[; ;pic18f45k22.h: 14663: struct {
[; ;pic18f45k22.h: 14664: unsigned :5;
[; ;pic18f45k22.h: 14665: unsigned D_NOT_A :1;
[; ;pic18f45k22.h: 14666: };
[; ;pic18f45k22.h: 14667: struct {
[; ;pic18f45k22.h: 14668: unsigned BF :1;
[; ;pic18f45k22.h: 14669: unsigned UA :1;
[; ;pic18f45k22.h: 14670: unsigned R_nW :1;
[; ;pic18f45k22.h: 14671: unsigned S :1;
[; ;pic18f45k22.h: 14672: unsigned P :1;
[; ;pic18f45k22.h: 14673: unsigned D_nA :1;
[; ;pic18f45k22.h: 14674: unsigned CKE :1;
[; ;pic18f45k22.h: 14675: unsigned SMP :1;
[; ;pic18f45k22.h: 14676: };
[; ;pic18f45k22.h: 14677: struct {
[; ;pic18f45k22.h: 14678: unsigned :2;
[; ;pic18f45k22.h: 14679: unsigned R :1;
[; ;pic18f45k22.h: 14680: unsigned :2;
[; ;pic18f45k22.h: 14681: unsigned D :1;
[; ;pic18f45k22.h: 14682: };
[; ;pic18f45k22.h: 14683: struct {
[; ;pic18f45k22.h: 14684: unsigned :2;
[; ;pic18f45k22.h: 14685: unsigned W :1;
[; ;pic18f45k22.h: 14686: unsigned :2;
[; ;pic18f45k22.h: 14687: unsigned A :1;
[; ;pic18f45k22.h: 14688: };
[; ;pic18f45k22.h: 14689: struct {
[; ;pic18f45k22.h: 14690: unsigned :2;
[; ;pic18f45k22.h: 14691: unsigned nW :1;
[; ;pic18f45k22.h: 14692: unsigned :2;
[; ;pic18f45k22.h: 14693: unsigned nA :1;
[; ;pic18f45k22.h: 14694: };
[; ;pic18f45k22.h: 14695: struct {
[; ;pic18f45k22.h: 14696: unsigned :2;
[; ;pic18f45k22.h: 14697: unsigned R_W :1;
[; ;pic18f45k22.h: 14698: unsigned :2;
[; ;pic18f45k22.h: 14699: unsigned D_A :1;
[; ;pic18f45k22.h: 14700: };
[; ;pic18f45k22.h: 14701: struct {
[; ;pic18f45k22.h: 14702: unsigned :2;
[; ;pic18f45k22.h: 14703: unsigned NOT_WRITE :1;
[; ;pic18f45k22.h: 14704: };
[; ;pic18f45k22.h: 14705: struct {
[; ;pic18f45k22.h: 14706: unsigned :5;
[; ;pic18f45k22.h: 14707: unsigned NOT_ADDRESS :1;
[; ;pic18f45k22.h: 14708: };
[; ;pic18f45k22.h: 14709: struct {
[; ;pic18f45k22.h: 14710: unsigned :2;
[; ;pic18f45k22.h: 14711: unsigned nWRITE :1;
[; ;pic18f45k22.h: 14712: unsigned :2;
[; ;pic18f45k22.h: 14713: unsigned nADDRESS :1;
[; ;pic18f45k22.h: 14714: };
[; ;pic18f45k22.h: 14715: struct {
[; ;pic18f45k22.h: 14716: unsigned BF1 :1;
[; ;pic18f45k22.h: 14717: unsigned UA1 :1;
[; ;pic18f45k22.h: 14718: unsigned I2C_READ :1;
[; ;pic18f45k22.h: 14719: unsigned I2C_START :1;
[; ;pic18f45k22.h: 14720: unsigned I2C_STOP :1;
[; ;pic18f45k22.h: 14721: unsigned DA :1;
[; ;pic18f45k22.h: 14722: unsigned CKE1 :1;
[; ;pic18f45k22.h: 14723: unsigned SMP1 :1;
[; ;pic18f45k22.h: 14724: };
[; ;pic18f45k22.h: 14725: struct {
[; ;pic18f45k22.h: 14726: unsigned :2;
[; ;pic18f45k22.h: 14727: unsigned READ_WRITE :1;
[; ;pic18f45k22.h: 14728: unsigned START :1;
[; ;pic18f45k22.h: 14729: unsigned STOP :1;
[; ;pic18f45k22.h: 14730: unsigned DA1 :1;
[; ;pic18f45k22.h: 14731: };
[; ;pic18f45k22.h: 14732: struct {
[; ;pic18f45k22.h: 14733: unsigned :2;
[; ;pic18f45k22.h: 14734: unsigned RW :1;
[; ;pic18f45k22.h: 14735: unsigned START1 :1;
[; ;pic18f45k22.h: 14736: unsigned STOP1 :1;
[; ;pic18f45k22.h: 14737: unsigned DATA_ADDRESS :1;
[; ;pic18f45k22.h: 14738: };
[; ;pic18f45k22.h: 14739: struct {
[; ;pic18f45k22.h: 14740: unsigned :2;
[; ;pic18f45k22.h: 14741: unsigned RW1 :1;
[; ;pic18f45k22.h: 14742: unsigned :2;
[; ;pic18f45k22.h: 14743: unsigned I2C_DAT :1;
[; ;pic18f45k22.h: 14744: };
[; ;pic18f45k22.h: 14745: struct {
[; ;pic18f45k22.h: 14746: unsigned :2;
[; ;pic18f45k22.h: 14747: unsigned NOT_W :1;
[; ;pic18f45k22.h: 14748: };
[; ;pic18f45k22.h: 14749: struct {
[; ;pic18f45k22.h: 14750: unsigned :5;
[; ;pic18f45k22.h: 14751: unsigned NOT_A :1;
[; ;pic18f45k22.h: 14752: };
[; ;pic18f45k22.h: 14753: } SSPSTATbits_t;
[; ;pic18f45k22.h: 14754: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f45k22.h: 14969: extern volatile unsigned char SSP1ADD @ 0xFC8;
"14971
[; ;pic18f45k22.h: 14971: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f45k22.h: 14974: extern volatile unsigned char SSPADD @ 0xFC8;
"14976
[; ;pic18f45k22.h: 14976: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f45k22.h: 14979: typedef union {
[; ;pic18f45k22.h: 14980: struct {
[; ;pic18f45k22.h: 14981: unsigned SSPADD :8;
[; ;pic18f45k22.h: 14982: };
[; ;pic18f45k22.h: 14983: struct {
[; ;pic18f45k22.h: 14984: unsigned SSP1ADD :8;
[; ;pic18f45k22.h: 14985: };
[; ;pic18f45k22.h: 14986: struct {
[; ;pic18f45k22.h: 14987: unsigned MSK0 :1;
[; ;pic18f45k22.h: 14988: unsigned MSK1 :1;
[; ;pic18f45k22.h: 14989: unsigned MSK2 :1;
[; ;pic18f45k22.h: 14990: unsigned MSK3 :1;
[; ;pic18f45k22.h: 14991: unsigned MSK4 :1;
[; ;pic18f45k22.h: 14992: unsigned MSK5 :1;
[; ;pic18f45k22.h: 14993: unsigned MSK6 :1;
[; ;pic18f45k22.h: 14994: unsigned MSK7 :1;
[; ;pic18f45k22.h: 14995: };
[; ;pic18f45k22.h: 14996: struct {
[; ;pic18f45k22.h: 14997: unsigned MSK01 :1;
[; ;pic18f45k22.h: 14998: unsigned MSK11 :1;
[; ;pic18f45k22.h: 14999: unsigned MSK21 :1;
[; ;pic18f45k22.h: 15000: unsigned MSK31 :1;
[; ;pic18f45k22.h: 15001: unsigned MSK41 :1;
[; ;pic18f45k22.h: 15002: unsigned MSK51 :1;
[; ;pic18f45k22.h: 15003: unsigned MSK61 :1;
[; ;pic18f45k22.h: 15004: unsigned MSK71 :1;
[; ;pic18f45k22.h: 15005: };
[; ;pic18f45k22.h: 15006: } SSP1ADDbits_t;
[; ;pic18f45k22.h: 15007: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f45k22.h: 15100: typedef union {
[; ;pic18f45k22.h: 15101: struct {
[; ;pic18f45k22.h: 15102: unsigned SSPADD :8;
[; ;pic18f45k22.h: 15103: };
[; ;pic18f45k22.h: 15104: struct {
[; ;pic18f45k22.h: 15105: unsigned SSP1ADD :8;
[; ;pic18f45k22.h: 15106: };
[; ;pic18f45k22.h: 15107: struct {
[; ;pic18f45k22.h: 15108: unsigned MSK0 :1;
[; ;pic18f45k22.h: 15109: unsigned MSK1 :1;
[; ;pic18f45k22.h: 15110: unsigned MSK2 :1;
[; ;pic18f45k22.h: 15111: unsigned MSK3 :1;
[; ;pic18f45k22.h: 15112: unsigned MSK4 :1;
[; ;pic18f45k22.h: 15113: unsigned MSK5 :1;
[; ;pic18f45k22.h: 15114: unsigned MSK6 :1;
[; ;pic18f45k22.h: 15115: unsigned MSK7 :1;
[; ;pic18f45k22.h: 15116: };
[; ;pic18f45k22.h: 15117: struct {
[; ;pic18f45k22.h: 15118: unsigned MSK01 :1;
[; ;pic18f45k22.h: 15119: unsigned MSK11 :1;
[; ;pic18f45k22.h: 15120: unsigned MSK21 :1;
[; ;pic18f45k22.h: 15121: unsigned MSK31 :1;
[; ;pic18f45k22.h: 15122: unsigned MSK41 :1;
[; ;pic18f45k22.h: 15123: unsigned MSK51 :1;
[; ;pic18f45k22.h: 15124: unsigned MSK61 :1;
[; ;pic18f45k22.h: 15125: unsigned MSK71 :1;
[; ;pic18f45k22.h: 15126: };
[; ;pic18f45k22.h: 15127: } SSPADDbits_t;
[; ;pic18f45k22.h: 15128: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f45k22.h: 15223: extern volatile unsigned char SSP1BUF @ 0xFC9;
"15225
[; ;pic18f45k22.h: 15225: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f45k22.h: 15228: extern volatile unsigned char SSPBUF @ 0xFC9;
"15230
[; ;pic18f45k22.h: 15230: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f45k22.h: 15233: typedef union {
[; ;pic18f45k22.h: 15234: struct {
[; ;pic18f45k22.h: 15235: unsigned SSPBUF :8;
[; ;pic18f45k22.h: 15236: };
[; ;pic18f45k22.h: 15237: struct {
[; ;pic18f45k22.h: 15238: unsigned SSP1BUF :8;
[; ;pic18f45k22.h: 15239: };
[; ;pic18f45k22.h: 15240: } SSP1BUFbits_t;
[; ;pic18f45k22.h: 15241: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f45k22.h: 15254: typedef union {
[; ;pic18f45k22.h: 15255: struct {
[; ;pic18f45k22.h: 15256: unsigned SSPBUF :8;
[; ;pic18f45k22.h: 15257: };
[; ;pic18f45k22.h: 15258: struct {
[; ;pic18f45k22.h: 15259: unsigned SSP1BUF :8;
[; ;pic18f45k22.h: 15260: };
[; ;pic18f45k22.h: 15261: } SSPBUFbits_t;
[; ;pic18f45k22.h: 15262: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f45k22.h: 15277: extern volatile unsigned char SSP1MSK @ 0xFCA;
"15279
[; ;pic18f45k22.h: 15279: asm("SSP1MSK equ 0FCAh");
[; <" SSP1MSK equ 0FCAh ;# ">
[; ;pic18f45k22.h: 15282: extern volatile unsigned char SSPMSK @ 0xFCA;
"15284
[; ;pic18f45k22.h: 15284: asm("SSPMSK equ 0FCAh");
[; <" SSPMSK equ 0FCAh ;# ">
[; ;pic18f45k22.h: 15287: typedef union {
[; ;pic18f45k22.h: 15288: struct {
[; ;pic18f45k22.h: 15289: unsigned MSK0 :1;
[; ;pic18f45k22.h: 15290: unsigned MSK1 :1;
[; ;pic18f45k22.h: 15291: unsigned MSK2 :1;
[; ;pic18f45k22.h: 15292: unsigned MSK3 :1;
[; ;pic18f45k22.h: 15293: unsigned MSK4 :1;
[; ;pic18f45k22.h: 15294: unsigned MSK5 :1;
[; ;pic18f45k22.h: 15295: unsigned MSK6 :1;
[; ;pic18f45k22.h: 15296: unsigned MSK7 :1;
[; ;pic18f45k22.h: 15297: };
[; ;pic18f45k22.h: 15298: struct {
[; ;pic18f45k22.h: 15299: unsigned MSK :8;
[; ;pic18f45k22.h: 15300: };
[; ;pic18f45k22.h: 15301: } SSP1MSKbits_t;
[; ;pic18f45k22.h: 15302: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFCA;
[; ;pic18f45k22.h: 15350: typedef union {
[; ;pic18f45k22.h: 15351: struct {
[; ;pic18f45k22.h: 15352: unsigned MSK0 :1;
[; ;pic18f45k22.h: 15353: unsigned MSK1 :1;
[; ;pic18f45k22.h: 15354: unsigned MSK2 :1;
[; ;pic18f45k22.h: 15355: unsigned MSK3 :1;
[; ;pic18f45k22.h: 15356: unsigned MSK4 :1;
[; ;pic18f45k22.h: 15357: unsigned MSK5 :1;
[; ;pic18f45k22.h: 15358: unsigned MSK6 :1;
[; ;pic18f45k22.h: 15359: unsigned MSK7 :1;
[; ;pic18f45k22.h: 15360: };
[; ;pic18f45k22.h: 15361: struct {
[; ;pic18f45k22.h: 15362: unsigned MSK :8;
[; ;pic18f45k22.h: 15363: };
[; ;pic18f45k22.h: 15364: } SSPMSKbits_t;
[; ;pic18f45k22.h: 15365: extern volatile SSPMSKbits_t SSPMSKbits @ 0xFCA;
[; ;pic18f45k22.h: 15415: extern volatile unsigned char SSP1CON3 @ 0xFCB;
"15417
[; ;pic18f45k22.h: 15417: asm("SSP1CON3 equ 0FCBh");
[; <" SSP1CON3 equ 0FCBh ;# ">
[; ;pic18f45k22.h: 15420: extern volatile unsigned char SSPCON3 @ 0xFCB;
"15422
[; ;pic18f45k22.h: 15422: asm("SSPCON3 equ 0FCBh");
[; <" SSPCON3 equ 0FCBh ;# ">
[; ;pic18f45k22.h: 15425: typedef union {
[; ;pic18f45k22.h: 15426: struct {
[; ;pic18f45k22.h: 15427: unsigned DHEN :1;
[; ;pic18f45k22.h: 15428: unsigned AHEN :1;
[; ;pic18f45k22.h: 15429: unsigned SBCDE :1;
[; ;pic18f45k22.h: 15430: unsigned SDAHT :1;
[; ;pic18f45k22.h: 15431: unsigned BOEN :1;
[; ;pic18f45k22.h: 15432: unsigned SCIE :1;
[; ;pic18f45k22.h: 15433: unsigned PCIE :1;
[; ;pic18f45k22.h: 15434: unsigned ACKTIM :1;
[; ;pic18f45k22.h: 15435: };
[; ;pic18f45k22.h: 15436: } SSP1CON3bits_t;
[; ;pic18f45k22.h: 15437: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0xFCB;
[; ;pic18f45k22.h: 15480: typedef union {
[; ;pic18f45k22.h: 15481: struct {
[; ;pic18f45k22.h: 15482: unsigned DHEN :1;
[; ;pic18f45k22.h: 15483: unsigned AHEN :1;
[; ;pic18f45k22.h: 15484: unsigned SBCDE :1;
[; ;pic18f45k22.h: 15485: unsigned SDAHT :1;
[; ;pic18f45k22.h: 15486: unsigned BOEN :1;
[; ;pic18f45k22.h: 15487: unsigned SCIE :1;
[; ;pic18f45k22.h: 15488: unsigned PCIE :1;
[; ;pic18f45k22.h: 15489: unsigned ACKTIM :1;
[; ;pic18f45k22.h: 15490: };
[; ;pic18f45k22.h: 15491: } SSPCON3bits_t;
[; ;pic18f45k22.h: 15492: extern volatile SSPCON3bits_t SSPCON3bits @ 0xFCB;
[; ;pic18f45k22.h: 15537: extern volatile unsigned char T1GCON @ 0xFCC;
"15539
[; ;pic18f45k22.h: 15539: asm("T1GCON equ 0FCCh");
[; <" T1GCON equ 0FCCh ;# ">
[; ;pic18f45k22.h: 15542: typedef union {
[; ;pic18f45k22.h: 15543: struct {
[; ;pic18f45k22.h: 15544: unsigned :3;
[; ;pic18f45k22.h: 15545: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f45k22.h: 15546: };
[; ;pic18f45k22.h: 15547: struct {
[; ;pic18f45k22.h: 15548: unsigned T1GSS :2;
[; ;pic18f45k22.h: 15549: unsigned T1GVAL :1;
[; ;pic18f45k22.h: 15550: unsigned T1GGO_nDONE :1;
[; ;pic18f45k22.h: 15551: unsigned T1GSPM :1;
[; ;pic18f45k22.h: 15552: unsigned T1GTM :1;
[; ;pic18f45k22.h: 15553: unsigned T1GPOL :1;
[; ;pic18f45k22.h: 15554: unsigned TMR1GE :1;
[; ;pic18f45k22.h: 15555: };
[; ;pic18f45k22.h: 15556: struct {
[; ;pic18f45k22.h: 15557: unsigned T1GSS0 :1;
[; ;pic18f45k22.h: 15558: unsigned T1GSS1 :1;
[; ;pic18f45k22.h: 15559: unsigned :1;
[; ;pic18f45k22.h: 15560: unsigned T1G_DONE :1;
[; ;pic18f45k22.h: 15561: };
[; ;pic18f45k22.h: 15562: struct {
[; ;pic18f45k22.h: 15563: unsigned :3;
[; ;pic18f45k22.h: 15564: unsigned T1GGO :1;
[; ;pic18f45k22.h: 15565: };
[; ;pic18f45k22.h: 15566: } T1GCONbits_t;
[; ;pic18f45k22.h: 15567: extern volatile T1GCONbits_t T1GCONbits @ 0xFCC;
[; ;pic18f45k22.h: 15632: extern volatile unsigned char T1CON @ 0xFCD;
"15634
[; ;pic18f45k22.h: 15634: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f45k22.h: 15637: typedef union {
[; ;pic18f45k22.h: 15638: struct {
[; ;pic18f45k22.h: 15639: unsigned :2;
[; ;pic18f45k22.h: 15640: unsigned NOT_T1SYNC :1;
[; ;pic18f45k22.h: 15641: };
[; ;pic18f45k22.h: 15642: struct {
[; ;pic18f45k22.h: 15643: unsigned TMR1ON :1;
[; ;pic18f45k22.h: 15644: unsigned T1RD16 :1;
[; ;pic18f45k22.h: 15645: unsigned nT1SYNC :1;
[; ;pic18f45k22.h: 15646: unsigned T1SOSCEN :1;
[; ;pic18f45k22.h: 15647: unsigned T1CKPS :2;
[; ;pic18f45k22.h: 15648: unsigned TMR1CS :2;
[; ;pic18f45k22.h: 15649: };
[; ;pic18f45k22.h: 15650: struct {
[; ;pic18f45k22.h: 15651: unsigned :1;
[; ;pic18f45k22.h: 15652: unsigned RD16 :1;
[; ;pic18f45k22.h: 15653: unsigned T1SYNC :1;
[; ;pic18f45k22.h: 15654: unsigned T1OSCEN :1;
[; ;pic18f45k22.h: 15655: unsigned T1CKPS0 :1;
[; ;pic18f45k22.h: 15656: unsigned T1CKPS1 :1;
[; ;pic18f45k22.h: 15657: unsigned TMR1CS0 :1;
[; ;pic18f45k22.h: 15658: unsigned TMR1CS1 :1;
[; ;pic18f45k22.h: 15659: };
[; ;pic18f45k22.h: 15660: struct {
[; ;pic18f45k22.h: 15661: unsigned :3;
[; ;pic18f45k22.h: 15662: unsigned SOSCEN :1;
[; ;pic18f45k22.h: 15663: };
[; ;pic18f45k22.h: 15664: } T1CONbits_t;
[; ;pic18f45k22.h: 15665: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f45k22.h: 15745: extern volatile unsigned short TMR1 @ 0xFCE;
"15747
[; ;pic18f45k22.h: 15747: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f45k22.h: 15752: extern volatile unsigned char TMR1L @ 0xFCE;
"15754
[; ;pic18f45k22.h: 15754: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f45k22.h: 15757: typedef union {
[; ;pic18f45k22.h: 15758: struct {
[; ;pic18f45k22.h: 15759: unsigned TMR1L :8;
[; ;pic18f45k22.h: 15760: };
[; ;pic18f45k22.h: 15761: } TMR1Lbits_t;
[; ;pic18f45k22.h: 15762: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f45k22.h: 15772: extern volatile unsigned char TMR1H @ 0xFCF;
"15774
[; ;pic18f45k22.h: 15774: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f45k22.h: 15777: typedef union {
[; ;pic18f45k22.h: 15778: struct {
[; ;pic18f45k22.h: 15779: unsigned TMR1H :8;
[; ;pic18f45k22.h: 15780: };
[; ;pic18f45k22.h: 15781: } TMR1Hbits_t;
[; ;pic18f45k22.h: 15782: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f45k22.h: 15792: extern volatile unsigned char RCON @ 0xFD0;
"15794
[; ;pic18f45k22.h: 15794: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f45k22.h: 15797: typedef union {
[; ;pic18f45k22.h: 15798: struct {
[; ;pic18f45k22.h: 15799: unsigned NOT_BOR :1;
[; ;pic18f45k22.h: 15800: };
[; ;pic18f45k22.h: 15801: struct {
[; ;pic18f45k22.h: 15802: unsigned :1;
[; ;pic18f45k22.h: 15803: unsigned NOT_POR :1;
[; ;pic18f45k22.h: 15804: };
[; ;pic18f45k22.h: 15805: struct {
[; ;pic18f45k22.h: 15806: unsigned :2;
[; ;pic18f45k22.h: 15807: unsigned NOT_PD :1;
[; ;pic18f45k22.h: 15808: };
[; ;pic18f45k22.h: 15809: struct {
[; ;pic18f45k22.h: 15810: unsigned :3;
[; ;pic18f45k22.h: 15811: unsigned NOT_TO :1;
[; ;pic18f45k22.h: 15812: };
[; ;pic18f45k22.h: 15813: struct {
[; ;pic18f45k22.h: 15814: unsigned :4;
[; ;pic18f45k22.h: 15815: unsigned NOT_RI :1;
[; ;pic18f45k22.h: 15816: };
[; ;pic18f45k22.h: 15817: struct {
[; ;pic18f45k22.h: 15818: unsigned nBOR :1;
[; ;pic18f45k22.h: 15819: unsigned nPOR :1;
[; ;pic18f45k22.h: 15820: unsigned nPD :1;
[; ;pic18f45k22.h: 15821: unsigned nTO :1;
[; ;pic18f45k22.h: 15822: unsigned nRI :1;
[; ;pic18f45k22.h: 15823: unsigned :1;
[; ;pic18f45k22.h: 15824: unsigned SBOREN :1;
[; ;pic18f45k22.h: 15825: unsigned IPEN :1;
[; ;pic18f45k22.h: 15826: };
[; ;pic18f45k22.h: 15827: struct {
[; ;pic18f45k22.h: 15828: unsigned BOR :1;
[; ;pic18f45k22.h: 15829: unsigned POR :1;
[; ;pic18f45k22.h: 15830: unsigned PD :1;
[; ;pic18f45k22.h: 15831: unsigned TO :1;
[; ;pic18f45k22.h: 15832: unsigned RI :1;
[; ;pic18f45k22.h: 15833: };
[; ;pic18f45k22.h: 15834: } RCONbits_t;
[; ;pic18f45k22.h: 15835: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f45k22.h: 15925: extern volatile unsigned char WDTCON @ 0xFD1;
"15927
[; ;pic18f45k22.h: 15927: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f45k22.h: 15930: typedef union {
[; ;pic18f45k22.h: 15931: struct {
[; ;pic18f45k22.h: 15932: unsigned SWDTEN :1;
[; ;pic18f45k22.h: 15933: };
[; ;pic18f45k22.h: 15934: struct {
[; ;pic18f45k22.h: 15935: unsigned SWDTE :1;
[; ;pic18f45k22.h: 15936: };
[; ;pic18f45k22.h: 15937: } WDTCONbits_t;
[; ;pic18f45k22.h: 15938: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f45k22.h: 15953: extern volatile unsigned char OSCCON2 @ 0xFD2;
"15955
[; ;pic18f45k22.h: 15955: asm("OSCCON2 equ 0FD2h");
[; <" OSCCON2 equ 0FD2h ;# ">
[; ;pic18f45k22.h: 15958: typedef union {
[; ;pic18f45k22.h: 15959: struct {
[; ;pic18f45k22.h: 15960: unsigned LFIOFS :1;
[; ;pic18f45k22.h: 15961: unsigned MFIOFS :1;
[; ;pic18f45k22.h: 15962: unsigned PRISD :1;
[; ;pic18f45k22.h: 15963: unsigned SOSCGO :1;
[; ;pic18f45k22.h: 15964: unsigned MFIOSEL :1;
[; ;pic18f45k22.h: 15965: unsigned :1;
[; ;pic18f45k22.h: 15966: unsigned SOSCRUN :1;
[; ;pic18f45k22.h: 15967: unsigned PLLRDY :1;
[; ;pic18f45k22.h: 15968: };
[; ;pic18f45k22.h: 15969: } OSCCON2bits_t;
[; ;pic18f45k22.h: 15970: extern volatile OSCCON2bits_t OSCCON2bits @ 0xFD2;
[; ;pic18f45k22.h: 16010: extern volatile unsigned char OSCCON @ 0xFD3;
"16012
[; ;pic18f45k22.h: 16012: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f45k22.h: 16015: typedef union {
[; ;pic18f45k22.h: 16016: struct {
[; ;pic18f45k22.h: 16017: unsigned SCS :2;
[; ;pic18f45k22.h: 16018: unsigned HFIOFS :1;
[; ;pic18f45k22.h: 16019: unsigned OSTS :1;
[; ;pic18f45k22.h: 16020: unsigned IRCF :3;
[; ;pic18f45k22.h: 16021: unsigned IDLEN :1;
[; ;pic18f45k22.h: 16022: };
[; ;pic18f45k22.h: 16023: struct {
[; ;pic18f45k22.h: 16024: unsigned SCS0 :1;
[; ;pic18f45k22.h: 16025: unsigned SCS1 :1;
[; ;pic18f45k22.h: 16026: unsigned IOFS :1;
[; ;pic18f45k22.h: 16027: unsigned :1;
[; ;pic18f45k22.h: 16028: unsigned IRCF0 :1;
[; ;pic18f45k22.h: 16029: unsigned IRCF1 :1;
[; ;pic18f45k22.h: 16030: unsigned IRCF2 :1;
[; ;pic18f45k22.h: 16031: };
[; ;pic18f45k22.h: 16032: } OSCCONbits_t;
[; ;pic18f45k22.h: 16033: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f45k22.h: 16093: extern volatile unsigned char T0CON @ 0xFD5;
"16095
[; ;pic18f45k22.h: 16095: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f45k22.h: 16098: typedef union {
[; ;pic18f45k22.h: 16099: struct {
[; ;pic18f45k22.h: 16100: unsigned T0PS :3;
[; ;pic18f45k22.h: 16101: unsigned PSA :1;
[; ;pic18f45k22.h: 16102: unsigned T0SE :1;
[; ;pic18f45k22.h: 16103: unsigned T0CS :1;
[; ;pic18f45k22.h: 16104: unsigned T08BIT :1;
[; ;pic18f45k22.h: 16105: unsigned TMR0ON :1;
[; ;pic18f45k22.h: 16106: };
[; ;pic18f45k22.h: 16107: struct {
[; ;pic18f45k22.h: 16108: unsigned T0PS0 :1;
[; ;pic18f45k22.h: 16109: unsigned T0PS1 :1;
[; ;pic18f45k22.h: 16110: unsigned T0PS2 :1;
[; ;pic18f45k22.h: 16111: };
[; ;pic18f45k22.h: 16112: } T0CONbits_t;
[; ;pic18f45k22.h: 16113: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f45k22.h: 16163: extern volatile unsigned short TMR0 @ 0xFD6;
"16165
[; ;pic18f45k22.h: 16165: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f45k22.h: 16170: extern volatile unsigned char TMR0L @ 0xFD6;
"16172
[; ;pic18f45k22.h: 16172: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f45k22.h: 16175: typedef union {
[; ;pic18f45k22.h: 16176: struct {
[; ;pic18f45k22.h: 16177: unsigned TMR0L :8;
[; ;pic18f45k22.h: 16178: };
[; ;pic18f45k22.h: 16179: } TMR0Lbits_t;
[; ;pic18f45k22.h: 16180: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f45k22.h: 16190: extern volatile unsigned char TMR0H @ 0xFD7;
"16192
[; ;pic18f45k22.h: 16192: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f45k22.h: 16195: typedef union {
[; ;pic18f45k22.h: 16196: struct {
[; ;pic18f45k22.h: 16197: unsigned TMR0H :8;
[; ;pic18f45k22.h: 16198: };
[; ;pic18f45k22.h: 16199: } TMR0Hbits_t;
[; ;pic18f45k22.h: 16200: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f45k22.h: 16210: extern volatile unsigned char STATUS @ 0xFD8;
"16212
[; ;pic18f45k22.h: 16212: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f45k22.h: 16215: typedef union {
[; ;pic18f45k22.h: 16216: struct {
[; ;pic18f45k22.h: 16217: unsigned C :1;
[; ;pic18f45k22.h: 16218: unsigned DC :1;
[; ;pic18f45k22.h: 16219: unsigned Z :1;
[; ;pic18f45k22.h: 16220: unsigned OV :1;
[; ;pic18f45k22.h: 16221: unsigned N :1;
[; ;pic18f45k22.h: 16222: };
[; ;pic18f45k22.h: 16223: struct {
[; ;pic18f45k22.h: 16224: unsigned CARRY :1;
[; ;pic18f45k22.h: 16225: unsigned :1;
[; ;pic18f45k22.h: 16226: unsigned ZERO :1;
[; ;pic18f45k22.h: 16227: unsigned OVERFLOW :1;
[; ;pic18f45k22.h: 16228: unsigned NEGATIVE :1;
[; ;pic18f45k22.h: 16229: };
[; ;pic18f45k22.h: 16230: } STATUSbits_t;
[; ;pic18f45k22.h: 16231: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f45k22.h: 16281: extern volatile unsigned short FSR2 @ 0xFD9;
"16283
[; ;pic18f45k22.h: 16283: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f45k22.h: 16288: extern volatile unsigned char FSR2L @ 0xFD9;
"16290
[; ;pic18f45k22.h: 16290: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f45k22.h: 16293: typedef union {
[; ;pic18f45k22.h: 16294: struct {
[; ;pic18f45k22.h: 16295: unsigned FSR2L :8;
[; ;pic18f45k22.h: 16296: };
[; ;pic18f45k22.h: 16297: } FSR2Lbits_t;
[; ;pic18f45k22.h: 16298: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f45k22.h: 16308: extern volatile unsigned char FSR2H @ 0xFDA;
"16310
[; ;pic18f45k22.h: 16310: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f45k22.h: 16315: extern volatile unsigned char PLUSW2 @ 0xFDB;
"16317
[; ;pic18f45k22.h: 16317: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f45k22.h: 16320: typedef union {
[; ;pic18f45k22.h: 16321: struct {
[; ;pic18f45k22.h: 16322: unsigned PLUSW2 :8;
[; ;pic18f45k22.h: 16323: };
[; ;pic18f45k22.h: 16324: } PLUSW2bits_t;
[; ;pic18f45k22.h: 16325: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f45k22.h: 16335: extern volatile unsigned char PREINC2 @ 0xFDC;
"16337
[; ;pic18f45k22.h: 16337: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f45k22.h: 16340: typedef union {
[; ;pic18f45k22.h: 16341: struct {
[; ;pic18f45k22.h: 16342: unsigned PREINC2 :8;
[; ;pic18f45k22.h: 16343: };
[; ;pic18f45k22.h: 16344: } PREINC2bits_t;
[; ;pic18f45k22.h: 16345: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f45k22.h: 16355: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"16357
[; ;pic18f45k22.h: 16357: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f45k22.h: 16360: typedef union {
[; ;pic18f45k22.h: 16361: struct {
[; ;pic18f45k22.h: 16362: unsigned POSTDEC2 :8;
[; ;pic18f45k22.h: 16363: };
[; ;pic18f45k22.h: 16364: } POSTDEC2bits_t;
[; ;pic18f45k22.h: 16365: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f45k22.h: 16375: extern volatile unsigned char POSTINC2 @ 0xFDE;
"16377
[; ;pic18f45k22.h: 16377: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f45k22.h: 16380: typedef union {
[; ;pic18f45k22.h: 16381: struct {
[; ;pic18f45k22.h: 16382: unsigned POSTINC2 :8;
[; ;pic18f45k22.h: 16383: };
[; ;pic18f45k22.h: 16384: } POSTINC2bits_t;
[; ;pic18f45k22.h: 16385: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f45k22.h: 16395: extern volatile unsigned char INDF2 @ 0xFDF;
"16397
[; ;pic18f45k22.h: 16397: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f45k22.h: 16400: typedef union {
[; ;pic18f45k22.h: 16401: struct {
[; ;pic18f45k22.h: 16402: unsigned INDF2 :8;
[; ;pic18f45k22.h: 16403: };
[; ;pic18f45k22.h: 16404: } INDF2bits_t;
[; ;pic18f45k22.h: 16405: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f45k22.h: 16415: extern volatile unsigned char BSR @ 0xFE0;
"16417
[; ;pic18f45k22.h: 16417: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f45k22.h: 16422: extern volatile unsigned short FSR1 @ 0xFE1;
"16424
[; ;pic18f45k22.h: 16424: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f45k22.h: 16429: extern volatile unsigned char FSR1L @ 0xFE1;
"16431
[; ;pic18f45k22.h: 16431: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f45k22.h: 16434: typedef union {
[; ;pic18f45k22.h: 16435: struct {
[; ;pic18f45k22.h: 16436: unsigned FSR1L :8;
[; ;pic18f45k22.h: 16437: };
[; ;pic18f45k22.h: 16438: } FSR1Lbits_t;
[; ;pic18f45k22.h: 16439: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f45k22.h: 16449: extern volatile unsigned char FSR1H @ 0xFE2;
"16451
[; ;pic18f45k22.h: 16451: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f45k22.h: 16456: extern volatile unsigned char PLUSW1 @ 0xFE3;
"16458
[; ;pic18f45k22.h: 16458: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f45k22.h: 16461: typedef union {
[; ;pic18f45k22.h: 16462: struct {
[; ;pic18f45k22.h: 16463: unsigned PLUSW1 :8;
[; ;pic18f45k22.h: 16464: };
[; ;pic18f45k22.h: 16465: } PLUSW1bits_t;
[; ;pic18f45k22.h: 16466: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f45k22.h: 16476: extern volatile unsigned char PREINC1 @ 0xFE4;
"16478
[; ;pic18f45k22.h: 16478: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f45k22.h: 16481: typedef union {
[; ;pic18f45k22.h: 16482: struct {
[; ;pic18f45k22.h: 16483: unsigned PREINC1 :8;
[; ;pic18f45k22.h: 16484: };
[; ;pic18f45k22.h: 16485: } PREINC1bits_t;
[; ;pic18f45k22.h: 16486: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f45k22.h: 16496: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"16498
[; ;pic18f45k22.h: 16498: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f45k22.h: 16501: typedef union {
[; ;pic18f45k22.h: 16502: struct {
[; ;pic18f45k22.h: 16503: unsigned POSTDEC1 :8;
[; ;pic18f45k22.h: 16504: };
[; ;pic18f45k22.h: 16505: } POSTDEC1bits_t;
[; ;pic18f45k22.h: 16506: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f45k22.h: 16516: extern volatile unsigned char POSTINC1 @ 0xFE6;
"16518
[; ;pic18f45k22.h: 16518: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f45k22.h: 16521: typedef union {
[; ;pic18f45k22.h: 16522: struct {
[; ;pic18f45k22.h: 16523: unsigned POSTINC1 :8;
[; ;pic18f45k22.h: 16524: };
[; ;pic18f45k22.h: 16525: } POSTINC1bits_t;
[; ;pic18f45k22.h: 16526: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f45k22.h: 16536: extern volatile unsigned char INDF1 @ 0xFE7;
"16538
[; ;pic18f45k22.h: 16538: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f45k22.h: 16541: typedef union {
[; ;pic18f45k22.h: 16542: struct {
[; ;pic18f45k22.h: 16543: unsigned INDF1 :8;
[; ;pic18f45k22.h: 16544: };
[; ;pic18f45k22.h: 16545: } INDF1bits_t;
[; ;pic18f45k22.h: 16546: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f45k22.h: 16556: extern volatile unsigned char WREG @ 0xFE8;
"16558
[; ;pic18f45k22.h: 16558: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f45k22.h: 16566: typedef union {
[; ;pic18f45k22.h: 16567: struct {
[; ;pic18f45k22.h: 16568: unsigned WREG :8;
[; ;pic18f45k22.h: 16569: };
[; ;pic18f45k22.h: 16570: } WREGbits_t;
[; ;pic18f45k22.h: 16571: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f45k22.h: 16579: typedef union {
[; ;pic18f45k22.h: 16580: struct {
[; ;pic18f45k22.h: 16581: unsigned WREG :8;
[; ;pic18f45k22.h: 16582: };
[; ;pic18f45k22.h: 16583: } Wbits_t;
[; ;pic18f45k22.h: 16584: extern volatile Wbits_t Wbits @ 0xFE8;
[; ;pic18f45k22.h: 16594: extern volatile unsigned short FSR0 @ 0xFE9;
"16596
[; ;pic18f45k22.h: 16596: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f45k22.h: 16601: extern volatile unsigned char FSR0L @ 0xFE9;
"16603
[; ;pic18f45k22.h: 16603: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f45k22.h: 16606: typedef union {
[; ;pic18f45k22.h: 16607: struct {
[; ;pic18f45k22.h: 16608: unsigned FSR0L :8;
[; ;pic18f45k22.h: 16609: };
[; ;pic18f45k22.h: 16610: } FSR0Lbits_t;
[; ;pic18f45k22.h: 16611: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f45k22.h: 16621: extern volatile unsigned char FSR0H @ 0xFEA;
"16623
[; ;pic18f45k22.h: 16623: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f45k22.h: 16628: extern volatile unsigned char PLUSW0 @ 0xFEB;
"16630
[; ;pic18f45k22.h: 16630: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f45k22.h: 16633: typedef union {
[; ;pic18f45k22.h: 16634: struct {
[; ;pic18f45k22.h: 16635: unsigned PLUSW0 :8;
[; ;pic18f45k22.h: 16636: };
[; ;pic18f45k22.h: 16637: } PLUSW0bits_t;
[; ;pic18f45k22.h: 16638: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f45k22.h: 16648: extern volatile unsigned char PREINC0 @ 0xFEC;
"16650
[; ;pic18f45k22.h: 16650: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f45k22.h: 16653: typedef union {
[; ;pic18f45k22.h: 16654: struct {
[; ;pic18f45k22.h: 16655: unsigned PREINC0 :8;
[; ;pic18f45k22.h: 16656: };
[; ;pic18f45k22.h: 16657: } PREINC0bits_t;
[; ;pic18f45k22.h: 16658: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f45k22.h: 16668: extern volatile unsigned char POSTDEC0 @ 0xFED;
"16670
[; ;pic18f45k22.h: 16670: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f45k22.h: 16673: typedef union {
[; ;pic18f45k22.h: 16674: struct {
[; ;pic18f45k22.h: 16675: unsigned POSTDEC0 :8;
[; ;pic18f45k22.h: 16676: };
[; ;pic18f45k22.h: 16677: } POSTDEC0bits_t;
[; ;pic18f45k22.h: 16678: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f45k22.h: 16688: extern volatile unsigned char POSTINC0 @ 0xFEE;
"16690
[; ;pic18f45k22.h: 16690: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f45k22.h: 16693: typedef union {
[; ;pic18f45k22.h: 16694: struct {
[; ;pic18f45k22.h: 16695: unsigned POSTINC0 :8;
[; ;pic18f45k22.h: 16696: };
[; ;pic18f45k22.h: 16697: } POSTINC0bits_t;
[; ;pic18f45k22.h: 16698: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f45k22.h: 16708: extern volatile unsigned char INDF0 @ 0xFEF;
"16710
[; ;pic18f45k22.h: 16710: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f45k22.h: 16713: typedef union {
[; ;pic18f45k22.h: 16714: struct {
[; ;pic18f45k22.h: 16715: unsigned INDF0 :8;
[; ;pic18f45k22.h: 16716: };
[; ;pic18f45k22.h: 16717: } INDF0bits_t;
[; ;pic18f45k22.h: 16718: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f45k22.h: 16728: extern volatile unsigned char INTCON3 @ 0xFF0;
"16730
[; ;pic18f45k22.h: 16730: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f45k22.h: 16733: typedef union {
[; ;pic18f45k22.h: 16734: struct {
[; ;pic18f45k22.h: 16735: unsigned INT1IF :1;
[; ;pic18f45k22.h: 16736: unsigned INT2IF :1;
[; ;pic18f45k22.h: 16737: unsigned :1;
[; ;pic18f45k22.h: 16738: unsigned INT1IE :1;
[; ;pic18f45k22.h: 16739: unsigned INT2IE :1;
[; ;pic18f45k22.h: 16740: unsigned :1;
[; ;pic18f45k22.h: 16741: unsigned INT1IP :1;
[; ;pic18f45k22.h: 16742: unsigned INT2IP :1;
[; ;pic18f45k22.h: 16743: };
[; ;pic18f45k22.h: 16744: struct {
[; ;pic18f45k22.h: 16745: unsigned INT1F :1;
[; ;pic18f45k22.h: 16746: unsigned INT2F :1;
[; ;pic18f45k22.h: 16747: unsigned :1;
[; ;pic18f45k22.h: 16748: unsigned INT1E :1;
[; ;pic18f45k22.h: 16749: unsigned INT2E :1;
[; ;pic18f45k22.h: 16750: unsigned :1;
[; ;pic18f45k22.h: 16751: unsigned INT1P :1;
[; ;pic18f45k22.h: 16752: unsigned INT2P :1;
[; ;pic18f45k22.h: 16753: };
[; ;pic18f45k22.h: 16754: } INTCON3bits_t;
[; ;pic18f45k22.h: 16755: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f45k22.h: 16820: extern volatile unsigned char INTCON2 @ 0xFF1;
"16822
[; ;pic18f45k22.h: 16822: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f45k22.h: 16825: typedef union {
[; ;pic18f45k22.h: 16826: struct {
[; ;pic18f45k22.h: 16827: unsigned :7;
[; ;pic18f45k22.h: 16828: unsigned NOT_RBPU :1;
[; ;pic18f45k22.h: 16829: };
[; ;pic18f45k22.h: 16830: struct {
[; ;pic18f45k22.h: 16831: unsigned RBIP :1;
[; ;pic18f45k22.h: 16832: unsigned :1;
[; ;pic18f45k22.h: 16833: unsigned TMR0IP :1;
[; ;pic18f45k22.h: 16834: unsigned :1;
[; ;pic18f45k22.h: 16835: unsigned INTEDG2 :1;
[; ;pic18f45k22.h: 16836: unsigned INTEDG1 :1;
[; ;pic18f45k22.h: 16837: unsigned INTEDG0 :1;
[; ;pic18f45k22.h: 16838: unsigned nRBPU :1;
[; ;pic18f45k22.h: 16839: };
[; ;pic18f45k22.h: 16840: struct {
[; ;pic18f45k22.h: 16841: unsigned :7;
[; ;pic18f45k22.h: 16842: unsigned RBPU :1;
[; ;pic18f45k22.h: 16843: };
[; ;pic18f45k22.h: 16844: } INTCON2bits_t;
[; ;pic18f45k22.h: 16845: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f45k22.h: 16890: extern volatile unsigned char INTCON @ 0xFF2;
"16892
[; ;pic18f45k22.h: 16892: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f45k22.h: 16895: typedef union {
[; ;pic18f45k22.h: 16896: struct {
[; ;pic18f45k22.h: 16897: unsigned RBIF :1;
[; ;pic18f45k22.h: 16898: unsigned INT0IF :1;
[; ;pic18f45k22.h: 16899: unsigned TMR0IF :1;
[; ;pic18f45k22.h: 16900: unsigned RBIE :1;
[; ;pic18f45k22.h: 16901: unsigned INT0IE :1;
[; ;pic18f45k22.h: 16902: unsigned TMR0IE :1;
[; ;pic18f45k22.h: 16903: unsigned PEIE_GIEL :1;
[; ;pic18f45k22.h: 16904: unsigned GIE_GIEH :1;
[; ;pic18f45k22.h: 16905: };
[; ;pic18f45k22.h: 16906: struct {
[; ;pic18f45k22.h: 16907: unsigned :1;
[; ;pic18f45k22.h: 16908: unsigned INT0F :1;
[; ;pic18f45k22.h: 16909: unsigned T0IF :1;
[; ;pic18f45k22.h: 16910: unsigned :1;
[; ;pic18f45k22.h: 16911: unsigned INT0E :1;
[; ;pic18f45k22.h: 16912: unsigned T0IE :1;
[; ;pic18f45k22.h: 16913: unsigned PEIE :1;
[; ;pic18f45k22.h: 16914: unsigned GIE :1;
[; ;pic18f45k22.h: 16915: };
[; ;pic18f45k22.h: 16916: struct {
[; ;pic18f45k22.h: 16917: unsigned :6;
[; ;pic18f45k22.h: 16918: unsigned GIEL :1;
[; ;pic18f45k22.h: 16919: unsigned GIEH :1;
[; ;pic18f45k22.h: 16920: };
[; ;pic18f45k22.h: 16921: } INTCONbits_t;
[; ;pic18f45k22.h: 16922: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f45k22.h: 17007: extern volatile unsigned short PROD @ 0xFF3;
"17009
[; ;pic18f45k22.h: 17009: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f45k22.h: 17014: extern volatile unsigned char PRODL @ 0xFF3;
"17016
[; ;pic18f45k22.h: 17016: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f45k22.h: 17019: typedef union {
[; ;pic18f45k22.h: 17020: struct {
[; ;pic18f45k22.h: 17021: unsigned PRODL :8;
[; ;pic18f45k22.h: 17022: };
[; ;pic18f45k22.h: 17023: } PRODLbits_t;
[; ;pic18f45k22.h: 17024: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f45k22.h: 17034: extern volatile unsigned char PRODH @ 0xFF4;
"17036
[; ;pic18f45k22.h: 17036: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f45k22.h: 17039: typedef union {
[; ;pic18f45k22.h: 17040: struct {
[; ;pic18f45k22.h: 17041: unsigned PRODH :8;
[; ;pic18f45k22.h: 17042: };
[; ;pic18f45k22.h: 17043: } PRODHbits_t;
[; ;pic18f45k22.h: 17044: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f45k22.h: 17054: extern volatile unsigned char TABLAT @ 0xFF5;
"17056
[; ;pic18f45k22.h: 17056: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f45k22.h: 17059: typedef union {
[; ;pic18f45k22.h: 17060: struct {
[; ;pic18f45k22.h: 17061: unsigned TABLAT :8;
[; ;pic18f45k22.h: 17062: };
[; ;pic18f45k22.h: 17063: } TABLATbits_t;
[; ;pic18f45k22.h: 17064: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f45k22.h: 17075: extern volatile unsigned short long TBLPTR @ 0xFF6;
"17078
[; ;pic18f45k22.h: 17078: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f45k22.h: 17083: extern volatile unsigned char TBLPTRL @ 0xFF6;
"17085
[; ;pic18f45k22.h: 17085: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f45k22.h: 17088: typedef union {
[; ;pic18f45k22.h: 17089: struct {
[; ;pic18f45k22.h: 17090: unsigned TBLPTRL :8;
[; ;pic18f45k22.h: 17091: };
[; ;pic18f45k22.h: 17092: } TBLPTRLbits_t;
[; ;pic18f45k22.h: 17093: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f45k22.h: 17103: extern volatile unsigned char TBLPTRH @ 0xFF7;
"17105
[; ;pic18f45k22.h: 17105: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f45k22.h: 17108: typedef union {
[; ;pic18f45k22.h: 17109: struct {
[; ;pic18f45k22.h: 17110: unsigned TBLPTRH :8;
[; ;pic18f45k22.h: 17111: };
[; ;pic18f45k22.h: 17112: } TBLPTRHbits_t;
[; ;pic18f45k22.h: 17113: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f45k22.h: 17123: extern volatile unsigned char TBLPTRU @ 0xFF8;
"17125
[; ;pic18f45k22.h: 17125: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f45k22.h: 17128: typedef union {
[; ;pic18f45k22.h: 17129: struct {
[; ;pic18f45k22.h: 17130: unsigned TBLPTRU :6;
[; ;pic18f45k22.h: 17131: };
[; ;pic18f45k22.h: 17132: struct {
[; ;pic18f45k22.h: 17133: unsigned :5;
[; ;pic18f45k22.h: 17134: unsigned ACSS :1;
[; ;pic18f45k22.h: 17135: };
[; ;pic18f45k22.h: 17136: } TBLPTRUbits_t;
[; ;pic18f45k22.h: 17137: extern volatile TBLPTRUbits_t TBLPTRUbits @ 0xFF8;
[; ;pic18f45k22.h: 17153: extern volatile unsigned short long PCLAT @ 0xFF9;
"17156
[; ;pic18f45k22.h: 17156: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f45k22.h: 17160: extern volatile unsigned short long PC @ 0xFF9;
"17163
[; ;pic18f45k22.h: 17163: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f45k22.h: 17168: extern volatile unsigned char PCL @ 0xFF9;
"17170
[; ;pic18f45k22.h: 17170: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f45k22.h: 17173: typedef union {
[; ;pic18f45k22.h: 17174: struct {
[; ;pic18f45k22.h: 17175: unsigned PCL :8;
[; ;pic18f45k22.h: 17176: };
[; ;pic18f45k22.h: 17177: } PCLbits_t;
[; ;pic18f45k22.h: 17178: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f45k22.h: 17188: extern volatile unsigned char PCLATH @ 0xFFA;
"17190
[; ;pic18f45k22.h: 17190: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f45k22.h: 17193: typedef union {
[; ;pic18f45k22.h: 17194: struct {
[; ;pic18f45k22.h: 17195: unsigned PCH :8;
[; ;pic18f45k22.h: 17196: };
[; ;pic18f45k22.h: 17197: } PCLATHbits_t;
[; ;pic18f45k22.h: 17198: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f45k22.h: 17208: extern volatile unsigned char PCLATU @ 0xFFB;
"17210
[; ;pic18f45k22.h: 17210: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f45k22.h: 17215: extern volatile unsigned char STKPTR @ 0xFFC;
"17217
[; ;pic18f45k22.h: 17217: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f45k22.h: 17220: typedef union {
[; ;pic18f45k22.h: 17221: struct {
[; ;pic18f45k22.h: 17222: unsigned STKPTR :5;
[; ;pic18f45k22.h: 17223: unsigned :1;
[; ;pic18f45k22.h: 17224: unsigned STKUNF :1;
[; ;pic18f45k22.h: 17225: unsigned STKFUL :1;
[; ;pic18f45k22.h: 17226: };
[; ;pic18f45k22.h: 17227: struct {
[; ;pic18f45k22.h: 17228: unsigned STKPTR0 :1;
[; ;pic18f45k22.h: 17229: unsigned STKPTR1 :1;
[; ;pic18f45k22.h: 17230: unsigned STKPTR2 :1;
[; ;pic18f45k22.h: 17231: unsigned STKPTR3 :1;
[; ;pic18f45k22.h: 17232: unsigned STKPTR4 :1;
[; ;pic18f45k22.h: 17233: unsigned :2;
[; ;pic18f45k22.h: 17234: unsigned STKOVF :1;
[; ;pic18f45k22.h: 17235: };
[; ;pic18f45k22.h: 17236: struct {
[; ;pic18f45k22.h: 17237: unsigned SP0 :1;
[; ;pic18f45k22.h: 17238: unsigned SP1 :1;
[; ;pic18f45k22.h: 17239: unsigned SP2 :1;
[; ;pic18f45k22.h: 17240: unsigned SP3 :1;
[; ;pic18f45k22.h: 17241: unsigned SP4 :1;
[; ;pic18f45k22.h: 17242: };
[; ;pic18f45k22.h: 17243: } STKPTRbits_t;
[; ;pic18f45k22.h: 17244: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f45k22.h: 17320: extern volatile unsigned short long TOS @ 0xFFD;
"17323
[; ;pic18f45k22.h: 17323: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f45k22.h: 17328: extern volatile unsigned char TOSL @ 0xFFD;
"17330
[; ;pic18f45k22.h: 17330: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f45k22.h: 17333: typedef union {
[; ;pic18f45k22.h: 17334: struct {
[; ;pic18f45k22.h: 17335: unsigned TOSL :8;
[; ;pic18f45k22.h: 17336: };
[; ;pic18f45k22.h: 17337: } TOSLbits_t;
[; ;pic18f45k22.h: 17338: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f45k22.h: 17348: extern volatile unsigned char TOSH @ 0xFFE;
"17350
[; ;pic18f45k22.h: 17350: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f45k22.h: 17353: typedef union {
[; ;pic18f45k22.h: 17354: struct {
[; ;pic18f45k22.h: 17355: unsigned TOSH :8;
[; ;pic18f45k22.h: 17356: };
[; ;pic18f45k22.h: 17357: } TOSHbits_t;
[; ;pic18f45k22.h: 17358: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f45k22.h: 17368: extern volatile unsigned char TOSU @ 0xFFF;
"17370
[; ;pic18f45k22.h: 17370: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f45k22.h: 17380: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f45k22.h: 17382: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f45k22.h: 17384: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f45k22.h: 17386: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f45k22.h: 17388: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f45k22.h: 17390: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f45k22.h: 17392: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f45k22.h: 17394: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f45k22.h: 17396: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f45k22.h: 17398: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f45k22.h: 17400: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f45k22.h: 17402: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f45k22.h: 17404: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f45k22.h: 17406: extern volatile __bit ACSS @ (((unsigned) &TBLPTRU)*8) + 5;
[; ;pic18f45k22.h: 17408: extern volatile __bit ADCMD @ (((unsigned) &PMD2)*8) + 0;
[; ;pic18f45k22.h: 17410: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f45k22.h: 17412: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f45k22.h: 17414: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f45k22.h: 17416: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f45k22.h: 17418: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f45k22.h: 17420: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f45k22.h: 17422: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f45k22.h: 17424: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f45k22.h: 17426: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f45k22.h: 17428: extern volatile __bit ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f45k22.h: 17430: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f45k22.h: 17432: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f45k22.h: 17434: extern volatile __bit ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f45k22.h: 17436: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f45k22.h: 17438: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f45k22.h: 17440: extern volatile __bit ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f45k22.h: 17442: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f45k22.h: 17444: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f45k22.h: 17446: extern volatile __bit ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f45k22.h: 17448: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f45k22.h: 17450: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f45k22.h: 17452: extern volatile __bit ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f45k22.h: 17454: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f45k22.h: 17456: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f45k22.h: 17458: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f45k22.h: 17460: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k22.h: 17462: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f45k22.h: 17464: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f45k22.h: 17466: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f45k22.h: 17468: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f45k22.h: 17470: extern volatile __bit AN13 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f45k22.h: 17472: extern volatile __bit AN14 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 17474: extern volatile __bit AN15 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 17476: extern volatile __bit AN16 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 17478: extern volatile __bit AN17 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f45k22.h: 17480: extern volatile __bit AN18 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 17482: extern volatile __bit AN19 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 17484: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 17486: extern volatile __bit AN20 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f45k22.h: 17488: extern volatile __bit AN21 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k22.h: 17490: extern volatile __bit AN22 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f45k22.h: 17492: extern volatile __bit AN23 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 17494: extern volatile __bit AN24 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f45k22.h: 17496: extern volatile __bit AN25 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f45k22.h: 17498: extern volatile __bit AN26 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k22.h: 17500: extern volatile __bit AN27 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k22.h: 17502: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f45k22.h: 17504: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 17506: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f45k22.h: 17508: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k22.h: 17510: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 17512: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f45k22.h: 17514: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 17516: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic18f45k22.h: 17518: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic18f45k22.h: 17520: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic18f45k22.h: 17522: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic18f45k22.h: 17524: extern volatile __bit ANSA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic18f45k22.h: 17526: extern volatile __bit ANSB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic18f45k22.h: 17528: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic18f45k22.h: 17530: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic18f45k22.h: 17532: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic18f45k22.h: 17534: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic18f45k22.h: 17536: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic18f45k22.h: 17538: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic18f45k22.h: 17540: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic18f45k22.h: 17542: extern volatile __bit ANSC4 @ (((unsigned) &ANSELC)*8) + 4;
[; ;pic18f45k22.h: 17544: extern volatile __bit ANSC5 @ (((unsigned) &ANSELC)*8) + 5;
[; ;pic18f45k22.h: 17546: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic18f45k22.h: 17548: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic18f45k22.h: 17550: extern volatile __bit ANSD0 @ (((unsigned) &ANSELD)*8) + 0;
[; ;pic18f45k22.h: 17552: extern volatile __bit ANSD1 @ (((unsigned) &ANSELD)*8) + 1;
[; ;pic18f45k22.h: 17554: extern volatile __bit ANSD2 @ (((unsigned) &ANSELD)*8) + 2;
[; ;pic18f45k22.h: 17556: extern volatile __bit ANSD3 @ (((unsigned) &ANSELD)*8) + 3;
[; ;pic18f45k22.h: 17558: extern volatile __bit ANSD4 @ (((unsigned) &ANSELD)*8) + 4;
[; ;pic18f45k22.h: 17560: extern volatile __bit ANSD5 @ (((unsigned) &ANSELD)*8) + 5;
[; ;pic18f45k22.h: 17562: extern volatile __bit ANSD6 @ (((unsigned) &ANSELD)*8) + 6;
[; ;pic18f45k22.h: 17564: extern volatile __bit ANSD7 @ (((unsigned) &ANSELD)*8) + 7;
[; ;pic18f45k22.h: 17566: extern volatile __bit ANSE0 @ (((unsigned) &ANSELE)*8) + 0;
[; ;pic18f45k22.h: 17568: extern volatile __bit ANSE1 @ (((unsigned) &ANSELE)*8) + 1;
[; ;pic18f45k22.h: 17570: extern volatile __bit ANSE2 @ (((unsigned) &ANSELE)*8) + 2;
[; ;pic18f45k22.h: 17572: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f45k22.h: 17574: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f45k22.h: 17576: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f45k22.h: 17578: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f45k22.h: 17580: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f45k22.h: 17582: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f45k22.h: 17584: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f45k22.h: 17586: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f45k22.h: 17588: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f45k22.h: 17590: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f45k22.h: 17592: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f45k22.h: 17594: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f45k22.h: 17596: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f45k22.h: 17598: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f45k22.h: 17600: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f45k22.h: 17602: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f45k22.h: 17604: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f45k22.h: 17606: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f45k22.h: 17608: extern volatile __bit C12IN0M @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k22.h: 17610: extern volatile __bit C12IN0N @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k22.h: 17612: extern volatile __bit C12IN1M @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f45k22.h: 17614: extern volatile __bit C12IN1N @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f45k22.h: 17616: extern volatile __bit C12IN2M @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 17618: extern volatile __bit C12IN2N @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 17620: extern volatile __bit C12IN3M @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f45k22.h: 17622: extern volatile __bit C12IN3N @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f45k22.h: 17624: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f45k22.h: 17626: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f45k22.h: 17628: extern volatile __bit C1HYS @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic18f45k22.h: 17630: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f45k22.h: 17632: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f45k22.h: 17634: extern volatile __bit C1INP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f45k22.h: 17636: extern volatile __bit C1IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f45k22.h: 17638: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f45k22.h: 17640: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f45k22.h: 17642: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f45k22.h: 17644: extern volatile __bit C1R @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f45k22.h: 17646: extern volatile __bit C1RSEL @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic18f45k22.h: 17648: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f45k22.h: 17650: extern volatile __bit C1SYNC @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic18f45k22.h: 17652: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f45k22.h: 17654: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f45k22.h: 17656: extern volatile __bit C2CH0 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f45k22.h: 17658: extern volatile __bit C2CH1 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f45k22.h: 17660: extern volatile __bit C2HYS @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic18f45k22.h: 17662: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f45k22.h: 17664: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f45k22.h: 17666: extern volatile __bit C2INP @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 17668: extern volatile __bit C2IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f45k22.h: 17670: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f45k22.h: 17672: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f45k22.h: 17674: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f45k22.h: 17676: extern volatile __bit C2R @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f45k22.h: 17678: extern volatile __bit C2RSEL @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic18f45k22.h: 17680: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f45k22.h: 17682: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic18f45k22.h: 17684: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f45k22.h: 17686: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f45k22.h: 17688: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f45k22.h: 17690: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f45k22.h: 17692: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f45k22.h: 17694: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f45k22.h: 17696: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f45k22.h: 17698: extern volatile __bit C5TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 3;
[; ;pic18f45k22.h: 17700: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f45k22.h: 17702: extern volatile __bit CCH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f45k22.h: 17704: extern volatile __bit CCH01 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f45k22.h: 17706: extern volatile __bit CCH02 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f45k22.h: 17708: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f45k22.h: 17710: extern volatile __bit CCH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f45k22.h: 17712: extern volatile __bit CCH11 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f45k22.h: 17714: extern volatile __bit CCH12 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f45k22.h: 17716: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f45k22.h: 17718: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f45k22.h: 17720: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 17722: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 17724: extern volatile __bit CCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f45k22.h: 17726: extern volatile __bit CCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f45k22.h: 17728: extern volatile __bit CCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f45k22.h: 17730: extern volatile __bit CCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f45k22.h: 17732: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f45k22.h: 17734: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f45k22.h: 17736: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f45k22.h: 17738: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f45k22.h: 17740: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f45k22.h: 17742: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f45k22.h: 17744: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f45k22.h: 17746: extern volatile __bit CCP1MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f45k22.h: 17748: extern volatile __bit CCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f45k22.h: 17750: extern volatile __bit CCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f45k22.h: 17752: extern volatile __bit CCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f45k22.h: 17754: extern volatile __bit CCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f45k22.h: 17756: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f45k22.h: 17758: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f45k22.h: 17760: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f45k22.h: 17762: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f45k22.h: 17764: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f45k22.h: 17766: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f45k22.h: 17768: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f45k22.h: 17770: extern volatile __bit CCP2MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic18f45k22.h: 17772: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 17774: extern volatile __bit CCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f45k22.h: 17776: extern volatile __bit CCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f45k22.h: 17778: extern volatile __bit CCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f45k22.h: 17780: extern volatile __bit CCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f45k22.h: 17782: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f45k22.h: 17784: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f45k22.h: 17786: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f45k22.h: 17788: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f45k22.h: 17790: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f45k22.h: 17792: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f45k22.h: 17794: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f45k22.h: 17796: extern volatile __bit CCP3MD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic18f45k22.h: 17798: extern volatile __bit CCP4 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k22.h: 17800: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f45k22.h: 17802: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f45k22.h: 17804: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f45k22.h: 17806: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f45k22.h: 17808: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f45k22.h: 17810: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f45k22.h: 17812: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f45k22.h: 17814: extern volatile __bit CCP4MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic18f45k22.h: 17816: extern volatile __bit CCP5 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 17818: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f45k22.h: 17820: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f45k22.h: 17822: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f45k22.h: 17824: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f45k22.h: 17826: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f45k22.h: 17828: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f45k22.h: 17830: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f45k22.h: 17832: extern volatile __bit CCP5MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic18f45k22.h: 17834: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 17836: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f45k22.h: 17838: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f45k22.h: 17840: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f45k22.h: 17842: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f45k22.h: 17844: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f45k22.h: 17846: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f45k22.h: 17848: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f45k22.h: 17850: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 17852: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 17854: extern volatile __bit CK2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k22.h: 17856: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f45k22.h: 17858: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f45k22.h: 17860: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f45k22.h: 17862: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f45k22.h: 17864: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f45k22.h: 17866: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f45k22.h: 17868: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f45k22.h: 17870: extern volatile __bit CMP1MD @ (((unsigned) &PMD2)*8) + 1;
[; ;pic18f45k22.h: 17872: extern volatile __bit CMP2MD @ (((unsigned) &PMD2)*8) + 2;
[; ;pic18f45k22.h: 17874: extern volatile __bit COE @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f45k22.h: 17876: extern volatile __bit COE1 @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f45k22.h: 17878: extern volatile __bit COE2 @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic18f45k22.h: 17880: extern volatile __bit CON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f45k22.h: 17882: extern volatile __bit CON1 @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f45k22.h: 17884: extern volatile __bit CON2 @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f45k22.h: 17886: extern volatile __bit CPOL @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f45k22.h: 17888: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f45k22.h: 17890: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f45k22.h: 17892: extern volatile __bit CREF @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f45k22.h: 17894: extern volatile __bit CREF1 @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f45k22.h: 17896: extern volatile __bit CREF2 @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f45k22.h: 17898: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f45k22.h: 17900: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f45k22.h: 17902: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 17904: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f45k22.h: 17906: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f45k22.h: 17908: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f45k22.h: 17910: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 17912: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f45k22.h: 17914: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f45k22.h: 17916: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f45k22.h: 17918: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f45k22.h: 17920: extern volatile __bit CTMUMD @ (((unsigned) &PMD2)*8) + 3;
[; ;pic18f45k22.h: 17922: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f45k22.h: 17924: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 17926: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f45k22.h: 17928: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 17930: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 17932: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 17934: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 17936: extern volatile __bit DACEN @ (((unsigned) &VREFCON1)*8) + 7;
[; ;pic18f45k22.h: 17938: extern volatile __bit DACLPS @ (((unsigned) &VREFCON1)*8) + 6;
[; ;pic18f45k22.h: 17940: extern volatile __bit DACNSS @ (((unsigned) &VREFCON1)*8) + 0;
[; ;pic18f45k22.h: 17942: extern volatile __bit DACOE @ (((unsigned) &VREFCON1)*8) + 5;
[; ;pic18f45k22.h: 17944: extern volatile __bit DACOUT @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 17946: extern volatile __bit DACPSS0 @ (((unsigned) &VREFCON1)*8) + 2;
[; ;pic18f45k22.h: 17948: extern volatile __bit DACPSS1 @ (((unsigned) &VREFCON1)*8) + 3;
[; ;pic18f45k22.h: 17950: extern volatile __bit DACR0 @ (((unsigned) &VREFCON2)*8) + 0;
[; ;pic18f45k22.h: 17952: extern volatile __bit DACR1 @ (((unsigned) &VREFCON2)*8) + 1;
[; ;pic18f45k22.h: 17954: extern volatile __bit DACR2 @ (((unsigned) &VREFCON2)*8) + 2;
[; ;pic18f45k22.h: 17956: extern volatile __bit DACR3 @ (((unsigned) &VREFCON2)*8) + 3;
[; ;pic18f45k22.h: 17958: extern volatile __bit DACR4 @ (((unsigned) &VREFCON2)*8) + 4;
[; ;pic18f45k22.h: 17960: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 17962: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 17964: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f45k22.h: 17966: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f45k22.h: 17968: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f45k22.h: 17970: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f45k22.h: 17972: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f45k22.h: 17974: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f45k22.h: 17976: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f45k22.h: 17978: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f45k22.h: 17980: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f45k22.h: 17982: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f45k22.h: 17984: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f45k22.h: 17986: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 17988: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 17990: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 17992: extern volatile __bit DT2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k22.h: 17994: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k22.h: 17996: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f45k22.h: 17998: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18000: extern volatile __bit D_NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18002: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18004: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f45k22.h: 18006: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f45k22.h: 18008: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f45k22.h: 18010: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f45k22.h: 18012: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f45k22.h: 18014: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f45k22.h: 18016: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f45k22.h: 18018: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f45k22.h: 18020: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f45k22.h: 18022: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f45k22.h: 18024: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f45k22.h: 18026: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f45k22.h: 18028: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f45k22.h: 18030: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f45k22.h: 18032: extern volatile __bit EEADR0 @ (((unsigned) &EEADR)*8) + 0;
[; ;pic18f45k22.h: 18034: extern volatile __bit EEADR1 @ (((unsigned) &EEADR)*8) + 1;
[; ;pic18f45k22.h: 18036: extern volatile __bit EEADR2 @ (((unsigned) &EEADR)*8) + 2;
[; ;pic18f45k22.h: 18038: extern volatile __bit EEADR3 @ (((unsigned) &EEADR)*8) + 3;
[; ;pic18f45k22.h: 18040: extern volatile __bit EEADR4 @ (((unsigned) &EEADR)*8) + 4;
[; ;pic18f45k22.h: 18042: extern volatile __bit EEADR5 @ (((unsigned) &EEADR)*8) + 5;
[; ;pic18f45k22.h: 18044: extern volatile __bit EEADR6 @ (((unsigned) &EEADR)*8) + 6;
[; ;pic18f45k22.h: 18046: extern volatile __bit EEADR7 @ (((unsigned) &EEADR)*8) + 7;
[; ;pic18f45k22.h: 18048: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f45k22.h: 18050: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f45k22.h: 18052: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f45k22.h: 18054: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f45k22.h: 18056: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f45k22.h: 18058: extern volatile __bit EMBMD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f45k22.h: 18060: extern volatile __bit EVPOL0 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f45k22.h: 18062: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f45k22.h: 18064: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f45k22.h: 18066: extern volatile __bit EVPOL1 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f45k22.h: 18068: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f45k22.h: 18070: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f45k22.h: 18072: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f45k22.h: 18074: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f45k22.h: 18076: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f45k22.h: 18078: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f45k22.h: 18080: extern volatile __bit FVREN @ (((unsigned) &VREFCON0)*8) + 7;
[; ;pic18f45k22.h: 18082: extern volatile __bit FVRS0 @ (((unsigned) &VREFCON0)*8) + 4;
[; ;pic18f45k22.h: 18084: extern volatile __bit FVRS1 @ (((unsigned) &VREFCON0)*8) + 5;
[; ;pic18f45k22.h: 18086: extern volatile __bit FVRST @ (((unsigned) &VREFCON0)*8) + 6;
[; ;pic18f45k22.h: 18088: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f45k22.h: 18090: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f45k22.h: 18092: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f45k22.h: 18094: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f45k22.h: 18096: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f45k22.h: 18098: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f45k22.h: 18100: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18102: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18104: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18106: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18108: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18110: extern volatile __bit HFIOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f45k22.h: 18112: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f45k22.h: 18114: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f45k22.h: 18116: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f45k22.h: 18118: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18120: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f45k22.h: 18122: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f45k22.h: 18124: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f45k22.h: 18126: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f45k22.h: 18128: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f45k22.h: 18130: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 18132: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18134: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 18136: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18138: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f45k22.h: 18140: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f45k22.h: 18142: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f45k22.h: 18144: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f45k22.h: 18146: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f45k22.h: 18148: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f45k22.h: 18150: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f45k22.h: 18152: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f45k22.h: 18154: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f45k22.h: 18156: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f45k22.h: 18158: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f45k22.h: 18160: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f45k22.h: 18162: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f45k22.h: 18164: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f45k22.h: 18166: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f45k22.h: 18168: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f45k22.h: 18170: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f45k22.h: 18172: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f45k22.h: 18174: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f45k22.h: 18176: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f45k22.h: 18178: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f45k22.h: 18180: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f45k22.h: 18182: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f45k22.h: 18184: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f45k22.h: 18186: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f45k22.h: 18188: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f45k22.h: 18190: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f45k22.h: 18192: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f45k22.h: 18194: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f45k22.h: 18196: extern volatile __bit IOCB4 @ (((unsigned) &IOCB)*8) + 4;
[; ;pic18f45k22.h: 18198: extern volatile __bit IOCB5 @ (((unsigned) &IOCB)*8) + 5;
[; ;pic18f45k22.h: 18200: extern volatile __bit IOCB6 @ (((unsigned) &IOCB)*8) + 6;
[; ;pic18f45k22.h: 18202: extern volatile __bit IOCB7 @ (((unsigned) &IOCB)*8) + 7;
[; ;pic18f45k22.h: 18204: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f45k22.h: 18206: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f45k22.h: 18208: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f45k22.h: 18210: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f45k22.h: 18212: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f45k22.h: 18214: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f45k22.h: 18216: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f45k22.h: 18218: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f45k22.h: 18220: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f45k22.h: 18222: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f45k22.h: 18224: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f45k22.h: 18226: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f45k22.h: 18228: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f45k22.h: 18230: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f45k22.h: 18232: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f45k22.h: 18234: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f45k22.h: 18236: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f45k22.h: 18238: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f45k22.h: 18240: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f45k22.h: 18242: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f45k22.h: 18244: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f45k22.h: 18246: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f45k22.h: 18248: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f45k22.h: 18250: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f45k22.h: 18252: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f45k22.h: 18254: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f45k22.h: 18256: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f45k22.h: 18258: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f45k22.h: 18260: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f45k22.h: 18262: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f45k22.h: 18264: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f45k22.h: 18266: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f45k22.h: 18268: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f45k22.h: 18270: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f45k22.h: 18272: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f45k22.h: 18274: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f45k22.h: 18276: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f45k22.h: 18278: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f45k22.h: 18280: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f45k22.h: 18282: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f45k22.h: 18284: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f45k22.h: 18286: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f45k22.h: 18288: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f45k22.h: 18290: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f45k22.h: 18292: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f45k22.h: 18294: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f45k22.h: 18296: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f45k22.h: 18298: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f45k22.h: 18300: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f45k22.h: 18302: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f45k22.h: 18304: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f45k22.h: 18306: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f45k22.h: 18308: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f45k22.h: 18310: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f45k22.h: 18312: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f45k22.h: 18314: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f45k22.h: 18316: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f45k22.h: 18318: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f45k22.h: 18320: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f45k22.h: 18322: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f45k22.h: 18324: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f45k22.h: 18326: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f45k22.h: 18328: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f45k22.h: 18330: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f45k22.h: 18332: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f45k22.h: 18334: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f45k22.h: 18336: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f45k22.h: 18338: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f45k22.h: 18340: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f45k22.h: 18342: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f45k22.h: 18344: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f45k22.h: 18346: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f45k22.h: 18348: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f45k22.h: 18350: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f45k22.h: 18352: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f45k22.h: 18354: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f45k22.h: 18356: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f45k22.h: 18358: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f45k22.h: 18360: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f45k22.h: 18362: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f45k22.h: 18364: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f45k22.h: 18366: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f45k22.h: 18368: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f45k22.h: 18370: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f45k22.h: 18372: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f45k22.h: 18374: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f45k22.h: 18376: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f45k22.h: 18378: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f45k22.h: 18380: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f45k22.h: 18382: extern volatile __bit LFIOFS @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic18f45k22.h: 18384: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f45k22.h: 18386: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f45k22.h: 18388: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f45k22.h: 18390: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18392: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f45k22.h: 18394: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f45k22.h: 18396: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f45k22.h: 18398: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f45k22.h: 18400: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f45k22.h: 18402: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f45k22.h: 18404: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f45k22.h: 18406: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f45k22.h: 18408: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f45k22.h: 18410: extern volatile __bit MC1OUT @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic18f45k22.h: 18412: extern volatile __bit MC2OUT @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic18f45k22.h: 18414: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 18416: extern volatile __bit MFIOFS @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18f45k22.h: 18418: extern volatile __bit MFIOSEL @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f45k22.h: 18420: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f45k22.h: 18422: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f45k22.h: 18424: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f45k22.h: 18426: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f45k22.h: 18428: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f45k22.h: 18430: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f45k22.h: 18432: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f45k22.h: 18434: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f45k22.h: 18436: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f45k22.h: 18438: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f45k22.h: 18440: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f45k22.h: 18442: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f45k22.h: 18444: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f45k22.h: 18446: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f45k22.h: 18448: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f45k22.h: 18450: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f45k22.h: 18452: extern volatile __bit MSSP1MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f45k22.h: 18454: extern volatile __bit MSSP2MD @ (((unsigned) &PMD1)*8) + 7;
[; ;pic18f45k22.h: 18456: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f45k22.h: 18458: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 18460: extern volatile __bit NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18462: extern volatile __bit NOT_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18464: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f45k22.h: 18466: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18468: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 18470: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f45k22.h: 18472: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f45k22.h: 18474: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f45k22.h: 18476: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f45k22.h: 18478: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18480: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18482: extern volatile __bit NOT_SS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 18484: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f45k22.h: 18486: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f45k22.h: 18488: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f45k22.h: 18490: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f45k22.h: 18492: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 18494: extern volatile __bit NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18496: extern volatile __bit NOT_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18498: extern volatile __bit NVCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f45k22.h: 18500: extern volatile __bit NVCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f45k22.h: 18502: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f45k22.h: 18504: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f45k22.h: 18506: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f45k22.h: 18508: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f45k22.h: 18510: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f45k22.h: 18512: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f45k22.h: 18514: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f45k22.h: 18516: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f45k22.h: 18518: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 18520: extern volatile __bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f45k22.h: 18522: extern volatile __bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k22.h: 18524: extern volatile __bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k22.h: 18526: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f45k22.h: 18528: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f45k22.h: 18530: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f45k22.h: 18532: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f45k22.h: 18534: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f45k22.h: 18536: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f45k22.h: 18538: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f45k22.h: 18540: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f45k22.h: 18542: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f45k22.h: 18544: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f45k22.h: 18546: extern volatile __bit P1SSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f45k22.h: 18548: extern volatile __bit P1SSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f45k22.h: 18550: extern volatile __bit P1SSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f45k22.h: 18552: extern volatile __bit P1SSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f45k22.h: 18554: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f45k22.h: 18556: extern volatile __bit P2C @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 18558: extern volatile __bit P2D @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f45k22.h: 18560: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic18f45k22.h: 18562: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f45k22.h: 18564: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f45k22.h: 18566: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic18f45k22.h: 18568: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f45k22.h: 18570: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f45k22.h: 18572: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic18f45k22.h: 18574: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f45k22.h: 18576: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f45k22.h: 18578: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic18f45k22.h: 18580: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f45k22.h: 18582: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f45k22.h: 18584: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic18f45k22.h: 18586: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f45k22.h: 18588: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f45k22.h: 18590: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic18f45k22.h: 18592: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic18f45k22.h: 18594: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f45k22.h: 18596: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f45k22.h: 18598: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic18f45k22.h: 18600: extern volatile __bit P2SSAC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f45k22.h: 18602: extern volatile __bit P2SSAC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f45k22.h: 18604: extern volatile __bit P2SSBD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f45k22.h: 18606: extern volatile __bit P2SSBD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f45k22.h: 18608: extern volatile __bit P3B @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k22.h: 18610: extern volatile __bit P3DC0 @ (((unsigned) &PWM3CON)*8) + 0;
[; ;pic18f45k22.h: 18612: extern volatile __bit P3DC1 @ (((unsigned) &PWM3CON)*8) + 1;
[; ;pic18f45k22.h: 18614: extern volatile __bit P3DC2 @ (((unsigned) &PWM3CON)*8) + 2;
[; ;pic18f45k22.h: 18616: extern volatile __bit P3DC3 @ (((unsigned) &PWM3CON)*8) + 3;
[; ;pic18f45k22.h: 18618: extern volatile __bit P3DC4 @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic18f45k22.h: 18620: extern volatile __bit P3DC5 @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic18f45k22.h: 18622: extern volatile __bit P3DC6 @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic18f45k22.h: 18624: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f45k22.h: 18626: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f45k22.h: 18628: extern volatile __bit P3RSEN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic18f45k22.h: 18630: extern volatile __bit P3SSAC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f45k22.h: 18632: extern volatile __bit P3SSAC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f45k22.h: 18634: extern volatile __bit P3SSBD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f45k22.h: 18636: extern volatile __bit P3SSBD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f45k22.h: 18638: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 18640: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f45k22.h: 18642: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 18644: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k22.h: 18646: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 18648: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f45k22.h: 18650: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f45k22.h: 18652: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f45k22.h: 18654: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f45k22.h: 18656: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f45k22.h: 18658: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f45k22.h: 18660: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f45k22.h: 18662: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f45k22.h: 18664: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f45k22.h: 18666: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f45k22.h: 18668: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f45k22.h: 18670: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f45k22.h: 18672: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f45k22.h: 18674: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f45k22.h: 18676: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f45k22.h: 18678: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f45k22.h: 18680: extern volatile __bit PLLRDY @ (((unsigned) &OSCCON2)*8) + 7;
[; ;pic18f45k22.h: 18682: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f45k22.h: 18684: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f45k22.h: 18686: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f45k22.h: 18688: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f45k22.h: 18690: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f45k22.h: 18692: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f45k22.h: 18694: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f45k22.h: 18696: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f45k22.h: 18698: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f45k22.h: 18700: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f45k22.h: 18702: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f45k22.h: 18704: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f45k22.h: 18706: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f45k22.h: 18708: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f45k22.h: 18710: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f45k22.h: 18712: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f45k22.h: 18714: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f45k22.h: 18716: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f45k22.h: 18718: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f45k22.h: 18720: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f45k22.h: 18722: extern volatile __bit PVCFG0 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f45k22.h: 18724: extern volatile __bit PVCFG1 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f45k22.h: 18726: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f45k22.h: 18728: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f45k22.h: 18730: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f45k22.h: 18732: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f45k22.h: 18734: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f45k22.h: 18736: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f45k22.h: 18738: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f45k22.h: 18740: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f45k22.h: 18742: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f45k22.h: 18744: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f45k22.h: 18746: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k22.h: 18748: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f45k22.h: 18750: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k22.h: 18752: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f45k22.h: 18754: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f45k22.h: 18756: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f45k22.h: 18758: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f45k22.h: 18760: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f45k22.h: 18762: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f45k22.h: 18764: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f45k22.h: 18766: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f45k22.h: 18768: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f45k22.h: 18770: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f45k22.h: 18772: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f45k22.h: 18774: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f45k22.h: 18776: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f45k22.h: 18778: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f45k22.h: 18780: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f45k22.h: 18782: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f45k22.h: 18784: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f45k22.h: 18786: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f45k22.h: 18788: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 18790: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 18792: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18794: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f45k22.h: 18796: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f45k22.h: 18798: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f45k22.h: 18800: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f45k22.h: 18802: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 18804: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 18806: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18808: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 18810: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 18812: extern volatile __bit RX2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k22.h: 18814: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k22.h: 18816: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f45k22.h: 18818: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f45k22.h: 18820: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f45k22.h: 18822: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f45k22.h: 18824: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f45k22.h: 18826: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f45k22.h: 18828: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f45k22.h: 18830: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f45k22.h: 18832: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k22.h: 18834: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k22.h: 18836: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k22.h: 18838: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f45k22.h: 18840: extern volatile __bit R_NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18842: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18844: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18846: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f45k22.h: 18848: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f45k22.h: 18850: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 18852: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 18854: extern volatile __bit SCK2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f45k22.h: 18856: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k22.h: 18858: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f45k22.h: 18860: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 18862: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 18864: extern volatile __bit SCL2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f45k22.h: 18866: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f45k22.h: 18868: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f45k22.h: 18870: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 18872: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 18874: extern volatile __bit SDA2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k22.h: 18876: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 18878: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 18880: extern volatile __bit SDI2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k22.h: 18882: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f45k22.h: 18884: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f45k22.h: 18886: extern volatile __bit SDO2 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f45k22.h: 18888: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f45k22.h: 18890: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f45k22.h: 18892: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f45k22.h: 18894: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f45k22.h: 18896: extern volatile __bit SLRA @ (((unsigned) &SLRCON)*8) + 0;
[; ;pic18f45k22.h: 18898: extern volatile __bit SLRB @ (((unsigned) &SLRCON)*8) + 1;
[; ;pic18f45k22.h: 18900: extern volatile __bit SLRC @ (((unsigned) &SLRCON)*8) + 2;
[; ;pic18f45k22.h: 18902: extern volatile __bit SLRD @ (((unsigned) &SLRCON)*8) + 3;
[; ;pic18f45k22.h: 18904: extern volatile __bit SLRE @ (((unsigned) &SLRCON)*8) + 4;
[; ;pic18f45k22.h: 18906: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f45k22.h: 18908: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f45k22.h: 18910: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f45k22.h: 18912: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f45k22.h: 18914: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f45k22.h: 18916: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f45k22.h: 18918: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f45k22.h: 18920: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f45k22.h: 18922: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f45k22.h: 18924: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f45k22.h: 18926: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f45k22.h: 18928: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f45k22.h: 18930: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f45k22.h: 18932: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f45k22.h: 18934: extern volatile __bit SPI1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f45k22.h: 18936: extern volatile __bit SPI2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f45k22.h: 18938: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic18f45k22.h: 18940: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic18f45k22.h: 18942: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic18f45k22.h: 18944: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f45k22.h: 18946: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f45k22.h: 18948: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f45k22.h: 18950: extern volatile __bit SRI @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f45k22.h: 18952: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic18f45k22.h: 18954: extern volatile __bit SRNQ @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18956: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic18f45k22.h: 18958: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic18f45k22.h: 18960: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic18f45k22.h: 18962: extern volatile __bit SRQ @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f45k22.h: 18964: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic18f45k22.h: 18966: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic18f45k22.h: 18968: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic18f45k22.h: 18970: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic18f45k22.h: 18972: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic18f45k22.h: 18974: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic18f45k22.h: 18976: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic18f45k22.h: 18978: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic18f45k22.h: 18980: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic18f45k22.h: 18982: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18984: extern volatile __bit SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18986: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 18988: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f45k22.h: 18990: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f45k22.h: 18992: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f45k22.h: 18994: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f45k22.h: 18996: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f45k22.h: 18998: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f45k22.h: 19000: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f45k22.h: 19002: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f45k22.h: 19004: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f45k22.h: 19006: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f45k22.h: 19008: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f45k22.h: 19010: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f45k22.h: 19012: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f45k22.h: 19014: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f45k22.h: 19016: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f45k22.h: 19018: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f45k22.h: 19020: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f45k22.h: 19022: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f45k22.h: 19024: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f45k22.h: 19026: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f45k22.h: 19028: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f45k22.h: 19030: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f45k22.h: 19032: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f45k22.h: 19034: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f45k22.h: 19036: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f45k22.h: 19038: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f45k22.h: 19040: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f45k22.h: 19042: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f45k22.h: 19044: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f45k22.h: 19046: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f45k22.h: 19048: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f45k22.h: 19050: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f45k22.h: 19052: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f45k22.h: 19054: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f45k22.h: 19056: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f45k22.h: 19058: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f45k22.h: 19060: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f45k22.h: 19062: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f45k22.h: 19064: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f45k22.h: 19066: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f45k22.h: 19068: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f45k22.h: 19070: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f45k22.h: 19072: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f45k22.h: 19074: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f45k22.h: 19076: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f45k22.h: 19078: extern volatile __bit STR3A @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f45k22.h: 19080: extern volatile __bit STR3B @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f45k22.h: 19082: extern volatile __bit STR3C @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f45k22.h: 19084: extern volatile __bit STR3D @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f45k22.h: 19086: extern volatile __bit STR3SYNC @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f45k22.h: 19088: extern volatile __bit STRA @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f45k22.h: 19090: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f45k22.h: 19092: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f45k22.h: 19094: extern volatile __bit STRB @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f45k22.h: 19096: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f45k22.h: 19098: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f45k22.h: 19100: extern volatile __bit STRC @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f45k22.h: 19102: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f45k22.h: 19104: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f45k22.h: 19106: extern volatile __bit STRD @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f45k22.h: 19108: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f45k22.h: 19110: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f45k22.h: 19112: extern volatile __bit STRSYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f45k22.h: 19114: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f45k22.h: 19116: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f45k22.h: 19118: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f45k22.h: 19120: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f45k22.h: 19122: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f45k22.h: 19124: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f45k22.h: 19126: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f45k22.h: 19128: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f45k22.h: 19130: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f45k22.h: 19132: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f45k22.h: 19134: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f45k22.h: 19136: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f45k22.h: 19138: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f45k22.h: 19140: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f45k22.h: 19142: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f45k22.h: 19144: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f45k22.h: 19146: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f45k22.h: 19148: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f45k22.h: 19150: extern volatile __bit T1G @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f45k22.h: 19152: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k22.h: 19154: extern volatile __bit T1GGO_NOT_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k22.h: 19156: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k22.h: 19158: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f45k22.h: 19160: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f45k22.h: 19162: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f45k22.h: 19164: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f45k22.h: 19166: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f45k22.h: 19168: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f45k22.h: 19170: extern volatile __bit T1G_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k22.h: 19172: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f45k22.h: 19174: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f45k22.h: 19176: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f45k22.h: 19178: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f45k22.h: 19180: extern volatile __bit T1SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f45k22.h: 19182: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f45k22.h: 19184: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f45k22.h: 19186: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f45k22.h: 19188: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f45k22.h: 19190: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f45k22.h: 19192: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f45k22.h: 19194: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f45k22.h: 19196: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f45k22.h: 19198: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f45k22.h: 19200: extern volatile __bit T3G @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f45k22.h: 19202: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k22.h: 19204: extern volatile __bit T3GGO_NOT_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k22.h: 19206: extern volatile __bit T3GGO_nDONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k22.h: 19208: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f45k22.h: 19210: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f45k22.h: 19212: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f45k22.h: 19214: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f45k22.h: 19216: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f45k22.h: 19218: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f45k22.h: 19220: extern volatile __bit T3G_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k22.h: 19222: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f45k22.h: 19224: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f45k22.h: 19226: extern volatile __bit T3SOSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f45k22.h: 19228: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f45k22.h: 19230: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f45k22.h: 19232: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f45k22.h: 19234: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f45k22.h: 19236: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f45k22.h: 19238: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f45k22.h: 19240: extern volatile __bit T5CKI @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 19242: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f45k22.h: 19244: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f45k22.h: 19246: extern volatile __bit T5G @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f45k22.h: 19248: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f45k22.h: 19250: extern volatile __bit T5GGO_NOT_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f45k22.h: 19252: extern volatile __bit T5GGO_nDONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f45k22.h: 19254: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f45k22.h: 19256: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f45k22.h: 19258: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f45k22.h: 19260: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f45k22.h: 19262: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f45k22.h: 19264: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f45k22.h: 19266: extern volatile __bit T5G_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f45k22.h: 19268: extern volatile __bit T5RD16 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f45k22.h: 19270: extern volatile __bit T5SOSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f45k22.h: 19272: extern volatile __bit T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f45k22.h: 19274: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f45k22.h: 19276: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f45k22.h: 19278: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f45k22.h: 19280: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f45k22.h: 19282: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f45k22.h: 19284: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f45k22.h: 19286: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f45k22.h: 19288: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f45k22.h: 19290: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f45k22.h: 19292: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f45k22.h: 19294: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f45k22.h: 19296: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f45k22.h: 19298: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f45k22.h: 19300: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f45k22.h: 19302: extern volatile __bit TMR1GIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f45k22.h: 19304: extern volatile __bit TMR1GIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f45k22.h: 19306: extern volatile __bit TMR1GIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f45k22.h: 19308: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f45k22.h: 19310: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f45k22.h: 19312: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f45k22.h: 19314: extern volatile __bit TMR1MD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic18f45k22.h: 19316: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f45k22.h: 19318: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f45k22.h: 19320: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f45k22.h: 19322: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f45k22.h: 19324: extern volatile __bit TMR2MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f45k22.h: 19326: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f45k22.h: 19328: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f45k22.h: 19330: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f45k22.h: 19332: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f45k22.h: 19334: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f45k22.h: 19336: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f45k22.h: 19338: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f45k22.h: 19340: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f45k22.h: 19342: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f45k22.h: 19344: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f45k22.h: 19346: extern volatile __bit TMR3MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f45k22.h: 19348: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f45k22.h: 19350: extern volatile __bit TMR4IE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f45k22.h: 19352: extern volatile __bit TMR4IF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f45k22.h: 19354: extern volatile __bit TMR4IP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f45k22.h: 19356: extern volatile __bit TMR4MD @ (((unsigned) &PMD0)*8) + 3;
[; ;pic18f45k22.h: 19358: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f45k22.h: 19360: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f45k22.h: 19362: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f45k22.h: 19364: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f45k22.h: 19366: extern volatile __bit TMR5GIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f45k22.h: 19368: extern volatile __bit TMR5GIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f45k22.h: 19370: extern volatile __bit TMR5GIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f45k22.h: 19372: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f45k22.h: 19374: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f45k22.h: 19376: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f45k22.h: 19378: extern volatile __bit TMR5MD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18f45k22.h: 19380: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f45k22.h: 19382: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f45k22.h: 19384: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f45k22.h: 19386: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f45k22.h: 19388: extern volatile __bit TMR6MD @ (((unsigned) &PMD0)*8) + 5;
[; ;pic18f45k22.h: 19390: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f45k22.h: 19392: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f45k22.h: 19394: extern volatile __bit TRIGSEL @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f45k22.h: 19396: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f45k22.h: 19398: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f45k22.h: 19400: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f45k22.h: 19402: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f45k22.h: 19404: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f45k22.h: 19406: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f45k22.h: 19408: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f45k22.h: 19410: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f45k22.h: 19412: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f45k22.h: 19414: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f45k22.h: 19416: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f45k22.h: 19418: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f45k22.h: 19420: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f45k22.h: 19422: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f45k22.h: 19424: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f45k22.h: 19426: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f45k22.h: 19428: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f45k22.h: 19430: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f45k22.h: 19432: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f45k22.h: 19434: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f45k22.h: 19436: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f45k22.h: 19438: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f45k22.h: 19440: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f45k22.h: 19442: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f45k22.h: 19444: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f45k22.h: 19446: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f45k22.h: 19448: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f45k22.h: 19450: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f45k22.h: 19452: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f45k22.h: 19454: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f45k22.h: 19456: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f45k22.h: 19458: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f45k22.h: 19460: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f45k22.h: 19462: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f45k22.h: 19464: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f45k22.h: 19466: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f45k22.h: 19468: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f45k22.h: 19470: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f45k22.h: 19472: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f45k22.h: 19474: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f45k22.h: 19476: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f45k22.h: 19478: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f45k22.h: 19480: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f45k22.h: 19482: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 19484: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 19486: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f45k22.h: 19488: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f45k22.h: 19490: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f45k22.h: 19492: extern volatile __bit TX2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k22.h: 19494: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f45k22.h: 19496: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f45k22.h: 19498: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f45k22.h: 19500: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f45k22.h: 19502: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f45k22.h: 19504: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f45k22.h: 19506: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f45k22.h: 19508: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f45k22.h: 19510: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f45k22.h: 19512: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f45k22.h: 19514: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f45k22.h: 19516: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f45k22.h: 19518: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f45k22.h: 19520: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f45k22.h: 19522: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f45k22.h: 19524: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k22.h: 19526: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k22.h: 19528: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f45k22.h: 19530: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f45k22.h: 19532: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f45k22.h: 19534: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f45k22.h: 19536: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f45k22.h: 19538: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f45k22.h: 19540: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f45k22.h: 19542: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f45k22.h: 19544: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f45k22.h: 19546: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f45k22.h: 19548: extern volatile __bit UART1MD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18f45k22.h: 19550: extern volatile __bit UART2MD @ (((unsigned) &PMD0)*8) + 7;
[; ;pic18f45k22.h: 19552: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k22.h: 19554: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f45k22.h: 19556: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 19558: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 19560: extern volatile __bit VREFN @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 19562: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f45k22.h: 19564: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f45k22.h: 19566: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f45k22.h: 19568: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f45k22.h: 19570: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18f45k22.h: 19572: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18f45k22.h: 19574: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18f45k22.h: 19576: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18f45k22.h: 19578: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18f45k22.h: 19580: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18f45k22.h: 19582: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18f45k22.h: 19584: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18f45k22.h: 19586: extern volatile __bit WPUE3 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f45k22.h: 19588: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f45k22.h: 19590: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k22.h: 19592: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f45k22.h: 19594: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f45k22.h: 19596: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f45k22.h: 19598: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f45k22.h: 19600: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f45k22.h: 19602: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 19604: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 19606: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f45k22.h: 19608: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 19610: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 19612: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f45k22.h: 19614: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f45k22.h: 19616: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f45k22.h: 19618: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f45k22.h: 19620: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 19622: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 19624: extern volatile __bit nSS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 19626: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f45k22.h: 19628: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f45k22.h: 19630: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f45k22.h: 19632: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f45k22.h: 19634: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 19636: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;i2c1.h: 40: typedef enum
[; ;i2c1.h: 41: {
[; ;i2c1.h: 42: I2C1_MESSAGE_COMPLETE,
[; ;i2c1.h: 43: I2C1_MESSAGE_FAIL,
[; ;i2c1.h: 44: I2C1_MESSAGE_PENDING,
[; ;i2c1.h: 45: I2C1_STUCK_START,
[; ;i2c1.h: 46: I2C1_MESSAGE_ADDRESS_NO_ACK,
[; ;i2c1.h: 47: I2C1_DATA_NO_ACK,
[; ;i2c1.h: 48: I2C1_LOST_STATE
[; ;i2c1.h: 49: } I2C1_MESSAGE_STATUS;
[; ;i2c1.h: 65: typedef struct
[; ;i2c1.h: 66: {
[; ;i2c1.h: 67: uint16_t address;
[; ;i2c1.h: 70: uint8_t length;
[; ;i2c1.h: 71: uint8_t *pbuffer;
[; ;i2c1.h: 72: } I2C1_TRANSACTION_REQUEST_BLOCK;
[; ;i2c1.h: 177: void I2C1_Initialize(void);
[; ;i2c1.h: 216: void I2C1_MasterWrite(
[; ;i2c1.h: 217: uint8_t *pdata,
[; ;i2c1.h: 218: int length,
[; ;i2c1.h: 219: uint16_t address,
[; ;i2c1.h: 220: I2C1_MESSAGE_STATUS *pstatus);
[; ;i2c1.h: 363: void I2C1_MasterRead(
[; ;i2c1.h: 364: uint8_t *pdata,
[; ;i2c1.h: 365: uint8_t length,
[; ;i2c1.h: 366: uint16_t address,
[; ;i2c1.h: 367: I2C1_MESSAGE_STATUS *pstatus);
[; ;i2c1.h: 473: void I2C1_MasterTRBInsert(
[; ;i2c1.h: 474: int count,
[; ;i2c1.h: 475: I2C1_TRANSACTION_REQUEST_BLOCK *ptrb_list,
[; ;i2c1.h: 476: I2C1_MESSAGE_STATUS *pflag);
[; ;i2c1.h: 517: void I2C1_MasterReadTRBBuild(
[; ;i2c1.h: 518: I2C1_TRANSACTION_REQUEST_BLOCK *ptrb,
[; ;i2c1.h: 519: uint8_t *pdata,
[; ;i2c1.h: 520: int length,
[; ;i2c1.h: 521: uint16_t address);
[; ;i2c1.h: 562: void I2C1_MasterWriteTRBBuild(
[; ;i2c1.h: 563: I2C1_TRANSACTION_REQUEST_BLOCK *ptrb,
[; ;i2c1.h: 564: uint8_t *pdata,
[; ;i2c1.h: 565: int length,
[; ;i2c1.h: 566: uint16_t address);
[; ;i2c1.h: 604: bool I2C1_MasterQueueIsEmpty(void);
[; ;i2c1.h: 642: bool I2C1_MasterQueueIsFull(void);
[; ;i2c1.h: 643: void I2C1_BusCollisionISR( void );
[; ;i2c1.h: 644: void I2C1_ISR ( void );
[; ;i2c1.c: 15: typedef union
[; ;i2c1.c: 16: {
[; ;i2c1.c: 17: struct
[; ;i2c1.c: 18: {
[; ;i2c1.c: 19: uint8_t full:1;
[; ;i2c1.c: 20: uint8_t empty:1;
[; ;i2c1.c: 21: uint8_t reserved:6;
[; ;i2c1.c: 22: }s;
[; ;i2c1.c: 23: uint8_t status;
[; ;i2c1.c: 24: }I2C_TR_QUEUE_STATUS;
[; ;i2c1.c: 37: typedef struct
[; ;i2c1.c: 38: {
[; ;i2c1.c: 39: uint8_t count;
[; ;i2c1.c: 40: I2C1_TRANSACTION_REQUEST_BLOCK *ptrb_list;
[; ;i2c1.c: 41: I2C1_MESSAGE_STATUS *pTrFlag;
[; ;i2c1.c: 44: } I2C_TR_QUEUE_ENTRY;
[; ;i2c1.c: 57: typedef struct
[; ;i2c1.c: 58: {
[; ;i2c1.c: 60: I2C_TR_QUEUE_ENTRY *pTrTail;
[; ;i2c1.c: 61: I2C_TR_QUEUE_ENTRY *pTrHead;
[; ;i2c1.c: 62: I2C_TR_QUEUE_STATUS trStatus;
[; ;i2c1.c: 63: uint8_t i2cDoneFlag;
[; ;i2c1.c: 65: uint8_t i2cErrors;
[; ;i2c1.c: 68: } I2C_OBJECT ;
[; ;i2c1.c: 81: typedef enum
[; ;i2c1.c: 82: {
[; ;i2c1.c: 83: S_MASTER_IDLE,
[; ;i2c1.c: 84: S_MASTER_RESTART,
[; ;i2c1.c: 85: S_MASTER_SEND_ADDR,
[; ;i2c1.c: 86: S_MASTER_SEND_DATA,
[; ;i2c1.c: 87: S_MASTER_SEND_STOP,
[; ;i2c1.c: 88: S_MASTER_ACK_ADDR,
[; ;i2c1.c: 89: S_MASTER_RCV_DATA,
[; ;i2c1.c: 90: S_MASTER_RCV_STOP,
[; ;i2c1.c: 91: S_MASTER_ACK_RCV_DATA,
[; ;i2c1.c: 92: S_MASTER_NOACK_STOP,
[; ;i2c1.c: 93: S_MASTER_SEND_ADDR_10BIT_LSB,
[; ;i2c1.c: 94: S_MASTER_10BIT_RESTART,
[; ;i2c1.c: 96: } I2C_MASTER_STATES;
[; ;i2c1.c: 130: void I2C1_FunctionComplete(void);
[; ;i2c1.c: 131: void I2C1_Stop(I2C1_MESSAGE_STATUS completion_code);
"137 mcc_generated_files/i2c1.c
[v _i2c1_tr_queue `S849 ~T0 @X0 -> -> 1 `i `ux s ]
[; ;i2c1.c: 137: static I2C_TR_QUEUE_ENTRY i2c1_tr_queue[1];
"138
[v _i2c1_object `S850 ~T0 @X0 1 s ]
[; ;i2c1.c: 138: static I2C_OBJECT i2c1_object;
"139
[v _i2c1_state `E7034 ~T0 @X0 1 s ]
[i _i2c1_state
. `E7034 0
]
[; ;i2c1.c: 139: static I2C_MASTER_STATES i2c1_state = S_MASTER_IDLE;
"140
[v _i2c1_trb_count `i ~T0 @X0 1 s ]
[i _i2c1_trb_count
-> 0 `i
]
[; ;i2c1.c: 140: static int i2c1_trb_count = 0;
"142
[v _p_i2c1_trb_current `*S846 ~T0 @X0 1 s ]
[i _p_i2c1_trb_current
-> -> 0 `i `*S846
]
[; ;i2c1.c: 142: static I2C1_TRANSACTION_REQUEST_BLOCK *p_i2c1_trb_current = (0);
"143
[v _p_i2c1_current `*S849 ~T0 @X0 1 s ]
[i _p_i2c1_current
-> -> 0 `i `*S849
]
[; ;i2c1.c: 143: static I2C_TR_QUEUE_ENTRY *p_i2c1_current = (0);
"151
[v _I2C1_Initialize `(v ~T0 @X0 1 ef ]
"152
{
[; ;i2c1.c: 151: void I2C1_Initialize(void)
[; ;i2c1.c: 152: {
[e :U _I2C1_Initialize ]
[f ]
[; ;i2c1.c: 153: i2c1_object.pTrHead = i2c1_tr_queue;
"153
[e = . _i2c1_object 1 &U _i2c1_tr_queue ]
[; ;i2c1.c: 154: i2c1_object.pTrTail = i2c1_tr_queue;
"154
[e = . _i2c1_object 0 &U _i2c1_tr_queue ]
[; ;i2c1.c: 155: i2c1_object.trStatus.s.empty = 1;
"155
[e = . . . _i2c1_object 2 0 1 -> -> 1 `i `uc ]
[; ;i2c1.c: 156: i2c1_object.trStatus.s.full = 0;
"156
[e = . . . _i2c1_object 2 0 0 -> -> 0 `i `uc ]
[; ;i2c1.c: 158: i2c1_object.i2cErrors = 0;
"158
[e = . _i2c1_object 4 -> -> 0 `i `uc ]
[; ;i2c1.c: 161: SSP1STAT = 0x80;
"161
[e = _SSP1STAT -> -> 128 `i `uc ]
[; ;i2c1.c: 163: SSP1CON1 = 0x28;
"163
[e = _SSP1CON1 -> -> 40 `i `uc ]
[; ;i2c1.c: 165: SSP1CON3 = 0x00;
"165
[e = _SSP1CON3 -> -> 0 `i `uc ]
[; ;i2c1.c: 167: SSP1ADD = 0x03;
"167
[e = _SSP1ADD -> -> 3 `i `uc ]
[; ;i2c1.c: 171: PIR1bits.SSP1IF = 0;
"171
[e = . . _PIR1bits 0 3 -> -> 0 `i `uc ]
[; ;i2c1.c: 173: PIE1bits.SSP1IE = 1;
"173
[e = . . _PIE1bits 0 3 -> -> 1 `i `uc ]
[; ;i2c1.c: 175: }
"175
[e :UE 851 ]
}
"178
[v _I2C1_ErrorCountGet `(uc ~T0 @X0 1 ef ]
"179
{
[; ;i2c1.c: 178: uint8_t I2C1_ErrorCountGet(void)
[; ;i2c1.c: 179: {
[e :U _I2C1_ErrorCountGet ]
[f ]
"180
[v _ret `uc ~T0 @X0 1 a ]
[; ;i2c1.c: 180: uint8_t ret;
[; ;i2c1.c: 182: ret = i2c1_object.i2cErrors;
"182
[e = _ret . _i2c1_object 4 ]
[; ;i2c1.c: 183: return ret;
"183
[e ) _ret ]
[e $UE 852  ]
[; ;i2c1.c: 184: }
"184
[e :UE 852 ]
}
"186
[v _I2C1_ISR `(v ~T0 @X0 1 ef ]
"187
{
[; ;i2c1.c: 186: void I2C1_ISR ( void )
[; ;i2c1.c: 187: {
[e :U _I2C1_ISR ]
[f ]
"189
[v F7063 `*uc ~T0 @X0 1 s pi2c_buf_ptr ]
"190
[v F7064 `ui ~T0 @X0 1 s i2c_address ]
[i F7064
-> -> 0 `i `ui
]
"191
[v F7065 `i ~T0 @X0 1 s i2c_bytes_left ]
[i F7065
-> 0 `i
]
"192
[v F7066 `uc ~T0 @X0 1 s i2c_10bit_address_restart ]
[i F7066
-> -> 0 `i `uc
]
[; ;i2c1.c: 189: static uint8_t *pi2c_buf_ptr;
[; ;i2c1.c: 190: static uint16_t i2c_address = 0;
[; ;i2c1.c: 191: static int i2c_bytes_left = 0;
[; ;i2c1.c: 192: static uint8_t i2c_10bit_address_restart = 0;
[; ;i2c1.c: 194: PIR1bits.SSP1IF = 0;
"194
[e = . . _PIR1bits 0 3 -> -> 0 `i `uc ]
[; ;i2c1.c: 198: if(SSP1CON1bits.WCOL)
"198
[e $ ! != -> . . _SSP1CON1bits 0 4 `i -> -> -> 0 `i `Vuc `i 854  ]
[; ;i2c1.c: 199: {
"199
{
[; ;i2c1.c: 201: SSP1CON1bits.WCOL = 0;
"201
[e = . . _SSP1CON1bits 0 4 -> -> 0 `i `uc ]
[; ;i2c1.c: 202: i2c1_state = S_MASTER_IDLE;
"202
[e = _i2c1_state . `E7034 0 ]
[; ;i2c1.c: 203: *(p_i2c1_current->pTrFlag) = I2C1_MESSAGE_FAIL;
"203
[e = *U . *U _p_i2c1_current 2 . `E6966 1 ]
[; ;i2c1.c: 206: p_i2c1_current = (0);
"206
[e = _p_i2c1_current -> -> 0 `i `*S849 ]
[; ;i2c1.c: 208: return;
"208
[e $UE 853  ]
"209
}
[e :U 854 ]
[; ;i2c1.c: 209: }
[; ;i2c1.c: 212: switch(i2c1_state)
"212
[e $U 856  ]
[; ;i2c1.c: 213: {
"213
{
[; ;i2c1.c: 214: case S_MASTER_IDLE:
"214
[e :U 857 ]
[; ;i2c1.c: 216: if(i2c1_object.trStatus.s.empty != 1)
"216
[e $ ! != -> . . . _i2c1_object 2 0 1 `i -> 1 `i 858  ]
[; ;i2c1.c: 217: {
"217
{
[; ;i2c1.c: 219: p_i2c1_current = i2c1_object.pTrHead;
"219
[e = _p_i2c1_current . _i2c1_object 1 ]
[; ;i2c1.c: 220: i2c1_trb_count = i2c1_object.pTrHead->count;
"220
[e = _i2c1_trb_count -> . *U . _i2c1_object 1 0 `i ]
[; ;i2c1.c: 221: p_i2c1_trb_current = i2c1_object.pTrHead->ptrb_list;
"221
[e = _p_i2c1_trb_current . *U . _i2c1_object 1 1 ]
[; ;i2c1.c: 223: i2c1_object.pTrHead++;
"223
[e ++ . _i2c1_object 1 * -> -> 1 `i `x -> -> # *U . _i2c1_object 1 `i `x ]
[; ;i2c1.c: 226: if(i2c1_object.pTrHead == (i2c1_tr_queue + 1))
"226
[e $ ! == . _i2c1_object 1 + &U _i2c1_tr_queue * -> -> 1 `i `x -> -> # *U &U _i2c1_tr_queue `i `x 859  ]
[; ;i2c1.c: 227: {
"227
{
[; ;i2c1.c: 229: i2c1_object.pTrHead = i2c1_tr_queue;
"229
[e = . _i2c1_object 1 &U _i2c1_tr_queue ]
"230
}
[e :U 859 ]
[; ;i2c1.c: 230: }
[; ;i2c1.c: 234: i2c1_object.trStatus.s.full = 0;
"234
[e = . . . _i2c1_object 2 0 0 -> -> 0 `i `uc ]
[; ;i2c1.c: 237: if(i2c1_object.pTrHead == i2c1_object.pTrTail)
"237
[e $ ! == . _i2c1_object 1 . _i2c1_object 0 860  ]
[; ;i2c1.c: 238: {
"238
{
[; ;i2c1.c: 240: i2c1_object.trStatus.s.empty = 1;
"240
[e = . . . _i2c1_object 2 0 1 -> -> 1 `i `uc ]
"241
}
[e :U 860 ]
[; ;i2c1.c: 241: }
[; ;i2c1.c: 244: SSP1CON2bits.SEN = 1;
"244
[e = . . _SSP1CON2bits 0 0 -> -> 1 `i `uc ]
[; ;i2c1.c: 247: i2c1_state = S_MASTER_SEND_ADDR;
"247
[e = _i2c1_state . `E7034 2 ]
"248
}
[e :U 858 ]
[; ;i2c1.c: 248: }
[; ;i2c1.c: 250: break;
"250
[e $U 855  ]
[; ;i2c1.c: 252: case S_MASTER_RESTART:
"252
[e :U 861 ]
[; ;i2c1.c: 257: SSP1CON2bits.RSEN = 1;
"257
[e = . . _SSP1CON2bits 0 1 -> -> 1 `i `uc ]
[; ;i2c1.c: 260: i2c1_state = S_MASTER_SEND_ADDR;
"260
[e = _i2c1_state . `E7034 2 ]
[; ;i2c1.c: 262: break;
"262
[e $U 855  ]
[; ;i2c1.c: 264: case S_MASTER_SEND_ADDR_10BIT_LSB:
"264
[e :U 862 ]
[; ;i2c1.c: 266: if(SSP1CON2bits.ACKSTAT)
"266
[e $ ! != -> . . _SSP1CON2bits 0 6 `i -> -> -> 0 `i `Vuc `i 863  ]
[; ;i2c1.c: 267: {
"267
{
[; ;i2c1.c: 268: i2c1_object.i2cErrors++;
"268
[e ++ . _i2c1_object 4 -> -> 1 `i `uc ]
[; ;i2c1.c: 269: I2C1_Stop(I2C1_MESSAGE_ADDRESS_NO_ACK);
"269
[e ( _I2C1_Stop (1 . `E6966 4 ]
"270
}
[; ;i2c1.c: 270: }
[e $U 864  ]
"271
[e :U 863 ]
[; ;i2c1.c: 271: else
[; ;i2c1.c: 272: {
"272
{
[; ;i2c1.c: 274: SSP1BUF = (i2c_address >> 1) & 0x00FF;
"274
[e = _SSP1BUF -> & >> F7064 -> 1 `i -> -> 255 `i `ui `uc ]
[; ;i2c1.c: 277: if(i2c_address & 0x01)
"277
[e $ ! != & F7064 -> -> 1 `i `ui -> -> 0 `i `ui 865  ]
[; ;i2c1.c: 278: {
"278
{
[; ;i2c1.c: 281: i2c1_state = S_MASTER_10BIT_RESTART;
"281
[e = _i2c1_state . `E7034 11 ]
"282
}
[; ;i2c1.c: 282: }
[e $U 866  ]
"283
[e :U 865 ]
[; ;i2c1.c: 283: else
[; ;i2c1.c: 284: {
"284
{
[; ;i2c1.c: 286: i2c1_state = S_MASTER_SEND_DATA;
"286
[e = _i2c1_state . `E7034 3 ]
"287
}
[e :U 866 ]
"288
}
[e :U 864 ]
[; ;i2c1.c: 287: }
[; ;i2c1.c: 288: }
[; ;i2c1.c: 290: break;
"290
[e $U 855  ]
[; ;i2c1.c: 292: case S_MASTER_10BIT_RESTART:
"292
[e :U 867 ]
[; ;i2c1.c: 294: if(SSP1CON2bits.ACKSTAT)
"294
[e $ ! != -> . . _SSP1CON2bits 0 6 `i -> -> -> 0 `i `Vuc `i 868  ]
[; ;i2c1.c: 295: {
"295
{
[; ;i2c1.c: 296: i2c1_object.i2cErrors++;
"296
[e ++ . _i2c1_object 4 -> -> 1 `i `uc ]
[; ;i2c1.c: 297: I2C1_Stop(I2C1_MESSAGE_ADDRESS_NO_ACK);
"297
[e ( _I2C1_Stop (1 . `E6966 4 ]
"298
}
[; ;i2c1.c: 298: }
[e $U 869  ]
"299
[e :U 868 ]
[; ;i2c1.c: 299: else
[; ;i2c1.c: 300: {
"300
{
[; ;i2c1.c: 303: SSP1CON2bits.RSEN = 1;
"303
[e = . . _SSP1CON2bits 0 1 -> -> 1 `i `uc ]
[; ;i2c1.c: 307: i2c_address = 0x00F0 | ((i2c_address >> 8) & 0x0006);
"307
[e = F7064 | -> -> 240 `i `ui & >> F7064 -> 8 `i -> -> 6 `i `ui ]
[; ;i2c1.c: 310: i2c_address |= 0x0001;
"310
[e =| F7064 -> -> 1 `i `ui ]
[; ;i2c1.c: 313: i2c_10bit_address_restart = 1;
"313
[e = F7066 -> -> 1 `i `uc ]
[; ;i2c1.c: 316: i2c1_state = S_MASTER_SEND_ADDR;
"316
[e = _i2c1_state . `E7034 2 ]
"317
}
[e :U 869 ]
[; ;i2c1.c: 317: }
[; ;i2c1.c: 319: break;
"319
[e $U 855  ]
[; ;i2c1.c: 321: case S_MASTER_SEND_ADDR:
"321
[e :U 870 ]
[; ;i2c1.c: 334: if(i2c_10bit_address_restart != 1)
"334
[e $ ! != -> F7066 `i -> 1 `i 871  ]
[; ;i2c1.c: 335: {
"335
{
[; ;i2c1.c: 337: i2c_address = p_i2c1_trb_current->address;
"337
[e = F7064 . *U _p_i2c1_trb_current 0 ]
[; ;i2c1.c: 338: pi2c_buf_ptr = p_i2c1_trb_current->pbuffer;
"338
[e = F7063 . *U _p_i2c1_trb_current 2 ]
[; ;i2c1.c: 339: i2c_bytes_left = p_i2c1_trb_current->length;
"339
[e = F7065 -> . *U _p_i2c1_trb_current 1 `i ]
"340
}
[e :U 871 ]
[; ;i2c1.c: 340: }
[; ;i2c1.c: 343: if(!1 && (0x0 != i2c_address))
"343
[e $ ! && ! != -> 1 `i -> 0 `i != -> -> 0 `i `ui F7064 872  ]
[; ;i2c1.c: 344: {
"344
{
[; ;i2c1.c: 345: if (0 == i2c_10bit_address_restart)
"345
[e $ ! == -> 0 `i -> F7066 `i 873  ]
[; ;i2c1.c: 346: {
"346
{
[; ;i2c1.c: 350: SSP1BUF = 0xF0 | ((i2c_address >> 8) & 0x0006);
"350
[e = _SSP1BUF -> | -> -> 240 `i `ui & >> F7064 -> 8 `i -> -> 6 `i `ui `uc ]
[; ;i2c1.c: 351: i2c1_state = S_MASTER_SEND_ADDR_10BIT_LSB;
"351
[e = _i2c1_state . `E7034 10 ]
"352
}
[; ;i2c1.c: 352: }
[e $U 874  ]
"353
[e :U 873 ]
[; ;i2c1.c: 353: else
[; ;i2c1.c: 354: {
"354
{
[; ;i2c1.c: 356: SSP1BUF = i2c_address;
"356
[e = _SSP1BUF -> F7064 `uc ]
[; ;i2c1.c: 357: i2c1_state = S_MASTER_ACK_ADDR;
"357
[e = _i2c1_state . `E7034 5 ]
[; ;i2c1.c: 359: i2c_10bit_address_restart = 0;
"359
[e = F7066 -> -> 0 `i `uc ]
"360
}
[e :U 874 ]
"361
}
[; ;i2c1.c: 360: }
[; ;i2c1.c: 361: }
[e $U 875  ]
"362
[e :U 872 ]
[; ;i2c1.c: 362: else
[; ;i2c1.c: 363: {
"363
{
[; ;i2c1.c: 365: SSP1BUF = i2c_address;
"365
[e = _SSP1BUF -> F7064 `uc ]
[; ;i2c1.c: 366: if(i2c_address & 0x01)
"366
[e $ ! != & F7064 -> -> 1 `i `ui -> -> 0 `i `ui 876  ]
[; ;i2c1.c: 367: {
"367
{
[; ;i2c1.c: 369: i2c1_state = S_MASTER_ACK_ADDR;
"369
[e = _i2c1_state . `E7034 5 ]
"370
}
[; ;i2c1.c: 370: }
[e $U 877  ]
"371
[e :U 876 ]
[; ;i2c1.c: 371: else
[; ;i2c1.c: 372: {
"372
{
[; ;i2c1.c: 374: i2c1_state = S_MASTER_SEND_DATA;
"374
[e = _i2c1_state . `E7034 3 ]
"375
}
[e :U 877 ]
"376
}
[e :U 875 ]
[; ;i2c1.c: 375: }
[; ;i2c1.c: 376: }
[; ;i2c1.c: 377: break;
"377
[e $U 855  ]
[; ;i2c1.c: 379: case S_MASTER_SEND_DATA:
"379
[e :U 878 ]
[; ;i2c1.c: 382: if(SSP1CON2bits.ACKSTAT)
"382
[e $ ! != -> . . _SSP1CON2bits 0 6 `i -> -> -> 0 `i `Vuc `i 879  ]
[; ;i2c1.c: 383: {
"383
{
[; ;i2c1.c: 385: i2c1_object.i2cErrors++;
"385
[e ++ . _i2c1_object 4 -> -> 1 `i `uc ]
[; ;i2c1.c: 388: SSP1CON2bits.ACKSTAT = 0;
"388
[e = . . _SSP1CON2bits 0 6 -> -> 0 `i `uc ]
[; ;i2c1.c: 391: I2C1_Stop(I2C1_DATA_NO_ACK);
"391
[e ( _I2C1_Stop (1 . `E6966 5 ]
"393
}
[; ;i2c1.c: 393: }
[e $U 880  ]
"394
[e :U 879 ]
[; ;i2c1.c: 394: else
[; ;i2c1.c: 395: {
"395
{
[; ;i2c1.c: 397: if(i2c_bytes_left-- == 0U)
"397
[e $ ! == -> -- F7065 -> 1 `i `ui -> 0 `ui 881  ]
[; ;i2c1.c: 398: {
"398
{
[; ;i2c1.c: 402: p_i2c1_trb_current++;
"402
[e ++ _p_i2c1_trb_current * -> -> 1 `i `x -> -> # *U _p_i2c1_trb_current `i `x ]
[; ;i2c1.c: 405: if(--i2c1_trb_count == 0)
"405
[e $ ! == =- _i2c1_trb_count -> 1 `i -> 0 `i 882  ]
[; ;i2c1.c: 406: {
"406
{
[; ;i2c1.c: 407: I2C1_Stop(I2C1_MESSAGE_COMPLETE);
"407
[e ( _I2C1_Stop (1 . `E6966 0 ]
"408
}
[; ;i2c1.c: 408: }
[e $U 883  ]
"409
[e :U 882 ]
[; ;i2c1.c: 409: else
[; ;i2c1.c: 410: {
"410
{
[; ;i2c1.c: 417: SSP1CON2bits.RSEN = 1;
"417
[e = . . _SSP1CON2bits 0 1 -> -> 1 `i `uc ]
[; ;i2c1.c: 420: i2c1_state = S_MASTER_SEND_ADDR;
"420
[e = _i2c1_state . `E7034 2 ]
"422
}
[e :U 883 ]
"423
}
[; ;i2c1.c: 422: }
[; ;i2c1.c: 423: }
[e $U 884  ]
"424
[e :U 881 ]
[; ;i2c1.c: 424: else
[; ;i2c1.c: 425: {
"425
{
[; ;i2c1.c: 427: SSP1BUF = *pi2c_buf_ptr++;
"427
[e = _SSP1BUF *U ++ F7063 * -> -> 1 `i `x -> -> # *U F7063 `i `x ]
"428
}
[e :U 884 ]
"429
}
[e :U 880 ]
[; ;i2c1.c: 428: }
[; ;i2c1.c: 429: }
[; ;i2c1.c: 430: break;
"430
[e $U 855  ]
[; ;i2c1.c: 432: case S_MASTER_ACK_ADDR:
"432
[e :U 885 ]
[; ;i2c1.c: 435: if(SSP1CON2bits.ACKSTAT)
"435
[e $ ! != -> . . _SSP1CON2bits 0 6 `i -> -> -> 0 `i `Vuc `i 886  ]
[; ;i2c1.c: 436: {
"436
{
[; ;i2c1.c: 439: i2c1_object.i2cErrors++;
"439
[e ++ . _i2c1_object 4 -> -> 1 `i `uc ]
[; ;i2c1.c: 442: I2C1_Stop(I2C1_MESSAGE_ADDRESS_NO_ACK);
"442
[e ( _I2C1_Stop (1 . `E6966 4 ]
[; ;i2c1.c: 445: SSP1CON2bits.ACKSTAT = 0;
"445
[e = . . _SSP1CON2bits 0 6 -> -> 0 `i `uc ]
"446
}
[; ;i2c1.c: 446: }
[e $U 887  ]
"447
[e :U 886 ]
[; ;i2c1.c: 447: else
[; ;i2c1.c: 448: {
"448
{
[; ;i2c1.c: 449: SSP1CON2bits.RCEN = 1;
"449
[e = . . _SSP1CON2bits 0 3 -> -> 1 `i `uc ]
[; ;i2c1.c: 450: i2c1_state = S_MASTER_ACK_RCV_DATA;
"450
[e = _i2c1_state . `E7034 8 ]
"451
}
[e :U 887 ]
[; ;i2c1.c: 451: }
[; ;i2c1.c: 452: break;
"452
[e $U 855  ]
[; ;i2c1.c: 454: case S_MASTER_RCV_DATA:
"454
[e :U 888 ]
[; ;i2c1.c: 459: i2c1_state = S_MASTER_ACK_RCV_DATA;
"459
[e = _i2c1_state . `E7034 8 ]
[; ;i2c1.c: 462: SSP1CON2bits.RCEN = 1;
"462
[e = . . _SSP1CON2bits 0 3 -> -> 1 `i `uc ]
[; ;i2c1.c: 464: break;
"464
[e $U 855  ]
[; ;i2c1.c: 466: case S_MASTER_ACK_RCV_DATA:
"466
[e :U 889 ]
[; ;i2c1.c: 469: *pi2c_buf_ptr++ = SSP1BUF;
"469
[e = *U ++ F7063 * -> -> 1 `i `x -> -> # *U F7063 `i `x _SSP1BUF ]
[; ;i2c1.c: 472: if(--i2c_bytes_left)
"472
[e $ ! != =- F7065 -> 1 `i -> 0 `i 890  ]
[; ;i2c1.c: 473: {
"473
{
[; ;i2c1.c: 479: SSP1CON2bits.ACKDT = 0;
"479
[e = . . _SSP1CON2bits 0 5 -> -> 0 `i `uc ]
[; ;i2c1.c: 482: i2c1_state = S_MASTER_RCV_DATA;
"482
[e = _i2c1_state . `E7034 6 ]
"483
}
[; ;i2c1.c: 483: }
[e $U 891  ]
"484
[e :U 890 ]
[; ;i2c1.c: 484: else
[; ;i2c1.c: 485: {
"485
{
[; ;i2c1.c: 489: SSP1CON2bits.ACKDT = 1;
"489
[e = . . _SSP1CON2bits 0 5 -> -> 1 `i `uc ]
[; ;i2c1.c: 491: I2C1_FunctionComplete();
"491
[e ( _I2C1_FunctionComplete ..  ]
"492
}
[e :U 891 ]
[; ;i2c1.c: 492: }
[; ;i2c1.c: 495: SSP1CON2bits.ACKEN = 1;
"495
[e = . . _SSP1CON2bits 0 4 -> -> 1 `i `uc ]
[; ;i2c1.c: 496: break;
"496
[e $U 855  ]
[; ;i2c1.c: 498: case S_MASTER_RCV_STOP:
"498
[e :U 892 ]
"499
[e :U 893 ]
[; ;i2c1.c: 499: case S_MASTER_SEND_STOP:
[; ;i2c1.c: 502: I2C1_Stop(I2C1_MESSAGE_COMPLETE);
"502
[e ( _I2C1_Stop (1 . `E6966 0 ]
[; ;i2c1.c: 503: break;
"503
[e $U 855  ]
[; ;i2c1.c: 505: default:
"505
[e :U 894 ]
[; ;i2c1.c: 509: i2c1_object.i2cErrors++;
"509
[e ++ . _i2c1_object 4 -> -> 1 `i `uc ]
[; ;i2c1.c: 510: I2C1_Stop(I2C1_LOST_STATE);
"510
[e ( _I2C1_Stop (1 . `E6966 6 ]
[; ;i2c1.c: 511: break;
"511
[e $U 855  ]
"513
}
[; ;i2c1.c: 513: }
[e $U 855  ]
"212
[e :U 856 ]
[e [\ _i2c1_state , $ . `E7034 0 857
 , $ . `E7034 1 861
 , $ . `E7034 10 862
 , $ . `E7034 11 867
 , $ . `E7034 2 870
 , $ . `E7034 3 878
 , $ . `E7034 5 885
 , $ . `E7034 6 888
 , $ . `E7034 8 889
 , $ . `E7034 7 892
 , $ . `E7034 4 893
 894 ]
"513
[e :U 855 ]
[; ;i2c1.c: 514: }
"514
[e :UE 853 ]
}
"516
[v _I2C1_FunctionComplete `(v ~T0 @X0 1 ef ]
"517
{
[; ;i2c1.c: 516: void I2C1_FunctionComplete(void)
[; ;i2c1.c: 517: {
[e :U _I2C1_FunctionComplete ]
[f ]
[; ;i2c1.c: 520: p_i2c1_trb_current++;
"520
[e ++ _p_i2c1_trb_current * -> -> 1 `i `x -> -> # *U _p_i2c1_trb_current `i `x ]
[; ;i2c1.c: 523: if(--i2c1_trb_count == 0)
"523
[e $ ! == =- _i2c1_trb_count -> 1 `i -> 0 `i 896  ]
[; ;i2c1.c: 524: {
"524
{
[; ;i2c1.c: 525: i2c1_state = S_MASTER_SEND_STOP;
"525
[e = _i2c1_state . `E7034 4 ]
"526
}
[; ;i2c1.c: 526: }
[e $U 897  ]
"527
[e :U 896 ]
[; ;i2c1.c: 527: else
[; ;i2c1.c: 528: {
"528
{
[; ;i2c1.c: 529: i2c1_state = S_MASTER_RESTART;
"529
[e = _i2c1_state . `E7034 1 ]
"530
}
[e :U 897 ]
[; ;i2c1.c: 530: }
[; ;i2c1.c: 532: }
"532
[e :UE 895 ]
}
"534
[v _I2C1_Stop `(v ~T0 @X0 1 ef1`E6966 ]
"535
{
[; ;i2c1.c: 534: void I2C1_Stop(I2C1_MESSAGE_STATUS completion_code)
[; ;i2c1.c: 535: {
[e :U _I2C1_Stop ]
"534
[v _completion_code `E6966 ~T0 @X0 1 r1 ]
"535
[f ]
[; ;i2c1.c: 537: SSP1CON2bits.PEN = 1;
"537
[e = . . _SSP1CON2bits 0 2 -> -> 1 `i `uc ]
[; ;i2c1.c: 540: if (p_i2c1_current->pTrFlag != (0))
"540
[e $ ! != . *U _p_i2c1_current 2 -> -> 0 `i `*E6966 899  ]
[; ;i2c1.c: 541: {
"541
{
[; ;i2c1.c: 543: *(p_i2c1_current->pTrFlag) = completion_code;
"543
[e = *U . *U _p_i2c1_current 2 _completion_code ]
"544
}
[e :U 899 ]
[; ;i2c1.c: 544: }
[; ;i2c1.c: 547: i2c1_state = S_MASTER_IDLE;
"547
[e = _i2c1_state . `E7034 0 ]
[; ;i2c1.c: 549: }
"549
[e :UE 898 ]
}
"551
[v _I2C1_MasterWrite `(v ~T0 @X0 1 ef4`*uc`i`ui`*E6966 ]
"556
{
[; ;i2c1.c: 551: void I2C1_MasterWrite(
[; ;i2c1.c: 552: uint8_t *pdata,
[; ;i2c1.c: 553: int length,
[; ;i2c1.c: 554: uint16_t address,
[; ;i2c1.c: 555: I2C1_MESSAGE_STATUS *pflag)
[; ;i2c1.c: 556: {
[e :U _I2C1_MasterWrite ]
"552
[v _pdata `*uc ~T0 @X0 1 r1 ]
"553
[v _length `i ~T0 @X0 1 r2 ]
"554
[v _address `ui ~T0 @X0 1 r3 ]
"555
[v _pflag `*E6966 ~T0 @X0 1 r4 ]
"556
[f ]
"557
[v F7073 `S846 ~T0 @X0 1 s trBlock ]
[; ;i2c1.c: 557: static I2C1_TRANSACTION_REQUEST_BLOCK trBlock;
[; ;i2c1.c: 560: if (i2c1_object.trStatus.s.full != 1)
"560
[e $ ! != -> . . . _i2c1_object 2 0 0 `i -> 1 `i 901  ]
[; ;i2c1.c: 561: {
"561
{
[; ;i2c1.c: 562: I2C1_MasterWriteTRBBuild(&trBlock, pdata, length, address);
"562
[e ( _I2C1_MasterWriteTRBBuild (4 , , , &U F7073 _pdata _length _address ]
[; ;i2c1.c: 563: I2C1_MasterTRBInsert(1, &trBlock, pflag);
"563
[e ( _I2C1_MasterTRBInsert (3 , , -> 1 `i &U F7073 _pflag ]
"564
}
[; ;i2c1.c: 564: }
[e $U 902  ]
"565
[e :U 901 ]
[; ;i2c1.c: 565: else
[; ;i2c1.c: 566: {
"566
{
[; ;i2c1.c: 567: *pflag = I2C1_MESSAGE_FAIL;
"567
[e = *U _pflag . `E6966 1 ]
"568
}
[e :U 902 ]
[; ;i2c1.c: 568: }
[; ;i2c1.c: 570: }
"570
[e :UE 900 ]
}
"572
[v _I2C1_MasterRead `(v ~T0 @X0 1 ef4`*uc`uc`ui`*E6966 ]
"577
{
[; ;i2c1.c: 572: void I2C1_MasterRead(
[; ;i2c1.c: 573: uint8_t *pdata,
[; ;i2c1.c: 574: uint8_t length,
[; ;i2c1.c: 575: uint16_t address,
[; ;i2c1.c: 576: I2C1_MESSAGE_STATUS *pflag)
[; ;i2c1.c: 577: {
[e :U _I2C1_MasterRead ]
"573
[v _pdata `*uc ~T0 @X0 1 r1 ]
"574
[v _length `uc ~T0 @X0 1 r2 ]
"575
[v _address `ui ~T0 @X0 1 r3 ]
"576
[v _pflag `*E6966 ~T0 @X0 1 r4 ]
"577
[f ]
"578
[v F7078 `S846 ~T0 @X0 1 s trBlock ]
[; ;i2c1.c: 578: static I2C1_TRANSACTION_REQUEST_BLOCK trBlock;
[; ;i2c1.c: 582: if (i2c1_object.trStatus.s.full != 1)
"582
[e $ ! != -> . . . _i2c1_object 2 0 0 `i -> 1 `i 904  ]
[; ;i2c1.c: 583: {
"583
{
[; ;i2c1.c: 584: I2C1_MasterReadTRBBuild(&trBlock, pdata, length, address);
"584
[e ( _I2C1_MasterReadTRBBuild (4 , , , &U F7078 _pdata -> _length `i _address ]
[; ;i2c1.c: 585: I2C1_MasterTRBInsert(1, &trBlock, pflag);
"585
[e ( _I2C1_MasterTRBInsert (3 , , -> 1 `i &U F7078 _pflag ]
"586
}
[; ;i2c1.c: 586: }
[e $U 905  ]
"587
[e :U 904 ]
[; ;i2c1.c: 587: else
[; ;i2c1.c: 588: {
"588
{
[; ;i2c1.c: 589: *pflag = I2C1_MESSAGE_FAIL;
"589
[e = *U _pflag . `E6966 1 ]
"590
}
[e :U 905 ]
[; ;i2c1.c: 590: }
[; ;i2c1.c: 592: }
"592
[e :UE 903 ]
}
"594
[v _I2C1_MasterTRBInsert `(v ~T0 @X0 1 ef3`i`*S846`*E6966 ]
"598
{
[; ;i2c1.c: 594: void I2C1_MasterTRBInsert(
[; ;i2c1.c: 595: int count,
[; ;i2c1.c: 596: I2C1_TRANSACTION_REQUEST_BLOCK *ptrb_list,
[; ;i2c1.c: 597: I2C1_MESSAGE_STATUS *pflag)
[; ;i2c1.c: 598: {
[e :U _I2C1_MasterTRBInsert ]
"595
[v _count `i ~T0 @X0 1 r1 ]
"596
[v _ptrb_list `*S846 ~T0 @X0 1 r2 ]
"597
[v _pflag `*E6966 ~T0 @X0 1 r3 ]
"598
[f ]
[; ;i2c1.c: 601: if (i2c1_object.trStatus.s.full != 1)
"601
[e $ ! != -> . . . _i2c1_object 2 0 0 `i -> 1 `i 907  ]
[; ;i2c1.c: 602: {
"602
{
[; ;i2c1.c: 603: *pflag = I2C1_MESSAGE_PENDING;
"603
[e = *U _pflag . `E6966 2 ]
[; ;i2c1.c: 605: i2c1_object.pTrTail->ptrb_list = ptrb_list;
"605
[e = . *U . _i2c1_object 0 1 _ptrb_list ]
[; ;i2c1.c: 606: i2c1_object.pTrTail->count = count;
"606
[e = . *U . _i2c1_object 0 0 -> _count `uc ]
[; ;i2c1.c: 607: i2c1_object.pTrTail->pTrFlag = pflag;
"607
[e = . *U . _i2c1_object 0 2 _pflag ]
[; ;i2c1.c: 608: i2c1_object.pTrTail++;
"608
[e ++ . _i2c1_object 0 * -> -> 1 `i `x -> -> # *U . _i2c1_object 0 `i `x ]
[; ;i2c1.c: 611: if (i2c1_object.pTrTail == (i2c1_tr_queue + 1))
"611
[e $ ! == . _i2c1_object 0 + &U _i2c1_tr_queue * -> -> 1 `i `x -> -> # *U &U _i2c1_tr_queue `i `x 908  ]
[; ;i2c1.c: 612: {
"612
{
[; ;i2c1.c: 614: i2c1_object.pTrTail = i2c1_tr_queue;
"614
[e = . _i2c1_object 0 &U _i2c1_tr_queue ]
"615
}
[e :U 908 ]
[; ;i2c1.c: 615: }
[; ;i2c1.c: 619: i2c1_object.trStatus.s.empty = 0;
"619
[e = . . . _i2c1_object 2 0 1 -> -> 0 `i `uc ]
[; ;i2c1.c: 622: if (i2c1_object.pTrHead == i2c1_object.pTrTail)
"622
[e $ ! == . _i2c1_object 1 . _i2c1_object 0 909  ]
[; ;i2c1.c: 623: {
"623
{
[; ;i2c1.c: 625: i2c1_object.trStatus.s.full = 1;
"625
[e = . . . _i2c1_object 2 0 0 -> -> 1 `i `uc ]
"626
}
[e :U 909 ]
"628
}
[; ;i2c1.c: 626: }
[; ;i2c1.c: 628: }
[e $U 910  ]
"629
[e :U 907 ]
[; ;i2c1.c: 629: else
[; ;i2c1.c: 630: {
"630
{
[; ;i2c1.c: 631: *pflag = I2C1_MESSAGE_FAIL;
"631
[e = *U _pflag . `E6966 1 ]
"632
}
[e :U 910 ]
[; ;i2c1.c: 632: }
[; ;i2c1.c: 635: if (*pflag == I2C1_MESSAGE_PENDING)
"635
[e $ ! == -> *U _pflag `i -> . `E6966 2 `i 911  ]
[; ;i2c1.c: 636: {
"636
{
[; ;i2c1.c: 637: while(i2c1_state != S_MASTER_IDLE);
"637
[e $U 912  ]
[e :U 913 ]
[e :U 912 ]
[e $ != -> _i2c1_state `i -> . `E7034 0 `i 913  ]
[e :U 914 ]
[; ;i2c1.c: 638: {
"638
{
[; ;i2c1.c: 641: PIR1bits.SSP1IF = 1;
"641
[e = . . _PIR1bits 0 3 -> -> 1 `i `uc ]
"642
}
"643
}
[e :U 911 ]
[; ;i2c1.c: 642: }
[; ;i2c1.c: 643: }
[; ;i2c1.c: 645: }
"645
[e :UE 906 ]
}
"647
[v _I2C1_MasterReadTRBBuild `(v ~T0 @X0 1 ef4`*S846`*uc`i`ui ]
"652
{
[; ;i2c1.c: 647: void I2C1_MasterReadTRBBuild(
[; ;i2c1.c: 648: I2C1_TRANSACTION_REQUEST_BLOCK *ptrb,
[; ;i2c1.c: 649: uint8_t *pdata,
[; ;i2c1.c: 650: int length,
[; ;i2c1.c: 651: uint16_t address)
[; ;i2c1.c: 652: {
[e :U _I2C1_MasterReadTRBBuild ]
"648
[v _ptrb `*S846 ~T0 @X0 1 r1 ]
"649
[v _pdata `*uc ~T0 @X0 1 r2 ]
"650
[v _length `i ~T0 @X0 1 r3 ]
"651
[v _address `ui ~T0 @X0 1 r4 ]
"652
[f ]
[; ;i2c1.c: 653: ptrb->address = address << 1;
"653
[e = . *U _ptrb 0 << _address -> 1 `i ]
[; ;i2c1.c: 655: ptrb->address |= 0x01;
"655
[e =| . *U _ptrb 0 -> -> 1 `i `ui ]
[; ;i2c1.c: 656: ptrb->length = length;
"656
[e = . *U _ptrb 1 -> _length `uc ]
[; ;i2c1.c: 657: ptrb->pbuffer = pdata;
"657
[e = . *U _ptrb 2 _pdata ]
[; ;i2c1.c: 658: }
"658
[e :UE 915 ]
}
"660
[v _I2C1_MasterWriteTRBBuild `(v ~T0 @X0 1 ef4`*S846`*uc`i`ui ]
"665
{
[; ;i2c1.c: 660: void I2C1_MasterWriteTRBBuild(
[; ;i2c1.c: 661: I2C1_TRANSACTION_REQUEST_BLOCK *ptrb,
[; ;i2c1.c: 662: uint8_t *pdata,
[; ;i2c1.c: 663: int length,
[; ;i2c1.c: 664: uint16_t address)
[; ;i2c1.c: 665: {
[e :U _I2C1_MasterWriteTRBBuild ]
"661
[v _ptrb `*S846 ~T0 @X0 1 r1 ]
"662
[v _pdata `*uc ~T0 @X0 1 r2 ]
"663
[v _length `i ~T0 @X0 1 r3 ]
"664
[v _address `ui ~T0 @X0 1 r4 ]
"665
[f ]
[; ;i2c1.c: 666: ptrb->address = address << 1;
"666
[e = . *U _ptrb 0 << _address -> 1 `i ]
[; ;i2c1.c: 667: ptrb->length = length;
"667
[e = . *U _ptrb 1 -> _length `uc ]
[; ;i2c1.c: 668: ptrb->pbuffer = pdata;
"668
[e = . *U _ptrb 2 _pdata ]
[; ;i2c1.c: 669: }
"669
[e :UE 916 ]
}
"671
[v _I2C1_MasterQueueIsEmpty `(uc ~T0 @X0 1 ef ]
"672
{
[; ;i2c1.c: 671: bool I2C1_MasterQueueIsEmpty(void)
[; ;i2c1.c: 672: {
[e :U _I2C1_MasterQueueIsEmpty ]
[f ]
[; ;i2c1.c: 673: return(i2c1_object.trStatus.s.empty);
"673
[e ) . . . _i2c1_object 2 0 1 ]
[e $UE 917  ]
[; ;i2c1.c: 674: }
"674
[e :UE 917 ]
}
"676
[v _I2C1_MasterQueueIsFull `(uc ~T0 @X0 1 ef ]
"677
{
[; ;i2c1.c: 676: bool I2C1_MasterQueueIsFull(void)
[; ;i2c1.c: 677: {
[e :U _I2C1_MasterQueueIsFull ]
[f ]
[; ;i2c1.c: 678: return(i2c1_object.trStatus.s.full);
"678
[e ) . . . _i2c1_object 2 0 0 ]
[e $UE 918  ]
[; ;i2c1.c: 679: }
"679
[e :UE 918 ]
}
"681
[v _I2C1_BusCollisionISR `(v ~T0 @X0 1 ef ]
"682
{
[; ;i2c1.c: 681: void I2C1_BusCollisionISR( void )
[; ;i2c1.c: 682: {
[e :U _I2C1_BusCollisionISR ]
[f ]
[; ;i2c1.c: 684: }
"684
[e :UE 919 ]
}
