[connectivity]
sp=blurx7_32_opt_d32_accel_1.blurx7_32_1_merged270_write_pipe0:DDR[0]
sp=blurx7_32_opt_d32_accel_1.input_1_merged275_read_pipe0:DDR[1]
