/* Generated by Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os) */

module test_1(clk, rst, val);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  input clk;
  input rst;
  output [1:0] val;
  sky130_fd_sc_hd__inv_2 _4_ (
    .A(rst),
    .Y(_2_)
  );
  sky130_fd_sc_hd__inv_2 _5_ (
    .A(val[0]),
    .Y(_0_)
  );
  sky130_fd_sc_hd__a2bb2o_2 _6_ (
    .A1_N(_0_),
    .A2_N(val[1]),
    .B1(_0_),
    .B2(val[1]),
    .X(_1_)
  );
  sky130_fd_sc_hd__buf_1 _7_ (
    .A(_2_),
    .X(_3_)
  );
  sky130_fd_sc_hd__dfrtp_2 _8_ (
    .CLK(clk),
    .D(_0_),
    .Q(val[0]),
    .RESET_B(_2_)
  );
  sky130_fd_sc_hd__dfrtp_2 _9_ (
    .CLK(clk),
    .D(_1_),
    .Q(val[1]),
    .RESET_B(_3_)
  );
endmodule
