EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 2 2
Title ""
Date "2020-07-15"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Lattice_ECP_FPGA:ECP5U_45_CABGA256 U1
U 1 1 5F10BE82
P 9750 9500
F 0 "U1" H 10281 9703 60  0000 L CNN
F 1 "ECP5U_45_CABGA256" H 10281 9597 60  0000 L CNN
F 2 "Package_BGA:BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Ball0.45mm_Pad0.32mm_NSMD" H 9900 9550 60  0001 R CNN
F 3 "" H 9900 9350 60  0001 R CNN
F 4 "ECP5U_45" H 9900 9450 60  0001 R CNN "manf#"
	1    9750 9500
	1    0    0    -1  
$EndComp
$Comp
L Lattice_ECP_FPGA:ECP5U_45_CABGA256 U1
U 2 1 5F10DDFC
P 850 2650
F 0 "U1" H 2380 1960 60  0000 L CNN
F 1 "ECP5U_45_CABGA256" H 2380 1854 60  0000 L CNN
F 2 "Package_BGA:BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Ball0.45mm_Pad0.32mm_NSMD" H 1000 2700 60  0001 R CNN
F 3 "" H 1000 2500 60  0001 R CNN
F 4 "ECP5U_45" H 1000 2600 60  0001 R CNN "manf#"
	2    850  2650
	1    0    0    -1  
$EndComp
$Comp
L Lattice_ECP_FPGA:ECP5U_45_CABGA256 U1
U 3 1 5F111AF1
P 3150 2200
F 0 "U1" H 4780 1110 60  0000 L CNN
F 1 "ECP5U_45_CABGA256" H 4780 1004 60  0000 L CNN
F 2 "Package_BGA:BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Ball0.45mm_Pad0.32mm_NSMD" H 3300 2250 60  0001 R CNN
F 3 "" H 3300 2050 60  0001 R CNN
F 4 "ECP5U_45" H 3300 2150 60  0001 R CNN "manf#"
	3    3150 2200
	1    0    0    -1  
$EndComp
$Comp
L Lattice_ECP_FPGA:ECP5U_45_CABGA256 U1
U 4 1 5F1149C5
P 6000 2400
F 0 "U1" H 8030 1310 60  0000 L CNN
F 1 "ECP5U_45_CABGA256" H 8030 1204 60  0000 L CNN
F 2 "Package_BGA:BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Ball0.45mm_Pad0.32mm_NSMD" H 6150 2450 60  0001 R CNN
F 3 "" H 6150 2250 60  0001 R CNN
F 4 "ECP5U_45" H 6150 2350 60  0001 R CNN "manf#"
	4    6000 2400
	1    0    0    -1  
$EndComp
$Comp
L Lattice_ECP_FPGA:ECP5U_45_CABGA256 U1
U 5 1 5F1182AD
P 9450 2600
F 0 "U1" H 11380 1510 60  0000 L CNN
F 1 "ECP5U_45_CABGA256" H 11380 1404 60  0000 L CNN
F 2 "Package_BGA:BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Ball0.45mm_Pad0.32mm_NSMD" H 9600 2650 60  0001 R CNN
F 3 "" H 9600 2450 60  0001 R CNN
F 4 "ECP5U_45" H 9600 2550 60  0001 R CNN "manf#"
	5    9450 2600
	1    0    0    -1  
$EndComp
$Comp
L Lattice_ECP_FPGA:ECP5U_45_CABGA256 U1
U 6 1 5F120FEF
P 13300 2400
F 0 "U1" H 15230 1310 60  0000 L CNN
F 1 "ECP5U_45_CABGA256" H 15230 1204 60  0000 L CNN
F 2 "Package_BGA:BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Ball0.45mm_Pad0.32mm_NSMD" H 13450 2450 60  0001 R CNN
F 3 "" H 13450 2250 60  0001 R CNN
F 4 "ECP5U_45" H 13450 2350 60  0001 R CNN "manf#"
	6    13300 2400
	1    0    0    -1  
$EndComp
$Comp
L Lattice_ECP_FPGA:ECP5U_45_CABGA256 U1
U 7 1 5F12C303
P 1050 7000
F 0 "U1" H 3080 5910 60  0000 L CNN
F 1 "ECP5U_45_CABGA256" H 3080 5804 60  0000 L CNN
F 2 "Package_BGA:BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Ball0.45mm_Pad0.32mm_NSMD" H 1200 7050 60  0001 R CNN
F 3 "" H 1200 6850 60  0001 R CNN
F 4 "ECP5U_45" H 1200 6950 60  0001 R CNN "manf#"
	7    1050 7000
	1    0    0    -1  
$EndComp
$Comp
L Lattice_ECP_FPGA:ECP5U_45_CABGA256 U1
U 8 1 5F1343A1
P 4100 7900
F 0 "U1" H 6230 7310 60  0000 L CNN
F 1 "ECP5U_45_CABGA256" H 6230 7204 60  0000 L CNN
F 2 "Package_BGA:BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Ball0.45mm_Pad0.32mm_NSMD" H 4250 7950 60  0001 R CNN
F 3 "" H 4250 7750 60  0001 R CNN
F 4 "ECP5U_45" H 4250 7850 60  0001 R CNN "manf#"
	8    4100 7900
	1    0    0    -1  
$EndComp
$Comp
L Lattice_ECP_FPGA:ECP5U_45_CABGA256 U1
U 9 1 5F14250E
P 8450 8000
F 0 "U1" H 8980 7903 60  0000 L CNN
F 1 "ECP5U_45_CABGA256" H 8980 7797 60  0000 L CNN
F 2 "Package_BGA:BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Ball0.45mm_Pad0.32mm_NSMD" H 8600 8050 60  0001 R CNN
F 3 "" H 8600 7850 60  0001 R CNN
F 4 "ECP5U_45" H 8600 7950 60  0001 R CNN "manf#"
	9    8450 8000
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0195
U 1 1 5F162923
P 10050 10100
F 0 "#PWR0195" H 10050 9850 50  0001 C CNN
F 1 "GND" H 10055 9927 50  0000 C CNN
F 2 "" H 10050 10100 50  0001 C CNN
F 3 "" H 10050 10100 50  0001 C CNN
	1    10050 10100
	1    0    0    -1  
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5F18B6B6
P 6100 7200
AR Path="/5F18B6B6" Ref="#PWR?"  Part="1" 
AR Path="/5F109712/5F18B6B6" Ref="#PWR?"  Part="1" 
F 0 "#PWR?" H 6100 7050 50  0001 C CNN
F 1 "+3.3V" H 6115 7373 50  0000 C CNN
F 2 "" H 6100 7200 50  0001 C CNN
F 3 "" H 6100 7200 50  0001 C CNN
	1    6100 7200
	1    0    0    -1  
$EndComp
$Comp
L power:+1V2 #PWR?
U 1 1 5F18B6BC
P 10150 8600
AR Path="/5F18B6BC" Ref="#PWR?"  Part="1" 
AR Path="/5F109712/5F18B6BC" Ref="#PWR?"  Part="1" 
F 0 "#PWR?" H 10150 8450 50  0001 C CNN
F 1 "+1V2" V 10165 8728 50  0000 L CNN
F 2 "" H 10150 8600 50  0001 C CNN
F 3 "" H 10150 8600 50  0001 C CNN
	1    10150 8600
	1    0    0    -1  
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5F1DCB45
P 10050 8200
AR Path="/5F1DCB45" Ref="#PWR?"  Part="1" 
AR Path="/5F109712/5F1DCB45" Ref="#PWR?"  Part="1" 
F 0 "#PWR?" H 10050 8050 50  0001 C CNN
F 1 "+3.3V" V 10065 8328 50  0000 L CNN
F 2 "" H 10050 8200 50  0001 C CNN
F 3 "" H 10050 8200 50  0001 C CNN
	1    10050 8200
	1    0    0    -1  
$EndComp
Wire Wire Line
	10050 8500 10050 8600
$Comp
L Device:D D?
U 1 1 5F1DCB4C
P 10050 8350
F 0 "D?" H 10050 8600 50  0000 C CNN
F 1 "D" H 10050 8225 50  0000 C CNN
F 2 "Diode_SMD:D_0805_2012Metric" H 10050 8350 50  0001 C CNN
F 3 "~" H 10050 8350 50  0001 C CNN
	1    10050 8350
	0    -1   -1   0   
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5F1DD410
P 2950 6100
AR Path="/5F1DD410" Ref="#PWR?"  Part="1" 
AR Path="/5F109712/5F1DD410" Ref="#PWR?"  Part="1" 
F 0 "#PWR?" H 2950 5950 50  0001 C CNN
F 1 "+3.3V" V 2965 6228 50  0000 L CNN
F 2 "" H 2950 6100 50  0001 C CNN
F 3 "" H 2950 6100 50  0001 C CNN
	1    2950 6100
	1    0    0    -1  
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5F1E764B
P 2250 1750
AR Path="/5F1E764B" Ref="#PWR?"  Part="1" 
AR Path="/5F109712/5F1E764B" Ref="#PWR?"  Part="1" 
F 0 "#PWR?" H 2250 1600 50  0001 C CNN
F 1 "+3.3V" V 2265 1878 50  0000 L CNN
F 2 "" H 2250 1750 50  0001 C CNN
F 3 "" H 2250 1750 50  0001 C CNN
	1    2250 1750
	1    0    0    -1  
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5F1EAE51
P 4650 1300
AR Path="/5F1EAE51" Ref="#PWR?"  Part="1" 
AR Path="/5F109712/5F1EAE51" Ref="#PWR?"  Part="1" 
F 0 "#PWR?" H 4650 1150 50  0001 C CNN
F 1 "+3.3V" V 4665 1428 50  0000 L CNN
F 2 "" H 4650 1300 50  0001 C CNN
F 3 "" H 4650 1300 50  0001 C CNN
	1    4650 1300
	1    0    0    -1  
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5F1EB7B7
P 7900 1500
AR Path="/5F1EB7B7" Ref="#PWR?"  Part="1" 
AR Path="/5F109712/5F1EB7B7" Ref="#PWR?"  Part="1" 
F 0 "#PWR?" H 7900 1350 50  0001 C CNN
F 1 "+3.3V" V 7915 1628 50  0000 L CNN
F 2 "" H 7900 1500 50  0001 C CNN
F 3 "" H 7900 1500 50  0001 C CNN
	1    7900 1500
	1    0    0    -1  
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5F1EF472
P 11250 1700
AR Path="/5F1EF472" Ref="#PWR?"  Part="1" 
AR Path="/5F109712/5F1EF472" Ref="#PWR?"  Part="1" 
F 0 "#PWR?" H 11250 1550 50  0001 C CNN
F 1 "+3.3V" V 11265 1828 50  0000 L CNN
F 2 "" H 11250 1700 50  0001 C CNN
F 3 "" H 11250 1700 50  0001 C CNN
	1    11250 1700
	1    0    0    -1  
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5F1F316D
P 15100 1500
AR Path="/5F1F316D" Ref="#PWR?"  Part="1" 
AR Path="/5F109712/5F1F316D" Ref="#PWR?"  Part="1" 
F 0 "#PWR?" H 15100 1350 50  0001 C CNN
F 1 "+3.3V" V 15115 1628 50  0000 L CNN
F 2 "" H 15100 1500 50  0001 C CNN
F 3 "" H 15100 1500 50  0001 C CNN
	1    15100 1500
	1    0    0    -1  
$EndComp
$EndSCHEMATC
