Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e6f98fbce73643298a4a001462e4e6d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_bin2seg_behav xil_defaultlib.tb_bin2seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 7 is different from right argument length 8 for 'std_logic_vector_93' array [C:/Users/243505/Documents/display/display.srcs/sim_1/new/tb_bin2seg.vhd:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.bin2seg [bin2seg_default]
Compiling architecture tb of entity xil_defaultlib.tb_bin2seg
Built simulation snapshot tb_bin2seg_behav
