Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar  7 15:14:49 2023
| Host         : DESKTOP-JJ4QT15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     10 |            1 |
|     14 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             224 |           29 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------+---------------------------+------------------+----------------+
|         Clock Signal         |       Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------------+--------------------------+---------------------------+------------------+----------------+
|  J_MIC3_Pin1_OBUF_BUFG       | count_AVI[31]_i_1_n_0    |                           |                2 |              8 |
|  basys_clk_IBUF_BUFG         |                          |                           |                4 |             10 |
|  dut2/my_clk                 |                          | state_val[3]              |                2 |             14 |
|  dut2/my_clk                 |                          |                           |                4 |             20 |
| ~audioInput/J_MIC3_Pin4_OBUF |                          |                           |                5 |             24 |
|  basys_clk_IBUF_BUFG         |                          | J_MIC3_Pin1_OBUF_BUFG     |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG       | peak_val_reg[11]_i_1_n_2 | count_AVI[31]_i_1_n_0     |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG       |                          |                           |                6 |             50 |
|  basys_clk_IBUF_BUFG         |                          | dut2/count[31]_i_1__0_n_0 |                8 |             62 |
|  basys_clk_IBUF_BUFG         |                          | dut1/count[31]_i_1_n_0    |                8 |             62 |
|  J_MIC3_Pin1_OBUF_BUFG       |                          | count_AVI[31]_i_1_n_0     |                8 |             62 |
+------------------------------+--------------------------+---------------------------+------------------+----------------+


