*********************************************************************

  Operator    [gopRAM128X1SQL6AB]
  
  Author    [jblu]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopRAM128X1SQL6AB
{
    parameter
    (
        bit    INITA[63:0]  = 64'hFFFFFFFFFFFFFFFF       ,
        bit    INITB[63:0]  = 64'hFFFFFFFFFFFFFFFF       ,
        string MODE        = "RAM"                  ,
        string FF_RS       = "SET"                  ,
        bit    FF_INIT     = 1'b1                   ,
                           
        string QMUX_SEL    = "MF"                   ,
        
        string RAM_LUT_DIHA = "LI"                   ,
        string RAM_LUT_DILA = "XI"                   ,
        string RAM_LUT_DIHB = "LI"                   ,
        string RAM_LUT_DILB = "XI"                   ,
        string MASK_LUT6   = "TRUE"                 ,
        
        string RS_MODE     = "SYNC"                 ,
        string LRS_POL     = "FALSE"                ,
        string LRS_EN      = "FALSE"                ,
        string LCE_POL     = "FALSE"                ,
        string LCE_EN      = "FALSE"                ,
        string CLK_POL     = "FALSE"                ,
        string RSMUX_SEL   = "LOCAL"                ,
        string CEMUX_SEL   = "LOCAL"                ,
        string GRS_EN      = "TRUE"                 ,
        string LATCH_EN    = "FALSE"                ,
        string WCK_SEL     = "LOCAL"                ,
        string RAM_MODE    = "MRAM"                 ,
        string RAM32_EN    = "FALSE"                       
                        
    );

    port
    (        
        input  RADDR[5:0],
        input  RADDR1[5:0],
        input  WADDR[6:0],        
        input  M,
        input  DI0,
        input  DI1,
        
        input  WE,
        input  RS /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input  CE /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input  WCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        output DOQ, L6A, L6B
    );
};

implementation impl_devABRAM128X1D of gopRAM128X1SQL6AB
{  
    device devRAM128X1DQL6AB_S gatedev
        parameter map 
        ( 
            CP_INITA        => INITA                                      ,     
            CP_MODEA        => MODE                                      ,     
            CP_FF0_RS       => FF_RS                                     ,     
            CP_FF0_INIT     => FF_INIT                                   ,     
            CP_Q0MUX_SEL    => QMUX_SEL                                  , 
            CP_RAM_LUTA_DIH => RAM_LUT_DIHA                               ,     
            CP_RAM_LUTA_DIL => RAM_LUT_DILA                               ,     
            CP_MASK_LUT6A   => MASK_LUT6                                 ,
            
            
            CP_INITB        => INITB                                      ,     
            CP_MODEB        => MODE                                      ,         
            CP_RAM_LUTB_DIH => RAM_LUT_DIHB                               ,     
            CP_RAM_LUTB_DIL => RAM_LUT_DILB                               ,     
            CP_MASK_LUT6B   => MASK_LUT6                                 ,
            
                                                                               
            CP_RS_MODE      => RS_MODE                                   ,     
            CP_LRS_POL      => LRS_POL,   
            CP_LRS_EN       => LRS_EN,    
            CP_LCE_POL      => LCE_POL,   
            CP_LCE_EN       => LCE_EN,    
            CP_CLK_POL      => CLK_POL                                   ,     
            CP_RSMUX_SEL    => RSMUX_SEL                                 ,     
            CP_CEMUX_SEL    => CEMUX_SEL                                 ,     
            CP_GRS_EN       => GRS_EN                                    ,     
            CP_LATCH_EN     => LATCH_EN                                  ,     
            CP_WCK_SEL      => WCK_SEL                                   ,     
            CP_RAM_MODE     => RAM_MODE                                  ,     
            CP_RAM32_EN     => RAM32_EN                                    
        )
        port map 
        (                            
            A0              => RADDR[0]                                  , 
            A1              => RADDR[1]                                  ,
            A2              => RADDR[2]                                  ,
            A3              => RADDR[3]                                  ,
            A4              => RADDR[4]                                  ,
            A5              => RADDR[5]                                  ,
                            
            B0              => RADDR1[0]                                 , 
            B1              => RADDR1[1]                                 ,
            B2              => RADDR1[2]                                 ,
            B3              => RADDR1[3]                                 ,
            B4              => RADDR1[4]                                 ,
            B5              => RADDR1[5]                                 ,                            
                            
            D0              => WADDR[0]                                 , 
            D1              => WADDR[1]                                 ,
            D2              => WADDR[2]                                 ,
            D3              => WADDR[3]                                 ,
            D4              => WADDR[4]                                 ,
            D5              => WADDR[5]                                 , 
            M1              => WADDR[6]                                 ,
                            
            M0              => M                                        ,
            AD              => DI0                                      ,
            BD              => DI1                                      ,
                            
            WE              => WE                                        ,
            CLK             => ( WCK_SEL == "LOCAL" ) ? WCLK : 1'bx,
            NEXT_CLK        => ( WCK_SEL != "LOCAL" ) ? WCLK : 1'bx,
            RS              => (RSMUX_SEL == "LOCAL") ? RS : 1'bx,
            CE              => (CEMUX_SEL == "LOCAL") ? CE : 1'bx,
            RSCI            => (RSMUX_SEL != "LOCAL") ? RS : 1'bx,
            CECI            => (CEMUX_SEL != "LOCAL") ? CE : 1'bx,
                            
            Q0              => DOQ                                       ,
            Y0              => L6A                                       ,
            Y1              => L6B
        );
}; // end of implementation impl_devABRAM16X1D of gopRAM128X1SQL6AB

implementation impl_devRAM128X1SQL6CD of gopRAM128X1SQL6AB
{  
    device devRAM128X1SQL6CD_S gatedev
        parameter map 
        ( 
            CP_INITC        => INITA                                      ,     
            CP_MODEC        => MODE                                      ,     
            CP_FF2_RS       => FF_RS                                     ,     
            CP_FF2_INIT     => FF_INIT                                   ,     
            CP_Q2MUX_SEL    => QMUX_SEL                                  , 
            CP_RAM_LUTC_DIH => RAM_LUT_DIHA                               ,     
            CP_RAM_LUTC_DIL => RAM_LUT_DILA                               ,     
            CP_MASK_LUT6C   => MASK_LUT6                                 ,
            
            
            CP_INITD        => INITB                                      ,     
            CP_MODED        => MODE                                      ,         
            //CP_RAM_LUTD_DIH => RAM_LUT_DIHB                               ,     
            CP_RAM_LUTD_DIL => RAM_LUT_DILB                               ,     
            CP_MASK_LUT6D   => MASK_LUT6                                 ,
            
                                                                               
            CP_RS_MODE      => RS_MODE                                   ,     
            CP_LRS_POL      => LRS_POL,   
            CP_LRS_EN       => LRS_EN,    
            CP_LCE_POL      => LCE_POL,   
            CP_LCE_EN       => LCE_EN,    
            CP_CLK_POL      => CLK_POL                                   ,     
            CP_RSMUX_SEL    => RSMUX_SEL                                 ,     
            CP_CEMUX_SEL    => CEMUX_SEL                                 ,     
            CP_GRS_EN       => GRS_EN                                    ,     
            CP_LATCH_EN     => LATCH_EN                                  ,     
            CP_WCK_SEL      => WCK_SEL                                   ,     
            CP_RAM_MODE     => RAM_MODE                                  ,     
            CP_RAM32_EN     => RAM32_EN                                    
        )
        port map 
        (                            
            C0              => RADDR[0]                                  , 
            C1              => RADDR[1]                                  ,
            C2              => RADDR[2]                                  ,
            C3              => RADDR[3]                                  ,
            C4              => RADDR[4]                                  ,
            C5              => RADDR[5]                                  ,
                            
            D0              => RADDR1[0]                                 , 
            D1              => RADDR1[1]                                 ,
            D2              => RADDR1[2]                                 ,
            D3              => RADDR1[3]                                 ,
            D4              => RADDR1[4]                                 ,
            D5              => RADDR1[5]                                 ,                            
                            
            WADDR0          => WADDR[0]     ,  
            WADDR1          => WADDR[1]     ,  
            WADDR2          => WADDR[2]     ,  
            WADDR3          => WADDR[3]     ,
            WADDR4          => WADDR[4]     ,
            WADDR5          => WADDR[5]     ,
            M3              => WADDR[6]                                 ,
                            
            M2              => M                                        ,
            CD              => DI0                                      ,
            DD              => DI1                                      ,
                            
            WE              => WE                                        ,
            CLK             => ( WCK_SEL == "LOCAL" ) ? WCLK : 1'bx,
            NEXT_CLK        => ( WCK_SEL != "LOCAL" ) ? WCLK : 1'bx,
            RS              => (RSMUX_SEL == "LOCAL") ? RS : 1'bx,
            CE              => (CEMUX_SEL == "LOCAL") ? CE : 1'bx,
            RSCI            => (RSMUX_SEL != "LOCAL") ? RS : 1'bx,
            CECI            => (CEMUX_SEL != "LOCAL") ? CE : 1'bx,
                            
            Q2              => DOQ                                       ,
            Y2              => L6A                                       ,
            Y3              => L6B
        );
}; // end of implementation impl_devRAM128X1SQL6CD of gopRAM128X1SQL6AB

