INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yli/Desktop/edge_new/edge_new/edge_new.srcs/sources_1/new/edge_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect
INFO: [VRFC 10-311] analyzing module sobel_edge_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yli/Desktop/edge_new/edge_new/edge_new.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yli/Desktop/edge_new/edge_new/edge_new.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
