// Seed: 1154787089
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  module_2(
      id_3, id_3, id_2, id_2, id_3, id_2
  );
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3
);
  nmos (~1, 1'b0, 1'b0);
  wire id_5;
  module_0(
      id_5, id_5
  );
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7, id_8;
endmodule
