// Seed: 4013082079
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5(id_6),
        .id_7(id_8 && -1'b0)
    ),
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_18(
      -1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3#(
        .id_4 ({id_5, -1, -1, -1 == 1 - 1, -1}),
        .id_6 (-1),
        .id_7 (1),
        .id_8 (id_9),
        .id_10(id_11),
        .id_12(-1)
    ),
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  module_0 modCall_1 (
      id_22,
      id_17,
      id_6,
      id_7,
      id_23,
      id_23,
      id_16,
      id_14,
      id_16,
      id_18,
      id_14,
      id_14,
      id_8
  );
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  wire id_25[-1 : 1];
  logic id_26 = 1'b0;
  assign id_19 = id_3[~^-1?1'b0 : 1];
  logic id_27;
endmodule
