{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613768167717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613768167733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 22:56:07 2021 " "Processing started: Fri Feb 19 22:56:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613768167733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613768167733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613768167733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613768168844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613768168844 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll v/spi_pll.vhd " "Entity \"altpll\" obtained from \"v/spi_pll.vhd\" instead of from Quartus Prime megafunction library" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 57 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1613768181450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_pll.vhd 6 2 " "Found 6 design units, including 2 entities, in source file v/spi_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vl2vh_common_pack " "Found design unit 1: vl2vh_common_pack" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613768181450 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vl2vh_common_pack-body " "Found design unit 2: vl2vh_common_pack-body" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613768181450 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altpll-rtl " "Found design unit 3: altpll-rtl" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613768181450 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 spi_pll-rtl " "Found design unit 4: spi_pll-rtl" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613768181450 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Found entity 1: altpll" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613768181450 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_pll " "Found entity 2: spi_pll" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613768181450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613768181450 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "vl2vh_common_pack work DE10_LITE_GSensor.vhd(22) " "VHDL Primary Unit Declaration error at DE10_LITE_GSensor.vhd(22): primary unit \"vl2vh_common_pack\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/DE10_LITE_GSensor.vhd" 22 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "vl2vh_common_pack spi_pll.vhd(22) " "HDL error at spi_pll.vhd(22): see declaration for object \"vl2vh_common_pack\"" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "reset_delay DE10_LITE_GSensor.vhd(57) " "Ignored construct reset_delay at DE10_LITE_GSensor.vhd(57) due to previous errors" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/DE10_LITE_GSensor.vhd" 57 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "spi_pll DE10_LITE_GSensor.vhd(77) " "Ignored construct spi_pll at DE10_LITE_GSensor.vhd(77) due to previous errors" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/DE10_LITE_GSensor.vhd" 77 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "spi_ee_config DE10_LITE_GSensor.vhd(98) " "Ignored construct spi_ee_config at DE10_LITE_GSensor.vhd(98) due to previous errors" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/DE10_LITE_GSensor.vhd" 98 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "led_driver DE10_LITE_GSensor.vhd(124) " "Ignored construct led_driver at DE10_LITE_GSensor.vhd(124) due to previous errors" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/DE10_LITE_GSensor.vhd" 124 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "DE10_LITE_GSensor DE10_LITE_GSensor.vhd(146) " "Ignored construct DE10_LITE_GSensor at DE10_LITE_GSensor.vhd(146) due to previous errors" {  } { { "DE10_LITE_GSensor.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/DE10_LITE_GSensor.vhd" 146 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_gsensor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file de10_lite_gsensor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "vl2vh_common_pack work spi_pll_bb.vhd(22) " "VHDL Primary Unit Declaration error at spi_pll_bb.vhd(22): primary unit \"vl2vh_common_pack\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "v/spi_pll_bb.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll_bb.vhd" 22 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "vl2vh_common_pack spi_pll.vhd(22) " "HDL error at spi_pll.vhd(22): see declaration for object \"vl2vh_common_pack\"" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "spi_pll spi_pll_bb.vhd(57) " "Ignored construct spi_pll at spi_pll_bb.vhd(57) due to previous errors" {  } { { "v/spi_pll_bb.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll_bb.vhd" 57 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_pll_bb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file v/spi_pll_bb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "vl2vh_common_pack work spi_ee_config.vhd(22) " "VHDL Primary Unit Declaration error at spi_ee_config.vhd(22): primary unit \"vl2vh_common_pack\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "v/spi_ee_config.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_ee_config.vhd" 22 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "vl2vh_common_pack spi_pll.vhd(22) " "HDL error at spi_pll.vhd(22): see declaration for object \"vl2vh_common_pack\"" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "spi_controller spi_ee_config.vhd(57) " "Ignored construct spi_controller at spi_ee_config.vhd(57) due to previous errors" {  } { { "v/spi_ee_config.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_ee_config.vhd" 57 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "spi_ee_config spi_ee_config.vhd(84) " "Ignored construct spi_ee_config at spi_ee_config.vhd(84) due to previous errors" {  } { { "v/spi_ee_config.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_ee_config.vhd" 84 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ee_config.vhd 0 0 " "Found 0 design units, including 0 entities, in source file v/spi_ee_config.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "vl2vh_common_pack work spi_controller.vhd(22) " "VHDL Primary Unit Declaration error at spi_controller.vhd(22): primary unit \"vl2vh_common_pack\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "v/spi_controller.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_controller.vhd" 22 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "vl2vh_common_pack spi_pll.vhd(22) " "HDL error at spi_pll.vhd(22): see declaration for object \"vl2vh_common_pack\"" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "spi_controller spi_controller.vhd(57) " "Ignored construct spi_controller at spi_controller.vhd(57) due to previous errors" {  } { { "v/spi_controller.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_controller.vhd" 57 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file v/spi_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "vl2vh_common_pack work reset_delay.vhd(22) " "VHDL Primary Unit Declaration error at reset_delay.vhd(22): primary unit \"vl2vh_common_pack\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "v/reset_delay.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/reset_delay.vhd" 22 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "vl2vh_common_pack spi_pll.vhd(22) " "HDL error at spi_pll.vhd(22): see declaration for object \"vl2vh_common_pack\"" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "reset_delay reset_delay.vhd(57) " "Ignored construct reset_delay at reset_delay.vhd(57) due to previous errors" {  } { { "v/reset_delay.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/reset_delay.vhd" 57 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613768181481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.vhd 0 0 " "Found 0 design units, including 0 entities, in source file v/reset_delay.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613768181497 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "vl2vh_common_pack work led_driver.vhd(22) " "VHDL Primary Unit Declaration error at led_driver.vhd(22): primary unit \"vl2vh_common_pack\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "v/led_driver.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/led_driver.vhd" 22 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613768181497 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "vl2vh_common_pack spi_pll.vhd(22) " "HDL error at spi_pll.vhd(22): see declaration for object \"vl2vh_common_pack\"" {  } { { "v/spi_pll.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/spi_pll.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613768181497 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "led_driver led_driver.vhd(57) " "Ignored construct led_driver at led_driver.vhd(57) due to previous errors" {  } { { "v/led_driver.vhd" "" { Text "C:/Users/dahom/Desktop/ABO/Study/S5/\[DSD\] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project_Converted/v/led_driver.vhd" 57 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613768181497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/led_driver.vhd 0 0 " "Found 0 design units, including 0 entities, in source file v/led_driver.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613768181497 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 23 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 23 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613768181872 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 19 22:56:21 2021 " "Processing ended: Fri Feb 19 22:56:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613768181872 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613768181872 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613768181872 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613768181872 ""}
