\doxysubsubsubsection{Flags}
\hypertarget{group__flags}{}\label{group__flags}\index{Flags@{Flags}}
Flags 的协作图\+:
% FIG 0
\doxysubsubsubsubsubsection*{变量}
\begin{DoxyCompactItemize}
\item 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} \mbox{\hyperlink{group__flags_gae4f56c2a60bbe4bd2e44c5b19cbe8762}{Eigen\+::\+Row\+Major\+Bit}} = 0x1
\item 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} \mbox{\hyperlink{group__flags_gaa34e83bae46a8eeae4e69ebe3aaecbed}{Eigen\+::\+Eval\+Before\+Nesting\+Bit}} = 0x2
\item 
\mbox{\hyperlink{eigen-3_83_87_2_eigen_2src_2_core_2util_2_macros_8h_a215b4c2831ed3631e9149b53a8ecb878}{EIGEN\+\_\+\+DEPRECATED}} const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} \mbox{\hyperlink{group__flags_ga0972b20dc004d13984e642b3bd12532e}{Eigen\+::\+Eval\+Before\+Assigning\+Bit}} = 0x4
\item 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} \mbox{\hyperlink{group__flags_ga1a306a438e1ab074e8be59512e887b9f}{Eigen\+::\+Packet\+Access\+Bit}} = 0x8
\item 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} \mbox{\hyperlink{group__flags_ga4b983a15d57cd55806df618ac544d09e}{Eigen\+::\+Linear\+Access\+Bit}} = 0x10
\item 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} \mbox{\hyperlink{group__flags_gae2c323957f20dfdc6cb8f44428eaec1a}{Eigen\+::\+Lvalue\+Bit}} = 0x20
\item 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} \mbox{\hyperlink{group__flags_gabf1e9d0516a933445a4c307ad8f14915}{Eigen\+::\+Direct\+Access\+Bit}} = 0x40
\item 
\mbox{\hyperlink{eigen-3_83_87_2_eigen_2src_2_core_2util_2_macros_8h_a215b4c2831ed3631e9149b53a8ecb878}{EIGEN\+\_\+\+DEPRECATED}} const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} \mbox{\hyperlink{group__flags_gac5795adacd266512a26890973503ed88}{Eigen\+::\+Aligned\+Bit}} = 0x80
\item 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} \mbox{\hyperlink{group__flags_ga3c186ad80ddcf5e2ed3d7ee31cca1860}{Eigen\+::\+No\+Preferred\+Storage\+Order\+Bit}} = 0x200
\item 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} \mbox{\hyperlink{group__flags_gaed0244284da47a2b8661261431173caf}{Eigen\+::\+Compressed\+Access\+Bit}} = 0x400
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{详细描述}
These are the possible bits which can be OR\textquotesingle{}ed to constitute the flags of a matrix or expression.

It is important to note that these flags are a purely compile-\/time notion. They are a compile-\/time property of an expression type, implemented as enum\textquotesingle{}s. They are not stored in memory at runtime, and they do not incur any runtime overhead.

\begin{DoxySeeAlso}{参见}
\doxylink{class_eigen_1_1_matrix_base_a7392c9b2ad41ba3c16fdc5306c04d581}{Matrix\+Base\+::\+Flags} 
\end{DoxySeeAlso}


\doxysubsubsubsubsection{变量说明}
\Hypertarget{group__flags_gac5795adacd266512a26890973503ed88}\index{Flags@{Flags}!AlignedBit@{AlignedBit}}
\index{AlignedBit@{AlignedBit}!Flags@{Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{AlignedBit}{AlignedBit}}
{\footnotesize\ttfamily \label{group__flags_gac5795adacd266512a26890973503ed88} 
\mbox{\hyperlink{eigen-3_83_87_2_eigen_2src_2_core_2util_2_macros_8h_a215b4c2831ed3631e9149b53a8ecb878}{EIGEN\+\_\+\+DEPRECATED}} const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} Eigen\+::\+Aligned\+Bit = 0x80}

\begin{DoxyRefDesc}{弃用}
\item[\mbox{\hyperlink{deprecated__deprecated000025}{弃用}}]\end{DoxyRefDesc}


means the first coefficient packet is guaranteed to be aligned. An expression cannot has the Aligned\+Bit without the Packet\+Access\+Bit flag. In other words, this means we are allow to perform an aligned packet access to the first element regardless of the expression kind\+: 
\begin{DoxyCode}{0}
\DoxyCodeLine{expression.packet<\mbox{\hyperlink{group__enums_gga45fe06e29902b7a2773de05ba27b47a1ae12d0f8f869c40c76128260af2242bc8}{Aligned}}>(0);}

\end{DoxyCode}
 \Hypertarget{group__flags_gaed0244284da47a2b8661261431173caf}\index{Flags@{Flags}!CompressedAccessBit@{CompressedAccessBit}}
\index{CompressedAccessBit@{CompressedAccessBit}!Flags@{Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{CompressedAccessBit}{CompressedAccessBit}}
{\footnotesize\ttfamily \label{group__flags_gaed0244284da47a2b8661261431173caf} 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} Eigen\+::\+Compressed\+Access\+Bit = 0x400}

Means that the underlying coefficients can be accessed through pointers to the sparse (un)compressed storage format, that is, the expression provides\+: 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keyword}{inline}\ \textcolor{keyword}{const}\ \mbox{\hyperlink{class_eigen_1_1_product}{Scalar}}*\ valuePtr()\ \textcolor{keyword}{const};}
\DoxyCodeLine{\textcolor{keyword}{inline}\ \textcolor{keyword}{const}\ \mbox{\hyperlink{class_eigen_1_1_tensor}{Index}}*\ innerIndexPtr()\ \textcolor{keyword}{const};}
\DoxyCodeLine{\textcolor{keyword}{inline}\ \textcolor{keyword}{const}\ \mbox{\hyperlink{class_eigen_1_1_tensor}{Index}}*\ outerIndexPtr()\ \textcolor{keyword}{const};}
\DoxyCodeLine{\textcolor{keyword}{inline}\ \textcolor{keyword}{const}\ \mbox{\hyperlink{class_eigen_1_1_tensor}{Index}}*\ innerNonZeroPtr()\ \textcolor{keyword}{const};}

\end{DoxyCode}
 \Hypertarget{group__flags_gabf1e9d0516a933445a4c307ad8f14915}\index{Flags@{Flags}!DirectAccessBit@{DirectAccessBit}}
\index{DirectAccessBit@{DirectAccessBit}!Flags@{Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{DirectAccessBit}{DirectAccessBit}}
{\footnotesize\ttfamily \label{group__flags_gabf1e9d0516a933445a4c307ad8f14915} 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} Eigen\+::\+Direct\+Access\+Bit = 0x40}

Means that the underlying array of coefficients can be directly accessed as a plain strided array. The memory layout of the array of coefficients must be exactly the natural one suggested by \doxylink{_tutorial__commainit__02_8cpp_a061459acc9e078fa4699e0e349887215}{rows()}, \doxylink{_tutorial__commainit__02_8cpp_a4407a60bc4387adae24cee658711f2d9}{cols()}, outer\+Stride(), inner\+Stride(), and the Row\+Major\+Bit. This rules out expressions such as \doxylink{class_eigen_1_1_diagonal}{Diagonal}, whose coefficients, though referencable, do not have such a regular memory layout.

See the comment on Lvalue\+Bit for an explanation of how Lvalue\+Bit and Direct\+Access\+Bit are mutually orthogonal. \Hypertarget{group__flags_ga0972b20dc004d13984e642b3bd12532e}\index{Flags@{Flags}!EvalBeforeAssigningBit@{EvalBeforeAssigningBit}}
\index{EvalBeforeAssigningBit@{EvalBeforeAssigningBit}!Flags@{Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{EvalBeforeAssigningBit}{EvalBeforeAssigningBit}}
{\footnotesize\ttfamily \label{group__flags_ga0972b20dc004d13984e642b3bd12532e} 
\mbox{\hyperlink{eigen-3_83_87_2_eigen_2src_2_core_2util_2_macros_8h_a215b4c2831ed3631e9149b53a8ecb878}{EIGEN\+\_\+\+DEPRECATED}} const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} Eigen\+::\+Eval\+Before\+Assigning\+Bit = 0x4}

\begin{DoxyRefDesc}{弃用}
\item[\mbox{\hyperlink{deprecated__deprecated000024}{弃用}}]means the expression should be evaluated before any assignment \end{DoxyRefDesc}
\Hypertarget{group__flags_gaa34e83bae46a8eeae4e69ebe3aaecbed}\index{Flags@{Flags}!EvalBeforeNestingBit@{EvalBeforeNestingBit}}
\index{EvalBeforeNestingBit@{EvalBeforeNestingBit}!Flags@{Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{EvalBeforeNestingBit}{EvalBeforeNestingBit}}
{\footnotesize\ttfamily \label{group__flags_gaa34e83bae46a8eeae4e69ebe3aaecbed} 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} Eigen\+::\+Eval\+Before\+Nesting\+Bit = 0x2}

means the expression should be evaluated by the calling expression \Hypertarget{group__flags_ga4b983a15d57cd55806df618ac544d09e}\index{Flags@{Flags}!LinearAccessBit@{LinearAccessBit}}
\index{LinearAccessBit@{LinearAccessBit}!Flags@{Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{LinearAccessBit}{LinearAccessBit}}
{\footnotesize\ttfamily \label{group__flags_ga4b983a15d57cd55806df618ac544d09e} 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} Eigen\+::\+Linear\+Access\+Bit = 0x10}

Short version\+: means the expression can be seen as 1D vector.

Long version\+: means that one can access the coefficients of this expression by coeff(int), and coeff\+Ref(int) in the case of a lvalue expression. These index-\/based access methods are guaranteed to not have to do any runtime computation of a (row, col)-\/pair from the index, so that it is guaranteed that whenever it is available, index-\/based access is at least as fast as (row,col)-\/based access. Expressions for which that isn\textquotesingle{}t possible don\textquotesingle{}t have the Linear\+Access\+Bit.

If both Packet\+Access\+Bit and Linear\+Access\+Bit are set, then the packets of this expression can be accessed by packet(int), and write\+Packet(int) in the case of a lvalue expression.

Typically, all vector expressions have the Linear\+Access\+Bit, but there is one exception\+: \doxylink{class_eigen_1_1_product}{Product} expressions don\textquotesingle{}t have it, because it would be troublesome for vectorization, even when the \doxylink{class_eigen_1_1_product}{Product} is a vector expression. Thus, vector \doxylink{class_eigen_1_1_product}{Product} expressions allow index-\/based coefficient access but not index-\/based packet access, so they don\textquotesingle{}t have the Linear\+Access\+Bit. \Hypertarget{group__flags_gae2c323957f20dfdc6cb8f44428eaec1a}\index{Flags@{Flags}!LvalueBit@{LvalueBit}}
\index{LvalueBit@{LvalueBit}!Flags@{Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{LvalueBit}{LvalueBit}}
{\footnotesize\ttfamily \label{group__flags_gae2c323957f20dfdc6cb8f44428eaec1a} 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} Eigen\+::\+Lvalue\+Bit = 0x20}

Means the expression has a coeff\+Ref() method, i.\+e. is writable as its individual coefficients are directly addressable. This rules out read-\/only expressions.

Note that Direct\+Access\+Bit and Lvalue\+Bit are mutually orthogonal, as there are examples of expression having one but note the other\+: \begin{DoxyItemize}
\item writable expressions that don\textquotesingle{}t have a very simple memory layout as a strided array, have Lvalue\+Bit but not Direct\+Access\+Bit \item Map-\/to-\/const expressions, for example \doxylink{class_eigen_1_1_map}{Map$<$const Matrix$>$}, have Direct\+Access\+Bit but not Lvalue\+Bit\end{DoxyItemize}
Expressions having Lvalue\+Bit also have their coeff() method returning a const reference instead of returning a new value. \Hypertarget{group__flags_ga3c186ad80ddcf5e2ed3d7ee31cca1860}\index{Flags@{Flags}!NoPreferredStorageOrderBit@{NoPreferredStorageOrderBit}}
\index{NoPreferredStorageOrderBit@{NoPreferredStorageOrderBit}!Flags@{Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{NoPreferredStorageOrderBit}{NoPreferredStorageOrderBit}}
{\footnotesize\ttfamily \label{group__flags_ga3c186ad80ddcf5e2ed3d7ee31cca1860} 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} Eigen\+::\+No\+Preferred\+Storage\+Order\+Bit = 0x200}

for an expression, this means that the storage order can be either row-\/major or column-\/major. The precise choice will be decided at evaluation time or when combined with other expressions. \begin{DoxySeeAlso}{参见}
\textbackslash{}blank \doxylink{group__flags_gae4f56c2a60bbe4bd2e44c5b19cbe8762}{Row\+Major\+Bit}, \doxylink{group___topic_storage_orders}{Topic\+Storage\+Orders} 
\end{DoxySeeAlso}
\Hypertarget{group__flags_ga1a306a438e1ab074e8be59512e887b9f}\index{Flags@{Flags}!PacketAccessBit@{PacketAccessBit}}
\index{PacketAccessBit@{PacketAccessBit}!Flags@{Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{PacketAccessBit}{PacketAccessBit}}
{\footnotesize\ttfamily \label{group__flags_ga1a306a438e1ab074e8be59512e887b9f} 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} Eigen\+::\+Packet\+Access\+Bit = 0x8}

Short version\+: means the expression might be vectorized

Long version\+: means that the coefficients can be handled by packets and start at a memory location whose alignment meets the requirements of the present CPU architecture for optimized packet access. In the fixed-\/size case, there is the additional condition that it be possible to access all the coefficients by packets (this implies the requirement that the size be a multiple of 16 bytes, and that any nontrivial strides don\textquotesingle{}t break the alignment). In the dynamic-\/size case, there is no such condition on the total size and strides, so it might not be possible to access all coeffs by packets.

\begin{DoxyNote}{注解}
This bit can be set regardless of whether vectorization is actually enabled. To check for actual vectorizability, see {\itshape Actual\+Packet\+Access\+Bit}. 
\end{DoxyNote}
\Hypertarget{group__flags_gae4f56c2a60bbe4bd2e44c5b19cbe8762}\index{Flags@{Flags}!RowMajorBit@{RowMajorBit}}
\index{RowMajorBit@{RowMajorBit}!Flags@{Flags}}
\doxysubsubsubsubsubsection{\texorpdfstring{RowMajorBit}{RowMajorBit}}
{\footnotesize\ttfamily \label{group__flags_gae4f56c2a60bbe4bd2e44c5b19cbe8762} 
const unsigned \mbox{\hyperlink{sugar_8h_ae4f82344f573c70aa1066a2394bba345}{int}} Eigen\+::\+Row\+Major\+Bit = 0x1}

for a matrix, this means that the storage order is row-\/major. If this bit is not set, the storage order is column-\/major. For an expression, this determines the storage order of the matrix created by evaluation of that expression. \begin{DoxySeeAlso}{参见}
\textbackslash{}blank \doxylink{group___topic_storage_orders}{Topic\+Storage\+Orders} 
\end{DoxySeeAlso}
