strict digraph "" {
	node [label="\N"];
	"1523:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a38f0d9d0>",
		def_var="['dma_req_out_d']",
		fillcolor=deepskyblue,
		label="1523:AS
dma_req_out_d = ep_out & !dma_out_cnt_is_zero;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ep_out', 'dma_out_cnt_is_zero']"];
}
