{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621543543907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621543543907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 17:45:43 2021 " "Processing started: Thu May 20 17:45:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621543543907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543543907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hash_game -c hash_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off hash_game -c hash_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543543907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621543544639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621543544639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hash_game.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hash_game.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hash_game " "Found entity 1: hash_game" {  } { { "hash_game.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/hash_game.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/controle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file visor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 visor " "Found entity 1: visor" {  } { { "visor.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/visor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file visores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 visores " "Found entity 1: visores" {  } { { "visores.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/visores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marcar-quadro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file marcar-quadro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 marcar-quadro " "Found entity 1: marcar-quadro" {  } { { "marcar-quadro.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/marcar-quadro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test-ff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test-ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test-ff " "Found entity 1: test-ff" {  } { { "test-ff.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/test-ff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_ff " "Found entity 1: test_ff" {  } { { "test_ff.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/test_ff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prototipo_inicial_memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prototipo_inicial_memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prototipo_inicial_memoria " "Found entity 1: prototipo_inicial_memoria" {  } { { "prototipo_inicial_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/prototipo_inicial_memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prototipo_memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prototipo_memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prototipo_memoria " "Found entity 1: prototipo_memoria" {  } { { "prototipo_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/prototipo_memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memoria1bit " "Found entity 1: memoria1bit" {  } { { "memoria1bit.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/memoria1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor " "Found entity 1: seletor" {  } { { "seletor.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/seletor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificar_se_venceu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file verificar_se_venceu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 verificar_se_venceu " "Found entity 1: verificar_se_venceu" {  } { { "verificar_se_venceu.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/verificar_se_venceu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_18x9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_18x9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_18x9 " "Found entity 1: multiplexador_18x9" {  } { { "multiplexador_18x9.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/multiplexador_18x9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux18x9_extendido.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux18x9_extendido.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux18x9_extendido " "Found entity 1: mux18x9_extendido" {  } { { "mux18x9_extendido.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/mux18x9_extendido.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificar_se_disponivel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file verificar_se_disponivel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 verificar_se_disponivel " "Found entity 1: verificar_se_disponivel" {  } { { "verificar_se_disponivel.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/verificar_se_disponivel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x4 " "Found entity 1: mux8x4" {  } { { "mux8x4.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/mux8x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecionado_memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selecionado_memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selecionado_memoria " "Found entity 1: selecionado_memoria" {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jogo_da_velha.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jogo_da_velha.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jogo_da_velha " "Found entity 1: jogo_da_velha" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543561606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543561606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jogo_da_velha " "Elaborating entity \"jogo_da_velha\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621543561895 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEL " "Converted elements in bus name \"SEL\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEL\[3..0\] SEL3..0 " "Converted element name(s) from \"SEL\[3..0\]\" to \"SEL3..0\"" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1621543562017 ""}  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1621543562017 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEL1 " "Converted elements in bus name \"SEL1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEL1\[3..0\] SEL13..0 " "Converted element name(s) from \"SEL1\[3..0\]\" to \"SEL13..0\"" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1621543562017 ""}  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1621543562017 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEL2 " "Converted elements in bus name \"SEL2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEL2\[3..0\] SEL23..0 " "Converted element name(s) from \"SEL2\[3..0\]\" to \"SEL23..0\"" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1621543562017 ""}  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1621543562017 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst35436 " "Block or symbol \"AND2\" of instance \"inst35436\" overlaps another block or symbol" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 480 1384 1448 528 "inst35436" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1621543562018 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst23345 " "Block or symbol \"VCC\" of instance \"inst23345\" overlaps another block or symbol" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 272 1368 1384 304 "inst23345" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1621543562018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificar_se_venceu verificar_se_venceu:inst2464 " "Elaborating entity \"verificar_se_venceu\" for hierarchy \"verificar_se_venceu:inst2464\"" {  } { { "jogo_da_velha.bdf" "inst2464" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1232 632 760 -1000 "inst2464" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador-2-1.bdf 1 1 " "Using design file multiplexador-2-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador-2-1 " "Found entity 1: multiplexador-2-1" {  } { { "multiplexador-2-1.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/multiplexador-2-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543562246 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621543562246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador-2-1 verificar_se_venceu:inst2464\|multiplexador-2-1:inst12 " "Elaborating entity \"multiplexador-2-1\" for hierarchy \"verificar_se_venceu:inst2464\|multiplexador-2-1:inst12\"" {  } { { "verificar_se_venceu.bdf" "inst12" { Schematic "D:/intelFPGA_lite/20.1/hash_game/verificar_se_venceu.bdf" { { 648 648 744 744 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux18x9_extendido mux18x9_extendido:inst13 " "Elaborating entity \"mux18x9_extendido\" for hierarchy \"mux18x9_extendido:inst13\"" {  } { { "jogo_da_velha.bdf" "inst13" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -920 632 760 -640 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_18x9 mux18x9_extendido:inst13\|multiplexador_18x9:inst99 " "Elaborating entity \"multiplexador_18x9\" for hierarchy \"mux18x9_extendido:inst13\|multiplexador_18x9:inst99\"" {  } { { "mux18x9_extendido.bdf" "inst99" { Schematic "D:/intelFPGA_lite/20.1/hash_game/mux18x9_extendido.bdf" { { 168 360 520 264 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:J2_MEMO " "Elaborating entity \"memoria\" for hierarchy \"memoria:J2_MEMO\"" {  } { { "jogo_da_velha.bdf" "J2_MEMO" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -472 968 1144 -344 "J2_MEMO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria1bit memoria:J2_MEMO\|memoria1bit:inst2 " "Elaborating entity \"memoria1bit\" for hierarchy \"memoria:J2_MEMO\|memoria1bit:inst2\"" {  } { { "memoria.bdf" "inst2" { Schematic "D:/intelFPGA_lite/20.1/hash_game/memoria.bdf" { { 104 688 808 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor memoria:J2_MEMO\|seletor:inst " "Elaborating entity \"seletor\" for hierarchy \"memoria:J2_MEMO\|seletor:inst\"" {  } { { "memoria.bdf" "inst" { Schematic "D:/intelFPGA_lite/20.1/hash_game/memoria.bdf" { { 472 176 304 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificar_se_disponivel verificar_se_disponivel:inst17 " "Elaborating entity \"verificar_se_disponivel\" for hierarchy \"verificar_se_disponivel:inst17\"" {  } { { "jogo_da_velha.bdf" "inst17" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -120 616 744 72 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecionado_memoria selecionado_memoria:inst6 " "Elaborating entity \"selecionado_memoria\" for hierarchy \"selecionado_memoria:inst6\"" {  } { { "jogo_da_velha.bdf" "inst6" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 168 616 744 336 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562365 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL1\[0\] SEL1 " "Bus \"SEL1\[0\]\" found using same base name as \"SEL1\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 88 16 184 104 "SEL1\[3..0\]" "" } { 152 280 344 169 "SEL1\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621543562377 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL2\[0\] SEL2 " "Bus \"SEL2\[0\]\" found using same base name as \"SEL2\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 112 16 184 128 "SEL2\[3..0\]" "" } { 184 272 344 201 "SEL2\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621543562377 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL1\[1\] SEL1 " "Bus \"SEL1\[1\]\" found using same base name as \"SEL1\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 88 16 184 104 "SEL1\[3..0\]" "" } { 256 264 344 273 "SEL1\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621543562377 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL2\[1\] SEL2 " "Bus \"SEL2\[1\]\" found using same base name as \"SEL2\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 112 16 184 128 "SEL2\[3..0\]" "" } { 288 256 344 305 "SEL2\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621543562378 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL1\[2\] SEL1 " "Bus \"SEL1\[2\]\" found using same base name as \"SEL1\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 88 16 184 104 "SEL1\[3..0\]" "" } { 360 248 344 377 "SEL1\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621543562378 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL2\[2\] SEL2 " "Bus \"SEL2\[2\]\" found using same base name as \"SEL2\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 112 16 184 128 "SEL2\[3..0\]" "" } { 392 240 344 409 "SEL2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621543562378 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL1\[3\] SEL1 " "Bus \"SEL1\[3\]\" found using same base name as \"SEL1\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 88 16 184 104 "SEL1\[3..0\]" "" } { 464 232 344 481 "SEL1\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621543562378 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEL2\[3\] SEL2 " "Bus \"SEL2\[3\]\" found using same base name as \"SEL2\", which might lead to a name conflict." {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 112 16 184 128 "SEL2\[3..0\]" "" } { 496 224 344 513 "SEL2\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1621543562378 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEL " "Converted elements in bus name \"SEL\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEL\[3..0\] SEL3..0 " "Converted element name(s) from \"SEL\[3..0\]\" to \"SEL3..0\"" {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 56 848 1024 72 "SEL\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1621543562378 ""}  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 56 848 1024 72 "SEL\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1621543562378 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEL1 " "Converted elements in bus name \"SEL1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEL1\[3..0\] SEL13..0 " "Converted element name(s) from \"SEL1\[3..0\]\" to \"SEL13..0\"" {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 88 16 184 104 "SEL1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1621543562378 ""}  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 88 16 184 104 "SEL1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1621543562378 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEL2 " "Converted elements in bus name \"SEL2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEL2\[3..0\] SEL23..0 " "Converted element name(s) from \"SEL2\[3..0\]\" to \"SEL23..0\"" {  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 112 16 184 128 "SEL2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1621543562378 ""}  } { { "selecionado_memoria.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/selecionado_memoria.bdf" { { 112 16 184 128 "SEL2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1621543562378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:inst1 " "Elaborating entity \"controle\" for hierarchy \"controle:inst1\"" {  } { { "jogo_da_velha.bdf" "inst1" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { 472 1032 1216 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "visores visores:VISORES " "Elaborating entity \"visores\" for hierarchy \"visores:VISORES\"" {  } { { "jogo_da_velha.bdf" "VISORES" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -920 344 536 -672 "VISORES" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "visor visores:VISORES\|visor:VISOR0 " "Elaborating entity \"visor\" for hierarchy \"visores:VISORES\|visor:VISOR0\"" {  } { { "visores.bdf" "VISOR0" { Schematic "D:/intelFPGA_lite/20.1/hash_game/visores.bdf" { { 80 504 680 176 "VISOR0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562414 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod7segment.bdf 1 1 " "Using design file decod7segment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decod7segment " "Found entity 1: decod7segment" {  } { { "decod7segment.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/decod7segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621543562431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621543562431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7segment visores:VISORES\|visor:VISOR0\|decod7segment:inst " "Elaborating entity \"decod7segment\" for hierarchy \"visores:VISORES\|visor:VISOR0\|decod7segment:inst\"" {  } { { "visor.bdf" "inst" { Schematic "D:/intelFPGA_lite/20.1/hash_game/visor.bdf" { { 128 728 824 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543562431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO0\[5\] VCC " "Pin \"QUADRO0\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 368 384 -920 "QUADRO0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO0\[3\] VCC " "Pin \"QUADRO0\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 368 384 -920 "QUADRO0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO0\[2\] VCC " "Pin \"QUADRO0\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 368 384 -920 "QUADRO0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO0\[0\] VCC " "Pin \"QUADRO0\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 368 384 -920 "QUADRO0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO1\[5\] VCC " "Pin \"QUADRO1\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 384 400 -920 "QUADRO1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO1\[3\] VCC " "Pin \"QUADRO1\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 384 400 -920 "QUADRO1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO1\[2\] VCC " "Pin \"QUADRO1\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 384 400 -920 "QUADRO1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO1\[0\] VCC " "Pin \"QUADRO1\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 384 400 -920 "QUADRO1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO2\[5\] VCC " "Pin \"QUADRO2\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 400 416 -920 "QUADRO2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO2\[3\] VCC " "Pin \"QUADRO2\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 400 416 -920 "QUADRO2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO2\[2\] VCC " "Pin \"QUADRO2\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 400 416 -920 "QUADRO2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO2\[0\] VCC " "Pin \"QUADRO2\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 400 416 -920 "QUADRO2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO3\[5\] VCC " "Pin \"QUADRO3\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 416 432 -920 "QUADRO3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO3\[3\] VCC " "Pin \"QUADRO3\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 416 432 -920 "QUADRO3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO3\[2\] VCC " "Pin \"QUADRO3\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 416 432 -920 "QUADRO3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO3\[0\] VCC " "Pin \"QUADRO3\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 416 432 -920 "QUADRO3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO4\[5\] VCC " "Pin \"QUADRO4\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 432 448 -920 "QUADRO4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO4\[3\] VCC " "Pin \"QUADRO4\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 432 448 -920 "QUADRO4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO4\[2\] VCC " "Pin \"QUADRO4\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 432 448 -920 "QUADRO4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO4\[0\] VCC " "Pin \"QUADRO4\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 432 448 -920 "QUADRO4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO5\[5\] VCC " "Pin \"QUADRO5\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 448 464 -920 "QUADRO5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO5\[3\] VCC " "Pin \"QUADRO5\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 448 464 -920 "QUADRO5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO5\[2\] VCC " "Pin \"QUADRO5\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 448 464 -920 "QUADRO5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO5\[0\] VCC " "Pin \"QUADRO5\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 448 464 -920 "QUADRO5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO6\[5\] VCC " "Pin \"QUADRO6\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 464 480 -920 "QUADRO6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO6\[3\] VCC " "Pin \"QUADRO6\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 464 480 -920 "QUADRO6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO6\[2\] VCC " "Pin \"QUADRO6\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 464 480 -920 "QUADRO6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO6\[0\] VCC " "Pin \"QUADRO6\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 464 480 -920 "QUADRO6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO7\[5\] VCC " "Pin \"QUADRO7\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 480 496 -920 "QUADRO7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO7\[3\] VCC " "Pin \"QUADRO7\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 480 496 -920 "QUADRO7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO7\[2\] VCC " "Pin \"QUADRO7\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 480 496 -920 "QUADRO7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO7\[0\] VCC " "Pin \"QUADRO7\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 480 496 -920 "QUADRO7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO8\[5\] VCC " "Pin \"QUADRO8\[5\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 496 512 -920 "QUADRO8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO8\[3\] VCC " "Pin \"QUADRO8\[3\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 496 512 -920 "QUADRO8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO8\[2\] VCC " "Pin \"QUADRO8\[2\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 496 512 -920 "QUADRO8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QUADRO8\[0\] VCC " "Pin \"QUADRO8\[0\]\" is stuck at VCC" {  } { { "jogo_da_velha.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/hash_game/jogo_da_velha.bdf" { { -1096 496 512 -920 "QUADRO8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621543564933 "|jogo_da_velha|QUADRO8[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621543564933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621543565284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621543567597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621543567597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621543568603 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621543568603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621543568603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621543568603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621543568650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 17:46:08 2021 " "Processing ended: Thu May 20 17:46:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621543568650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621543568650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621543568650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621543568650 ""}
