$date
	Wed Apr 24 14:20:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module sequence_detector_2_tb $end
$var wire 1 ! z $end
$var parameter 32 " T $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % w $end
$scope module detector $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % w $end
$var wire 1 ! z $end
$var parameter 3 & a $end
$var parameter 3 ' b $end
$var parameter 3 ( c $end
$var parameter 3 ) d $end
$var parameter 3 * e $end
$var reg 3 + state_next [2:0] $end
$var reg 3 , state_reg [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 *
b11 )
b10 (
b1 '
b0 &
b10100 "
$end
#0
$dumpvars
bx ,
bx +
0%
1$
1#
x!
$end
#500
0#
#1000
0!
b0 +
b0 ,
0$
1#
#1500
0#
#2000
b1 +
1%
1#
#2500
0#
#3000
b10 +
b1 ,
0%
1#
#3500
0#
#4000
b100 +
b10 ,
1#
#4500
0#
#5000
b11 +
b100 ,
1%
1#
#5500
0#
#6000
1!
b1 +
b11 ,
1#
#6500
0#
#7000
0!
b10 +
b1 ,
0%
1#
#7500
0#
#8000
b11 +
b10 ,
1%
1#
#8500
0#
#9000
1!
b1 +
b11 ,
1$
1#
#9500
0#
#10000
0!
b0 ,
0$
1#
#10500
0#
#11000
b10 +
b1 ,
0%
1#
#11500
0#
#12000
b100 +
b10 ,
1#
#12500
0#
#13000
b11 +
b100 ,
1%
1#
#13500
0#
#14000
1!
b1 +
b11 ,
1$
1#
#14500
0#
#15000
0!
b0 ,
0$
1#
#15500
0#
#16000
b10 +
b1 ,
0%
1#
#16500
0#
#17000
b11 +
b10 ,
1%
1#
#17500
0#
#18000
1!
b1 +
b11 ,
1#
#18500
0#
#19000
0!
b0 +
b1 ,
1#
#19500
0#
#20000
b1 +
b0 ,
1#
#20500
0#
#21000
b0 +
b1 ,
1#
#21500
0#
#22000
b1 +
b0 ,
1#
#22500
0#
#23000
b0 +
b1 ,
1#
#23500
0#
#24000
b1 +
b0 ,
1#
#24500
0#
#25000
b0 +
b1 ,
1#
#25500
0#
#26000
b1 +
b0 ,
1#
