INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pine1/project_3/project_3.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pine1/project_3/project_3.srcs/sim_1/new/tbb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-2939] 'logic' is an unknown type [C:/Users/pine1/project_3/project_3.srcs/sim_1/new/tbb.v:5]
ERROR: [VRFC 10-2939] 'logic' is an unknown type [C:/Users/pine1/project_3/project_3.srcs/sim_1/new/tbb.v:6]
ERROR: [VRFC 10-2865] module 'tb' ignored due to previous errors [C:/Users/pine1/project_3/project_3.srcs/sim_1/new/tbb.v:3]
