###########################################################################
### Clock Tree Synthesis
###########################################################################

##In the Layout window, click on "Clock ", you will see various options, you can set any of the options to run CTS. If you click on Clock ' Core CTS and Optimization

set_clock_tree_references  -references {saed32lvt_tt0p78v25c/AOBUFX1_LVT saed32lvt_tt0p78vn40c/NBUFFX8_LVT saed32lvt_tt0p78vn40c/NBUFFX4_LVT saed32lvt_tt0p78vn40c/NBUFFX32_LVT saed32lvt_tt0p78vn40c/IBUFFX2_LVT saed32lvt_tt0p78v25c/AOINVX1_LVT saed32lvt_tt0p78vn40c/INVX8_LVT saed32lvt_tt0p78vn40c/INVX4_LVT saed32lvt_tt0p78vn40c/INVX32_LVT saed32lvt_tt0p78vn40c/INVX2_LVT saed32lvt_tt0p78vn40c/INVX1_LVT saed32lvt_tt0p78vn40c/INVX16_LVT saed32lvt_tt0p78vn40c/INVX0_LVT saed32lvt_tt0p78vn40c/IBUFFX8_LVT saed32lvt_tt0p78vn40c/IBUFFX4_LVT saed32lvt_tt0p78vn40c/IBUFFX32_LVT saed32lvt_tt0p78vn40c/DELLN2X2_LVT saed32lvt_tt0p78vn40c/NBUFFX16_LVT saed32lvt_tt0p78vn40c/DELLN3X2_LVT saed32lvt_tt0p78vn40c/AOINVX2_LVT saed32lvt_tt0p78vn40c/IBUFFX16_LVT saed32lvt_tt0p78vn40c/AOINVX4_LVT saed32hvt_ff0p85v125c/AOBUFX2_HVT saed32lvt_tt0p78vn40c/DELLN1X2_LVT saed32lvt_tt0p78vn40c/AOBUFX4_LVT saed32hvt_ff0p85v125c/NBUFFX2_HVT saed32lvt_tt0p78v125c/AOBUFX1_LVT saed32lvt_tt0p78v25c/NBUFFX8_LVT saed32lvt_tt0p78v25c/NBUFFX4_LVT saed32lvt_tt0p78v25c/NBUFFX32_LVT saed32lvt_tt0p78v25c/IBUFFX2_LVT saed32lvt_tt0p78v125c/AOINVX1_LVT saed32lvt_tt0p78v25c/INVX8_LVT saed32lvt_tt0p78v25c/INVX4_LVT saed32lvt_tt0p78v25c/INVX32_LVT saed32lvt_tt0p78v25c/INVX2_LVT saed32lvt_tt0p78v25c/INVX1_LVT saed32lvt_tt0p78v25c/INVX16_LVT saed32lvt_tt0p78v25c/INVX0_LVT saed32lvt_tt0p78v25c/IBUFFX8_LVT saed32lvt_tt0p78v25c/IBUFFX4_LVT saed32lvt_tt0p78v25c/IBUFFX32_LVT saed32lvt_tt0p78v25c/DELLN2X2_LVT saed32lvt_tt0p78v25c/NBUFFX16_LVT saed32lvt_tt0p78v25c/DELLN3X2_LVT saed32lvt_tt0p78v25c/AOINVX2_LVT saed32lvt_tt0p78v25c/IBUFFX16_LVT saed32lvt_tt0p78v25c/AOINVX4_LVT saed32lvt_tt0p78vn40c/NBUFFX2_LVT saed32lvt_tt0p78v25c/DELLN1X2_LVT saed32lvt_tt0p78v25c/AOBUFX4_LVT saed32lvt_ss0p7vn40c/AOBUFX1_LVT saed32lvt_tt0p78v125c/NBUFFX8_LVT saed32lvt_tt0p78v125c/NBUFFX4_LVT saed32lvt_tt0p78v125c/NBUFFX32_LVT saed32lvt_tt0p78v125c/IBUFFX2_LVT saed32lvt_ss0p7vn40c/AOINVX1_LVT saed32lvt_tt0p78v125c/INVX8_LVT saed32lvt_tt0p78v125c/INVX4_LVT saed32lvt_tt0p78v125c/INVX32_LVT saed32lvt_tt0p78v125c/INVX2_LVT saed32lvt_tt0p78v125c/INVX1_LVT saed32lvt_tt0p78v125c/INVX16_LVT saed32lvt_tt0p78v125c/INVX0_LVT saed32lvt_tt0p78v125c/IBUFFX8_LVT saed32lvt_tt0p78v125c/IBUFFX4_LVT saed32lvt_tt0p78v125c/IBUFFX32_LVT saed32lvt_tt0p78v125c/DELLN2X2_LVT saed32lvt_tt0p78v125c/NBUFFX16_LVT saed32lvt_tt0p78v125c/DELLN3X2_LVT saed32lvt_tt0p78v125c/AOINVX2_LVT saed32lvt_tt0p78v125c/IBUFFX16_LVT saed32lvt_tt0p78v125c/AOINVX4_LVT saed32lvt_tt0p78v25c/NBUFFX2_LVT saed32lvt_tt0p78v125c/DELLN1X2_LVT saed32lvt_tt0p78v125c/AOBUFX4_LVT saed32lvt_tt0p78vn40c/AOBUFX2_LVT saed32lvt_ss0p7v25c/AOBUFX1_LVT saed32lvt_ss0p7vn40c/NBUFFX8_LVT saed32lvt_ss0p7vn40c/NBUFFX4_LVT saed32lvt_ss0p7vn40c/NBUFFX32_LVT saed32lvt_ss0p7vn40c/IBUFFX2_LVT saed32lvt_ss0p7v25c/AOINVX1_LVT saed32lvt_ss0p7vn40c/INVX8_LVT saed32lvt_ss0p7vn40c/INVX4_LVT saed32lvt_ss0p7vn40c/INVX32_LVT saed32lvt_ss0p7vn40c/INVX2_LVT saed32lvt_ss0p7vn40c/INVX1_LVT saed32lvt_ss0p7vn40c/INVX16_LVT saed32lvt_ss0p7vn40c/INVX0_LVT saed32lvt_ss0p7vn40c/IBUFFX8_LVT saed32lvt_ss0p7vn40c/IBUFFX4_LVT saed32lvt_ss0p7vn40c/IBUFFX32_LVT saed32lvt_ss0p7vn40c/DELLN2X2_LVT saed32lvt_ss0p7vn40c/NBUFFX16_LVT saed32lvt_ss0p7vn40c/DELLN3X2_LVT saed32lvt_ss0p7vn40c/AOINVX2_LVT saed32lvt_ss0p7vn40c/IBUFFX16_LVT saed32lvt_ss0p7vn40c/AOINVX4_LVT saed32lvt_tt0p78v125c/NBUFFX2_LVT saed32lvt_ss0p7vn40c/DELLN1X2_LVT saed32lvt_ss0p7vn40c/AOBUFX4_LVT saed32lvt_tt0p78v25c/AOBUFX2_LVT saed32lvt_ss0p7v125c/AOBUFX1_LVT saed32lvt_ss0p7v25c/NBUFFX8_LVT saed32lvt_ss0p7v25c/NBUFFX4_LVT saed32lvt_ss0p7v25c/NBUFFX32_LVT saed32lvt_ss0p7v25c/IBUFFX2_LVT saed32lvt_ss0p7v125c/AOINVX1_LVT saed32lvt_ss0p7v25c/INVX8_LVT saed32lvt_ss0p7v25c/INVX4_LVT saed32lvt_ss0p7v25c/INVX32_LVT saed32lvt_ss0p7v25c/INVX2_LVT saed32lvt_ss0p7v25c/INVX1_LVT saed32lvt_ss0p7v25c/INVX16_LVT saed32lvt_ss0p7v25c/INVX0_LVT saed32lvt_ss0p7v25c/IBUFFX8_LVT saed32lvt_ss0p7v25c/IBUFFX4_LVT saed32lvt_ss0p7v25c/IBUFFX32_LVT saed32lvt_ss0p7v25c/DELLN2X2_LVT saed32lvt_ss0p7v25c/NBUFFX16_LVT saed32lvt_ss0p7v25c/DELLN3X2_LVT saed32lvt_ss0p7v25c/AOINVX2_LVT saed32lvt_ss0p7v25c/IBUFFX16_LVT saed32lvt_ss0p7v25c/AOINVX4_LVT saed32lvt_ss0p7vn40c/NBUFFX2_LVT saed32lvt_ss0p7v25c/DELLN1X2_LVT saed32lvt_ss0p7v25c/AOBUFX4_LVT saed32lvt_tt0p78v125c/AOBUFX2_LVT saed32hvt_tt0p78vn40c/AOBUFX1_HVT saed32lvt_ss0p7v125c/NBUFFX8_LVT saed32lvt_ss0p7v125c/NBUFFX4_LVT saed32lvt_ss0p7v125c/NBUFFX32_LVT saed32lvt_ss0p7v125c/IBUFFX2_LVT saed32hvt_tt0p78vn40c/AOINVX1_HVT saed32lvt_ss0p7v125c/INVX8_LVT saed32lvt_ss0p7v125c/INVX4_LVT saed32lvt_ss0p7v125c/INVX32_LVT saed32lvt_ss0p7v125c/INVX2_LVT saed32lvt_ss0p7v125c/INVX1_LVT saed32lvt_ss0p7v125c/INVX16_LVT saed32lvt_ss0p7v125c/INVX0_LVT saed32lvt_ss0p7v125c/IBUFFX8_LVT saed32lvt_ss0p7v125c/IBUFFX4_LVT saed32lvt_ss0p7v125c/IBUFFX32_LVT saed32lvt_ss0p7v125c/DELLN2X2_LVT saed32lvt_ss0p7v125c/NBUFFX16_LVT saed32lvt_ss0p7v125c/DELLN3X2_LVT saed32lvt_ss0p7v125c/AOINVX2_LVT saed32lvt_ss0p7v125c/IBUFFX16_LVT saed32lvt_ss0p7v125c/AOINVX4_LVT saed32lvt_ss0p7v25c/NBUFFX2_LVT saed32lvt_ss0p7v125c/DELLN1X2_LVT saed32lvt_ss0p7v125c/AOBUFX4_LVT saed32lvt_ss0p7vn40c/AOBUFX2_LVT saed32lvt_ff0p85v25c/AOBUFX1_LVT saed32lvt_ff0p85vn40c/NBUFFX8_LVT saed32lvt_ff0p85vn40c/NBUFFX4_LVT saed32lvt_ff0p85vn40c/NBUFFX32_LVT saed32lvt_ff0p85vn40c/IBUFFX2_LVT saed32lvt_ff0p85v25c/AOINVX1_LVT saed32lvt_ff0p85vn40c/INVX8_LVT saed32lvt_ff0p85vn40c/INVX4_LVT saed32lvt_ff0p85vn40c/INVX32_LVT saed32lvt_ff0p85vn40c/INVX2_LVT saed32lvt_ff0p85vn40c/INVX1_LVT saed32lvt_ff0p85vn40c/INVX16_LVT saed32lvt_ff0p85vn40c/INVX0_LVT saed32lvt_ff0p85vn40c/IBUFFX8_LVT saed32lvt_ff0p85vn40c/IBUFFX4_LVT saed32lvt_ff0p85vn40c/IBUFFX32_LVT saed32lvt_ff0p85vn40c/DELLN2X2_LVT saed32lvt_ff0p85vn40c/NBUFFX16_LVT saed32lvt_ff0p85vn40c/DELLN3X2_LVT saed32lvt_ff0p85vn40c/AOINVX2_LVT saed32lvt_ff0p85vn40c/IBUFFX16_LVT saed32lvt_ff0p85vn40c/AOINVX4_LVT saed32hvt_ss0p7v125c/NBUFFX2_HVT saed32lvt_ff0p85vn40c/DELLN1X2_LVT saed32lvt_ff0p85vn40c/AOBUFX4_LVT saed32hvt_ss0p7v25c/AOBUFX2_HVT saed32lvt_ff0p85v125c/AOBUFX1_LVT saed32lvt_ff0p85v25c/NBUFFX8_LVT saed32lvt_ff0p85v25c/NBUFFX4_LVT saed32lvt_ff0p85v25c/NBUFFX32_LVT saed32lvt_ff0p85v25c/IBUFFX2_LVT saed32lvt_ff0p85v125c/AOINVX1_LVT saed32lvt_ff0p85v25c/INVX8_LVT saed32lvt_ff0p85v25c/INVX4_LVT saed32lvt_ff0p85v25c/INVX32_LVT saed32lvt_ff0p85v25c/INVX2_LVT saed32lvt_ff0p85v25c/INVX1_LVT saed32lvt_ff0p85v25c/INVX16_LVT saed32lvt_ff0p85v25c/INVX0_LVT saed32lvt_ff0p85v25c/IBUFFX8_LVT saed32lvt_ff0p85v25c/IBUFFX4_LVT saed32lvt_ff0p85v25c/IBUFFX32_LVT saed32lvt_ff0p85v25c/DELLN2X2_LVT saed32lvt_ff0p85v25c/NBUFFX16_LVT saed32lvt_ff0p85v25c/DELLN3X2_LVT saed32lvt_ff0p85v25c/AOINVX2_LVT saed32lvt_ff0p85v25c/IBUFFX16_LVT saed32lvt_ff0p85v25c/AOINVX4_LVT saed32lvt_ff0p85vn40c/NBUFFX2_LVT saed32lvt_ff0p85v25c/DELLN1X2_LVT saed32lvt_ff0p85v25c/AOBUFX4_LVT saed32lvt_ss0p7v125c/AOBUFX2_LVT saed32hvt_ff0p85vn40c/AOBUFX1_HVT saed32lvt_ff0p85v125c/NBUFFX8_LVT saed32lvt_ff0p85v125c/NBUFFX4_LVT saed32lvt_ff0p85v125c/NBUFFX32_LVT saed32lvt_ff0p85v125c/IBUFFX2_LVT saed32hvt_ff0p85vn40c/AOINVX1_HVT saed32lvt_ff0p85v125c/INVX8_LVT saed32lvt_ff0p85v125c/INVX4_LVT saed32lvt_ff0p85v125c/INVX32_LVT saed32lvt_ff0p85v125c/INVX2_LVT saed32lvt_ff0p85v125c/INVX1_LVT saed32lvt_ff0p85v125c/INVX16_LVT saed32lvt_ff0p85v125c/INVX0_LVT saed32lvt_ff0p85v125c/IBUFFX8_LVT saed32lvt_ff0p85v125c/IBUFFX4_LVT saed32lvt_ff0p85v125c/IBUFFX32_LVT saed32lvt_ff0p85v125c/DELLN2X2_LVT saed32lvt_ff0p85v125c/NBUFFX16_LVT saed32lvt_ff0p85v125c/DELLN3X2_LVT saed32lvt_ff0p85v125c/AOINVX2_LVT saed32lvt_ff0p85v125c/IBUFFX16_LVT saed32lvt_ff0p85v125c/AOINVX4_LVT saed32lvt_ff0p85v25c/NBUFFX2_LVT saed32lvt_ff0p85v125c/DELLN1X2_LVT saed32lvt_ff0p85v125c/AOBUFX4_LVT saed32lvt_ff0p85vn40c/AOBUFX2_LVT saed32hvt_tt0p78v25c/AOBUFX1_HVT saed32hvt_tt0p78vn40c/NBUFFX8_HVT saed32hvt_tt0p78vn40c/NBUFFX4_HVT saed32hvt_tt0p78vn40c/NBUFFX32_HVT saed32hvt_tt0p78vn40c/IBUFFX2_HVT saed32hvt_tt0p78v25c/AOINVX1_HVT saed32hvt_tt0p78vn40c/INVX8_HVT saed32hvt_tt0p78vn40c/INVX4_HVT saed32hvt_tt0p78vn40c/INVX32_HVT saed32hvt_tt0p78vn40c/INVX2_HVT saed32hvt_tt0p78vn40c/INVX1_HVT saed32hvt_tt0p78vn40c/INVX16_HVT saed32hvt_tt0p78vn40c/INVX0_HVT saed32hvt_tt0p78vn40c/IBUFFX8_HVT saed32hvt_tt0p78vn40c/IBUFFX4_HVT saed32hvt_tt0p78vn40c/IBUFFX32_HVT saed32hvt_tt0p78vn40c/DELLN2X2_HVT saed32hvt_tt0p78vn40c/NBUFFX16_HVT saed32hvt_tt0p78vn40c/DELLN3X2_HVT saed32hvt_tt0p78vn40c/AOINVX2_HVT saed32hvt_tt0p78vn40c/IBUFFX16_HVT saed32hvt_tt0p78vn40c/AOINVX4_HVT saed32lvt_ss0p7v125c/NBUFFX2_LVT saed32hvt_tt0p78vn40c/DELLN1X2_HVT saed32hvt_tt0p78vn40c/AOBUFX4_HVT saed32lvt_ss0p7v25c/AOBUFX2_LVT saed32hvt_tt0p78v125c/AOBUFX1_HVT saed32hvt_tt0p78v25c/NBUFFX8_HVT saed32hvt_tt0p78v25c/NBUFFX4_HVT saed32hvt_tt0p78v25c/NBUFFX32_HVT saed32hvt_tt0p78v25c/IBUFFX2_HVT saed32hvt_tt0p78v125c/AOINVX1_HVT saed32hvt_tt0p78v25c/INVX8_HVT saed32hvt_tt0p78v25c/INVX4_HVT saed32hvt_tt0p78v25c/INVX32_HVT saed32hvt_tt0p78v25c/INVX2_HVT saed32hvt_tt0p78v25c/INVX1_HVT saed32hvt_tt0p78v25c/INVX16_HVT saed32hvt_tt0p78v25c/INVX0_HVT saed32hvt_tt0p78v25c/IBUFFX8_HVT saed32hvt_tt0p78v25c/IBUFFX4_HVT saed32hvt_tt0p78v25c/IBUFFX32_HVT saed32hvt_tt0p78v25c/DELLN2X2_HVT saed32hvt_tt0p78v25c/NBUFFX16_HVT saed32hvt_tt0p78v25c/DELLN3X2_HVT saed32hvt_tt0p78v25c/AOINVX2_HVT saed32hvt_tt0p78v25c/IBUFFX16_HVT saed32hvt_tt0p78v25c/AOINVX4_HVT saed32hvt_tt0p78vn40c/NBUFFX2_HVT saed32hvt_tt0p78v25c/DELLN1X2_HVT saed32hvt_tt0p78v25c/AOBUFX4_HVT saed32lvt_ff0p85v125c/AOBUFX2_LVT saed32hvt_ss0p7vn40c/AOBUFX1_HVT saed32hvt_tt0p78v125c/NBUFFX8_HVT saed32hvt_tt0p78v125c/NBUFFX4_HVT saed32hvt_tt0p78v125c/NBUFFX32_HVT saed32hvt_tt0p78v125c/IBUFFX2_HVT saed32hvt_ss0p7vn40c/AOINVX1_HVT saed32hvt_tt0p78v125c/INVX8_HVT saed32hvt_tt0p78v125c/INVX4_HVT saed32hvt_tt0p78v125c/INVX32_HVT saed32hvt_tt0p78v125c/INVX2_HVT saed32hvt_tt0p78v125c/INVX1_HVT saed32hvt_tt0p78v125c/INVX16_HVT saed32hvt_tt0p78v125c/INVX0_HVT saed32hvt_tt0p78v125c/IBUFFX8_HVT saed32hvt_tt0p78v125c/IBUFFX4_HVT saed32hvt_tt0p78v125c/IBUFFX32_HVT saed32hvt_tt0p78v125c/DELLN2X2_HVT saed32hvt_tt0p78v125c/NBUFFX16_HVT saed32hvt_tt0p78v125c/DELLN3X2_HVT saed32hvt_tt0p78v125c/AOINVX2_HVT saed32hvt_tt0p78v125c/IBUFFX16_HVT saed32hvt_tt0p78v125c/AOINVX4_HVT saed32hvt_tt0p78v25c/NBUFFX2_HVT saed32hvt_tt0p78v125c/DELLN1X2_HVT saed32hvt_tt0p78v125c/AOBUFX4_HVT saed32hvt_tt0p78vn40c/AOBUFX2_HVT saed32hvt_ss0p7v25c/AOBUFX1_HVT saed32hvt_ss0p7vn40c/NBUFFX8_HVT saed32hvt_ss0p7vn40c/NBUFFX4_HVT saed32hvt_ss0p7vn40c/NBUFFX32_HVT saed32hvt_ss0p7vn40c/IBUFFX2_HVT saed32hvt_ss0p7v25c/AOINVX1_HVT saed32hvt_ss0p7vn40c/INVX8_HVT saed32hvt_ss0p7vn40c/INVX4_HVT saed32hvt_ss0p7vn40c/INVX32_HVT saed32hvt_ss0p7vn40c/INVX2_HVT saed32hvt_ss0p7vn40c/INVX1_HVT saed32hvt_ss0p7vn40c/INVX16_HVT saed32hvt_ss0p7vn40c/INVX0_HVT saed32hvt_ss0p7vn40c/IBUFFX8_HVT saed32hvt_ss0p7vn40c/IBUFFX4_HVT saed32hvt_ss0p7vn40c/IBUFFX32_HVT saed32hvt_ss0p7vn40c/DELLN2X2_HVT saed32hvt_ss0p7vn40c/NBUFFX16_HVT saed32hvt_ss0p7vn40c/DELLN3X2_HVT saed32hvt_ss0p7vn40c/AOINVX2_HVT saed32hvt_ss0p7vn40c/IBUFFX16_HVT saed32hvt_ss0p7vn40c/AOINVX4_HVT saed32hvt_tt0p78v125c/NBUFFX2_HVT saed32hvt_ss0p7vn40c/DELLN1X2_HVT saed32hvt_ss0p7vn40c/AOBUFX4_HVT saed32hvt_tt0p78v25c/AOBUFX2_HVT saed32hvt_ss0p7v125c/AOBUFX1_HVT saed32hvt_ss0p7v25c/NBUFFX8_HVT saed32hvt_ss0p7v25c/NBUFFX4_HVT saed32hvt_ss0p7v25c/NBUFFX32_HVT saed32hvt_ss0p7v25c/IBUFFX2_HVT saed32hvt_ss0p7v125c/AOINVX1_HVT saed32hvt_ss0p7v25c/INVX8_HVT saed32hvt_ss0p7v25c/INVX4_HVT saed32hvt_ss0p7v25c/INVX32_HVT saed32hvt_ss0p7v25c/INVX2_HVT saed32hvt_ss0p7v25c/INVX1_HVT saed32hvt_ss0p7v25c/INVX16_HVT saed32hvt_ss0p7v25c/INVX0_HVT saed32hvt_ss0p7v25c/IBUFFX8_HVT saed32hvt_ss0p7v25c/IBUFFX4_HVT saed32hvt_ss0p7v25c/IBUFFX32_HVT saed32hvt_ss0p7v25c/DELLN2X2_HVT saed32hvt_ss0p7v25c/NBUFFX16_HVT saed32hvt_ss0p7v25c/DELLN3X2_HVT saed32hvt_ss0p7v25c/AOINVX2_HVT saed32hvt_ss0p7v25c/IBUFFX16_HVT saed32hvt_ss0p7v25c/AOINVX4_HVT saed32hvt_ss0p7vn40c/NBUFFX2_HVT saed32hvt_ss0p7v25c/DELLN1X2_HVT saed32hvt_ss0p7v25c/AOBUFX4_HVT saed32hvt_tt0p78v125c/AOBUFX2_HVT saed32lvt_ff0p85vn40c/AOBUFX1_LVT saed32hvt_ss0p7v125c/NBUFFX8_HVT saed32hvt_ss0p7v125c/NBUFFX4_HVT saed32hvt_ss0p7v125c/NBUFFX32_HVT saed32hvt_ss0p7v125c/IBUFFX2_HVT saed32lvt_ff0p85vn40c/AOINVX1_LVT saed32hvt_ss0p7v125c/INVX8_HVT saed32hvt_ss0p7v125c/INVX4_HVT saed32hvt_ss0p7v125c/INVX32_HVT saed32hvt_ss0p7v125c/INVX2_HVT saed32hvt_ss0p7v125c/INVX1_HVT saed32hvt_ss0p7v125c/INVX16_HVT saed32hvt_ss0p7v125c/INVX0_HVT saed32hvt_ss0p7v125c/IBUFFX8_HVT saed32hvt_ss0p7v125c/IBUFFX4_HVT saed32hvt_ss0p7v125c/IBUFFX32_HVT saed32hvt_ss0p7v125c/DELLN2X2_HVT saed32hvt_ss0p7v125c/NBUFFX16_HVT saed32hvt_ss0p7v125c/DELLN3X2_HVT saed32hvt_ss0p7v125c/AOINVX2_HVT saed32hvt_ss0p7v125c/IBUFFX16_HVT saed32hvt_ss0p7v125c/AOINVX4_HVT saed32hvt_ss0p7v25c/NBUFFX2_HVT saed32hvt_ss0p7v125c/DELLN1X2_HVT saed32hvt_ss0p7v125c/AOBUFX4_HVT saed32hvt_ss0p7vn40c/AOBUFX2_HVT saed32hvt_ff0p85v25c/AOBUFX1_HVT saed32hvt_ff0p85vn40c/NBUFFX8_HVT saed32hvt_ff0p85vn40c/NBUFFX4_HVT saed32hvt_ff0p85vn40c/NBUFFX32_HVT saed32hvt_ff0p85vn40c/IBUFFX2_HVT saed32hvt_ff0p85v25c/AOINVX1_HVT saed32hvt_ff0p85vn40c/INVX8_HVT saed32hvt_ff0p85vn40c/INVX4_HVT saed32hvt_ff0p85vn40c/INVX32_HVT saed32hvt_ff0p85vn40c/INVX2_HVT saed32hvt_ff0p85vn40c/INVX1_HVT saed32hvt_ff0p85vn40c/INVX16_HVT saed32hvt_ff0p85vn40c/INVX0_HVT saed32hvt_ff0p85vn40c/IBUFFX8_HVT saed32hvt_ff0p85vn40c/IBUFFX4_HVT saed32hvt_ff0p85vn40c/IBUFFX32_HVT saed32hvt_ff0p85vn40c/DELLN2X2_HVT saed32hvt_ff0p85vn40c/NBUFFX16_HVT saed32hvt_ff0p85vn40c/DELLN3X2_HVT saed32hvt_ff0p85vn40c/AOINVX2_HVT saed32hvt_ff0p85vn40c/IBUFFX16_HVT saed32hvt_ff0p85vn40c/AOINVX4_HVT saed32lvt_ff0p85v125c/NBUFFX2_LVT saed32hvt_ff0p85vn40c/DELLN1X2_HVT saed32hvt_ff0p85vn40c/AOBUFX4_HVT saed32lvt_ff0p85v25c/AOBUFX2_LVT saed32hvt_ff0p85v125c/AOBUFX1_HVT saed32hvt_ff0p85v25c/NBUFFX8_HVT saed32hvt_ff0p85v25c/NBUFFX4_HVT saed32hvt_ff0p85v25c/NBUFFX32_HVT saed32hvt_ff0p85v25c/IBUFFX2_HVT saed32hvt_ff0p85v125c/AOINVX1_HVT saed32hvt_ff0p85v25c/INVX8_HVT saed32hvt_ff0p85v25c/INVX4_HVT saed32hvt_ff0p85v25c/INVX32_HVT saed32hvt_ff0p85v25c/INVX2_HVT saed32hvt_ff0p85v25c/INVX1_HVT saed32hvt_ff0p85v25c/INVX16_HVT saed32hvt_ff0p85v25c/INVX0_HVT saed32hvt_ff0p85v25c/IBUFFX8_HVT saed32hvt_ff0p85v25c/IBUFFX4_HVT saed32hvt_ff0p85v25c/IBUFFX32_HVT saed32hvt_ff0p85v25c/DELLN2X2_HVT saed32hvt_ff0p85v25c/NBUFFX16_HVT saed32hvt_ff0p85v25c/DELLN3X2_HVT saed32hvt_ff0p85v25c/AOINVX2_HVT saed32hvt_ff0p85v25c/IBUFFX16_HVT saed32hvt_ff0p85v25c/AOINVX4_HVT saed32hvt_ff0p85vn40c/NBUFFX2_HVT saed32hvt_ff0p85v25c/DELLN1X2_HVT saed32hvt_ff0p85v25c/AOBUFX4_HVT saed32hvt_ss0p7v125c/AOBUFX2_HVT saed32hvt_ff0p85v25c/AOBUFX2_HVT saed32hvt_ff0p85v125c/NBUFFX8_HVT saed32hvt_ff0p85v125c/NBUFFX4_HVT saed32hvt_ff0p85v125c/NBUFFX32_HVT saed32hvt_ff0p85v125c/IBUFFX2_HVT saed32lvt_tt0p78vn40c/AOBUFX1_LVT saed32hvt_ff0p85v125c/INVX8_HVT saed32hvt_ff0p85v125c/INVX4_HVT saed32hvt_ff0p85v125c/INVX32_HVT saed32hvt_ff0p85v125c/INVX2_HVT saed32hvt_ff0p85v125c/INVX1_HVT saed32hvt_ff0p85v125c/INVX16_HVT saed32hvt_ff0p85v125c/INVX0_HVT saed32hvt_ff0p85v125c/IBUFFX8_HVT saed32hvt_ff0p85v125c/IBUFFX4_HVT saed32hvt_ff0p85v125c/IBUFFX32_HVT saed32hvt_ff0p85v125c/DELLN2X2_HVT saed32hvt_ff0p85v125c/NBUFFX16_HVT saed32hvt_ff0p85v125c/DELLN3X2_HVT saed32hvt_ff0p85v125c/AOINVX2_HVT saed32hvt_ff0p85v125c/IBUFFX16_HVT saed32hvt_ff0p85v125c/AOINVX4_HVT saed32hvt_ff0p85v25c/NBUFFX2_HVT saed32hvt_ff0p85v125c/DELLN1X2_HVT saed32hvt_ff0p85v125c/AOBUFX4_HVT saed32hvt_ff0p85vn40c/AOBUFX2_HVT saed32lvt_tt0p78vn40c/AOINVX1_LVT } -clock_trees {ideal_clock1}

set_optimize_pre_cts_power_options -low_power_placement true

optimize_pre_cts_power

##Save the Cell and report timing
clock_opt -fix_hold_all_clocks -power -area_recovery

#Save the Cell and report timing

#clock_opt -only_cts

report_placement_utilization > reports/cts_place_util.rpt
report_qor_snapshot > reports/cts_qor_snapshot.rpt
report_qor > reports/cts_qor.rpt

save_mw_cel -as me_cts_opt

### Timing Report
report_timing -delay max -max_paths 20 > reports/cts_opt.setup.rpt
report_timing -delay min -max_paths 20 > reports/cts_opt.hold.rpt
