{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:30:01 2004 " "Info: Processing started: Wed Feb 25 23:30:01 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off cpu32bit -c cpu32bit --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off cpu32bit -c cpu32bit --timing_analysis_only" {  } {  } 0 }
{  "Warning" "WTDB_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "CLK_IN " "Info: Assuming node CLK_IN is an undefined clock" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } } { "c:\\quartus\\bin\\Assignment Editor.qase" "" "" { Assignment "c:\\quartus\\bin\\Assignment Editor.qase" 1 { { { 0 "CLK_IN" } } } } }  } 0}  } {  } 0 }
{  "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_IN memory lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 register cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] 38.0 MHz 26.315 ns Internal " "Info: Clock CLK_IN has Internal fmax of 38.0 MHz between source memory lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 and destination register cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] (period= 26.315 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.836 ns + Longest memory register " "Info: + Longest memory to register delay is 25.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 1 MEM M4K_X37_Y17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.489 ns) 3.489 ns lpm_code:inst3\|altsyncram:altsyncram_component\|q_a\[3\] 2 MEM M4K_X37_Y17 " "Info: 2: + IC(0.000 ns) + CELL(3.489 ns) = 3.489 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|q_a\[3\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.489 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 443 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.213 ns) 4.871 ns cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~213 3 COMB LC_X39_Y16_N5 " "Info: 3: + IC(1.169 ns) + CELL(0.213 ns) = 4.871 ns; Loc. = LC_X39_Y16_N5; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~213'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.382 ns" { lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] cpuc:inst|cpuc_cu:I2|TC_x[0]~213 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.459 ns) 5.929 ns cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~125 4 COMB LC_X40_Y16_N4 " "Info: 4: + IC(0.599 ns) + CELL(0.459 ns) = 5.929 ns; Loc. = LC_X40_Y16_N4; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~125'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.058 ns" { cpuc:inst|cpuc_cu:I2|TC_x[0]~213 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.459 ns) 6.763 ns cpuc:inst\|cpuc_oa:I4\|i~2224 5 COMB LC_X40_Y16_N7 " "Info: 5: + IC(0.375 ns) + CELL(0.459 ns) = 6.763 ns; Loc. = LC_X40_Y16_N7; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2224'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.834 ns" { cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_oa:I4|i~2224 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.213 ns) 7.348 ns cpuc:inst\|cpuc_oa:I4\|i~2193 6 COMB LC_X40_Y16_N8 " "Info: 6: + IC(0.372 ns) + CELL(0.213 ns) = 7.348 ns; Loc. = LC_X40_Y16_N8; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2193'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.585 ns" { cpuc:inst|cpuc_oa:I4|i~2224 cpuc:inst|cpuc_oa:I4|i~2193 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.087 ns) 7.792 ns cpuc:inst\|cpuc_oa:I4\|i~2408 7 COMB LC_X40_Y16_N0 " "Info: 7: + IC(0.357 ns) + CELL(0.087 ns) = 7.792 ns; Loc. = LC_X40_Y16_N0; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2408'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.444 ns" { cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.213 ns) + CELL(0.087 ns) 10.092 ns cpuc:inst\|cpuc_du:I3\|data_x\[5\]~718 8 COMB LC_X36_Y24_N0 " "Info: 8: + IC(2.213 ns) + CELL(0.087 ns) = 10.092 ns; Loc. = LC_X36_Y24_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|data_x\[5\]~718'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.300 ns" { cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[5]~718 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 10.318 ns cpuc:inst\|cpuc_du:I3\|data_x\[5\]~717 9 COMB LC_X36_Y24_N1 " "Info: 9: + IC(0.139 ns) + CELL(0.087 ns) = 10.318 ns; Loc. = LC_X36_Y24_N1; COMB Node = 'cpuc:inst\|cpuc_du:I3\|data_x\[5\]~717'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.226 ns" { cpuc:inst|cpuc_du:I3|data_x[5]~718 cpuc:inst|cpuc_du:I3|data_x[5]~717 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(4.309 ns) 16.742 ns cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|mac_mult3 10 COMB DSPMULT_X42_Y11_N0 " "Info: 10: + IC(2.115 ns) + CELL(4.309 ns) = 16.742 ns; Loc. = DSPMULT_X42_Y11_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|mac_mult3'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "6.424 ns" { cpuc:inst|cpuc_du:I3|data_x[5]~717 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 53 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.633 ns) 20.375 ns cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|result\[31\] 11 COMB DSPOUT_X43_Y9_N0 " "Info: 11: + IC(0.000 ns) + CELL(3.633 ns) = 20.375 ns; Loc. = DSPOUT_X43_Y9_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|result\[31\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.633 ns" { cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.213 ns) 21.731 ns rtl~5257 12 COMB LC_X44_Y20_N4 " "Info: 12: + IC(1.143 ns) + CELL(0.213 ns) = 21.731 ns; Loc. = LC_X44_Y20_N4; COMB Node = 'rtl~5257'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.356 ns" { cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] rtl~5257 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.087 ns) 22.071 ns rtl~1184 13 COMB LC_X44_Y20_N5 " "Info: 13: + IC(0.253 ns) + CELL(0.087 ns) = 22.071 ns; Loc. = LC_X44_Y20_N5; COMB Node = 'rtl~1184'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.340 ns" { rtl~5257 rtl~1184 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.087 ns) 23.043 ns rtl~4818 14 COMB LC_X41_Y20_N8 " "Info: 14: + IC(0.885 ns) + CELL(0.087 ns) = 23.043 ns; Loc. = LC_X41_Y20_N8; COMB Node = 'rtl~4818'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.972 ns" { rtl~1184 rtl~4818 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 23.269 ns cpuc:inst\|cpuc_du:I3\|Mux_728_rtl_757_rtl_1171~1 15 COMB LC_X41_Y20_N9 " "Info: 15: + IC(0.139 ns) + CELL(0.087 ns) = 23.269 ns; Loc. = LC_X41_Y20_N9; COMB Node = 'cpuc:inst\|cpuc_du:I3\|Mux_728_rtl_757_rtl_1171~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.226 ns" { rtl~4818 cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.087 ns) 24.736 ns cpuc:inst\|cpuc_du:I3\|acc\[0\]\[31\]~457 16 COMB LC_X44_Y19_N3 " "Info: 16: + IC(1.380 ns) + CELL(0.087 ns) = 24.736 ns; Loc. = LC_X44_Y19_N3; COMB Node = 'cpuc:inst\|cpuc_du:I3\|acc\[0\]\[31\]~457'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.467 ns" { cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 cpuc:inst|cpuc_du:I3|acc[0][31]~457 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.090 ns) 25.836 ns cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] 17 REG LC_X36_Y19_N4 " "Info: 17: + IC(1.010 ns) + CELL(0.090 ns) = 25.836 ns; Loc. = LC_X36_Y19_N4; REG Node = 'cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.100 ns" { cpuc:inst|cpuc_du:I3|acc[0][31]~457 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.687 ns " "Info: Total cell delay = 13.687 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.149 ns " "Info: Total interconnect delay = 12.149 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "25.836 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] cpuc:inst|cpuc_cu:I2|TC_x[0]~213 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_oa:I4|i~2224 cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[5]~718 cpuc:inst|cpuc_du:I3|data_x[5]~717 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] rtl~5257 rtl~1184 rtl~4818 cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 cpuc:inst|cpuc_du:I3|acc[0][31]~457 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 3.006 ns + Shortest register " "Info: + Shortest clock path from clock CLK_IN to destination register is 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns CLK_IN 1 CLK Pin_P2 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_P2; CLK Node = 'CLK_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { CLK_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.560 ns) 3.006 ns cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] 2 REG LC_X36_Y19_N4 " "Info: 2: + IC(1.784 ns) + CELL(0.560 ns) = 3.006 ns; Loc. = LC_X36_Y19_N4; REG Node = 'cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.344 ns" { CLK_IN cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns " "Info: Total cell delay = 1.222 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.784 ns " "Info: Total interconnect delay = 1.784 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 3.008 ns - Longest memory " "Info: - Longest clock path from clock CLK_IN to source memory is 3.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns CLK_IN 1 CLK Pin_P2 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_P2; CLK Node = 'CLK_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { CLK_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.569 ns) 3.008 ns lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 2 MEM M4K_X37_Y17 " "Info: 2: + IC(1.777 ns) + CELL(0.569 ns) = 3.008 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.346 ns" { CLK_IN lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.231 ns " "Info: Total cell delay = 1.231 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.777 ns " "Info: Total interconnect delay = 1.777 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.008 ns" { CLK_IN CLK_IN~out0 lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.008 ns" { CLK_IN CLK_IN~out0 lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.467 ns + " "Info: + Micro clock to output delay of source is 0.467 ns" {  } { { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "25.836 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] cpuc:inst|cpuc_cu:I2|TC_x[0]~213 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_oa:I4|i~2224 cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[5]~718 cpuc:inst|cpuc_du:I3|data_x[5]~717 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] rtl~5257 rtl~1184 rtl~4818 cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 cpuc:inst|cpuc_du:I3|acc[0][31]~457 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.008 ns" { CLK_IN CLK_IN~out0 lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_TSU_RESULT" "cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] NRESET_IN CLK_IN 22.417 ns register " "Info: tsu for register cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] (data pin = NRESET_IN, clock pin = CLK_IN) is 22.417 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.413 ns + Longest pin register " "Info: + Longest pin to register delay is 25.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 0.771 ns NRESET_IN 1 PIN Pin_P4 " "Info: 1: + IC(0.000 ns) + CELL(0.771 ns) = 0.771 ns; Loc. = Pin_P4; PIN Node = 'NRESET_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { NRESET_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 160 72 248 176 "NRESET_IN" "" } { 152 248 424 168 "NRESET_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.459 ns) 3.482 ns cpuc:inst\|cpuc_du:I3\|i~402 2 COMB LC_X36_Y19_N6 " "Info: 2: + IC(2.252 ns) + CELL(0.459 ns) = 3.482 ns; Loc. = LC_X36_Y19_N6; COMB Node = 'cpuc:inst\|cpuc_du:I3\|i~402'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.711 ns" { NRESET_IN cpuc:inst|cpuc_du:I3|i~402 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.459 ns) 5.055 ns cpuc:inst\|cpuc_cu:I2\|pc_mux_x\[1\]~170 3 COMB LC_X40_Y19_N7 " "Info: 3: + IC(1.114 ns) + CELL(0.459 ns) = 5.055 ns; Loc. = LC_X40_Y19_N7; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|pc_mux_x\[1\]~170'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.573 ns" { cpuc:inst|cpuc_du:I3|i~402 cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 54 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.332 ns) 6.492 ns cpuc:inst\|cpuc_cu:I2\|i~13 4 COMB LC_X40_Y16_N6 " "Info: 4: + IC(1.105 ns) + CELL(0.332 ns) = 6.492 ns; Loc. = LC_X40_Y16_N6; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|i~13'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.437 ns" { cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 cpuc:inst|cpuc_cu:I2|i~13 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.087 ns) 6.925 ns cpuc:inst\|cpuc_oa:I4\|i~2193 5 COMB LC_X40_Y16_N8 " "Info: 5: + IC(0.346 ns) + CELL(0.087 ns) = 6.925 ns; Loc. = LC_X40_Y16_N8; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2193'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.433 ns" { cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_oa:I4|i~2193 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.087 ns) 7.369 ns cpuc:inst\|cpuc_oa:I4\|i~2408 6 COMB LC_X40_Y16_N0 " "Info: 6: + IC(0.357 ns) + CELL(0.087 ns) = 7.369 ns; Loc. = LC_X40_Y16_N0; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~2408'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.444 ns" { cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.213 ns) + CELL(0.087 ns) 9.669 ns cpuc:inst\|cpuc_du:I3\|data_x\[5\]~718 7 COMB LC_X36_Y24_N0 " "Info: 7: + IC(2.213 ns) + CELL(0.087 ns) = 9.669 ns; Loc. = LC_X36_Y24_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|data_x\[5\]~718'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.300 ns" { cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[5]~718 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 9.895 ns cpuc:inst\|cpuc_du:I3\|data_x\[5\]~717 8 COMB LC_X36_Y24_N1 " "Info: 8: + IC(0.139 ns) + CELL(0.087 ns) = 9.895 ns; Loc. = LC_X36_Y24_N1; COMB Node = 'cpuc:inst\|cpuc_du:I3\|data_x\[5\]~717'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.226 ns" { cpuc:inst|cpuc_du:I3|data_x[5]~718 cpuc:inst|cpuc_du:I3|data_x[5]~717 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(4.309 ns) 16.319 ns cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|mac_mult3 9 COMB DSPMULT_X42_Y11_N0 " "Info: 9: + IC(2.115 ns) + CELL(4.309 ns) = 16.319 ns; Loc. = DSPMULT_X42_Y11_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|mac_mult3'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "6.424 ns" { cpuc:inst|cpuc_du:I3|data_x[5]~717 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 53 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.633 ns) 19.952 ns cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|result\[31\] 10 COMB DSPOUT_X43_Y9_N0 " "Info: 10: + IC(0.000 ns) + CELL(3.633 ns) = 19.952 ns; Loc. = DSPOUT_X43_Y9_N0; COMB Node = 'cpuc:inst\|cpuc_du:I3\|lpm_mult:mult_681\|mult_pdn:auto_generated\|result\[31\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.633 ns" { cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\db\\mult_pdn.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.213 ns) 21.308 ns rtl~5257 11 COMB LC_X44_Y20_N4 " "Info: 11: + IC(1.143 ns) + CELL(0.213 ns) = 21.308 ns; Loc. = LC_X44_Y20_N4; COMB Node = 'rtl~5257'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.356 ns" { cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] rtl~5257 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.087 ns) 21.648 ns rtl~1184 12 COMB LC_X44_Y20_N5 " "Info: 12: + IC(0.253 ns) + CELL(0.087 ns) = 21.648 ns; Loc. = LC_X44_Y20_N5; COMB Node = 'rtl~1184'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.340 ns" { rtl~5257 rtl~1184 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.087 ns) 22.620 ns rtl~4818 13 COMB LC_X41_Y20_N8 " "Info: 13: + IC(0.885 ns) + CELL(0.087 ns) = 22.620 ns; Loc. = LC_X41_Y20_N8; COMB Node = 'rtl~4818'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.972 ns" { rtl~1184 rtl~4818 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 22.846 ns cpuc:inst\|cpuc_du:I3\|Mux_728_rtl_757_rtl_1171~1 14 COMB LC_X41_Y20_N9 " "Info: 14: + IC(0.139 ns) + CELL(0.087 ns) = 22.846 ns; Loc. = LC_X41_Y20_N9; COMB Node = 'cpuc:inst\|cpuc_du:I3\|Mux_728_rtl_757_rtl_1171~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.226 ns" { rtl~4818 cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.087 ns) 24.313 ns cpuc:inst\|cpuc_du:I3\|acc\[0\]\[31\]~457 15 COMB LC_X44_Y19_N3 " "Info: 15: + IC(1.380 ns) + CELL(0.087 ns) = 24.313 ns; Loc. = LC_X44_Y19_N3; COMB Node = 'cpuc:inst\|cpuc_du:I3\|acc\[0\]\[31\]~457'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.467 ns" { cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 cpuc:inst|cpuc_du:I3|acc[0][31]~457 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.090 ns) 25.413 ns cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] 16 REG LC_X36_Y19_N4 " "Info: 16: + IC(1.010 ns) + CELL(0.090 ns) = 25.413 ns; Loc. = LC_X36_Y19_N4; REG Node = 'cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.100 ns" { cpuc:inst|cpuc_du:I3|acc[0][31]~457 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.962 ns " "Info: Total cell delay = 10.962 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.451 ns " "Info: Total interconnect delay = 14.451 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "25.413 ns" { NRESET_IN NRESET_IN~out0 cpuc:inst|cpuc_du:I3|i~402 cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[5]~718 cpuc:inst|cpuc_du:I3|data_x[5]~717 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] rtl~5257 rtl~1184 rtl~4818 cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 cpuc:inst|cpuc_du:I3|acc[0][31]~457 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 3.006 ns - Shortest register " "Info: - Shortest clock path from clock CLK_IN to destination register is 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns CLK_IN 1 CLK Pin_P2 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_P2; CLK Node = 'CLK_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { CLK_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.560 ns) 3.006 ns cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\] 2 REG LC_X36_Y19_N4 " "Info: 2: + IC(1.784 ns) + CELL(0.560 ns) = 3.006 ns; Loc. = LC_X36_Y19_N4; REG Node = 'cpuc:inst\|cpuc_du:I3\|acc_i\[0\]\[31\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.344 ns" { CLK_IN cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns " "Info: Total cell delay = 1.222 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.784 ns " "Info: Total interconnect delay = 1.784 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "25.413 ns" { NRESET_IN NRESET_IN~out0 cpuc:inst|cpuc_du:I3|i~402 cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_oa:I4|i~2193 cpuc:inst|cpuc_oa:I4|i~2408 cpuc:inst|cpuc_du:I3|data_x[5]~718 cpuc:inst|cpuc_du:I3|data_x[5]~717 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|mac_mult3 cpuc:inst|cpuc_du:I3|lpm_mult:mult_681|mult_pdn:auto_generated|result[31] rtl~5257 rtl~1184 rtl~4818 cpuc:inst|cpuc_du:I3|Mux_728_rtl_757_rtl_1171~1 cpuc:inst|cpuc_du:I3|acc[0][31]~457 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_du:I3|acc_i[0][31] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TCO_RESULT" "CLK_IN CPU_DADDR_OUT\[14\] lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 22.741 ns memory " "Info: tco from clock CLK_IN to destination pin CPU_DADDR_OUT\[14\] through memory lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 is 22.741 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 3.008 ns + Longest memory " "Info: + Longest clock path from clock CLK_IN to source memory is 3.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns CLK_IN 1 CLK Pin_P2 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_P2; CLK Node = 'CLK_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { CLK_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.569 ns) 3.008 ns lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 2 MEM M4K_X37_Y17 " "Info: 2: + IC(1.777 ns) + CELL(0.569 ns) = 3.008 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.346 ns" { CLK_IN lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.231 ns " "Info: Total cell delay = 1.231 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.777 ns " "Info: Total interconnect delay = 1.777 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.008 ns" { CLK_IN CLK_IN~out0 lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.467 ns + " "Info: + Micro clock to output delay of source is 0.467 ns" {  } { { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.266 ns + Longest memory pin " "Info: + Longest memory to pin delay is 19.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0 1 MEM M4K_X37_Y17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|ram_block\[0\]\[9\]~porta_address_reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 451 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.489 ns) 3.489 ns lpm_code:inst3\|altsyncram:altsyncram_component\|q_a\[3\] 2 MEM M4K_X37_Y17 " "Info: 2: + IC(0.000 ns) + CELL(3.489 ns) = 3.489 ns; Loc. = M4K_X37_Y17; MEM Node = 'lpm_code:inst3\|altsyncram:altsyncram_component\|q_a\[3\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.489 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 443 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.213 ns) 4.871 ns cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~213 3 COMB LC_X39_Y16_N5 " "Info: 3: + IC(1.169 ns) + CELL(0.213 ns) = 4.871 ns; Loc. = LC_X39_Y16_N5; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~213'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.382 ns" { lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] cpuc:inst|cpuc_cu:I2|TC_x[0]~213 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.459 ns) 5.929 ns cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~125 4 COMB LC_X40_Y16_N4 " "Info: 4: + IC(0.599 ns) + CELL(0.459 ns) = 5.929 ns; Loc. = LC_X40_Y16_N4; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|TC_x\[0\]~125'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.058 ns" { cpuc:inst|cpuc_cu:I2|TC_x[0]~213 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 46 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(0.332 ns) 8.613 ns cpuc:inst\|cpuc_cu:I2\|C_store_x~0 5 COMB LC_X35_Y23_N8 " "Info: 5: + IC(2.352 ns) + CELL(0.332 ns) = 8.613 ns; Loc. = LC_X35_Y23_N8; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|C_store_x~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.684 ns" { cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_cu:I2|C_store_x~0 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 69 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.332 ns) 9.508 ns cpuc:inst\|cpuc_cu:I2\|ndwe_x~61 6 COMB LC_X36_Y23_N9 " "Info: 6: + IC(0.563 ns) + CELL(0.332 ns) = 9.508 ns; Loc. = LC_X36_Y23_N9; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|ndwe_x~61'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.895 ns" { cpuc:inst|cpuc_cu:I2|C_store_x~0 cpuc:inst|cpuc_cu:I2|ndwe_x~61 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 57 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.213 ns) 11.238 ns cpuc:inst\|cpuc_oa:I4\|i~544 7 COMB LC_X39_Y21_N6 " "Info: 7: + IC(1.517 ns) + CELL(0.213 ns) = 11.238 ns; Loc. = LC_X39_Y21_N6; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~544'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.730 ns" { cpuc:inst|cpuc_cu:I2|ndwe_x~61 cpuc:inst|cpuc_oa:I4|i~544 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.332 ns) 13.450 ns cpuc:inst\|cpuc_oa:I4\|daddr_x\[14\]~225 8 COMB LC_X33_Y23_N6 " "Info: 8: + IC(1.880 ns) + CELL(0.332 ns) = 13.450 ns; Loc. = LC_X33_Y23_N6; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|daddr_x\[14\]~225'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.212 ns" { cpuc:inst|cpuc_oa:I4|i~544 cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" 39 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.087 ns) 14.608 ns cpuc:inst\|cpuc_wd:I5\|i~65 9 COMB LC_X33_Y26_N0 " "Info: 9: + IC(1.071 ns) + CELL(0.087 ns) = 14.608 ns; Loc. = LC_X33_Y26_N0; COMB Node = 'cpuc:inst\|cpuc_wd:I5\|i~65'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.158 ns" { cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 cpuc:inst|cpuc_wd:I5|i~65 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(3.041 ns) 19.266 ns CPU_DADDR_OUT\[14\] 10 PIN Pin_K15 " "Info: 10: + IC(1.617 ns) + CELL(3.041 ns) = 19.266 ns; Loc. = Pin_K15; PIN Node = 'CPU_DADDR_OUT\[14\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "4.658 ns" { cpuc:inst|cpuc_wd:I5|i~65 CPU_DADDR_OUT[14] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 128 784 1008 144 "CPU_DADDR_OUT\[26..0\]" "" } { 120 632 784 136 "CPU_DADDR_OUT\[26..0\]" "" } { 432 296 448 448 "CPU_DADDR_OUT\[9..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.498 ns " "Info: Total cell delay = 8.498 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.768 ns " "Info: Total interconnect delay = 10.768 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "19.266 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] cpuc:inst|cpuc_cu:I2|TC_x[0]~213 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_cu:I2|C_store_x~0 cpuc:inst|cpuc_cu:I2|ndwe_x~61 cpuc:inst|cpuc_oa:I4|i~544 cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 cpuc:inst|cpuc_wd:I5|i~65 CPU_DADDR_OUT[14] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.008 ns" { CLK_IN CLK_IN~out0 lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "19.266 ns" { lpm_code:inst3|altsyncram:altsyncram_component|ram_block[0][9]~porta_address_reg0 lpm_code:inst3|altsyncram:altsyncram_component|q_a[3] cpuc:inst|cpuc_cu:I2|TC_x[0]~213 cpuc:inst|cpuc_cu:I2|TC_x[0]~125 cpuc:inst|cpuc_cu:I2|C_store_x~0 cpuc:inst|cpuc_cu:I2|ndwe_x~61 cpuc:inst|cpuc_oa:I4|i~544 cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 cpuc:inst|cpuc_wd:I5|i~65 CPU_DADDR_OUT[14] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "NRESET_IN CPU_DADDR_OUT\[14\] 18.632 ns Longest " "Info: Longest tpd from source pin NRESET_IN to destination pin CPU_DADDR_OUT\[14\] is 18.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 0.771 ns NRESET_IN 1 PIN Pin_P4 " "Info: 1: + IC(0.000 ns) + CELL(0.771 ns) = 0.771 ns; Loc. = Pin_P4; PIN Node = 'NRESET_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { NRESET_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 160 72 248 176 "NRESET_IN" "" } { 152 248 424 168 "NRESET_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.459 ns) 3.482 ns cpuc:inst\|cpuc_du:I3\|i~402 2 COMB LC_X36_Y19_N6 " "Info: 2: + IC(2.252 ns) + CELL(0.459 ns) = 3.482 ns; Loc. = LC_X36_Y19_N6; COMB Node = 'cpuc:inst\|cpuc_du:I3\|i~402'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.711 ns" { NRESET_IN cpuc:inst|cpuc_du:I3|i~402 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.459 ns) 5.055 ns cpuc:inst\|cpuc_cu:I2\|pc_mux_x\[1\]~170 3 COMB LC_X40_Y19_N7 " "Info: 3: + IC(1.114 ns) + CELL(0.459 ns) = 5.055 ns; Loc. = LC_X40_Y19_N7; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|pc_mux_x\[1\]~170'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.573 ns" { cpuc:inst|cpuc_du:I3|i~402 cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 54 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.332 ns) 6.492 ns cpuc:inst\|cpuc_cu:I2\|i~13 4 COMB LC_X40_Y16_N6 " "Info: 4: + IC(1.105 ns) + CELL(0.332 ns) = 6.492 ns; Loc. = LC_X40_Y16_N6; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|i~13'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.437 ns" { cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 cpuc:inst|cpuc_cu:I2|i~13 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.295 ns) + CELL(0.087 ns) 8.874 ns cpuc:inst\|cpuc_cu:I2\|ndwe_x~61 5 COMB LC_X36_Y23_N9 " "Info: 5: + IC(2.295 ns) + CELL(0.087 ns) = 8.874 ns; Loc. = LC_X36_Y23_N9; COMB Node = 'cpuc:inst\|cpuc_cu:I2\|ndwe_x~61'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.382 ns" { cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_cu:I2|ndwe_x~61 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 57 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.213 ns) 10.604 ns cpuc:inst\|cpuc_oa:I4\|i~544 6 COMB LC_X39_Y21_N6 " "Info: 6: + IC(1.517 ns) + CELL(0.213 ns) = 10.604 ns; Loc. = LC_X39_Y21_N6; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|i~544'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.730 ns" { cpuc:inst|cpuc_cu:I2|ndwe_x~61 cpuc:inst|cpuc_oa:I4|i~544 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.332 ns) 12.816 ns cpuc:inst\|cpuc_oa:I4\|daddr_x\[14\]~225 7 COMB LC_X33_Y23_N6 " "Info: 7: + IC(1.880 ns) + CELL(0.332 ns) = 12.816 ns; Loc. = LC_X33_Y23_N6; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|daddr_x\[14\]~225'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.212 ns" { cpuc:inst|cpuc_oa:I4|i~544 cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" 39 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.087 ns) 13.974 ns cpuc:inst\|cpuc_wd:I5\|i~65 8 COMB LC_X33_Y26_N0 " "Info: 8: + IC(1.071 ns) + CELL(0.087 ns) = 13.974 ns; Loc. = LC_X33_Y26_N0; COMB Node = 'cpuc:inst\|cpuc_wd:I5\|i~65'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.158 ns" { cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 cpuc:inst|cpuc_wd:I5|i~65 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(3.041 ns) 18.632 ns CPU_DADDR_OUT\[14\] 9 PIN Pin_K15 " "Info: 9: + IC(1.617 ns) + CELL(3.041 ns) = 18.632 ns; Loc. = Pin_K15; PIN Node = 'CPU_DADDR_OUT\[14\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "4.658 ns" { cpuc:inst|cpuc_wd:I5|i~65 CPU_DADDR_OUT[14] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 128 784 1008 144 "CPU_DADDR_OUT\[26..0\]" "" } { 120 632 784 136 "CPU_DADDR_OUT\[26..0\]" "" } { 432 296 448 448 "CPU_DADDR_OUT\[9..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.781 ns " "Info: Total cell delay = 5.781 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.851 ns " "Info: Total interconnect delay = 12.851 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "18.632 ns" { NRESET_IN NRESET_IN~out0 cpuc:inst|cpuc_du:I3|i~402 cpuc:inst|cpuc_cu:I2|pc_mux_x[1]~170 cpuc:inst|cpuc_cu:I2|i~13 cpuc:inst|cpuc_cu:I2|ndwe_x~61 cpuc:inst|cpuc_oa:I4|i~544 cpuc:inst|cpuc_oa:I4|daddr_x[14]~225 cpuc:inst|cpuc_wd:I5|i~65 CPU_DADDR_OUT[14] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_TH_RESULT" "cpuc:inst\|cpuc_cu:I2\|int_start_c INT_IN CLK_IN 0.184 ns register " "Info: th for register cpuc:inst\|cpuc_cu:I2\|int_start_c (data pin = INT_IN, clock pin = CLK_IN) is 0.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.899 ns + Longest register " "Info: + Longest clock path from clock CLK_IN to destination register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns CLK_IN 1 CLK Pin_P2 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_P2; CLK Node = 'CLK_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { CLK_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.560 ns) 2.899 ns cpuc:inst\|cpuc_cu:I2\|int_start_c 2 REG LC_X36_Y26_N0 " "Info: 2: + IC(1.677 ns) + CELL(0.560 ns) = 2.899 ns; Loc. = LC_X36_Y26_N0; REG Node = 'cpuc:inst\|cpuc_cu:I2\|int_start_c'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.237 ns" { CLK_IN cpuc:inst|cpuc_cu:I2|int_start_c } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 123 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns " "Info: Total cell delay = 1.222 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.677 ns " "Info: Total interconnect delay = 1.677 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.899 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_cu:I2|int_start_c } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 123 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.815 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.905 ns) 0.905 ns INT_IN 1 PIN Pin_M13 " "Info: 1: + IC(0.000 ns) + CELL(0.905 ns) = 0.905 ns; Loc. = Pin_M13; PIN Node = 'INT_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { INT_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 128 72 248 144 "INT_IN" "" } { 120 248 424 136 "INT_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.235 ns) 2.815 ns cpuc:inst\|cpuc_cu:I2\|int_start_c 2 REG LC_X36_Y26_N0 " "Info: 2: + IC(1.675 ns) + CELL(0.235 ns) = 2.815 ns; Loc. = LC_X36_Y26_N0; REG Node = 'cpuc:inst\|cpuc_cu:I2\|int_start_c'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "1.910 ns" { INT_IN cpuc:inst|cpuc_cu:I2|int_start_c } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_cu.vhd" 123 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.140 ns " "Info: Total cell delay = 1.140 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.675 ns " "Info: Total interconnect delay = 1.675 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.815 ns" { INT_IN INT_IN~out0 cpuc:inst|cpuc_cu:I2|int_start_c } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.899 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_cu:I2|int_start_c } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.815 ns" { INT_IN INT_IN~out0 cpuc:inst|cpuc_cu:I2|int_start_c } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_MIN_TCO_RESULT" "CLK_IN CPU_DADDR_OUT\[24\] cpuc:inst\|cpuc_wd:I5\|daddr_c\[24\] 7.730 ns register " "Info: Minimum tco from clock CLK_IN to destination pin CPU_DADDR_OUT\[24\] through register cpuc:inst\|cpuc_wd:I5\|daddr_c\[24\] is 7.730 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 3.006 ns + Shortest register " "Info: + Shortest clock path from clock CLK_IN to source register is 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns CLK_IN 1 CLK Pin_P2 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_P2; CLK Node = 'CLK_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { CLK_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 176 72 248 192 "CLK_IN" "" } { 168 248 424 184 "CLK_IN" "" } { 312 296 448 328 "CLK_IN" "" } { 448 296 448 464 "CLK_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.560 ns) 3.006 ns cpuc:inst\|cpuc_wd:I5\|daddr_c\[24\] 2 REG LC_X33_Y19_N0 " "Info: 2: + IC(1.784 ns) + CELL(0.560 ns) = 3.006 ns; Loc. = LC_X33_Y19_N0; REG Node = 'cpuc:inst\|cpuc_wd:I5\|daddr_c\[24\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.344 ns" { CLK_IN cpuc:inst|cpuc_wd:I5|daddr_c[24] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns " "Info: Total cell delay = 1.222 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.784 ns " "Info: Total interconnect delay = 1.784 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_wd:I5|daddr_c[24] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.548 ns + Shortest register pin " "Info: + Shortest register to pin delay is 4.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpuc:inst\|cpuc_wd:I5\|daddr_c\[24\] 1 REG LC_X33_Y19_N0 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X33_Y19_N0; REG Node = 'cpuc:inst\|cpuc_wd:I5\|daddr_c\[24\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { cpuc:inst|cpuc_wd:I5|daddr_c[24] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_wd.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.087 ns) 0.514 ns cpuc:inst\|cpuc_wd:I5\|i~35 2 COMB LC_X33_Y19_N8 " "Info: 2: + IC(0.427 ns) + CELL(0.087 ns) = 0.514 ns; Loc. = LC_X33_Y19_N8; COMB Node = 'cpuc:inst\|cpuc_wd:I5\|i~35'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "0.514 ns" { cpuc:inst|cpuc_wd:I5|daddr_c[24] cpuc:inst|cpuc_wd:I5|i~35 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(2.500 ns) 4.548 ns CPU_DADDR_OUT\[24\] 3 PIN Pin_P3 " "Info: 3: + IC(1.534 ns) + CELL(2.500 ns) = 4.548 ns; Loc. = Pin_P3; PIN Node = 'CPU_DADDR_OUT\[24\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "4.034 ns" { cpuc:inst|cpuc_wd:I5|i~35 CPU_DADDR_OUT[24] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 128 784 1008 144 "CPU_DADDR_OUT\[26..0\]" "" } { 120 632 784 136 "CPU_DADDR_OUT\[26..0\]" "" } { 432 296 448 448 "CPU_DADDR_OUT\[9..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.587 ns " "Info: Total cell delay = 2.587 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.961 ns " "Info: Total interconnect delay = 1.961 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "4.548 ns" { cpuc:inst|cpuc_wd:I5|daddr_c[24] cpuc:inst|cpuc_wd:I5|i~35 CPU_DADDR_OUT[24] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.006 ns" { CLK_IN CLK_IN~out0 cpuc:inst|cpuc_wd:I5|daddr_c[24] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "4.548 ns" { cpuc:inst|cpuc_wd:I5|daddr_c[24] cpuc:inst|cpuc_wd:I5|i~35 CPU_DADDR_OUT[24] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "NRESET_IN CPU_DATA_OUT\[27\] 6.682 ns Shortest " "Info: Shortest tpd from source pin NRESET_IN to destination pin CPU_DATA_OUT\[27\] is 6.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 0.771 ns NRESET_IN 1 PIN Pin_P4 " "Info: 1: + IC(0.000 ns) + CELL(0.771 ns) = 0.771 ns; Loc. = Pin_P4; PIN Node = 'NRESET_IN'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "" { NRESET_IN } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 160 72 248 176 "NRESET_IN" "" } { 152 248 424 168 "NRESET_IN" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.087 ns) 3.024 ns cpuc:inst\|cpuc_oa:I4\|data_ox\[27\]~4 2 COMB LC_X47_Y26_N0 " "Info: 2: + IC(2.166 ns) + CELL(0.087 ns) = 3.024 ns; Loc. = LC_X47_Y26_N0; COMB Node = 'cpuc:inst\|cpuc_oa:I4\|data_ox\[27\]~4'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "2.253 ns" { NRESET_IN cpuc:inst|cpuc_oa:I4|data_ox[27]~4 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu32bit\\cpuC_oa.vhd" 40 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(2.500 ns) 6.682 ns CPU_DATA_OUT\[27\] 3 PIN Pin_M8 " "Info: 3: + IC(1.158 ns) + CELL(2.500 ns) = 6.682 ns; Loc. = Pin_M8; PIN Node = 'CPU_DATA_OUT\[27\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "3.658 ns" { cpuc:inst|cpuc_oa:I4|data_ox[27]~4 CPU_DATA_OUT[27] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu32bit\\Altera\\cpu32bit.bdf" { { { 112 784 997 128 "CPU_DATA_OUT\[31..0\]" "" } { 104 632 784 120 "CPU_DATA_OUT\[31..0\]" "" } { 400 296 448 416 "CPU_DATA_OUT\[31..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.358 ns " "Info: Total cell delay = 3.358 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.324 ns " "Info: Total interconnect delay = 3.324 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit_cmp.qrpt" Compiler "cpu32bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu32bit\\Altera\\db\\cpu32bit.quartus_db" { Floorplan "" "" "6.682 ns" { NRESET_IN NRESET_IN~out0 cpuc:inst|cpuc_oa:I4|data_ox[27]~4 CPU_DATA_OUT[27] } "NODE_NAME" } } }  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:30:06 2004 " "Info: Processing ended: Wed Feb 25 23:30:06 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu32bit.tan.rpt " "Info: Writing report file cpu32bit.tan.rpt" {  } {  } 0 }
