{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486160990713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486160990714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  3 23:29:50 2017 " "Processing started: Fri Feb  3 23:29:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486160990714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486160990714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cyclone_II_demo -c cyclone_II_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off cyclone_II_demo -c cyclone_II_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486160990715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1486160991104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_counter0.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "output_files/lpm_counter0.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_counter0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_compare0.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lpm_compare0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "output_files/lpm_compare0.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_compare0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_compare1.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lpm_compare1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "output_files/lpm_compare1.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_compare1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_counter_16b_up.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lpm_counter_16b_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_16b_up " "Found entity 1: lpm_counter_16b_up" {  } { { "output_files/lpm_counter_16b_up.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_counter_16b_up.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_compare2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lpm_compare2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Found entity 1: lpm_compare2" {  } { { "output_files/lpm_compare2.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_compare2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant0.v 2 2 " "Found 2 design units, including 2 entities, in source file output_files/lpm_constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_479 " "Found entity 1: lpm_constant0_lpm_constant_479" {  } { { "output_files/lpm_constant0.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_constant0.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991242 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "output_files/lpm_constant0.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_constant0.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_counter2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lpm_counter2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2bit " "Found entity 1: lpm_counter2bit" {  } { { "output_files/lpm_counter2bit.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_counter2bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_counter64.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lpm_counter64.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter64 " "Found entity 1: lpm_counter64" {  } { { "output_files/lpm_counter64.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_counter64.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counterfilter3.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counterfilter3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counterfilter3 " "Found entity 1: lpm_counterfilter3" {  } { { "lpm_counterfilter3.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/lpm_counterfilter3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_filter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debounce_filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_filter " "Found entity 1: debounce_filter" {  } { { "debounce_filter.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/debounce_filter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qei_pwm_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file qei_pwm_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 qei_pwm_block " "Found entity 1: qei_pwm_block" {  } { { "qei_pwm_block.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_pwm_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qei_simple_bus128bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file qei_simple_bus128bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 qei_simple_bus128bit " "Found entity 1: qei_simple_bus128bit" {  } { { "qei_simple_bus128bit.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_simple_bus128bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teszt1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teszt1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teszt1 " "Found entity 1: teszt1" {  } { { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teszt1 " "Elaborating entity \"teszt1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1486160991328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst4 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst4\"" {  } { { "teszt1.bdf" "inst4" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 592 520 664 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst4\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst4\|lpm_counter:LPM_COUNTER_component\"" {  } { { "output_files/lpm_counter0.v" "LPM_COUNTER_component" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_counter0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst4\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst4\|lpm_counter:LPM_COUNTER_component\"" {  } { { "output_files/lpm_counter0.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_counter0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486160991432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst4\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst4\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991433 ""}  } { { "output_files/lpm_counter0.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_counter0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486160991433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d4i " "Found entity 1: cntr_d4i" {  } { { "db/cntr_d4i.tdf" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/db/cntr_d4i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d4i lpm_counter0:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated " "Elaborating entity \"cntr_d4i\" for hierarchy \"lpm_counter0:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/hydr/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qei_pwm_block qei_pwm_block:inst16 " "Elaborating entity \"qei_pwm_block\" for hierarchy \"qei_pwm_block:inst16\"" {  } { { "teszt1.bdf" "inst16" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { -1072 352 528 -912 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm qei_pwm_block:inst16\|pwm:inst2 " "Elaborating entity \"pwm\" for hierarchy \"qei_pwm_block:inst16\|pwm:inst2\"" {  } { { "qei_pwm_block.bdf" "inst2" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_pwm_block.bdf" { { 552 1432 1712 680 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991498 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_pwm " "Pin \"clk_pwm\" not connected" {  } { { "pwm.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/pwm.bdf" { { 456 784 960 472 "clk_pwm" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1486160991499 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst10 " "Primitive \"WIRE\" of instance \"inst10\" not used" {  } { { "pwm.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/pwm.bdf" { { 160 1384 1432 192 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1486160991499 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst11 " "Primitive \"WIRE\" of instance \"inst11\" not used" {  } { { "pwm.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/pwm.bdf" { { 200 1384 1432 232 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1486160991499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 qei_pwm_block:inst16\|pwm:inst2\|lpm_compare1:inst3 " "Elaborating entity \"lpm_compare1\" for hierarchy \"qei_pwm_block:inst16\|pwm:inst2\|lpm_compare1:inst3\"" {  } { { "pwm.bdf" "inst3" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/pwm.bdf" { { 488 1224 1352 648 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare qei_pwm_block:inst16\|pwm:inst2\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"qei_pwm_block:inst16\|pwm:inst2\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/lpm_compare1.v" "LPM_COMPARE_component" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_compare1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qei_pwm_block:inst16\|pwm:inst2\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"qei_pwm_block:inst16\|pwm:inst2\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/lpm_compare1.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_compare1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486160991529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qei_pwm_block:inst16\|pwm:inst2\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"qei_pwm_block:inst16\|pwm:inst2\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 46 " "Parameter \"lpm_width\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991529 ""}  } { { "output_files/lpm_compare1.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_compare1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486160991529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bsk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bsk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bsk " "Found entity 1: cmpr_bsk" {  } { { "db/cmpr_bsk.tdf" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/db/cmpr_bsk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_bsk qei_pwm_block:inst16\|pwm:inst2\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_bsk:auto_generated " "Elaborating entity \"cmpr_bsk\" for hierarchy \"qei_pwm_block:inst16\|pwm:inst2\|lpm_compare1:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_bsk:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/hydr/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 qei_pwm_block:inst16\|pwm:inst2\|lpm_constant0:inst8 " "Elaborating entity \"lpm_constant0\" for hierarchy \"qei_pwm_block:inst16\|pwm:inst2\|lpm_constant0:inst8\"" {  } { { "pwm.bdf" "inst8" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/pwm.bdf" { { 656 1040 1152 704 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0_lpm_constant_479 qei_pwm_block:inst16\|pwm:inst2\|lpm_constant0:inst8\|lpm_constant0_lpm_constant_479:lpm_constant0_lpm_constant_479_component " "Elaborating entity \"lpm_constant0_lpm_constant_479\" for hierarchy \"qei_pwm_block:inst16\|pwm:inst2\|lpm_constant0:inst8\|lpm_constant0_lpm_constant_479:lpm_constant0_lpm_constant_479_component\"" {  } { { "output_files/lpm_constant0.v" "lpm_constant0_lpm_constant_479_component" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_constant0.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 qei_pwm_block:inst16\|pwm:inst2\|lpm_compare2:inst5 " "Elaborating entity \"lpm_compare2\" for hierarchy \"qei_pwm_block:inst16\|pwm:inst2\|lpm_compare2:inst5\"" {  } { { "pwm.bdf" "inst5" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/pwm.bdf" { { 248 1320 1448 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare qei_pwm_block:inst16\|pwm:inst2\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"qei_pwm_block:inst16\|pwm:inst2\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/lpm_compare2.v" "LPM_COMPARE_component" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_compare2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qei_pwm_block:inst16\|pwm:inst2\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"qei_pwm_block:inst16\|pwm:inst2\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/lpm_compare2.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_compare2.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486160991610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qei_pwm_block:inst16\|pwm:inst2\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"qei_pwm_block:inst16\|pwm:inst2\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991610 ""}  } { { "output_files/lpm_compare2.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_compare2.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486160991610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6sk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6sk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6sk " "Found entity 1: cmpr_6sk" {  } { { "db/cmpr_6sk.tdf" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/db/cmpr_6sk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6sk qei_pwm_block:inst16\|pwm:inst2\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_6sk:auto_generated " "Elaborating entity \"cmpr_6sk\" for hierarchy \"qei_pwm_block:inst16\|pwm:inst2\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_6sk:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/hydr/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_16b_up qei_pwm_block:inst16\|pwm:inst2\|lpm_counter_16b_up:inst " "Elaborating entity \"lpm_counter_16b_up\" for hierarchy \"qei_pwm_block:inst16\|pwm:inst2\|lpm_counter_16b_up:inst\"" {  } { { "pwm.bdf" "inst" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/pwm.bdf" { { 672 1416 1560 768 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qei_simple_bus128bit qei_pwm_block:inst16\|qei_simple_bus128bit:inst1 " "Elaborating entity \"qei_simple_bus128bit\" for hierarchy \"qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\"" {  } { { "qei_pwm_block.bdf" "inst1" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_pwm_block.bdf" { { 528 952 1216 688 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991676 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "qei_channel_select " "Pin \"qei_channel_select\" not connected" {  } { { "qei_simple_bus128bit.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_simple_bus128bit.bdf" { { 672 984 1160 688 "qei_channel_select" "" } { 552 1160 2274 680 "qei_channel_select" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1486160991677 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_en " "Pin \"clk_en\" not connected" {  } { { "qei_simple_bus128bit.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_simple_bus128bit.bdf" { { 704 1144 1312 720 "clk_en" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1486160991677 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "cnt_en " "Pin \"cnt_en\" not connected" {  } { { "qei_simple_bus128bit.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_simple_bus128bit.bdf" { { 704 1328 1496 720 "cnt_en" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1486160991677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter64 qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|lpm_counter64:inst " "Elaborating entity \"lpm_counter64\" for hierarchy \"qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|lpm_counter64:inst\"" {  } { { "qei_simple_bus128bit.bdf" "inst" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_simple_bus128bit.bdf" { { 464 1968 2112 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|lpm_counter64:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|lpm_counter64:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "output_files/lpm_counter64.v" "LPM_COUNTER_component" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_counter64.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|lpm_counter64:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|lpm_counter64:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "output_files/lpm_counter64.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_counter64.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486160991718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|lpm_counter64:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|lpm_counter64:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991718 ""}  } { { "output_files/lpm_counter64.v" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/lpm_counter64.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486160991718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrg " "Found entity 1: cntr_rrg" {  } { { "db/cntr_rrg.tdf" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/db/cntr_rrg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486160991770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486160991770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrg qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|lpm_counter64:inst\|lpm_counter:LPM_COUNTER_component\|cntr_rrg:auto_generated " "Elaborating entity \"cntr_rrg\" for hierarchy \"qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|lpm_counter64:inst\|lpm_counter:LPM_COUNTER_component\|cntr_rrg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/hydr/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR4 qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|XOR4:inst6 " "Elaborating entity \"XOR4\" for hierarchy \"qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|XOR4:inst6\"" {  } { { "qei_simple_bus128bit.bdf" "inst6" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_simple_bus128bit.bdf" { { 480 1656 1760 576 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160991794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|XOR4:inst6 " "Elaborated megafunction instantiation \"qei_pwm_block:inst16\|qei_simple_bus128bit:inst1\|XOR4:inst6\"" {  } { { "qei_simple_bus128bit.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_simple_bus128bit.bdf" { { 480 1656 1760 576 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486160991794 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst altpll0 " "Node instance \"inst\" instantiates undefined entity \"altpll0\"" {  } { { "teszt1.bdf" "inst" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 560 120 384 728 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486160992034 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486160992256 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb  3 23:29:52 2017 " "Processing ended: Fri Feb  3 23:29:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486160992256 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486160992256 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486160992256 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486160992256 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486160995051 ""}
