Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 18 11:45:16 2024
| Host         : PC1022350269 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flySimulator_timing_summary_routed.rpt -pb flySimulator_timing_summary_routed.pb -rpx flySimulator_timing_summary_routed.rpx -warn_on_violation
| Design       : flySimulator
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       9           
TIMING-16  Warning           Large setup violation                                             800         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  6           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (3027)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clockDivider0/clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3027)
---------------------------------
 There are 3027 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -27.485   -21193.543                    807                 8929        0.051        0.000                      0                 8929        2.633        0.000                       0                  3040  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
    FeedbackClkOut      {0.000 12.500}       25.000          40.000          
      CLKFBIN           {0.000 12.500}       25.000          40.000          
    PixelClkInX5        {0.000 2.500}        5.000           200.000         
      PixelClkIO        {0.000 10.000}       25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          
    FeedbackClkOut_1    {0.000 12.500}       25.000          40.000          
      CLKFBIN_1         {0.000 12.500}       25.000          40.000          
    PixelClkInX5_1      {0.000 2.500}        5.000           200.000         
      PixelClkIO_1      {0.000 10.000}       25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -27.485   -21193.543                    807                 8886        0.224        0.000                      0                 8886        7.500        0.000                       0                  3014  
    FeedbackClkOut                                                                                                                                                       21.826        0.000                       0                     2  
      CLKFBIN                                                                                                                                                            23.751        0.000                       0                     1  
    PixelClkInX5                                                                                                                                                          3.333        0.000                       0                    11  
      PixelClkIO                                                                                                                                                         23.333        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      -27.479   -21188.625                    807                 8886        0.224        0.000                      0                 8886        7.500        0.000                       0                  3014  
    FeedbackClkOut_1                                                                                                                                                     21.826        0.000                       0                     2  
      CLKFBIN_1                                                                                                                                                          23.751        0.000                       0                     1  
    PixelClkInX5_1                                                                                                                                                        3.333        0.000                       0                    11  
      PixelClkIO_1                                                                                                                                                       23.333        0.000                       0                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -27.485   -21193.543                    807                 8886        0.051        0.000                      0                 8886  
clk_out1_clk_wiz_0    PixelClkIO                 18.807        0.000                      0                   38        0.187        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                 18.807        0.000                      0                   38        0.187        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      -27.485   -21193.543                    807                 8886        0.051        0.000                      0                 8886  
clk_out1_clk_wiz_0    PixelClkIO_1               18.807        0.000                      0                   38        0.187        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1               18.807        0.000                      0                   38        0.187        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         23.171        0.000                      0                    5        0.463        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         23.171        0.000                      0                    5        0.290        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       23.171        0.000                      0                    5        0.290        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       23.178        0.000                      0                    5        0.463        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          807  Failing Endpoints,  Worst Slack      -27.485ns,  Total Violation   -21193.544ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.485ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.162ns  (logic 19.989ns (38.321%)  route 32.173ns (61.679%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 22.917 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.620    41.220    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    41.344 r  si_ad_change_buffer[381]_i_417/O
                         net (fo=3, routed)           1.594    42.937    si_ad_change_buffer[381]_i_417_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.061 r  si_ad_change_buffer[381]_i_174/O
                         net (fo=4, routed)           1.380    44.441    si_ad_change_buffer[381]_i_174_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.565 r  si_ad_change_buffer[381]_i_49/O
                         net (fo=3, routed)           1.287    45.853    si_ad_change_buffer[381]_i_49_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I0_O)        0.124    45.977 r  si_ad_change_buffer[388]_i_14/O
                         net (fo=2, routed)           1.535    47.512    si_ad_change_buffer[388]_i_14_n_0
    SLICE_X95Y66         LUT3 (Prop_lut3_I0_O)        0.124    47.636 r  si_ad_change_buffer[388]_i_9/O
                         net (fo=2, routed)           1.340    48.976    si_ad_change_buffer[388]_i_9_n_0
    SLICE_X109Y57        LUT6 (Prop_lut6_I1_O)        0.124    49.100 f  si_ad_change_buffer[387]_i_4/O
                         net (fo=1, routed)           0.536    49.635    si_ad_change_buffer[387]_i_4_n_0
    SLICE_X111Y57        LUT4 (Prop_lut4_I2_O)        0.124    49.759 r  si_ad_change_buffer[387]_i_1/O
                         net (fo=1, routed)           0.000    49.759    si_ad_change_buffer[387]_i_1_n_0
    SLICE_X111Y57        FDRE                                         r  si_ad_change_buffer_reg[387]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.728    22.917    clk_out1
    SLICE_X111Y57        FDRE                                         r  si_ad_change_buffer_reg[387]/C
                         clock pessimism             -0.499    22.418    
                         clock uncertainty           -0.173    22.245    
    SLICE_X111Y57        FDRE (Setup_fdre_C_D)        0.029    22.274    si_ad_change_buffer_reg[387]
  -------------------------------------------------------------------
                         required time                         22.274    
                         arrival time                         -49.759    
  -------------------------------------------------------------------
                         slack                                -27.485    

Slack (VIOLATED) :        -27.472ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[388]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.152ns  (logic 19.989ns (38.328%)  route 32.163ns (61.671%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 22.917 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.620    41.220    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    41.344 r  si_ad_change_buffer[381]_i_417/O
                         net (fo=3, routed)           1.594    42.937    si_ad_change_buffer[381]_i_417_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.061 r  si_ad_change_buffer[381]_i_174/O
                         net (fo=4, routed)           1.380    44.441    si_ad_change_buffer[381]_i_174_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.565 r  si_ad_change_buffer[381]_i_49/O
                         net (fo=3, routed)           1.287    45.853    si_ad_change_buffer[381]_i_49_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I0_O)        0.124    45.977 r  si_ad_change_buffer[388]_i_14/O
                         net (fo=2, routed)           1.535    47.512    si_ad_change_buffer[388]_i_14_n_0
    SLICE_X95Y66         LUT3 (Prop_lut3_I0_O)        0.124    47.636 r  si_ad_change_buffer[388]_i_9/O
                         net (fo=2, routed)           1.222    48.858    si_ad_change_buffer[388]_i_9_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I3_O)        0.124    48.982 f  si_ad_change_buffer[388]_i_4/O
                         net (fo=1, routed)           0.643    49.626    si_ad_change_buffer[388]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I3_O)        0.124    49.750 r  si_ad_change_buffer[388]_i_1_comp/O
                         net (fo=1, routed)           0.000    49.750    si_ad_change_buffer[388]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  si_ad_change_buffer_reg[388]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.728    22.917    clk_out1
    SLICE_X110Y57        FDRE                                         r  si_ad_change_buffer_reg[388]/C
                         clock pessimism             -0.499    22.418    
                         clock uncertainty           -0.173    22.245    
    SLICE_X110Y57        FDRE (Setup_fdre_C_D)        0.032    22.277    si_ad_change_buffer_reg[388]
  -------------------------------------------------------------------
                         required time                         22.277    
                         arrival time                         -49.750    
  -------------------------------------------------------------------
                         slack                                -27.472    

Slack (VIOLATED) :        -27.398ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.073ns  (logic 19.989ns (38.386%)  route 32.084ns (61.614%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 22.913 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.153    39.280    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.582 r  si_ad_change_buffer[386]_i_60/O
                         net (fo=90, routed)          1.445    41.027    si_ad_change_buffer[386]_i_60_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.124    41.151 r  si_ad_change_buffer[381]_i_408/O
                         net (fo=3, routed)           1.147    42.298    si_ad_change_buffer[381]_i_408_n_0
    SLICE_X52Y103        LUT5 (Prop_lut5_I0_O)        0.124    42.422 r  si_ad_change_buffer[488]_i_18/O
                         net (fo=4, routed)           1.269    43.690    si_ad_change_buffer[488]_i_18_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I1_O)        0.124    43.814 r  si_ad_change_buffer[456]_i_15/O
                         net (fo=4, routed)           2.045    45.859    si_ad_change_buffer[456]_i_15_n_0
    SLICE_X91Y81         LUT6 (Prop_lut6_I5_O)        0.124    45.983 r  si_ad_change_buffer[444]_i_14/O
                         net (fo=2, routed)           1.574    47.557    si_ad_change_buffer[444]_i_14_n_0
    SLICE_X103Y74        LUT3 (Prop_lut3_I2_O)        0.124    47.681 r  si_ad_change_buffer[442]_i_10/O
                         net (fo=2, routed)           1.460    49.140    si_ad_change_buffer[442]_i_10_n_0
    SLICE_X113Y66        LUT6 (Prop_lut6_I2_O)        0.124    49.264 r  si_ad_change_buffer[441]_i_4/O
                         net (fo=1, routed)           0.282    49.547    si_ad_change_buffer[441]_i_4_n_0
    SLICE_X115Y66        LUT5 (Prop_lut5_I4_O)        0.124    49.671 r  si_ad_change_buffer[441]_i_1/O
                         net (fo=1, routed)           0.000    49.671    si_ad_change_buffer[441]_i_1_n_0
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.724    22.913    clk_out1
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[441]/C
                         clock pessimism             -0.499    22.414    
                         clock uncertainty           -0.173    22.241    
    SLICE_X115Y66        FDRE (Setup_fdre_C_D)        0.031    22.272    si_ad_change_buffer_reg[441]
  -------------------------------------------------------------------
                         required time                         22.272    
                         arrival time                         -49.671    
  -------------------------------------------------------------------
                         slack                                -27.398    

Slack (VIOLATED) :        -27.361ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.033ns  (logic 19.989ns (38.416%)  route 32.044ns (61.584%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 22.913 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.153    39.280    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.582 r  si_ad_change_buffer[386]_i_60/O
                         net (fo=90, routed)          1.445    41.027    si_ad_change_buffer[386]_i_60_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.124    41.151 r  si_ad_change_buffer[381]_i_408/O
                         net (fo=3, routed)           1.147    42.298    si_ad_change_buffer[381]_i_408_n_0
    SLICE_X52Y103        LUT5 (Prop_lut5_I0_O)        0.124    42.422 r  si_ad_change_buffer[488]_i_18/O
                         net (fo=4, routed)           1.269    43.690    si_ad_change_buffer[488]_i_18_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I1_O)        0.124    43.814 r  si_ad_change_buffer[456]_i_15/O
                         net (fo=4, routed)           2.045    45.859    si_ad_change_buffer[456]_i_15_n_0
    SLICE_X91Y81         LUT6 (Prop_lut6_I5_O)        0.124    45.983 r  si_ad_change_buffer[444]_i_14/O
                         net (fo=2, routed)           1.574    47.557    si_ad_change_buffer[444]_i_14_n_0
    SLICE_X103Y74        LUT3 (Prop_lut3_I2_O)        0.124    47.681 r  si_ad_change_buffer[442]_i_10/O
                         net (fo=2, routed)           1.194    48.875    si_ad_change_buffer[442]_i_10_n_0
    SLICE_X114Y68        LUT6 (Prop_lut6_I3_O)        0.124    48.999 f  si_ad_change_buffer[442]_i_4/O
                         net (fo=1, routed)           0.508    49.507    si_ad_change_buffer[442]_i_4_n_0
    SLICE_X115Y66        LUT4 (Prop_lut4_I2_O)        0.124    49.631 r  si_ad_change_buffer[442]_i_1/O
                         net (fo=1, routed)           0.000    49.631    si_ad_change_buffer[442]_i_1_n_0
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.724    22.913    clk_out1
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[442]/C
                         clock pessimism             -0.499    22.414    
                         clock uncertainty           -0.173    22.241    
    SLICE_X115Y66        FDRE (Setup_fdre_C_D)        0.029    22.270    si_ad_change_buffer_reg[442]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -49.631    
  -------------------------------------------------------------------
                         slack                                -27.361    

Slack (VIOLATED) :        -27.345ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[652]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.027ns  (logic 19.989ns (38.420%)  route 32.038ns (61.580%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 22.922 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.047    39.173    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.302    39.475 r  si_ad_change_buffer[799]_i_598/O
                         net (fo=128, routed)         1.633    41.108    si_ad_change_buffer[799]_i_598_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.124    41.232 r  si_ad_change_buffer[799]_i_292/O
                         net (fo=3, routed)           1.458    42.691    si_ad_change_buffer[799]_i_292_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.124    42.815 r  si_ad_change_buffer[676]_i_26/O
                         net (fo=4, routed)           1.482    44.297    si_ad_change_buffer[676]_i_26_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    44.421 r  si_ad_change_buffer[660]_i_14/O
                         net (fo=4, routed)           1.297    45.718    si_ad_change_buffer[660]_i_14_n_0
    SLICE_X69Y103        LUT6 (Prop_lut6_I1_O)        0.124    45.842 r  si_ad_change_buffer[652]_i_17/O
                         net (fo=2, routed)           1.350    47.192    si_ad_change_buffer[652]_i_17_n_0
    SLICE_X94Y101        LUT3 (Prop_lut3_I0_O)        0.124    47.316 r  si_ad_change_buffer[652]_i_10/O
                         net (fo=2, routed)           1.516    48.832    si_ad_change_buffer[652]_i_10_n_0
    SLICE_X117Y97        LUT6 (Prop_lut6_I3_O)        0.124    48.956 f  si_ad_change_buffer[652]_i_4/O
                         net (fo=1, routed)           0.545    49.501    si_ad_change_buffer[652]_i_4_n_0
    SLICE_X119Y97        LUT4 (Prop_lut4_I2_O)        0.124    49.625 r  si_ad_change_buffer[652]_i_1/O
                         net (fo=1, routed)           0.000    49.625    si_ad_change_buffer[652]_i_1_n_0
    SLICE_X119Y97        FDRE                                         r  si_ad_change_buffer_reg[652]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.733    22.922    clk_out1
    SLICE_X119Y97        FDRE                                         r  si_ad_change_buffer_reg[652]/C
                         clock pessimism             -0.499    22.423    
                         clock uncertainty           -0.173    22.250    
    SLICE_X119Y97        FDRE (Setup_fdre_C_D)        0.029    22.279    si_ad_change_buffer_reg[652]
  -------------------------------------------------------------------
                         required time                         22.279    
                         arrival time                         -49.625    
  -------------------------------------------------------------------
                         slack                                -27.345    

Slack (VIOLATED) :        -27.339ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.153ns  (logic 20.237ns (38.803%)  route 31.916ns (61.197%))
  Logic Levels:           54  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.278    38.405    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X79Y77         LUT6 (Prop_lut6_I5_O)        0.302    38.707 r  si_ad_change_buffer[799]_i_231/O
                         net (fo=64, routed)          1.345    40.052    si_ad_change_buffer[799]_i_231_n_0
    SLICE_X82Y67         LUT5 (Prop_lut5_I2_O)        0.124    40.176 r  si_ad_change_buffer[788]_i_22/O
                         net (fo=128, routed)         1.548    41.725    si_ad_change_buffer[788]_i_22_n_0
    SLICE_X80Y56         LUT5 (Prop_lut5_I1_O)        0.124    41.849 r  si_ad_change_buffer[221]_i_232/O
                         net (fo=4, routed)           1.169    43.018    si_ad_change_buffer[221]_i_232_n_0
    SLICE_X79Y59         LUT6 (Prop_lut6_I3_O)        0.124    43.142 r  si_ad_change_buffer[100]_i_38/O
                         net (fo=4, routed)           0.926    44.068    si_ad_change_buffer[100]_i_38_n_0
    SLICE_X74Y62         LUT6 (Prop_lut6_I1_O)        0.124    44.192 r  si_ad_change_buffer[84]_i_20/O
                         net (fo=4, routed)           1.456    45.648    si_ad_change_buffer[84]_i_20_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    45.772 r  si_ad_change_buffer[80]_i_16/O
                         net (fo=4, routed)           1.516    47.287    si_ad_change_buffer[80]_i_16_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    47.411 r  si_ad_change_buffer[77]_i_15/O
                         net (fo=1, routed)           0.897    48.308    ROTATE_LEFT02_in[77]
    SLICE_X40Y69         LUT6 (Prop_lut6_I5_O)        0.124    48.432 r  si_ad_change_buffer[77]_i_9/O
                         net (fo=1, routed)           0.434    48.866    si_ad_change_buffer[77]_i_9_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.124    48.990 r  si_ad_change_buffer[77]_i_4/O
                         net (fo=1, routed)           0.637    49.627    si_ad_change_buffer[77]_i_4_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I4_O)        0.124    49.751 r  si_ad_change_buffer[77]_i_1/O
                         net (fo=1, routed)           0.000    49.751    si_ad_change_buffer[77]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  si_ad_change_buffer_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.792    22.981    clk_out1
    SLICE_X37Y70         FDRE                                         r  si_ad_change_buffer_reg[77]/C
                         clock pessimism             -0.427    22.554    
                         clock uncertainty           -0.173    22.381    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.031    22.412    si_ad_change_buffer_reg[77]
  -------------------------------------------------------------------
                         required time                         22.412    
                         arrival time                         -49.751    
  -------------------------------------------------------------------
                         slack                                -27.339    

Slack (VIOLATED) :        -27.303ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[386]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.028ns  (logic 19.989ns (38.420%)  route 32.039ns (61.580%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 22.917 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.620    41.220    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    41.344 r  si_ad_change_buffer[381]_i_417/O
                         net (fo=3, routed)           1.594    42.937    si_ad_change_buffer[381]_i_417_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.061 r  si_ad_change_buffer[381]_i_174/O
                         net (fo=4, routed)           1.380    44.441    si_ad_change_buffer[381]_i_174_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.565 r  si_ad_change_buffer[381]_i_49/O
                         net (fo=3, routed)           1.287    45.853    si_ad_change_buffer[381]_i_49_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I0_O)        0.124    45.977 r  si_ad_change_buffer[388]_i_14/O
                         net (fo=2, routed)           1.410    47.386    si_ad_change_buffer[388]_i_14_n_0
    SLICE_X95Y67         LUT5 (Prop_lut5_I4_O)        0.124    47.510 r  si_ad_change_buffer[386]_i_9/O
                         net (fo=2, routed)           1.232    48.742    si_ad_change_buffer[386]_i_9_n_0
    SLICE_X106Y59        LUT6 (Prop_lut6_I3_O)        0.124    48.866 f  si_ad_change_buffer[386]_i_4/O
                         net (fo=1, routed)           0.636    49.502    si_ad_change_buffer[386]_i_4_n_0
    SLICE_X108Y57        LUT6 (Prop_lut6_I3_O)        0.124    49.626 r  si_ad_change_buffer[386]_i_1_comp/O
                         net (fo=1, routed)           0.000    49.626    si_ad_change_buffer[386]_i_1_n_0
    SLICE_X108Y57        FDRE                                         r  si_ad_change_buffer_reg[386]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.728    22.917    clk_out1
    SLICE_X108Y57        FDRE                                         r  si_ad_change_buffer_reg[386]/C
                         clock pessimism             -0.499    22.418    
                         clock uncertainty           -0.173    22.245    
    SLICE_X108Y57        FDRE (Setup_fdre_C_D)        0.077    22.322    si_ad_change_buffer_reg[386]
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -49.626    
  -------------------------------------------------------------------
                         slack                                -27.303    

Slack (VIOLATED) :        -27.286ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[623]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        51.794ns  (logic 19.989ns (38.593%)  route 31.805ns (61.407%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.047    39.173    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.302    39.475 r  si_ad_change_buffer[799]_i_598/O
                         net (fo=128, routed)         1.545    41.021    si_ad_change_buffer[799]_i_598_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I1_O)        0.124    41.145 r  si_ad_change_buffer[799]_i_259/O
                         net (fo=3, routed)           1.458    42.603    si_ad_change_buffer[799]_i_259_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I5_O)        0.124    42.727 r  si_ad_change_buffer[672]_i_22/O
                         net (fo=4, routed)           0.970    43.697    si_ad_change_buffer[672]_i_22_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I5_O)        0.124    43.821 r  si_ad_change_buffer[624]_i_15/O
                         net (fo=4, routed)           1.817    45.637    si_ad_change_buffer[624]_i_15_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124    45.761 r  si_ad_change_buffer[624]_i_13/O
                         net (fo=2, routed)           1.689    47.450    si_ad_change_buffer[624]_i_13_n_0
    SLICE_X104Y103       LUT3 (Prop_lut3_I0_O)        0.124    47.574 r  si_ad_change_buffer[624]_i_10/O
                         net (fo=2, routed)           1.002    48.576    si_ad_change_buffer[624]_i_10_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I1_O)        0.124    48.700 f  si_ad_change_buffer[623]_i_4/O
                         net (fo=1, routed)           0.568    49.268    si_ad_change_buffer[623]_i_4_n_0
    SLICE_X111Y102       LUT4 (Prop_lut4_I2_O)        0.124    49.392 r  si_ad_change_buffer[623]_i_1/O
                         net (fo=1, routed)           0.000    49.392    si_ad_change_buffer[623]_i_1_n_0
    SLICE_X111Y102       FDRE                                         r  si_ad_change_buffer_reg[623]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.565    22.755    clk_out1
    SLICE_X111Y102       FDRE                                         r  si_ad_change_buffer_reg[623]/C
                         clock pessimism             -0.507    22.247    
                         clock uncertainty           -0.173    22.074    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)        0.031    22.105    si_ad_change_buffer_reg[623]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                         -49.392    
  -------------------------------------------------------------------
                         slack                                -27.286    

Slack (VIOLATED) :        -27.271ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[360]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        51.984ns  (logic 19.989ns (38.453%)  route 31.995ns (61.547%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 22.905 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.952    41.551    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I2_O)        0.124    41.675 r  si_ad_change_buffer[362]_i_24/O
                         net (fo=4, routed)           1.553    43.229    si_ad_change_buffer[362]_i_24_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124    43.353 r  si_ad_change_buffer[362]_i_19/O
                         net (fo=4, routed)           1.237    44.590    si_ad_change_buffer[362]_i_19_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.124    44.714 r  si_ad_change_buffer[362]_i_15/O
                         net (fo=4, routed)           2.453    47.167    si_ad_change_buffer[362]_i_15_n_0
    SLICE_X95Y58         LUT6 (Prop_lut6_I3_O)        0.124    47.291 r  si_ad_change_buffer[360]_i_12/O
                         net (fo=2, routed)           0.772    48.063    si_ad_change_buffer[360]_i_12_n_0
    SLICE_X101Y53        LUT4 (Prop_lut4_I2_O)        0.124    48.187 r  si_ad_change_buffer[360]_i_9/O
                         net (fo=1, routed)           0.526    48.714    si_ad_change_buffer[360]_i_9_n_0
    SLICE_X98Y58         LUT6 (Prop_lut6_I5_O)        0.124    48.838 r  si_ad_change_buffer[360]_i_4/O
                         net (fo=1, routed)           0.620    49.457    si_ad_change_buffer[360]_i_4_n_0
    SLICE_X98Y56         LUT5 (Prop_lut5_I4_O)        0.124    49.581 r  si_ad_change_buffer[360]_i_1/O
                         net (fo=1, routed)           0.000    49.581    si_ad_change_buffer[360]_i_1_n_0
    SLICE_X98Y56         FDRE                                         r  si_ad_change_buffer_reg[360]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.716    22.905    clk_out1
    SLICE_X98Y56         FDRE                                         r  si_ad_change_buffer_reg[360]/C
                         clock pessimism             -0.499    22.406    
                         clock uncertainty           -0.173    22.233    
    SLICE_X98Y56         FDRE (Setup_fdre_C_D)        0.077    22.310    si_ad_change_buffer_reg[360]
  -------------------------------------------------------------------
                         required time                         22.310    
                         arrival time                         -49.581    
  -------------------------------------------------------------------
                         slack                                -27.271    

Slack (VIOLATED) :        -27.270ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        51.944ns  (logic 19.989ns (38.482%)  route 31.955ns (61.518%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=8 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 22.915 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.817    41.416    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124    41.540 r  si_ad_change_buffer[386]_i_32/O
                         net (fo=4, routed)           0.575    42.115    si_ad_change_buffer[386]_i_32_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I0_O)        0.124    42.239 r  si_ad_change_buffer[434]_i_18/O
                         net (fo=2, routed)           1.559    43.798    si_ad_change_buffer[434]_i_18_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I3_O)        0.124    43.922 r  si_ad_change_buffer[418]_i_20/O
                         net (fo=4, routed)           1.742    45.664    si_ad_change_buffer[418]_i_20_n_0
    SLICE_X83Y79         LUT6 (Prop_lut6_I0_O)        0.124    45.788 r  si_ad_change_buffer[418]_i_16/O
                         net (fo=2, routed)           1.507    47.295    si_ad_change_buffer[418]_i_16_n_0
    SLICE_X100Y70        LUT3 (Prop_lut3_I2_O)        0.124    47.419 r  si_ad_change_buffer[416]_i_9/O
                         net (fo=2, routed)           1.296    48.715    si_ad_change_buffer[416]_i_9_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I2_O)        0.124    48.839 r  si_ad_change_buffer[415]_i_4/O
                         net (fo=1, routed)           0.579    49.418    si_ad_change_buffer[415]_i_4_n_0
    SLICE_X114Y63        LUT5 (Prop_lut5_I4_O)        0.124    49.542 r  si_ad_change_buffer[415]_i_1/O
                         net (fo=1, routed)           0.000    49.542    si_ad_change_buffer[415]_i_1_n_0
    SLICE_X114Y63        FDRE                                         r  si_ad_change_buffer_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.726    22.915    clk_out1
    SLICE_X114Y63        FDRE                                         r  si_ad_change_buffer_reg[415]/C
                         clock pessimism             -0.499    22.416    
                         clock uncertainty           -0.173    22.243    
    SLICE_X114Y63        FDRE (Setup_fdre_C_D)        0.029    22.272    si_ad_change_buffer_reg[415]
  -------------------------------------------------------------------
                         required time                         22.272    
                         arrival time                         -49.542    
  -------------------------------------------------------------------
                         slack                                -27.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rxByteUart0/si_uart_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/uart_integer_pwm_speed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.994%)  route 0.140ns (46.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.625    -0.623    rxByteUart0/clk_out1
    SLICE_X16Y105        FDRE                                         r  rxByteUart0/si_uart_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  rxByteUart0/si_uart_byte_reg[7]/Q
                         net (fo=10, routed)          0.140    -0.319    rxByteUart0/Q[7]
    SLICE_X16Y104        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.898    -0.395    rxByteUart0/clk_out1
    SLICE_X16Y104        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[7]/C
                         clock pessimism             -0.212    -0.607    
    SLICE_X16Y104        FDRE (Hold_fdre_C_D)         0.064    -0.543    rxByteUart0/uart_integer_pwm_speed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.680    -0.567    clk_out1
    SLICE_X41Y60         FDRE                                         r  si_ad_change_buffer_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  si_ad_change_buffer_reg[165]/Q
                         net (fo=1, routed)           0.170    -0.256    si_ad_change_buffer_reg_n_0_[165]
    SLICE_X41Y57         FDRE                                         r  mem_dina_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.957    -0.336    clk_out1
    SLICE_X41Y57         FDRE                                         r  mem_dina_reg[165]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.070    -0.480    mem_dina_reg[165]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[783]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[783]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.646    -0.601    clk_out1
    SLICE_X119Y74        FDRE                                         r  si_ad_change_buffer_reg[783]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  si_ad_change_buffer_reg[783]/Q
                         net (fo=1, routed)           0.170    -0.290    si_ad_change_buffer_reg_n_0_[783]
    SLICE_X119Y71        FDRE                                         r  mem_dina_reg[783]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.922    -0.371    clk_out1
    SLICE_X119Y71        FDRE                                         r  mem_dina_reg[783]/C
                         clock pessimism             -0.213    -0.584    
    SLICE_X119Y71        FDRE (Hold_fdre_C_D)         0.070    -0.514    mem_dina_reg[783]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.989%)  route 0.180ns (56.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X43Y107        FDRE                                         r  si_ad_calc_picture_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  si_ad_calc_picture_reg[8]/Q
                         net (fo=3, routed)           0.180    -0.342    si_ad_calc_picture[8]
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[5]/C
                         clock pessimism             -0.189    -0.626    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.059    -0.567    si_ad_value_picture_reg[5]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.434%)  route 0.184ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.586    -0.662    clk_out1
    SLICE_X43Y106        FDRE                                         r  si_ad_calc_picture_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  si_ad_calc_picture_reg[7]/Q
                         net (fo=3, routed)           0.184    -0.337    si_ad_calc_picture[7]
    SLICE_X44Y106        FDRE                                         r  si_ad_value_picture_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.857    -0.436    clk_out1
    SLICE_X44Y106        FDRE                                         r  si_ad_value_picture_reg[4]/C
                         clock pessimism             -0.189    -0.625    
    SLICE_X44Y106        FDRE (Hold_fdre_C_D)         0.063    -0.562    si_ad_value_picture_reg[4]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.355%)  route 0.170ns (54.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X45Y109        FDRE                                         r  si_ad_value_vector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  si_ad_value_vector_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.352    si_ad_value_vector[2]
    SLICE_X45Y108        FDRE                                         r  si_ad_value_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X45Y108        FDRE                                         r  si_ad_value_bit_reg[2]/C
                         clock pessimism             -0.210    -0.647    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.070    -0.577    si_ad_value_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.333%)  route 0.184ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X43Y107        FDRE                                         r  si_ad_calc_picture_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  si_ad_calc_picture_reg[11]/Q
                         net (fo=3, routed)           0.184    -0.337    si_ad_calc_picture[11]
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[8]/C
                         clock pessimism             -0.189    -0.626    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.063    -0.563    si_ad_value_picture_reg[8]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.781%)  route 0.181ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.651    -0.596    clk_out1
    SLICE_X50Y57         FDRE                                         r  si_ad_change_buffer_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  si_ad_change_buffer_reg[163]/Q
                         net (fo=1, routed)           0.181    -0.274    si_ad_change_buffer_reg_n_0_[163]
    SLICE_X48Y58         FDRE                                         r  mem_dina_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.925    -0.368    clk_out1
    SLICE_X48Y58         FDRE                                         r  mem_dina_reg[163]/C
                         clock pessimism             -0.192    -0.560    
    SLICE_X48Y58         FDRE (Hold_fdre_C_D)         0.059    -0.501    mem_dina_reg[163]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.901%)  route 0.171ns (51.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X44Y108        FDRE                                         r  si_ad_value_vector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  si_ad_value_vector_reg[0]/Q
                         net (fo=1, routed)           0.171    -0.327    si_ad_value_vector[0]
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[0]/C
                         clock pessimism             -0.189    -0.626    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.070    -0.556    si_ad_value_bit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.901%)  route 0.171ns (51.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X44Y108        FDRE                                         r  si_ad_value_vector_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  si_ad_value_vector_reg[11]/Q
                         net (fo=1, routed)           0.171    -0.327    si_ad_value_vector[11]
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[11]/C
                         clock pessimism             -0.189    -0.626    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.070    -0.556    si_ad_value_bit_reg[11]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        xadc/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y8      blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y8      blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y11     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y11     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2   pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut
  To Clock:  FeedbackClkOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         25.000      21.826     BUFR_X1Y8        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5
  To Clock:  PixelClkInX5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         5.000       3.334      BUFR_X1Y9        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         5.000       3.334      BUFIO_X1Y9       rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 10.000 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y148  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y147  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y140  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y139  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y136  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y135  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y134  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y133  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          807  Failing Endpoints,  Worst Slack      -27.479ns,  Total Violation   -21188.625ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.479ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.162ns  (logic 19.989ns (38.321%)  route 32.173ns (61.679%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 22.917 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.620    41.220    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    41.344 r  si_ad_change_buffer[381]_i_417/O
                         net (fo=3, routed)           1.594    42.937    si_ad_change_buffer[381]_i_417_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.061 r  si_ad_change_buffer[381]_i_174/O
                         net (fo=4, routed)           1.380    44.441    si_ad_change_buffer[381]_i_174_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.565 r  si_ad_change_buffer[381]_i_49/O
                         net (fo=3, routed)           1.287    45.853    si_ad_change_buffer[381]_i_49_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I0_O)        0.124    45.977 r  si_ad_change_buffer[388]_i_14/O
                         net (fo=2, routed)           1.535    47.512    si_ad_change_buffer[388]_i_14_n_0
    SLICE_X95Y66         LUT3 (Prop_lut3_I0_O)        0.124    47.636 r  si_ad_change_buffer[388]_i_9/O
                         net (fo=2, routed)           1.340    48.976    si_ad_change_buffer[388]_i_9_n_0
    SLICE_X109Y57        LUT6 (Prop_lut6_I1_O)        0.124    49.100 f  si_ad_change_buffer[387]_i_4/O
                         net (fo=1, routed)           0.536    49.635    si_ad_change_buffer[387]_i_4_n_0
    SLICE_X111Y57        LUT4 (Prop_lut4_I2_O)        0.124    49.759 r  si_ad_change_buffer[387]_i_1/O
                         net (fo=1, routed)           0.000    49.759    si_ad_change_buffer[387]_i_1_n_0
    SLICE_X111Y57        FDRE                                         r  si_ad_change_buffer_reg[387]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.728    22.917    clk_out1
    SLICE_X111Y57        FDRE                                         r  si_ad_change_buffer_reg[387]/C
                         clock pessimism             -0.499    22.418    
                         clock uncertainty           -0.167    22.251    
    SLICE_X111Y57        FDRE (Setup_fdre_C_D)        0.029    22.280    si_ad_change_buffer_reg[387]
  -------------------------------------------------------------------
                         required time                         22.280    
                         arrival time                         -49.759    
  -------------------------------------------------------------------
                         slack                                -27.479    

Slack (VIOLATED) :        -27.466ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[388]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.152ns  (logic 19.989ns (38.328%)  route 32.163ns (61.671%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 22.917 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.620    41.220    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    41.344 r  si_ad_change_buffer[381]_i_417/O
                         net (fo=3, routed)           1.594    42.937    si_ad_change_buffer[381]_i_417_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.061 r  si_ad_change_buffer[381]_i_174/O
                         net (fo=4, routed)           1.380    44.441    si_ad_change_buffer[381]_i_174_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.565 r  si_ad_change_buffer[381]_i_49/O
                         net (fo=3, routed)           1.287    45.853    si_ad_change_buffer[381]_i_49_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I0_O)        0.124    45.977 r  si_ad_change_buffer[388]_i_14/O
                         net (fo=2, routed)           1.535    47.512    si_ad_change_buffer[388]_i_14_n_0
    SLICE_X95Y66         LUT3 (Prop_lut3_I0_O)        0.124    47.636 r  si_ad_change_buffer[388]_i_9/O
                         net (fo=2, routed)           1.222    48.858    si_ad_change_buffer[388]_i_9_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I3_O)        0.124    48.982 f  si_ad_change_buffer[388]_i_4/O
                         net (fo=1, routed)           0.643    49.626    si_ad_change_buffer[388]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I3_O)        0.124    49.750 r  si_ad_change_buffer[388]_i_1_comp/O
                         net (fo=1, routed)           0.000    49.750    si_ad_change_buffer[388]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  si_ad_change_buffer_reg[388]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.728    22.917    clk_out1
    SLICE_X110Y57        FDRE                                         r  si_ad_change_buffer_reg[388]/C
                         clock pessimism             -0.499    22.418    
                         clock uncertainty           -0.167    22.251    
    SLICE_X110Y57        FDRE (Setup_fdre_C_D)        0.032    22.283    si_ad_change_buffer_reg[388]
  -------------------------------------------------------------------
                         required time                         22.283    
                         arrival time                         -49.750    
  -------------------------------------------------------------------
                         slack                                -27.466    

Slack (VIOLATED) :        -27.392ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.073ns  (logic 19.989ns (38.386%)  route 32.084ns (61.614%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 22.913 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.153    39.280    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.582 r  si_ad_change_buffer[386]_i_60/O
                         net (fo=90, routed)          1.445    41.027    si_ad_change_buffer[386]_i_60_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.124    41.151 r  si_ad_change_buffer[381]_i_408/O
                         net (fo=3, routed)           1.147    42.298    si_ad_change_buffer[381]_i_408_n_0
    SLICE_X52Y103        LUT5 (Prop_lut5_I0_O)        0.124    42.422 r  si_ad_change_buffer[488]_i_18/O
                         net (fo=4, routed)           1.269    43.690    si_ad_change_buffer[488]_i_18_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I1_O)        0.124    43.814 r  si_ad_change_buffer[456]_i_15/O
                         net (fo=4, routed)           2.045    45.859    si_ad_change_buffer[456]_i_15_n_0
    SLICE_X91Y81         LUT6 (Prop_lut6_I5_O)        0.124    45.983 r  si_ad_change_buffer[444]_i_14/O
                         net (fo=2, routed)           1.574    47.557    si_ad_change_buffer[444]_i_14_n_0
    SLICE_X103Y74        LUT3 (Prop_lut3_I2_O)        0.124    47.681 r  si_ad_change_buffer[442]_i_10/O
                         net (fo=2, routed)           1.460    49.140    si_ad_change_buffer[442]_i_10_n_0
    SLICE_X113Y66        LUT6 (Prop_lut6_I2_O)        0.124    49.264 r  si_ad_change_buffer[441]_i_4/O
                         net (fo=1, routed)           0.282    49.547    si_ad_change_buffer[441]_i_4_n_0
    SLICE_X115Y66        LUT5 (Prop_lut5_I4_O)        0.124    49.671 r  si_ad_change_buffer[441]_i_1/O
                         net (fo=1, routed)           0.000    49.671    si_ad_change_buffer[441]_i_1_n_0
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.724    22.913    clk_out1
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[441]/C
                         clock pessimism             -0.499    22.414    
                         clock uncertainty           -0.167    22.247    
    SLICE_X115Y66        FDRE (Setup_fdre_C_D)        0.031    22.278    si_ad_change_buffer_reg[441]
  -------------------------------------------------------------------
                         required time                         22.278    
                         arrival time                         -49.671    
  -------------------------------------------------------------------
                         slack                                -27.392    

Slack (VIOLATED) :        -27.354ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.033ns  (logic 19.989ns (38.416%)  route 32.044ns (61.584%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 22.913 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.153    39.280    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.582 r  si_ad_change_buffer[386]_i_60/O
                         net (fo=90, routed)          1.445    41.027    si_ad_change_buffer[386]_i_60_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.124    41.151 r  si_ad_change_buffer[381]_i_408/O
                         net (fo=3, routed)           1.147    42.298    si_ad_change_buffer[381]_i_408_n_0
    SLICE_X52Y103        LUT5 (Prop_lut5_I0_O)        0.124    42.422 r  si_ad_change_buffer[488]_i_18/O
                         net (fo=4, routed)           1.269    43.690    si_ad_change_buffer[488]_i_18_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I1_O)        0.124    43.814 r  si_ad_change_buffer[456]_i_15/O
                         net (fo=4, routed)           2.045    45.859    si_ad_change_buffer[456]_i_15_n_0
    SLICE_X91Y81         LUT6 (Prop_lut6_I5_O)        0.124    45.983 r  si_ad_change_buffer[444]_i_14/O
                         net (fo=2, routed)           1.574    47.557    si_ad_change_buffer[444]_i_14_n_0
    SLICE_X103Y74        LUT3 (Prop_lut3_I2_O)        0.124    47.681 r  si_ad_change_buffer[442]_i_10/O
                         net (fo=2, routed)           1.194    48.875    si_ad_change_buffer[442]_i_10_n_0
    SLICE_X114Y68        LUT6 (Prop_lut6_I3_O)        0.124    48.999 f  si_ad_change_buffer[442]_i_4/O
                         net (fo=1, routed)           0.508    49.507    si_ad_change_buffer[442]_i_4_n_0
    SLICE_X115Y66        LUT4 (Prop_lut4_I2_O)        0.124    49.631 r  si_ad_change_buffer[442]_i_1/O
                         net (fo=1, routed)           0.000    49.631    si_ad_change_buffer[442]_i_1_n_0
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.724    22.913    clk_out1
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[442]/C
                         clock pessimism             -0.499    22.414    
                         clock uncertainty           -0.167    22.247    
    SLICE_X115Y66        FDRE (Setup_fdre_C_D)        0.029    22.276    si_ad_change_buffer_reg[442]
  -------------------------------------------------------------------
                         required time                         22.276    
                         arrival time                         -49.631    
  -------------------------------------------------------------------
                         slack                                -27.354    

Slack (VIOLATED) :        -27.339ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[652]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.027ns  (logic 19.989ns (38.420%)  route 32.038ns (61.580%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 22.922 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.047    39.173    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.302    39.475 r  si_ad_change_buffer[799]_i_598/O
                         net (fo=128, routed)         1.633    41.108    si_ad_change_buffer[799]_i_598_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.124    41.232 r  si_ad_change_buffer[799]_i_292/O
                         net (fo=3, routed)           1.458    42.691    si_ad_change_buffer[799]_i_292_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.124    42.815 r  si_ad_change_buffer[676]_i_26/O
                         net (fo=4, routed)           1.482    44.297    si_ad_change_buffer[676]_i_26_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    44.421 r  si_ad_change_buffer[660]_i_14/O
                         net (fo=4, routed)           1.297    45.718    si_ad_change_buffer[660]_i_14_n_0
    SLICE_X69Y103        LUT6 (Prop_lut6_I1_O)        0.124    45.842 r  si_ad_change_buffer[652]_i_17/O
                         net (fo=2, routed)           1.350    47.192    si_ad_change_buffer[652]_i_17_n_0
    SLICE_X94Y101        LUT3 (Prop_lut3_I0_O)        0.124    47.316 r  si_ad_change_buffer[652]_i_10/O
                         net (fo=2, routed)           1.516    48.832    si_ad_change_buffer[652]_i_10_n_0
    SLICE_X117Y97        LUT6 (Prop_lut6_I3_O)        0.124    48.956 f  si_ad_change_buffer[652]_i_4/O
                         net (fo=1, routed)           0.545    49.501    si_ad_change_buffer[652]_i_4_n_0
    SLICE_X119Y97        LUT4 (Prop_lut4_I2_O)        0.124    49.625 r  si_ad_change_buffer[652]_i_1/O
                         net (fo=1, routed)           0.000    49.625    si_ad_change_buffer[652]_i_1_n_0
    SLICE_X119Y97        FDRE                                         r  si_ad_change_buffer_reg[652]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.733    22.922    clk_out1
    SLICE_X119Y97        FDRE                                         r  si_ad_change_buffer_reg[652]/C
                         clock pessimism             -0.499    22.423    
                         clock uncertainty           -0.167    22.256    
    SLICE_X119Y97        FDRE (Setup_fdre_C_D)        0.029    22.285    si_ad_change_buffer_reg[652]
  -------------------------------------------------------------------
                         required time                         22.285    
                         arrival time                         -49.625    
  -------------------------------------------------------------------
                         slack                                -27.339    

Slack (VIOLATED) :        -27.332ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.153ns  (logic 20.237ns (38.803%)  route 31.916ns (61.197%))
  Logic Levels:           54  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.278    38.405    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X79Y77         LUT6 (Prop_lut6_I5_O)        0.302    38.707 r  si_ad_change_buffer[799]_i_231/O
                         net (fo=64, routed)          1.345    40.052    si_ad_change_buffer[799]_i_231_n_0
    SLICE_X82Y67         LUT5 (Prop_lut5_I2_O)        0.124    40.176 r  si_ad_change_buffer[788]_i_22/O
                         net (fo=128, routed)         1.548    41.725    si_ad_change_buffer[788]_i_22_n_0
    SLICE_X80Y56         LUT5 (Prop_lut5_I1_O)        0.124    41.849 r  si_ad_change_buffer[221]_i_232/O
                         net (fo=4, routed)           1.169    43.018    si_ad_change_buffer[221]_i_232_n_0
    SLICE_X79Y59         LUT6 (Prop_lut6_I3_O)        0.124    43.142 r  si_ad_change_buffer[100]_i_38/O
                         net (fo=4, routed)           0.926    44.068    si_ad_change_buffer[100]_i_38_n_0
    SLICE_X74Y62         LUT6 (Prop_lut6_I1_O)        0.124    44.192 r  si_ad_change_buffer[84]_i_20/O
                         net (fo=4, routed)           1.456    45.648    si_ad_change_buffer[84]_i_20_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    45.772 r  si_ad_change_buffer[80]_i_16/O
                         net (fo=4, routed)           1.516    47.287    si_ad_change_buffer[80]_i_16_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    47.411 r  si_ad_change_buffer[77]_i_15/O
                         net (fo=1, routed)           0.897    48.308    ROTATE_LEFT02_in[77]
    SLICE_X40Y69         LUT6 (Prop_lut6_I5_O)        0.124    48.432 r  si_ad_change_buffer[77]_i_9/O
                         net (fo=1, routed)           0.434    48.866    si_ad_change_buffer[77]_i_9_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.124    48.990 r  si_ad_change_buffer[77]_i_4/O
                         net (fo=1, routed)           0.637    49.627    si_ad_change_buffer[77]_i_4_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I4_O)        0.124    49.751 r  si_ad_change_buffer[77]_i_1/O
                         net (fo=1, routed)           0.000    49.751    si_ad_change_buffer[77]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  si_ad_change_buffer_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.792    22.981    clk_out1
    SLICE_X37Y70         FDRE                                         r  si_ad_change_buffer_reg[77]/C
                         clock pessimism             -0.427    22.554    
                         clock uncertainty           -0.167    22.387    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.031    22.418    si_ad_change_buffer_reg[77]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -49.751    
  -------------------------------------------------------------------
                         slack                                -27.332    

Slack (VIOLATED) :        -27.297ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[386]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.028ns  (logic 19.989ns (38.420%)  route 32.039ns (61.580%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 22.917 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.620    41.220    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    41.344 r  si_ad_change_buffer[381]_i_417/O
                         net (fo=3, routed)           1.594    42.937    si_ad_change_buffer[381]_i_417_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.061 r  si_ad_change_buffer[381]_i_174/O
                         net (fo=4, routed)           1.380    44.441    si_ad_change_buffer[381]_i_174_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.565 r  si_ad_change_buffer[381]_i_49/O
                         net (fo=3, routed)           1.287    45.853    si_ad_change_buffer[381]_i_49_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I0_O)        0.124    45.977 r  si_ad_change_buffer[388]_i_14/O
                         net (fo=2, routed)           1.410    47.386    si_ad_change_buffer[388]_i_14_n_0
    SLICE_X95Y67         LUT5 (Prop_lut5_I4_O)        0.124    47.510 r  si_ad_change_buffer[386]_i_9/O
                         net (fo=2, routed)           1.232    48.742    si_ad_change_buffer[386]_i_9_n_0
    SLICE_X106Y59        LUT6 (Prop_lut6_I3_O)        0.124    48.866 f  si_ad_change_buffer[386]_i_4/O
                         net (fo=1, routed)           0.636    49.502    si_ad_change_buffer[386]_i_4_n_0
    SLICE_X108Y57        LUT6 (Prop_lut6_I3_O)        0.124    49.626 r  si_ad_change_buffer[386]_i_1_comp/O
                         net (fo=1, routed)           0.000    49.626    si_ad_change_buffer[386]_i_1_n_0
    SLICE_X108Y57        FDRE                                         r  si_ad_change_buffer_reg[386]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.728    22.917    clk_out1
    SLICE_X108Y57        FDRE                                         r  si_ad_change_buffer_reg[386]/C
                         clock pessimism             -0.499    22.418    
                         clock uncertainty           -0.167    22.251    
    SLICE_X108Y57        FDRE (Setup_fdre_C_D)        0.077    22.328    si_ad_change_buffer_reg[386]
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                         -49.626    
  -------------------------------------------------------------------
                         slack                                -27.297    

Slack (VIOLATED) :        -27.280ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[623]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        51.794ns  (logic 19.989ns (38.593%)  route 31.805ns (61.407%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.047    39.173    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.302    39.475 r  si_ad_change_buffer[799]_i_598/O
                         net (fo=128, routed)         1.545    41.021    si_ad_change_buffer[799]_i_598_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I1_O)        0.124    41.145 r  si_ad_change_buffer[799]_i_259/O
                         net (fo=3, routed)           1.458    42.603    si_ad_change_buffer[799]_i_259_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I5_O)        0.124    42.727 r  si_ad_change_buffer[672]_i_22/O
                         net (fo=4, routed)           0.970    43.697    si_ad_change_buffer[672]_i_22_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I5_O)        0.124    43.821 r  si_ad_change_buffer[624]_i_15/O
                         net (fo=4, routed)           1.817    45.637    si_ad_change_buffer[624]_i_15_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124    45.761 r  si_ad_change_buffer[624]_i_13/O
                         net (fo=2, routed)           1.689    47.450    si_ad_change_buffer[624]_i_13_n_0
    SLICE_X104Y103       LUT3 (Prop_lut3_I0_O)        0.124    47.574 r  si_ad_change_buffer[624]_i_10/O
                         net (fo=2, routed)           1.002    48.576    si_ad_change_buffer[624]_i_10_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I1_O)        0.124    48.700 f  si_ad_change_buffer[623]_i_4/O
                         net (fo=1, routed)           0.568    49.268    si_ad_change_buffer[623]_i_4_n_0
    SLICE_X111Y102       LUT4 (Prop_lut4_I2_O)        0.124    49.392 r  si_ad_change_buffer[623]_i_1/O
                         net (fo=1, routed)           0.000    49.392    si_ad_change_buffer[623]_i_1_n_0
    SLICE_X111Y102       FDRE                                         r  si_ad_change_buffer_reg[623]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.565    22.755    clk_out1
    SLICE_X111Y102       FDRE                                         r  si_ad_change_buffer_reg[623]/C
                         clock pessimism             -0.507    22.247    
                         clock uncertainty           -0.167    22.080    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)        0.031    22.111    si_ad_change_buffer_reg[623]
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                         -49.392    
  -------------------------------------------------------------------
                         slack                                -27.280    

Slack (VIOLATED) :        -27.265ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[360]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        51.984ns  (logic 19.989ns (38.453%)  route 31.995ns (61.547%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 22.905 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.952    41.551    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I2_O)        0.124    41.675 r  si_ad_change_buffer[362]_i_24/O
                         net (fo=4, routed)           1.553    43.229    si_ad_change_buffer[362]_i_24_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124    43.353 r  si_ad_change_buffer[362]_i_19/O
                         net (fo=4, routed)           1.237    44.590    si_ad_change_buffer[362]_i_19_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.124    44.714 r  si_ad_change_buffer[362]_i_15/O
                         net (fo=4, routed)           2.453    47.167    si_ad_change_buffer[362]_i_15_n_0
    SLICE_X95Y58         LUT6 (Prop_lut6_I3_O)        0.124    47.291 r  si_ad_change_buffer[360]_i_12/O
                         net (fo=2, routed)           0.772    48.063    si_ad_change_buffer[360]_i_12_n_0
    SLICE_X101Y53        LUT4 (Prop_lut4_I2_O)        0.124    48.187 r  si_ad_change_buffer[360]_i_9/O
                         net (fo=1, routed)           0.526    48.714    si_ad_change_buffer[360]_i_9_n_0
    SLICE_X98Y58         LUT6 (Prop_lut6_I5_O)        0.124    48.838 r  si_ad_change_buffer[360]_i_4/O
                         net (fo=1, routed)           0.620    49.457    si_ad_change_buffer[360]_i_4_n_0
    SLICE_X98Y56         LUT5 (Prop_lut5_I4_O)        0.124    49.581 r  si_ad_change_buffer[360]_i_1/O
                         net (fo=1, routed)           0.000    49.581    si_ad_change_buffer[360]_i_1_n_0
    SLICE_X98Y56         FDRE                                         r  si_ad_change_buffer_reg[360]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.716    22.905    clk_out1
    SLICE_X98Y56         FDRE                                         r  si_ad_change_buffer_reg[360]/C
                         clock pessimism             -0.499    22.406    
                         clock uncertainty           -0.167    22.239    
    SLICE_X98Y56         FDRE (Setup_fdre_C_D)        0.077    22.316    si_ad_change_buffer_reg[360]
  -------------------------------------------------------------------
                         required time                         22.316    
                         arrival time                         -49.581    
  -------------------------------------------------------------------
                         slack                                -27.265    

Slack (VIOLATED) :        -27.263ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        51.944ns  (logic 19.989ns (38.482%)  route 31.955ns (61.518%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=8 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 22.915 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.817    41.416    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124    41.540 r  si_ad_change_buffer[386]_i_32/O
                         net (fo=4, routed)           0.575    42.115    si_ad_change_buffer[386]_i_32_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I0_O)        0.124    42.239 r  si_ad_change_buffer[434]_i_18/O
                         net (fo=2, routed)           1.559    43.798    si_ad_change_buffer[434]_i_18_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I3_O)        0.124    43.922 r  si_ad_change_buffer[418]_i_20/O
                         net (fo=4, routed)           1.742    45.664    si_ad_change_buffer[418]_i_20_n_0
    SLICE_X83Y79         LUT6 (Prop_lut6_I0_O)        0.124    45.788 r  si_ad_change_buffer[418]_i_16/O
                         net (fo=2, routed)           1.507    47.295    si_ad_change_buffer[418]_i_16_n_0
    SLICE_X100Y70        LUT3 (Prop_lut3_I2_O)        0.124    47.419 r  si_ad_change_buffer[416]_i_9/O
                         net (fo=2, routed)           1.296    48.715    si_ad_change_buffer[416]_i_9_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I2_O)        0.124    48.839 r  si_ad_change_buffer[415]_i_4/O
                         net (fo=1, routed)           0.579    49.418    si_ad_change_buffer[415]_i_4_n_0
    SLICE_X114Y63        LUT5 (Prop_lut5_I4_O)        0.124    49.542 r  si_ad_change_buffer[415]_i_1/O
                         net (fo=1, routed)           0.000    49.542    si_ad_change_buffer[415]_i_1_n_0
    SLICE_X114Y63        FDRE                                         r  si_ad_change_buffer_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.726    22.915    clk_out1
    SLICE_X114Y63        FDRE                                         r  si_ad_change_buffer_reg[415]/C
                         clock pessimism             -0.499    22.416    
                         clock uncertainty           -0.167    22.249    
    SLICE_X114Y63        FDRE (Setup_fdre_C_D)        0.029    22.278    si_ad_change_buffer_reg[415]
  -------------------------------------------------------------------
                         required time                         22.278    
                         arrival time                         -49.542    
  -------------------------------------------------------------------
                         slack                                -27.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rxByteUart0/si_uart_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/uart_integer_pwm_speed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.994%)  route 0.140ns (46.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.625    -0.623    rxByteUart0/clk_out1
    SLICE_X16Y105        FDRE                                         r  rxByteUart0/si_uart_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  rxByteUart0/si_uart_byte_reg[7]/Q
                         net (fo=10, routed)          0.140    -0.319    rxByteUart0/Q[7]
    SLICE_X16Y104        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.898    -0.395    rxByteUart0/clk_out1
    SLICE_X16Y104        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[7]/C
                         clock pessimism             -0.212    -0.607    
    SLICE_X16Y104        FDRE (Hold_fdre_C_D)         0.064    -0.543    rxByteUart0/uart_integer_pwm_speed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.680    -0.567    clk_out1
    SLICE_X41Y60         FDRE                                         r  si_ad_change_buffer_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  si_ad_change_buffer_reg[165]/Q
                         net (fo=1, routed)           0.170    -0.256    si_ad_change_buffer_reg_n_0_[165]
    SLICE_X41Y57         FDRE                                         r  mem_dina_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.957    -0.336    clk_out1
    SLICE_X41Y57         FDRE                                         r  mem_dina_reg[165]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.070    -0.480    mem_dina_reg[165]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[783]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[783]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.646    -0.601    clk_out1
    SLICE_X119Y74        FDRE                                         r  si_ad_change_buffer_reg[783]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  si_ad_change_buffer_reg[783]/Q
                         net (fo=1, routed)           0.170    -0.290    si_ad_change_buffer_reg_n_0_[783]
    SLICE_X119Y71        FDRE                                         r  mem_dina_reg[783]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.922    -0.371    clk_out1
    SLICE_X119Y71        FDRE                                         r  mem_dina_reg[783]/C
                         clock pessimism             -0.213    -0.584    
    SLICE_X119Y71        FDRE (Hold_fdre_C_D)         0.070    -0.514    mem_dina_reg[783]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.989%)  route 0.180ns (56.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X43Y107        FDRE                                         r  si_ad_calc_picture_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  si_ad_calc_picture_reg[8]/Q
                         net (fo=3, routed)           0.180    -0.342    si_ad_calc_picture[8]
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[5]/C
                         clock pessimism             -0.189    -0.626    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.059    -0.567    si_ad_value_picture_reg[5]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.434%)  route 0.184ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.586    -0.662    clk_out1
    SLICE_X43Y106        FDRE                                         r  si_ad_calc_picture_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  si_ad_calc_picture_reg[7]/Q
                         net (fo=3, routed)           0.184    -0.337    si_ad_calc_picture[7]
    SLICE_X44Y106        FDRE                                         r  si_ad_value_picture_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.857    -0.436    clk_out1
    SLICE_X44Y106        FDRE                                         r  si_ad_value_picture_reg[4]/C
                         clock pessimism             -0.189    -0.625    
    SLICE_X44Y106        FDRE (Hold_fdre_C_D)         0.063    -0.562    si_ad_value_picture_reg[4]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.355%)  route 0.170ns (54.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X45Y109        FDRE                                         r  si_ad_value_vector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  si_ad_value_vector_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.352    si_ad_value_vector[2]
    SLICE_X45Y108        FDRE                                         r  si_ad_value_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X45Y108        FDRE                                         r  si_ad_value_bit_reg[2]/C
                         clock pessimism             -0.210    -0.647    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.070    -0.577    si_ad_value_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.333%)  route 0.184ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X43Y107        FDRE                                         r  si_ad_calc_picture_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  si_ad_calc_picture_reg[11]/Q
                         net (fo=3, routed)           0.184    -0.337    si_ad_calc_picture[11]
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[8]/C
                         clock pessimism             -0.189    -0.626    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.063    -0.563    si_ad_value_picture_reg[8]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.781%)  route 0.181ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.651    -0.596    clk_out1
    SLICE_X50Y57         FDRE                                         r  si_ad_change_buffer_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  si_ad_change_buffer_reg[163]/Q
                         net (fo=1, routed)           0.181    -0.274    si_ad_change_buffer_reg_n_0_[163]
    SLICE_X48Y58         FDRE                                         r  mem_dina_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.925    -0.368    clk_out1
    SLICE_X48Y58         FDRE                                         r  mem_dina_reg[163]/C
                         clock pessimism             -0.192    -0.560    
    SLICE_X48Y58         FDRE (Hold_fdre_C_D)         0.059    -0.501    mem_dina_reg[163]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.901%)  route 0.171ns (51.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X44Y108        FDRE                                         r  si_ad_value_vector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  si_ad_value_vector_reg[0]/Q
                         net (fo=1, routed)           0.171    -0.327    si_ad_value_vector[0]
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[0]/C
                         clock pessimism             -0.189    -0.626    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.070    -0.556    si_ad_value_bit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.901%)  route 0.171ns (51.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X44Y108        FDRE                                         r  si_ad_value_vector_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  si_ad_value_vector_reg[11]/Q
                         net (fo=1, routed)           0.171    -0.327    si_ad_value_vector[11]
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[11]/C
                         clock pessimism             -0.189    -0.626    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.070    -0.556    si_ad_value_bit_reg[11]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        xadc/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y8      blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y8      blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y11     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y11     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2   pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y121    FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y97     FSM_onehot_si_state_frame_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut_1
  To Clock:  FeedbackClkOut_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         25.000      21.826     BUFR_X1Y8        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5_1
  To Clock:  PixelClkInX5_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         5.000       3.334      BUFR_X1Y9        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         5.000       3.334      BUFIO_X1Y9       rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y148  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y147  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y140  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y139  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y136  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y135  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y134  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y133  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          807  Failing Endpoints,  Worst Slack      -27.485ns,  Total Violation   -21193.544ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.485ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.162ns  (logic 19.989ns (38.321%)  route 32.173ns (61.679%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 22.917 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.620    41.220    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    41.344 r  si_ad_change_buffer[381]_i_417/O
                         net (fo=3, routed)           1.594    42.937    si_ad_change_buffer[381]_i_417_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.061 r  si_ad_change_buffer[381]_i_174/O
                         net (fo=4, routed)           1.380    44.441    si_ad_change_buffer[381]_i_174_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.565 r  si_ad_change_buffer[381]_i_49/O
                         net (fo=3, routed)           1.287    45.853    si_ad_change_buffer[381]_i_49_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I0_O)        0.124    45.977 r  si_ad_change_buffer[388]_i_14/O
                         net (fo=2, routed)           1.535    47.512    si_ad_change_buffer[388]_i_14_n_0
    SLICE_X95Y66         LUT3 (Prop_lut3_I0_O)        0.124    47.636 r  si_ad_change_buffer[388]_i_9/O
                         net (fo=2, routed)           1.340    48.976    si_ad_change_buffer[388]_i_9_n_0
    SLICE_X109Y57        LUT6 (Prop_lut6_I1_O)        0.124    49.100 f  si_ad_change_buffer[387]_i_4/O
                         net (fo=1, routed)           0.536    49.635    si_ad_change_buffer[387]_i_4_n_0
    SLICE_X111Y57        LUT4 (Prop_lut4_I2_O)        0.124    49.759 r  si_ad_change_buffer[387]_i_1/O
                         net (fo=1, routed)           0.000    49.759    si_ad_change_buffer[387]_i_1_n_0
    SLICE_X111Y57        FDRE                                         r  si_ad_change_buffer_reg[387]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.728    22.917    clk_out1
    SLICE_X111Y57        FDRE                                         r  si_ad_change_buffer_reg[387]/C
                         clock pessimism             -0.499    22.418    
                         clock uncertainty           -0.173    22.245    
    SLICE_X111Y57        FDRE (Setup_fdre_C_D)        0.029    22.274    si_ad_change_buffer_reg[387]
  -------------------------------------------------------------------
                         required time                         22.274    
                         arrival time                         -49.759    
  -------------------------------------------------------------------
                         slack                                -27.485    

Slack (VIOLATED) :        -27.472ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[388]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.152ns  (logic 19.989ns (38.328%)  route 32.163ns (61.671%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 22.917 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.620    41.220    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    41.344 r  si_ad_change_buffer[381]_i_417/O
                         net (fo=3, routed)           1.594    42.937    si_ad_change_buffer[381]_i_417_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.061 r  si_ad_change_buffer[381]_i_174/O
                         net (fo=4, routed)           1.380    44.441    si_ad_change_buffer[381]_i_174_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.565 r  si_ad_change_buffer[381]_i_49/O
                         net (fo=3, routed)           1.287    45.853    si_ad_change_buffer[381]_i_49_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I0_O)        0.124    45.977 r  si_ad_change_buffer[388]_i_14/O
                         net (fo=2, routed)           1.535    47.512    si_ad_change_buffer[388]_i_14_n_0
    SLICE_X95Y66         LUT3 (Prop_lut3_I0_O)        0.124    47.636 r  si_ad_change_buffer[388]_i_9/O
                         net (fo=2, routed)           1.222    48.858    si_ad_change_buffer[388]_i_9_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I3_O)        0.124    48.982 f  si_ad_change_buffer[388]_i_4/O
                         net (fo=1, routed)           0.643    49.626    si_ad_change_buffer[388]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I3_O)        0.124    49.750 r  si_ad_change_buffer[388]_i_1_comp/O
                         net (fo=1, routed)           0.000    49.750    si_ad_change_buffer[388]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  si_ad_change_buffer_reg[388]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.728    22.917    clk_out1
    SLICE_X110Y57        FDRE                                         r  si_ad_change_buffer_reg[388]/C
                         clock pessimism             -0.499    22.418    
                         clock uncertainty           -0.173    22.245    
    SLICE_X110Y57        FDRE (Setup_fdre_C_D)        0.032    22.277    si_ad_change_buffer_reg[388]
  -------------------------------------------------------------------
                         required time                         22.277    
                         arrival time                         -49.750    
  -------------------------------------------------------------------
                         slack                                -27.472    

Slack (VIOLATED) :        -27.398ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.073ns  (logic 19.989ns (38.386%)  route 32.084ns (61.614%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 22.913 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.153    39.280    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.582 r  si_ad_change_buffer[386]_i_60/O
                         net (fo=90, routed)          1.445    41.027    si_ad_change_buffer[386]_i_60_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.124    41.151 r  si_ad_change_buffer[381]_i_408/O
                         net (fo=3, routed)           1.147    42.298    si_ad_change_buffer[381]_i_408_n_0
    SLICE_X52Y103        LUT5 (Prop_lut5_I0_O)        0.124    42.422 r  si_ad_change_buffer[488]_i_18/O
                         net (fo=4, routed)           1.269    43.690    si_ad_change_buffer[488]_i_18_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I1_O)        0.124    43.814 r  si_ad_change_buffer[456]_i_15/O
                         net (fo=4, routed)           2.045    45.859    si_ad_change_buffer[456]_i_15_n_0
    SLICE_X91Y81         LUT6 (Prop_lut6_I5_O)        0.124    45.983 r  si_ad_change_buffer[444]_i_14/O
                         net (fo=2, routed)           1.574    47.557    si_ad_change_buffer[444]_i_14_n_0
    SLICE_X103Y74        LUT3 (Prop_lut3_I2_O)        0.124    47.681 r  si_ad_change_buffer[442]_i_10/O
                         net (fo=2, routed)           1.460    49.140    si_ad_change_buffer[442]_i_10_n_0
    SLICE_X113Y66        LUT6 (Prop_lut6_I2_O)        0.124    49.264 r  si_ad_change_buffer[441]_i_4/O
                         net (fo=1, routed)           0.282    49.547    si_ad_change_buffer[441]_i_4_n_0
    SLICE_X115Y66        LUT5 (Prop_lut5_I4_O)        0.124    49.671 r  si_ad_change_buffer[441]_i_1/O
                         net (fo=1, routed)           0.000    49.671    si_ad_change_buffer[441]_i_1_n_0
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.724    22.913    clk_out1
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[441]/C
                         clock pessimism             -0.499    22.414    
                         clock uncertainty           -0.173    22.241    
    SLICE_X115Y66        FDRE (Setup_fdre_C_D)        0.031    22.272    si_ad_change_buffer_reg[441]
  -------------------------------------------------------------------
                         required time                         22.272    
                         arrival time                         -49.671    
  -------------------------------------------------------------------
                         slack                                -27.398    

Slack (VIOLATED) :        -27.361ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.033ns  (logic 19.989ns (38.416%)  route 32.044ns (61.584%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 22.913 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.153    39.280    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.582 r  si_ad_change_buffer[386]_i_60/O
                         net (fo=90, routed)          1.445    41.027    si_ad_change_buffer[386]_i_60_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.124    41.151 r  si_ad_change_buffer[381]_i_408/O
                         net (fo=3, routed)           1.147    42.298    si_ad_change_buffer[381]_i_408_n_0
    SLICE_X52Y103        LUT5 (Prop_lut5_I0_O)        0.124    42.422 r  si_ad_change_buffer[488]_i_18/O
                         net (fo=4, routed)           1.269    43.690    si_ad_change_buffer[488]_i_18_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I1_O)        0.124    43.814 r  si_ad_change_buffer[456]_i_15/O
                         net (fo=4, routed)           2.045    45.859    si_ad_change_buffer[456]_i_15_n_0
    SLICE_X91Y81         LUT6 (Prop_lut6_I5_O)        0.124    45.983 r  si_ad_change_buffer[444]_i_14/O
                         net (fo=2, routed)           1.574    47.557    si_ad_change_buffer[444]_i_14_n_0
    SLICE_X103Y74        LUT3 (Prop_lut3_I2_O)        0.124    47.681 r  si_ad_change_buffer[442]_i_10/O
                         net (fo=2, routed)           1.194    48.875    si_ad_change_buffer[442]_i_10_n_0
    SLICE_X114Y68        LUT6 (Prop_lut6_I3_O)        0.124    48.999 f  si_ad_change_buffer[442]_i_4/O
                         net (fo=1, routed)           0.508    49.507    si_ad_change_buffer[442]_i_4_n_0
    SLICE_X115Y66        LUT4 (Prop_lut4_I2_O)        0.124    49.631 r  si_ad_change_buffer[442]_i_1/O
                         net (fo=1, routed)           0.000    49.631    si_ad_change_buffer[442]_i_1_n_0
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.724    22.913    clk_out1
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[442]/C
                         clock pessimism             -0.499    22.414    
                         clock uncertainty           -0.173    22.241    
    SLICE_X115Y66        FDRE (Setup_fdre_C_D)        0.029    22.270    si_ad_change_buffer_reg[442]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -49.631    
  -------------------------------------------------------------------
                         slack                                -27.361    

Slack (VIOLATED) :        -27.345ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[652]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.027ns  (logic 19.989ns (38.420%)  route 32.038ns (61.580%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 22.922 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.047    39.173    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.302    39.475 r  si_ad_change_buffer[799]_i_598/O
                         net (fo=128, routed)         1.633    41.108    si_ad_change_buffer[799]_i_598_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.124    41.232 r  si_ad_change_buffer[799]_i_292/O
                         net (fo=3, routed)           1.458    42.691    si_ad_change_buffer[799]_i_292_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.124    42.815 r  si_ad_change_buffer[676]_i_26/O
                         net (fo=4, routed)           1.482    44.297    si_ad_change_buffer[676]_i_26_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    44.421 r  si_ad_change_buffer[660]_i_14/O
                         net (fo=4, routed)           1.297    45.718    si_ad_change_buffer[660]_i_14_n_0
    SLICE_X69Y103        LUT6 (Prop_lut6_I1_O)        0.124    45.842 r  si_ad_change_buffer[652]_i_17/O
                         net (fo=2, routed)           1.350    47.192    si_ad_change_buffer[652]_i_17_n_0
    SLICE_X94Y101        LUT3 (Prop_lut3_I0_O)        0.124    47.316 r  si_ad_change_buffer[652]_i_10/O
                         net (fo=2, routed)           1.516    48.832    si_ad_change_buffer[652]_i_10_n_0
    SLICE_X117Y97        LUT6 (Prop_lut6_I3_O)        0.124    48.956 f  si_ad_change_buffer[652]_i_4/O
                         net (fo=1, routed)           0.545    49.501    si_ad_change_buffer[652]_i_4_n_0
    SLICE_X119Y97        LUT4 (Prop_lut4_I2_O)        0.124    49.625 r  si_ad_change_buffer[652]_i_1/O
                         net (fo=1, routed)           0.000    49.625    si_ad_change_buffer[652]_i_1_n_0
    SLICE_X119Y97        FDRE                                         r  si_ad_change_buffer_reg[652]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.733    22.922    clk_out1
    SLICE_X119Y97        FDRE                                         r  si_ad_change_buffer_reg[652]/C
                         clock pessimism             -0.499    22.423    
                         clock uncertainty           -0.173    22.250    
    SLICE_X119Y97        FDRE (Setup_fdre_C_D)        0.029    22.279    si_ad_change_buffer_reg[652]
  -------------------------------------------------------------------
                         required time                         22.279    
                         arrival time                         -49.625    
  -------------------------------------------------------------------
                         slack                                -27.345    

Slack (VIOLATED) :        -27.339ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.153ns  (logic 20.237ns (38.803%)  route 31.916ns (61.197%))
  Logic Levels:           54  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.278    38.405    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X79Y77         LUT6 (Prop_lut6_I5_O)        0.302    38.707 r  si_ad_change_buffer[799]_i_231/O
                         net (fo=64, routed)          1.345    40.052    si_ad_change_buffer[799]_i_231_n_0
    SLICE_X82Y67         LUT5 (Prop_lut5_I2_O)        0.124    40.176 r  si_ad_change_buffer[788]_i_22/O
                         net (fo=128, routed)         1.548    41.725    si_ad_change_buffer[788]_i_22_n_0
    SLICE_X80Y56         LUT5 (Prop_lut5_I1_O)        0.124    41.849 r  si_ad_change_buffer[221]_i_232/O
                         net (fo=4, routed)           1.169    43.018    si_ad_change_buffer[221]_i_232_n_0
    SLICE_X79Y59         LUT6 (Prop_lut6_I3_O)        0.124    43.142 r  si_ad_change_buffer[100]_i_38/O
                         net (fo=4, routed)           0.926    44.068    si_ad_change_buffer[100]_i_38_n_0
    SLICE_X74Y62         LUT6 (Prop_lut6_I1_O)        0.124    44.192 r  si_ad_change_buffer[84]_i_20/O
                         net (fo=4, routed)           1.456    45.648    si_ad_change_buffer[84]_i_20_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    45.772 r  si_ad_change_buffer[80]_i_16/O
                         net (fo=4, routed)           1.516    47.287    si_ad_change_buffer[80]_i_16_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    47.411 r  si_ad_change_buffer[77]_i_15/O
                         net (fo=1, routed)           0.897    48.308    ROTATE_LEFT02_in[77]
    SLICE_X40Y69         LUT6 (Prop_lut6_I5_O)        0.124    48.432 r  si_ad_change_buffer[77]_i_9/O
                         net (fo=1, routed)           0.434    48.866    si_ad_change_buffer[77]_i_9_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.124    48.990 r  si_ad_change_buffer[77]_i_4/O
                         net (fo=1, routed)           0.637    49.627    si_ad_change_buffer[77]_i_4_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I4_O)        0.124    49.751 r  si_ad_change_buffer[77]_i_1/O
                         net (fo=1, routed)           0.000    49.751    si_ad_change_buffer[77]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  si_ad_change_buffer_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.792    22.981    clk_out1
    SLICE_X37Y70         FDRE                                         r  si_ad_change_buffer_reg[77]/C
                         clock pessimism             -0.427    22.554    
                         clock uncertainty           -0.173    22.381    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.031    22.412    si_ad_change_buffer_reg[77]
  -------------------------------------------------------------------
                         required time                         22.412    
                         arrival time                         -49.751    
  -------------------------------------------------------------------
                         slack                                -27.339    

Slack (VIOLATED) :        -27.303ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[386]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.028ns  (logic 19.989ns (38.420%)  route 32.039ns (61.580%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 22.917 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.620    41.220    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    41.344 r  si_ad_change_buffer[381]_i_417/O
                         net (fo=3, routed)           1.594    42.937    si_ad_change_buffer[381]_i_417_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.061 r  si_ad_change_buffer[381]_i_174/O
                         net (fo=4, routed)           1.380    44.441    si_ad_change_buffer[381]_i_174_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.565 r  si_ad_change_buffer[381]_i_49/O
                         net (fo=3, routed)           1.287    45.853    si_ad_change_buffer[381]_i_49_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I0_O)        0.124    45.977 r  si_ad_change_buffer[388]_i_14/O
                         net (fo=2, routed)           1.410    47.386    si_ad_change_buffer[388]_i_14_n_0
    SLICE_X95Y67         LUT5 (Prop_lut5_I4_O)        0.124    47.510 r  si_ad_change_buffer[386]_i_9/O
                         net (fo=2, routed)           1.232    48.742    si_ad_change_buffer[386]_i_9_n_0
    SLICE_X106Y59        LUT6 (Prop_lut6_I3_O)        0.124    48.866 f  si_ad_change_buffer[386]_i_4/O
                         net (fo=1, routed)           0.636    49.502    si_ad_change_buffer[386]_i_4_n_0
    SLICE_X108Y57        LUT6 (Prop_lut6_I3_O)        0.124    49.626 r  si_ad_change_buffer[386]_i_1_comp/O
                         net (fo=1, routed)           0.000    49.626    si_ad_change_buffer[386]_i_1_n_0
    SLICE_X108Y57        FDRE                                         r  si_ad_change_buffer_reg[386]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.728    22.917    clk_out1
    SLICE_X108Y57        FDRE                                         r  si_ad_change_buffer_reg[386]/C
                         clock pessimism             -0.499    22.418    
                         clock uncertainty           -0.173    22.245    
    SLICE_X108Y57        FDRE (Setup_fdre_C_D)        0.077    22.322    si_ad_change_buffer_reg[386]
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -49.626    
  -------------------------------------------------------------------
                         slack                                -27.303    

Slack (VIOLATED) :        -27.286ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[623]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        51.794ns  (logic 19.989ns (38.593%)  route 31.805ns (61.407%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.047    39.173    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.302    39.475 r  si_ad_change_buffer[799]_i_598/O
                         net (fo=128, routed)         1.545    41.021    si_ad_change_buffer[799]_i_598_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I1_O)        0.124    41.145 r  si_ad_change_buffer[799]_i_259/O
                         net (fo=3, routed)           1.458    42.603    si_ad_change_buffer[799]_i_259_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I5_O)        0.124    42.727 r  si_ad_change_buffer[672]_i_22/O
                         net (fo=4, routed)           0.970    43.697    si_ad_change_buffer[672]_i_22_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I5_O)        0.124    43.821 r  si_ad_change_buffer[624]_i_15/O
                         net (fo=4, routed)           1.817    45.637    si_ad_change_buffer[624]_i_15_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124    45.761 r  si_ad_change_buffer[624]_i_13/O
                         net (fo=2, routed)           1.689    47.450    si_ad_change_buffer[624]_i_13_n_0
    SLICE_X104Y103       LUT3 (Prop_lut3_I0_O)        0.124    47.574 r  si_ad_change_buffer[624]_i_10/O
                         net (fo=2, routed)           1.002    48.576    si_ad_change_buffer[624]_i_10_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I1_O)        0.124    48.700 f  si_ad_change_buffer[623]_i_4/O
                         net (fo=1, routed)           0.568    49.268    si_ad_change_buffer[623]_i_4_n_0
    SLICE_X111Y102       LUT4 (Prop_lut4_I2_O)        0.124    49.392 r  si_ad_change_buffer[623]_i_1/O
                         net (fo=1, routed)           0.000    49.392    si_ad_change_buffer[623]_i_1_n_0
    SLICE_X111Y102       FDRE                                         r  si_ad_change_buffer_reg[623]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.565    22.755    clk_out1
    SLICE_X111Y102       FDRE                                         r  si_ad_change_buffer_reg[623]/C
                         clock pessimism             -0.507    22.247    
                         clock uncertainty           -0.173    22.074    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)        0.031    22.105    si_ad_change_buffer_reg[623]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                         -49.392    
  -------------------------------------------------------------------
                         slack                                -27.286    

Slack (VIOLATED) :        -27.271ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[360]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        51.984ns  (logic 19.989ns (38.453%)  route 31.995ns (61.547%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 22.905 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.952    41.551    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I2_O)        0.124    41.675 r  si_ad_change_buffer[362]_i_24/O
                         net (fo=4, routed)           1.553    43.229    si_ad_change_buffer[362]_i_24_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124    43.353 r  si_ad_change_buffer[362]_i_19/O
                         net (fo=4, routed)           1.237    44.590    si_ad_change_buffer[362]_i_19_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.124    44.714 r  si_ad_change_buffer[362]_i_15/O
                         net (fo=4, routed)           2.453    47.167    si_ad_change_buffer[362]_i_15_n_0
    SLICE_X95Y58         LUT6 (Prop_lut6_I3_O)        0.124    47.291 r  si_ad_change_buffer[360]_i_12/O
                         net (fo=2, routed)           0.772    48.063    si_ad_change_buffer[360]_i_12_n_0
    SLICE_X101Y53        LUT4 (Prop_lut4_I2_O)        0.124    48.187 r  si_ad_change_buffer[360]_i_9/O
                         net (fo=1, routed)           0.526    48.714    si_ad_change_buffer[360]_i_9_n_0
    SLICE_X98Y58         LUT6 (Prop_lut6_I5_O)        0.124    48.838 r  si_ad_change_buffer[360]_i_4/O
                         net (fo=1, routed)           0.620    49.457    si_ad_change_buffer[360]_i_4_n_0
    SLICE_X98Y56         LUT5 (Prop_lut5_I4_O)        0.124    49.581 r  si_ad_change_buffer[360]_i_1/O
                         net (fo=1, routed)           0.000    49.581    si_ad_change_buffer[360]_i_1_n_0
    SLICE_X98Y56         FDRE                                         r  si_ad_change_buffer_reg[360]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.716    22.905    clk_out1
    SLICE_X98Y56         FDRE                                         r  si_ad_change_buffer_reg[360]/C
                         clock pessimism             -0.499    22.406    
                         clock uncertainty           -0.173    22.233    
    SLICE_X98Y56         FDRE (Setup_fdre_C_D)        0.077    22.310    si_ad_change_buffer_reg[360]
  -------------------------------------------------------------------
                         required time                         22.310    
                         arrival time                         -49.581    
  -------------------------------------------------------------------
                         slack                                -27.271    

Slack (VIOLATED) :        -27.270ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        51.944ns  (logic 19.989ns (38.482%)  route 31.955ns (61.518%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=8 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 22.915 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.817    41.416    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124    41.540 r  si_ad_change_buffer[386]_i_32/O
                         net (fo=4, routed)           0.575    42.115    si_ad_change_buffer[386]_i_32_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I0_O)        0.124    42.239 r  si_ad_change_buffer[434]_i_18/O
                         net (fo=2, routed)           1.559    43.798    si_ad_change_buffer[434]_i_18_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I3_O)        0.124    43.922 r  si_ad_change_buffer[418]_i_20/O
                         net (fo=4, routed)           1.742    45.664    si_ad_change_buffer[418]_i_20_n_0
    SLICE_X83Y79         LUT6 (Prop_lut6_I0_O)        0.124    45.788 r  si_ad_change_buffer[418]_i_16/O
                         net (fo=2, routed)           1.507    47.295    si_ad_change_buffer[418]_i_16_n_0
    SLICE_X100Y70        LUT3 (Prop_lut3_I2_O)        0.124    47.419 r  si_ad_change_buffer[416]_i_9/O
                         net (fo=2, routed)           1.296    48.715    si_ad_change_buffer[416]_i_9_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I2_O)        0.124    48.839 r  si_ad_change_buffer[415]_i_4/O
                         net (fo=1, routed)           0.579    49.418    si_ad_change_buffer[415]_i_4_n_0
    SLICE_X114Y63        LUT5 (Prop_lut5_I4_O)        0.124    49.542 r  si_ad_change_buffer[415]_i_1/O
                         net (fo=1, routed)           0.000    49.542    si_ad_change_buffer[415]_i_1_n_0
    SLICE_X114Y63        FDRE                                         r  si_ad_change_buffer_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.726    22.915    clk_out1
    SLICE_X114Y63        FDRE                                         r  si_ad_change_buffer_reg[415]/C
                         clock pessimism             -0.499    22.416    
                         clock uncertainty           -0.173    22.243    
    SLICE_X114Y63        FDRE (Setup_fdre_C_D)        0.029    22.272    si_ad_change_buffer_reg[415]
  -------------------------------------------------------------------
                         required time                         22.272    
                         arrival time                         -49.542    
  -------------------------------------------------------------------
                         slack                                -27.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rxByteUart0/si_uart_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/uart_integer_pwm_speed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.994%)  route 0.140ns (46.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.625    -0.623    rxByteUart0/clk_out1
    SLICE_X16Y105        FDRE                                         r  rxByteUart0/si_uart_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  rxByteUart0/si_uart_byte_reg[7]/Q
                         net (fo=10, routed)          0.140    -0.319    rxByteUart0/Q[7]
    SLICE_X16Y104        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.898    -0.395    rxByteUart0/clk_out1
    SLICE_X16Y104        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[7]/C
                         clock pessimism             -0.212    -0.607    
                         clock uncertainty            0.173    -0.434    
    SLICE_X16Y104        FDRE (Hold_fdre_C_D)         0.064    -0.370    rxByteUart0/uart_integer_pwm_speed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.680    -0.567    clk_out1
    SLICE_X41Y60         FDRE                                         r  si_ad_change_buffer_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  si_ad_change_buffer_reg[165]/Q
                         net (fo=1, routed)           0.170    -0.256    si_ad_change_buffer_reg_n_0_[165]
    SLICE_X41Y57         FDRE                                         r  mem_dina_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.957    -0.336    clk_out1
    SLICE_X41Y57         FDRE                                         r  mem_dina_reg[165]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.173    -0.377    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.070    -0.307    mem_dina_reg[165]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[783]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[783]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.646    -0.601    clk_out1
    SLICE_X119Y74        FDRE                                         r  si_ad_change_buffer_reg[783]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  si_ad_change_buffer_reg[783]/Q
                         net (fo=1, routed)           0.170    -0.290    si_ad_change_buffer_reg_n_0_[783]
    SLICE_X119Y71        FDRE                                         r  mem_dina_reg[783]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.922    -0.371    clk_out1
    SLICE_X119Y71        FDRE                                         r  mem_dina_reg[783]/C
                         clock pessimism             -0.213    -0.584    
                         clock uncertainty            0.173    -0.411    
    SLICE_X119Y71        FDRE (Hold_fdre_C_D)         0.070    -0.341    mem_dina_reg[783]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.989%)  route 0.180ns (56.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X43Y107        FDRE                                         r  si_ad_calc_picture_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  si_ad_calc_picture_reg[8]/Q
                         net (fo=3, routed)           0.180    -0.342    si_ad_calc_picture[8]
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[5]/C
                         clock pessimism             -0.189    -0.626    
                         clock uncertainty            0.173    -0.453    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.059    -0.394    si_ad_value_picture_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.434%)  route 0.184ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.586    -0.662    clk_out1
    SLICE_X43Y106        FDRE                                         r  si_ad_calc_picture_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  si_ad_calc_picture_reg[7]/Q
                         net (fo=3, routed)           0.184    -0.337    si_ad_calc_picture[7]
    SLICE_X44Y106        FDRE                                         r  si_ad_value_picture_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.857    -0.436    clk_out1
    SLICE_X44Y106        FDRE                                         r  si_ad_value_picture_reg[4]/C
                         clock pessimism             -0.189    -0.625    
                         clock uncertainty            0.173    -0.452    
    SLICE_X44Y106        FDRE (Hold_fdre_C_D)         0.063    -0.389    si_ad_value_picture_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.355%)  route 0.170ns (54.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X45Y109        FDRE                                         r  si_ad_value_vector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  si_ad_value_vector_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.352    si_ad_value_vector[2]
    SLICE_X45Y108        FDRE                                         r  si_ad_value_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X45Y108        FDRE                                         r  si_ad_value_bit_reg[2]/C
                         clock pessimism             -0.210    -0.647    
                         clock uncertainty            0.173    -0.474    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.070    -0.404    si_ad_value_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.333%)  route 0.184ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X43Y107        FDRE                                         r  si_ad_calc_picture_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  si_ad_calc_picture_reg[11]/Q
                         net (fo=3, routed)           0.184    -0.337    si_ad_calc_picture[11]
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[8]/C
                         clock pessimism             -0.189    -0.626    
                         clock uncertainty            0.173    -0.453    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.063    -0.390    si_ad_value_picture_reg[8]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.781%)  route 0.181ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.651    -0.596    clk_out1
    SLICE_X50Y57         FDRE                                         r  si_ad_change_buffer_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  si_ad_change_buffer_reg[163]/Q
                         net (fo=1, routed)           0.181    -0.274    si_ad_change_buffer_reg_n_0_[163]
    SLICE_X48Y58         FDRE                                         r  mem_dina_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.925    -0.368    clk_out1
    SLICE_X48Y58         FDRE                                         r  mem_dina_reg[163]/C
                         clock pessimism             -0.192    -0.560    
                         clock uncertainty            0.173    -0.387    
    SLICE_X48Y58         FDRE (Hold_fdre_C_D)         0.059    -0.328    mem_dina_reg[163]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.901%)  route 0.171ns (51.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X44Y108        FDRE                                         r  si_ad_value_vector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  si_ad_value_vector_reg[0]/Q
                         net (fo=1, routed)           0.171    -0.327    si_ad_value_vector[0]
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[0]/C
                         clock pessimism             -0.189    -0.626    
                         clock uncertainty            0.173    -0.453    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.070    -0.383    si_ad_value_bit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.901%)  route 0.171ns (51.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X44Y108        FDRE                                         r  si_ad_value_vector_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  si_ad_value_vector_reg[11]/Q
                         net (fo=1, routed)           0.171    -0.327    si_ad_value_vector[11]
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[11]/C
                         clock pessimism             -0.189    -0.626    
                         clock uncertainty            0.173    -0.453    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.070    -0.383    si_ad_value_bit_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.807ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.419ns (9.040%)  route 4.216ns (90.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.216     2.133    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                 18.807    

Slack (MET) :             18.945ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.419ns (9.318%)  route 4.078ns (90.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.078     1.995    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -1.995    
  -------------------------------------------------------------------
                         slack                                 18.945    

Slack (MET) :             19.145ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.419ns (9.759%)  route 3.874ns (90.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.874     1.792    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 19.145    

Slack (MET) :             19.283ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.419ns (10.084%)  route 3.736ns (89.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.736     1.653    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                 19.283    

Slack (MET) :             19.583ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.419ns (10.878%)  route 3.433ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.433     1.350    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                 19.583    

Slack (MET) :             19.732ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.419ns (11.314%)  route 3.284ns (88.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.284     1.202    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                 19.732    

Slack (MET) :             19.880ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.419ns (11.786%)  route 3.136ns (88.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.136     1.053    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 19.880    

Slack (MET) :             20.028ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.419ns (12.299%)  route 2.988ns (87.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.988     0.905    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 20.028    

Slack (MET) :             20.835ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.518ns (17.275%)  route 2.481ns (82.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.518    -1.981 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           2.481     0.500    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    21.335    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 20.835    

Slack (MET) :             20.964ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.518ns (18.050%)  route 2.352ns (81.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.518    -1.981 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           2.352     0.371    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    21.335    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                 20.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.148ns (16.123%)  route 0.770ns (83.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.770     0.314    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[2]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.128    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.164ns (16.831%)  route 0.810ns (83.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.810     0.371    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.164ns (16.809%)  route 0.812ns (83.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.812     0.372    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.141ns (14.417%)  route 0.837ns (85.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.837     0.374    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.378%)  route 0.840ns (85.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.840     0.377    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.378%)  route 0.840ns (85.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.840     0.377    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.148ns (15.912%)  route 0.782ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.782     0.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/Q[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.128    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.164ns (16.641%)  route 0.821ns (83.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.821     0.382    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[2]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.164ns (16.632%)  route 0.822ns (83.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.822     0.382    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[3]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.141ns (14.280%)  route 0.846ns (85.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.846     0.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.807ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.419ns (9.040%)  route 4.216ns (90.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.216     2.133    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                 18.807    

Slack (MET) :             18.946ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.419ns (9.318%)  route 4.078ns (90.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.078     1.995    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -1.995    
  -------------------------------------------------------------------
                         slack                                 18.946    

Slack (MET) :             19.145ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.419ns (9.759%)  route 3.874ns (90.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.874     1.792    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 19.145    

Slack (MET) :             19.283ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.419ns (10.084%)  route 3.736ns (89.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.736     1.653    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                 19.283    

Slack (MET) :             19.584ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.419ns (10.878%)  route 3.433ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.433     1.350    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                 19.584    

Slack (MET) :             19.732ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.419ns (11.314%)  route 3.284ns (88.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.284     1.202    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                 19.732    

Slack (MET) :             19.880ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.419ns (11.786%)  route 3.136ns (88.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.136     1.053    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 19.880    

Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.419ns (12.299%)  route 2.988ns (87.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.988     0.905    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 20.029    

Slack (MET) :             20.836ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.518ns (17.275%)  route 2.481ns (82.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.518    -1.981 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           2.481     0.500    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    21.336    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 20.836    

Slack (MET) :             20.965ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.518ns (18.050%)  route 2.352ns (81.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.518    -1.981 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           2.352     0.371    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    21.336    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                 20.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.148ns (16.123%)  route 0.770ns (83.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.770     0.314    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[2]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.164ns (16.831%)  route 0.810ns (83.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.810     0.371    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.164ns (16.809%)  route 0.812ns (83.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.812     0.372    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.141ns (14.417%)  route 0.837ns (85.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.837     0.374    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.378%)  route 0.840ns (85.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.840     0.377    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.378%)  route 0.840ns (85.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.840     0.377    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.148ns (15.912%)  route 0.782ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.782     0.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/Q[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.127    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.164ns (16.641%)  route 0.821ns (83.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.821     0.382    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[2]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.164ns (16.632%)  route 0.822ns (83.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.822     0.382    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[3]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.141ns (14.280%)  route 0.846ns (85.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.846     0.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          807  Failing Endpoints,  Worst Slack      -27.485ns,  Total Violation   -21193.544ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.485ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.162ns  (logic 19.989ns (38.321%)  route 32.173ns (61.679%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 22.917 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.620    41.220    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    41.344 r  si_ad_change_buffer[381]_i_417/O
                         net (fo=3, routed)           1.594    42.937    si_ad_change_buffer[381]_i_417_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.061 r  si_ad_change_buffer[381]_i_174/O
                         net (fo=4, routed)           1.380    44.441    si_ad_change_buffer[381]_i_174_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.565 r  si_ad_change_buffer[381]_i_49/O
                         net (fo=3, routed)           1.287    45.853    si_ad_change_buffer[381]_i_49_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I0_O)        0.124    45.977 r  si_ad_change_buffer[388]_i_14/O
                         net (fo=2, routed)           1.535    47.512    si_ad_change_buffer[388]_i_14_n_0
    SLICE_X95Y66         LUT3 (Prop_lut3_I0_O)        0.124    47.636 r  si_ad_change_buffer[388]_i_9/O
                         net (fo=2, routed)           1.340    48.976    si_ad_change_buffer[388]_i_9_n_0
    SLICE_X109Y57        LUT6 (Prop_lut6_I1_O)        0.124    49.100 f  si_ad_change_buffer[387]_i_4/O
                         net (fo=1, routed)           0.536    49.635    si_ad_change_buffer[387]_i_4_n_0
    SLICE_X111Y57        LUT4 (Prop_lut4_I2_O)        0.124    49.759 r  si_ad_change_buffer[387]_i_1/O
                         net (fo=1, routed)           0.000    49.759    si_ad_change_buffer[387]_i_1_n_0
    SLICE_X111Y57        FDRE                                         r  si_ad_change_buffer_reg[387]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.728    22.917    clk_out1
    SLICE_X111Y57        FDRE                                         r  si_ad_change_buffer_reg[387]/C
                         clock pessimism             -0.499    22.418    
                         clock uncertainty           -0.173    22.245    
    SLICE_X111Y57        FDRE (Setup_fdre_C_D)        0.029    22.274    si_ad_change_buffer_reg[387]
  -------------------------------------------------------------------
                         required time                         22.274    
                         arrival time                         -49.759    
  -------------------------------------------------------------------
                         slack                                -27.485    

Slack (VIOLATED) :        -27.472ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[388]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.152ns  (logic 19.989ns (38.328%)  route 32.163ns (61.671%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 22.917 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.620    41.220    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    41.344 r  si_ad_change_buffer[381]_i_417/O
                         net (fo=3, routed)           1.594    42.937    si_ad_change_buffer[381]_i_417_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.061 r  si_ad_change_buffer[381]_i_174/O
                         net (fo=4, routed)           1.380    44.441    si_ad_change_buffer[381]_i_174_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.565 r  si_ad_change_buffer[381]_i_49/O
                         net (fo=3, routed)           1.287    45.853    si_ad_change_buffer[381]_i_49_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I0_O)        0.124    45.977 r  si_ad_change_buffer[388]_i_14/O
                         net (fo=2, routed)           1.535    47.512    si_ad_change_buffer[388]_i_14_n_0
    SLICE_X95Y66         LUT3 (Prop_lut3_I0_O)        0.124    47.636 r  si_ad_change_buffer[388]_i_9/O
                         net (fo=2, routed)           1.222    48.858    si_ad_change_buffer[388]_i_9_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I3_O)        0.124    48.982 f  si_ad_change_buffer[388]_i_4/O
                         net (fo=1, routed)           0.643    49.626    si_ad_change_buffer[388]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I3_O)        0.124    49.750 r  si_ad_change_buffer[388]_i_1_comp/O
                         net (fo=1, routed)           0.000    49.750    si_ad_change_buffer[388]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  si_ad_change_buffer_reg[388]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.728    22.917    clk_out1
    SLICE_X110Y57        FDRE                                         r  si_ad_change_buffer_reg[388]/C
                         clock pessimism             -0.499    22.418    
                         clock uncertainty           -0.173    22.245    
    SLICE_X110Y57        FDRE (Setup_fdre_C_D)        0.032    22.277    si_ad_change_buffer_reg[388]
  -------------------------------------------------------------------
                         required time                         22.277    
                         arrival time                         -49.750    
  -------------------------------------------------------------------
                         slack                                -27.472    

Slack (VIOLATED) :        -27.398ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.073ns  (logic 19.989ns (38.386%)  route 32.084ns (61.614%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 22.913 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.153    39.280    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.582 r  si_ad_change_buffer[386]_i_60/O
                         net (fo=90, routed)          1.445    41.027    si_ad_change_buffer[386]_i_60_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.124    41.151 r  si_ad_change_buffer[381]_i_408/O
                         net (fo=3, routed)           1.147    42.298    si_ad_change_buffer[381]_i_408_n_0
    SLICE_X52Y103        LUT5 (Prop_lut5_I0_O)        0.124    42.422 r  si_ad_change_buffer[488]_i_18/O
                         net (fo=4, routed)           1.269    43.690    si_ad_change_buffer[488]_i_18_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I1_O)        0.124    43.814 r  si_ad_change_buffer[456]_i_15/O
                         net (fo=4, routed)           2.045    45.859    si_ad_change_buffer[456]_i_15_n_0
    SLICE_X91Y81         LUT6 (Prop_lut6_I5_O)        0.124    45.983 r  si_ad_change_buffer[444]_i_14/O
                         net (fo=2, routed)           1.574    47.557    si_ad_change_buffer[444]_i_14_n_0
    SLICE_X103Y74        LUT3 (Prop_lut3_I2_O)        0.124    47.681 r  si_ad_change_buffer[442]_i_10/O
                         net (fo=2, routed)           1.460    49.140    si_ad_change_buffer[442]_i_10_n_0
    SLICE_X113Y66        LUT6 (Prop_lut6_I2_O)        0.124    49.264 r  si_ad_change_buffer[441]_i_4/O
                         net (fo=1, routed)           0.282    49.547    si_ad_change_buffer[441]_i_4_n_0
    SLICE_X115Y66        LUT5 (Prop_lut5_I4_O)        0.124    49.671 r  si_ad_change_buffer[441]_i_1/O
                         net (fo=1, routed)           0.000    49.671    si_ad_change_buffer[441]_i_1_n_0
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.724    22.913    clk_out1
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[441]/C
                         clock pessimism             -0.499    22.414    
                         clock uncertainty           -0.173    22.241    
    SLICE_X115Y66        FDRE (Setup_fdre_C_D)        0.031    22.272    si_ad_change_buffer_reg[441]
  -------------------------------------------------------------------
                         required time                         22.272    
                         arrival time                         -49.671    
  -------------------------------------------------------------------
                         slack                                -27.398    

Slack (VIOLATED) :        -27.361ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.033ns  (logic 19.989ns (38.416%)  route 32.044ns (61.584%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 22.913 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.153    39.280    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.582 r  si_ad_change_buffer[386]_i_60/O
                         net (fo=90, routed)          1.445    41.027    si_ad_change_buffer[386]_i_60_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.124    41.151 r  si_ad_change_buffer[381]_i_408/O
                         net (fo=3, routed)           1.147    42.298    si_ad_change_buffer[381]_i_408_n_0
    SLICE_X52Y103        LUT5 (Prop_lut5_I0_O)        0.124    42.422 r  si_ad_change_buffer[488]_i_18/O
                         net (fo=4, routed)           1.269    43.690    si_ad_change_buffer[488]_i_18_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I1_O)        0.124    43.814 r  si_ad_change_buffer[456]_i_15/O
                         net (fo=4, routed)           2.045    45.859    si_ad_change_buffer[456]_i_15_n_0
    SLICE_X91Y81         LUT6 (Prop_lut6_I5_O)        0.124    45.983 r  si_ad_change_buffer[444]_i_14/O
                         net (fo=2, routed)           1.574    47.557    si_ad_change_buffer[444]_i_14_n_0
    SLICE_X103Y74        LUT3 (Prop_lut3_I2_O)        0.124    47.681 r  si_ad_change_buffer[442]_i_10/O
                         net (fo=2, routed)           1.194    48.875    si_ad_change_buffer[442]_i_10_n_0
    SLICE_X114Y68        LUT6 (Prop_lut6_I3_O)        0.124    48.999 f  si_ad_change_buffer[442]_i_4/O
                         net (fo=1, routed)           0.508    49.507    si_ad_change_buffer[442]_i_4_n_0
    SLICE_X115Y66        LUT4 (Prop_lut4_I2_O)        0.124    49.631 r  si_ad_change_buffer[442]_i_1/O
                         net (fo=1, routed)           0.000    49.631    si_ad_change_buffer[442]_i_1_n_0
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.724    22.913    clk_out1
    SLICE_X115Y66        FDRE                                         r  si_ad_change_buffer_reg[442]/C
                         clock pessimism             -0.499    22.414    
                         clock uncertainty           -0.173    22.241    
    SLICE_X115Y66        FDRE (Setup_fdre_C_D)        0.029    22.270    si_ad_change_buffer_reg[442]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -49.631    
  -------------------------------------------------------------------
                         slack                                -27.361    

Slack (VIOLATED) :        -27.345ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[652]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.027ns  (logic 19.989ns (38.420%)  route 32.038ns (61.580%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 22.922 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.047    39.173    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.302    39.475 r  si_ad_change_buffer[799]_i_598/O
                         net (fo=128, routed)         1.633    41.108    si_ad_change_buffer[799]_i_598_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.124    41.232 r  si_ad_change_buffer[799]_i_292/O
                         net (fo=3, routed)           1.458    42.691    si_ad_change_buffer[799]_i_292_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.124    42.815 r  si_ad_change_buffer[676]_i_26/O
                         net (fo=4, routed)           1.482    44.297    si_ad_change_buffer[676]_i_26_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    44.421 r  si_ad_change_buffer[660]_i_14/O
                         net (fo=4, routed)           1.297    45.718    si_ad_change_buffer[660]_i_14_n_0
    SLICE_X69Y103        LUT6 (Prop_lut6_I1_O)        0.124    45.842 r  si_ad_change_buffer[652]_i_17/O
                         net (fo=2, routed)           1.350    47.192    si_ad_change_buffer[652]_i_17_n_0
    SLICE_X94Y101        LUT3 (Prop_lut3_I0_O)        0.124    47.316 r  si_ad_change_buffer[652]_i_10/O
                         net (fo=2, routed)           1.516    48.832    si_ad_change_buffer[652]_i_10_n_0
    SLICE_X117Y97        LUT6 (Prop_lut6_I3_O)        0.124    48.956 f  si_ad_change_buffer[652]_i_4/O
                         net (fo=1, routed)           0.545    49.501    si_ad_change_buffer[652]_i_4_n_0
    SLICE_X119Y97        LUT4 (Prop_lut4_I2_O)        0.124    49.625 r  si_ad_change_buffer[652]_i_1/O
                         net (fo=1, routed)           0.000    49.625    si_ad_change_buffer[652]_i_1_n_0
    SLICE_X119Y97        FDRE                                         r  si_ad_change_buffer_reg[652]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.733    22.922    clk_out1
    SLICE_X119Y97        FDRE                                         r  si_ad_change_buffer_reg[652]/C
                         clock pessimism             -0.499    22.423    
                         clock uncertainty           -0.173    22.250    
    SLICE_X119Y97        FDRE (Setup_fdre_C_D)        0.029    22.279    si_ad_change_buffer_reg[652]
  -------------------------------------------------------------------
                         required time                         22.279    
                         arrival time                         -49.625    
  -------------------------------------------------------------------
                         slack                                -27.345    

Slack (VIOLATED) :        -27.339ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.153ns  (logic 20.237ns (38.803%)  route 31.916ns (61.197%))
  Logic Levels:           54  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 22.981 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.278    38.405    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X79Y77         LUT6 (Prop_lut6_I5_O)        0.302    38.707 r  si_ad_change_buffer[799]_i_231/O
                         net (fo=64, routed)          1.345    40.052    si_ad_change_buffer[799]_i_231_n_0
    SLICE_X82Y67         LUT5 (Prop_lut5_I2_O)        0.124    40.176 r  si_ad_change_buffer[788]_i_22/O
                         net (fo=128, routed)         1.548    41.725    si_ad_change_buffer[788]_i_22_n_0
    SLICE_X80Y56         LUT5 (Prop_lut5_I1_O)        0.124    41.849 r  si_ad_change_buffer[221]_i_232/O
                         net (fo=4, routed)           1.169    43.018    si_ad_change_buffer[221]_i_232_n_0
    SLICE_X79Y59         LUT6 (Prop_lut6_I3_O)        0.124    43.142 r  si_ad_change_buffer[100]_i_38/O
                         net (fo=4, routed)           0.926    44.068    si_ad_change_buffer[100]_i_38_n_0
    SLICE_X74Y62         LUT6 (Prop_lut6_I1_O)        0.124    44.192 r  si_ad_change_buffer[84]_i_20/O
                         net (fo=4, routed)           1.456    45.648    si_ad_change_buffer[84]_i_20_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    45.772 r  si_ad_change_buffer[80]_i_16/O
                         net (fo=4, routed)           1.516    47.287    si_ad_change_buffer[80]_i_16_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    47.411 r  si_ad_change_buffer[77]_i_15/O
                         net (fo=1, routed)           0.897    48.308    ROTATE_LEFT02_in[77]
    SLICE_X40Y69         LUT6 (Prop_lut6_I5_O)        0.124    48.432 r  si_ad_change_buffer[77]_i_9/O
                         net (fo=1, routed)           0.434    48.866    si_ad_change_buffer[77]_i_9_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.124    48.990 r  si_ad_change_buffer[77]_i_4/O
                         net (fo=1, routed)           0.637    49.627    si_ad_change_buffer[77]_i_4_n_0
    SLICE_X37Y70         LUT5 (Prop_lut5_I4_O)        0.124    49.751 r  si_ad_change_buffer[77]_i_1/O
                         net (fo=1, routed)           0.000    49.751    si_ad_change_buffer[77]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  si_ad_change_buffer_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.792    22.981    clk_out1
    SLICE_X37Y70         FDRE                                         r  si_ad_change_buffer_reg[77]/C
                         clock pessimism             -0.427    22.554    
                         clock uncertainty           -0.173    22.381    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.031    22.412    si_ad_change_buffer_reg[77]
  -------------------------------------------------------------------
                         required time                         22.412    
                         arrival time                         -49.751    
  -------------------------------------------------------------------
                         slack                                -27.339    

Slack (VIOLATED) :        -27.303ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[386]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.028ns  (logic 19.989ns (38.420%)  route 32.039ns (61.580%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 22.917 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.620    41.220    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    41.344 r  si_ad_change_buffer[381]_i_417/O
                         net (fo=3, routed)           1.594    42.937    si_ad_change_buffer[381]_i_417_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.061 r  si_ad_change_buffer[381]_i_174/O
                         net (fo=4, routed)           1.380    44.441    si_ad_change_buffer[381]_i_174_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.124    44.565 r  si_ad_change_buffer[381]_i_49/O
                         net (fo=3, routed)           1.287    45.853    si_ad_change_buffer[381]_i_49_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I0_O)        0.124    45.977 r  si_ad_change_buffer[388]_i_14/O
                         net (fo=2, routed)           1.410    47.386    si_ad_change_buffer[388]_i_14_n_0
    SLICE_X95Y67         LUT5 (Prop_lut5_I4_O)        0.124    47.510 r  si_ad_change_buffer[386]_i_9/O
                         net (fo=2, routed)           1.232    48.742    si_ad_change_buffer[386]_i_9_n_0
    SLICE_X106Y59        LUT6 (Prop_lut6_I3_O)        0.124    48.866 f  si_ad_change_buffer[386]_i_4/O
                         net (fo=1, routed)           0.636    49.502    si_ad_change_buffer[386]_i_4_n_0
    SLICE_X108Y57        LUT6 (Prop_lut6_I3_O)        0.124    49.626 r  si_ad_change_buffer[386]_i_1_comp/O
                         net (fo=1, routed)           0.000    49.626    si_ad_change_buffer[386]_i_1_n_0
    SLICE_X108Y57        FDRE                                         r  si_ad_change_buffer_reg[386]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.728    22.917    clk_out1
    SLICE_X108Y57        FDRE                                         r  si_ad_change_buffer_reg[386]/C
                         clock pessimism             -0.499    22.418    
                         clock uncertainty           -0.173    22.245    
    SLICE_X108Y57        FDRE (Setup_fdre_C_D)        0.077    22.322    si_ad_change_buffer_reg[386]
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -49.626    
  -------------------------------------------------------------------
                         slack                                -27.303    

Slack (VIOLATED) :        -27.286ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[623]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        51.794ns  (logic 19.989ns (38.593%)  route 31.805ns (61.407%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.047    39.173    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.302    39.475 r  si_ad_change_buffer[799]_i_598/O
                         net (fo=128, routed)         1.545    41.021    si_ad_change_buffer[799]_i_598_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I1_O)        0.124    41.145 r  si_ad_change_buffer[799]_i_259/O
                         net (fo=3, routed)           1.458    42.603    si_ad_change_buffer[799]_i_259_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I5_O)        0.124    42.727 r  si_ad_change_buffer[672]_i_22/O
                         net (fo=4, routed)           0.970    43.697    si_ad_change_buffer[672]_i_22_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I5_O)        0.124    43.821 r  si_ad_change_buffer[624]_i_15/O
                         net (fo=4, routed)           1.817    45.637    si_ad_change_buffer[624]_i_15_n_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I0_O)        0.124    45.761 r  si_ad_change_buffer[624]_i_13/O
                         net (fo=2, routed)           1.689    47.450    si_ad_change_buffer[624]_i_13_n_0
    SLICE_X104Y103       LUT3 (Prop_lut3_I0_O)        0.124    47.574 r  si_ad_change_buffer[624]_i_10/O
                         net (fo=2, routed)           1.002    48.576    si_ad_change_buffer[624]_i_10_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I1_O)        0.124    48.700 f  si_ad_change_buffer[623]_i_4/O
                         net (fo=1, routed)           0.568    49.268    si_ad_change_buffer[623]_i_4_n_0
    SLICE_X111Y102       LUT4 (Prop_lut4_I2_O)        0.124    49.392 r  si_ad_change_buffer[623]_i_1/O
                         net (fo=1, routed)           0.000    49.392    si_ad_change_buffer[623]_i_1_n_0
    SLICE_X111Y102       FDRE                                         r  si_ad_change_buffer_reg[623]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.565    22.755    clk_out1
    SLICE_X111Y102       FDRE                                         r  si_ad_change_buffer_reg[623]/C
                         clock pessimism             -0.507    22.247    
                         clock uncertainty           -0.173    22.074    
    SLICE_X111Y102       FDRE (Setup_fdre_C_D)        0.031    22.105    si_ad_change_buffer_reg[623]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                         -49.392    
  -------------------------------------------------------------------
                         slack                                -27.286    

Slack (VIOLATED) :        -27.271ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[360]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        51.984ns  (logic 19.989ns (38.453%)  route 31.995ns (61.547%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 22.905 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.952    41.551    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I2_O)        0.124    41.675 r  si_ad_change_buffer[362]_i_24/O
                         net (fo=4, routed)           1.553    43.229    si_ad_change_buffer[362]_i_24_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124    43.353 r  si_ad_change_buffer[362]_i_19/O
                         net (fo=4, routed)           1.237    44.590    si_ad_change_buffer[362]_i_19_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.124    44.714 r  si_ad_change_buffer[362]_i_15/O
                         net (fo=4, routed)           2.453    47.167    si_ad_change_buffer[362]_i_15_n_0
    SLICE_X95Y58         LUT6 (Prop_lut6_I3_O)        0.124    47.291 r  si_ad_change_buffer[360]_i_12/O
                         net (fo=2, routed)           0.772    48.063    si_ad_change_buffer[360]_i_12_n_0
    SLICE_X101Y53        LUT4 (Prop_lut4_I2_O)        0.124    48.187 r  si_ad_change_buffer[360]_i_9/O
                         net (fo=1, routed)           0.526    48.714    si_ad_change_buffer[360]_i_9_n_0
    SLICE_X98Y58         LUT6 (Prop_lut6_I5_O)        0.124    48.838 r  si_ad_change_buffer[360]_i_4/O
                         net (fo=1, routed)           0.620    49.457    si_ad_change_buffer[360]_i_4_n_0
    SLICE_X98Y56         LUT5 (Prop_lut5_I4_O)        0.124    49.581 r  si_ad_change_buffer[360]_i_1/O
                         net (fo=1, routed)           0.000    49.581    si_ad_change_buffer[360]_i_1_n_0
    SLICE_X98Y56         FDRE                                         r  si_ad_change_buffer_reg[360]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.716    22.905    clk_out1
    SLICE_X98Y56         FDRE                                         r  si_ad_change_buffer_reg[360]/C
                         clock pessimism             -0.499    22.406    
                         clock uncertainty           -0.173    22.233    
    SLICE_X98Y56         FDRE (Setup_fdre_C_D)        0.077    22.310    si_ad_change_buffer_reg[360]
  -------------------------------------------------------------------
                         required time                         22.310    
                         arrival time                         -49.581    
  -------------------------------------------------------------------
                         slack                                -27.271    

Slack (VIOLATED) :        -27.270ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        51.944ns  (logic 19.989ns (38.482%)  route 31.955ns (61.518%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=8 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 22.915 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.924    -2.402    clk_out1
    DSP48_X2Y32          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.804 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.806    COUNT2_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.324 f  COUNT2__0/P[0]
                         net (fo=13, routed)          0.811     4.135    COUNT2__1[17]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.259 r  si_ad_change_buffer[799]_i_995/O
                         net (fo=1, routed)           0.000     4.259    si_ad_change_buffer[799]_i_995_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  si_ad_change_buffer_reg[799]_i_781/CO[3]
                         net (fo=1, routed)           0.000     4.772    si_ad_change_buffer_reg[799]_i_781_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.087 f  si_ad_change_buffer_reg[799]_i_612/O[3]
                         net (fo=12, routed)          0.667     5.754    si_ad_change_buffer_reg[799]_i_612_n_4
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.307     6.061 f  si_ad_change_buffer[799]_i_831/O
                         net (fo=21, routed)          1.106     7.167    si_ad_change_buffer[799]_i_831_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  si_ad_change_buffer[799]_i_899/O
                         net (fo=2, routed)           0.959     8.250    si_ad_change_buffer[799]_i_899_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.787 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           0.590     9.377    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.302     9.679 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.753    10.433    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.837 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.837    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.076 r  si_ad_change_buffer_reg[799]_i_396/O[2]
                         net (fo=3, routed)           0.691    11.767    si_ad_change_buffer_reg[799]_i_396_n_5
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.301    12.068 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=2, routed)           0.972    13.040    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.164 r  si_ad_change_buffer[799]_i_171/O
                         net (fo=2, routed)           0.959    14.123    si_ad_change_buffer[799]_i_171_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.247 r  si_ad_change_buffer[799]_i_175/O
                         net (fo=1, routed)           0.000    14.247    si_ad_change_buffer[799]_i_175_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.797 r  si_ad_change_buffer_reg[799]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.797    si_ad_change_buffer_reg[799]_i_79_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.131 r  si_ad_change_buffer_reg[799]_i_238/O[1]
                         net (fo=8, routed)           0.721    15.852    si_ad_change_buffer_reg[799]_i_238_n_6
    SLICE_X43Y80         LUT2 (Prop_lut2_I0_O)        0.303    16.155 r  si_ad_change_buffer[799]_i_1396/O
                         net (fo=1, routed)           0.000    16.155    si_ad_change_buffer[799]_i_1396_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.705 r  si_ad_change_buffer_reg[799]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    16.705    si_ad_change_buffer_reg[799]_i_1309_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.039 r  si_ad_change_buffer_reg[799]_i_1160/O[1]
                         net (fo=3, routed)           0.914    17.953    si_ad_change_buffer_reg[799]_i_1160_n_6
    SLICE_X44Y87         LUT4 (Prop_lut4_I0_O)        0.303    18.256 r  si_ad_change_buffer[799]_i_1302/O
                         net (fo=1, routed)           0.951    19.207    si_ad_change_buffer[799]_i_1302_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.611 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    19.611    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.728 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    19.728    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.845 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    19.845    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.962 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    19.962    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.079 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.079    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.333 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.596    20.929    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.367    21.296 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.662    21.958    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124    22.082 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.599    22.680    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.260 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.260    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    23.374    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  si_ad_change_buffer_reg[381]_i_497/CO[3]
                         net (fo=1, routed)           0.000    23.488    si_ad_change_buffer_reg[381]_i_497_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.710 r  si_ad_change_buffer_reg[799]_i_1116/O[0]
                         net (fo=2, routed)           1.005    24.715    COUNT0[13]
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.299    25.014 r  si_ad_change_buffer[799]_i_935/O
                         net (fo=22, routed)          1.315    26.329    COUNT[13]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124    26.453 r  si_ad_change_buffer[799]_i_1295/O
                         net (fo=1, routed)           0.776    27.229    si_ad_change_buffer[799]_i_1295_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.779 r  si_ad_change_buffer_reg[799]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    27.779    si_ad_change_buffer_reg[799]_i_1150_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.998 r  si_ad_change_buffer_reg[799]_i_1115/O[0]
                         net (fo=3, routed)           0.464    28.462    si_ad_change_buffer_reg[799]_i_1115_n_7
    SLICE_X38Y84         LUT3 (Prop_lut3_I2_O)        0.295    28.757 r  si_ad_change_buffer[799]_i_962/O
                         net (fo=1, routed)           0.737    29.494    si_ad_change_buffer[799]_i_962_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    30.090 r  si_ad_change_buffer_reg[799]_i_767/O[3]
                         net (fo=3, routed)           0.873    30.963    si_ad_change_buffer_reg[799]_i_767_n_4
    SLICE_X45Y84         LUT3 (Prop_lut3_I1_O)        0.306    31.269 r  si_ad_change_buffer[799]_i_577/O
                         net (fo=1, routed)           1.104    32.373    si_ad_change_buffer[799]_i_577_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.880 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    32.880    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.214 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           1.461    34.675    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X68Y84         LUT4 (Prop_lut4_I1_O)        0.303    34.978 r  si_ad_change_buffer[381]_i_513/O
                         net (fo=1, routed)           0.000    34.978    si_ad_change_buffer[381]_i_513_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.556 r  si_ad_change_buffer_reg[381]_i_498/O[2]
                         net (fo=1, routed)           1.022    36.578    si_ad_change_buffer_reg[381]_i_498_n_5
    SLICE_X79Y81         LUT6 (Prop_lut6_I0_O)        0.301    36.879 r  si_ad_change_buffer[381]_i_472/O
                         net (fo=1, routed)           0.000    36.879    si_ad_change_buffer[381]_i_472_n_0
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    37.127 f  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          2.170    39.297    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.302    39.599 f  si_ad_change_buffer[386]_i_62/O
                         net (fo=128, routed)         1.817    41.416    si_ad_change_buffer[386]_i_62_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124    41.540 r  si_ad_change_buffer[386]_i_32/O
                         net (fo=4, routed)           0.575    42.115    si_ad_change_buffer[386]_i_32_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I0_O)        0.124    42.239 r  si_ad_change_buffer[434]_i_18/O
                         net (fo=2, routed)           1.559    43.798    si_ad_change_buffer[434]_i_18_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I3_O)        0.124    43.922 r  si_ad_change_buffer[418]_i_20/O
                         net (fo=4, routed)           1.742    45.664    si_ad_change_buffer[418]_i_20_n_0
    SLICE_X83Y79         LUT6 (Prop_lut6_I0_O)        0.124    45.788 r  si_ad_change_buffer[418]_i_16/O
                         net (fo=2, routed)           1.507    47.295    si_ad_change_buffer[418]_i_16_n_0
    SLICE_X100Y70        LUT3 (Prop_lut3_I2_O)        0.124    47.419 r  si_ad_change_buffer[416]_i_9/O
                         net (fo=2, routed)           1.296    48.715    si_ad_change_buffer[416]_i_9_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I2_O)        0.124    48.839 r  si_ad_change_buffer[415]_i_4/O
                         net (fo=1, routed)           0.579    49.418    si_ad_change_buffer[415]_i_4_n_0
    SLICE_X114Y63        LUT5 (Prop_lut5_I4_O)        0.124    49.542 r  si_ad_change_buffer[415]_i_1/O
                         net (fo=1, routed)           0.000    49.542    si_ad_change_buffer[415]_i_1_n_0
    SLICE_X114Y63        FDRE                                         r  si_ad_change_buffer_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.726    22.915    clk_out1
    SLICE_X114Y63        FDRE                                         r  si_ad_change_buffer_reg[415]/C
                         clock pessimism             -0.499    22.416    
                         clock uncertainty           -0.173    22.243    
    SLICE_X114Y63        FDRE (Setup_fdre_C_D)        0.029    22.272    si_ad_change_buffer_reg[415]
  -------------------------------------------------------------------
                         required time                         22.272    
                         arrival time                         -49.542    
  -------------------------------------------------------------------
                         slack                                -27.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rxByteUart0/si_uart_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/uart_integer_pwm_speed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.994%)  route 0.140ns (46.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.625    -0.623    rxByteUart0/clk_out1
    SLICE_X16Y105        FDRE                                         r  rxByteUart0/si_uart_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  rxByteUart0/si_uart_byte_reg[7]/Q
                         net (fo=10, routed)          0.140    -0.319    rxByteUart0/Q[7]
    SLICE_X16Y104        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.898    -0.395    rxByteUart0/clk_out1
    SLICE_X16Y104        FDRE                                         r  rxByteUart0/uart_integer_pwm_speed_reg[7]/C
                         clock pessimism             -0.212    -0.607    
                         clock uncertainty            0.173    -0.434    
    SLICE_X16Y104        FDRE (Hold_fdre_C_D)         0.064    -0.370    rxByteUart0/uart_integer_pwm_speed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.680    -0.567    clk_out1
    SLICE_X41Y60         FDRE                                         r  si_ad_change_buffer_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  si_ad_change_buffer_reg[165]/Q
                         net (fo=1, routed)           0.170    -0.256    si_ad_change_buffer_reg_n_0_[165]
    SLICE_X41Y57         FDRE                                         r  mem_dina_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.957    -0.336    clk_out1
    SLICE_X41Y57         FDRE                                         r  mem_dina_reg[165]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.173    -0.377    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.070    -0.307    mem_dina_reg[165]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[783]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[783]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.646    -0.601    clk_out1
    SLICE_X119Y74        FDRE                                         r  si_ad_change_buffer_reg[783]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  si_ad_change_buffer_reg[783]/Q
                         net (fo=1, routed)           0.170    -0.290    si_ad_change_buffer_reg_n_0_[783]
    SLICE_X119Y71        FDRE                                         r  mem_dina_reg[783]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.922    -0.371    clk_out1
    SLICE_X119Y71        FDRE                                         r  mem_dina_reg[783]/C
                         clock pessimism             -0.213    -0.584    
                         clock uncertainty            0.173    -0.411    
    SLICE_X119Y71        FDRE (Hold_fdre_C_D)         0.070    -0.341    mem_dina_reg[783]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.989%)  route 0.180ns (56.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X43Y107        FDRE                                         r  si_ad_calc_picture_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  si_ad_calc_picture_reg[8]/Q
                         net (fo=3, routed)           0.180    -0.342    si_ad_calc_picture[8]
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[5]/C
                         clock pessimism             -0.189    -0.626    
                         clock uncertainty            0.173    -0.453    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.059    -0.394    si_ad_value_picture_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.434%)  route 0.184ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.586    -0.662    clk_out1
    SLICE_X43Y106        FDRE                                         r  si_ad_calc_picture_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  si_ad_calc_picture_reg[7]/Q
                         net (fo=3, routed)           0.184    -0.337    si_ad_calc_picture[7]
    SLICE_X44Y106        FDRE                                         r  si_ad_value_picture_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.857    -0.436    clk_out1
    SLICE_X44Y106        FDRE                                         r  si_ad_value_picture_reg[4]/C
                         clock pessimism             -0.189    -0.625    
                         clock uncertainty            0.173    -0.452    
    SLICE_X44Y106        FDRE (Hold_fdre_C_D)         0.063    -0.389    si_ad_value_picture_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.355%)  route 0.170ns (54.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X45Y109        FDRE                                         r  si_ad_value_vector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  si_ad_value_vector_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.352    si_ad_value_vector[2]
    SLICE_X45Y108        FDRE                                         r  si_ad_value_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X45Y108        FDRE                                         r  si_ad_value_bit_reg[2]/C
                         clock pessimism             -0.210    -0.647    
                         clock uncertainty            0.173    -0.474    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.070    -0.404    si_ad_value_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.333%)  route 0.184ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X43Y107        FDRE                                         r  si_ad_calc_picture_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  si_ad_calc_picture_reg[11]/Q
                         net (fo=3, routed)           0.184    -0.337    si_ad_calc_picture[11]
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X44Y107        FDRE                                         r  si_ad_value_picture_reg[8]/C
                         clock pessimism             -0.189    -0.626    
                         clock uncertainty            0.173    -0.453    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.063    -0.390    si_ad_value_picture_reg[8]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.781%)  route 0.181ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.651    -0.596    clk_out1
    SLICE_X50Y57         FDRE                                         r  si_ad_change_buffer_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  si_ad_change_buffer_reg[163]/Q
                         net (fo=1, routed)           0.181    -0.274    si_ad_change_buffer_reg_n_0_[163]
    SLICE_X48Y58         FDRE                                         r  mem_dina_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.925    -0.368    clk_out1
    SLICE_X48Y58         FDRE                                         r  mem_dina_reg[163]/C
                         clock pessimism             -0.192    -0.560    
                         clock uncertainty            0.173    -0.387    
    SLICE_X48Y58         FDRE (Hold_fdre_C_D)         0.059    -0.328    mem_dina_reg[163]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.901%)  route 0.171ns (51.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X44Y108        FDRE                                         r  si_ad_value_vector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  si_ad_value_vector_reg[0]/Q
                         net (fo=1, routed)           0.171    -0.327    si_ad_value_vector[0]
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[0]/C
                         clock pessimism             -0.189    -0.626    
                         clock uncertainty            0.173    -0.453    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.070    -0.383    si_ad_value_bit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.901%)  route 0.171ns (51.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.585    -0.663    clk_out1
    SLICE_X44Y108        FDRE                                         r  si_ad_value_vector_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  si_ad_value_vector_reg[11]/Q
                         net (fo=1, routed)           0.171    -0.327    si_ad_value_vector[11]
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.856    -0.437    clk_out1
    SLICE_X43Y108        FDRE                                         r  si_ad_value_bit_reg[11]/C
                         clock pessimism             -0.189    -0.626    
                         clock uncertainty            0.173    -0.453    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.070    -0.383    si_ad_value_bit_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       18.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.807ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.419ns (9.040%)  route 4.216ns (90.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.216     2.133    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                 18.807    

Slack (MET) :             18.945ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.419ns (9.318%)  route 4.078ns (90.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.078     1.995    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -1.995    
  -------------------------------------------------------------------
                         slack                                 18.945    

Slack (MET) :             19.145ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.419ns (9.759%)  route 3.874ns (90.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.874     1.792    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 19.145    

Slack (MET) :             19.283ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.419ns (10.084%)  route 3.736ns (89.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.736     1.653    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                 19.283    

Slack (MET) :             19.583ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.419ns (10.878%)  route 3.433ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.433     1.350    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                 19.583    

Slack (MET) :             19.732ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.419ns (11.314%)  route 3.284ns (88.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.284     1.202    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                 19.732    

Slack (MET) :             19.880ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.419ns (11.786%)  route 3.136ns (88.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.136     1.053    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 19.880    

Slack (MET) :             20.028ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.419ns (12.299%)  route 2.988ns (87.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.988     0.905    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 20.028    

Slack (MET) :             20.835ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.518ns (17.275%)  route 2.481ns (82.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.518    -1.981 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           2.481     0.500    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    21.335    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 20.835    

Slack (MET) :             20.964ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.518ns (18.050%)  route 2.352ns (81.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.518    -1.981 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           2.352     0.371    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    21.335    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                 20.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.148ns (16.123%)  route 0.770ns (83.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.770     0.314    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[2]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.128    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.164ns (16.831%)  route 0.810ns (83.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.810     0.371    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.164ns (16.809%)  route 0.812ns (83.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.812     0.372    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.141ns (14.417%)  route 0.837ns (85.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.837     0.374    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.378%)  route 0.840ns (85.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.840     0.377    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.378%)  route 0.840ns (85.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.840     0.377    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.148ns (15.912%)  route 0.782ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.782     0.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/Q[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.128    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.164ns (16.641%)  route 0.821ns (83.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.821     0.382    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[2]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.164ns (16.632%)  route 0.822ns (83.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.822     0.382    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[3]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.141ns (14.280%)  route 0.846ns (85.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.846     0.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       18.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.807ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.419ns (9.040%)  route 4.216ns (90.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.216     2.133    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                 18.807    

Slack (MET) :             18.946ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.419ns (9.318%)  route 4.078ns (90.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.078     1.995    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -1.995    
  -------------------------------------------------------------------
                         slack                                 18.946    

Slack (MET) :             19.145ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.419ns (9.759%)  route 3.874ns (90.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.874     1.792    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 19.145    

Slack (MET) :             19.283ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.419ns (10.084%)  route 3.736ns (89.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.736     1.653    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                 19.283    

Slack (MET) :             19.584ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.419ns (10.878%)  route 3.433ns (89.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.433     1.350    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                 19.584    

Slack (MET) :             19.732ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.419ns (11.314%)  route 3.284ns (88.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.284     1.202    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                 19.732    

Slack (MET) :             19.880ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.419ns (11.786%)  route 3.136ns (88.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.136     1.053    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 19.880    

Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.419ns (12.299%)  route 2.988ns (87.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.824    -2.502    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y133       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDPE (Prop_fdpe_C_Q)         0.419    -2.083 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.988     0.905    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 20.029    

Slack (MET) :             20.836ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.518ns (17.275%)  route 2.481ns (82.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.518    -1.981 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           2.481     0.500    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    21.336    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 20.836    

Slack (MET) :             20.965ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.518ns (18.050%)  route 2.352ns (81.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.518    -1.981 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           2.352     0.371    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    21.336    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                 20.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.148ns (16.123%)  route 0.770ns (83.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.770     0.314    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[2]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.164ns (16.831%)  route 0.810ns (83.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.810     0.371    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.164ns (16.809%)  route 0.812ns (83.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.812     0.372    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.141ns (14.417%)  route 0.837ns (85.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.837     0.374    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.378%)  route 0.840ns (85.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.840     0.377    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.378%)  route 0.840ns (85.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.840     0.377    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.148ns (15.912%)  route 0.782ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.782     0.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/Q[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.127    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.164ns (16.641%)  route 0.821ns (83.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.821     0.382    rgb2dvi/U0/DataEncoders[0].DataSerializer/Q[2]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.164ns (16.632%)  route 0.822ns (83.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.822     0.382    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[3]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.141ns (14.280%)  route 0.846ns (85.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=5, routed)           0.846     0.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/Q[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDPE (Recov_fdpe_C_PRE)     -0.530    21.767    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.767    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.213    -0.597    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.213    -0.597    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.213    -0.597    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.213    -0.597    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.213    -0.597    
    SLICE_X163Y121       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.745    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDPE (Recov_fdpe_C_PRE)     -0.530    21.767    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.767    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.213    -0.597    
                         clock uncertainty            0.173    -0.424    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.569    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.213    -0.597    
                         clock uncertainty            0.173    -0.424    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.569    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.213    -0.597    
                         clock uncertainty            0.173    -0.424    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.569    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.213    -0.597    
                         clock uncertainty            0.173    -0.424    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.569    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.213    -0.597    
                         clock uncertainty            0.173    -0.424    
    SLICE_X163Y121       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.572    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.173    22.297    
    SLICE_X163Y121       FDPE (Recov_fdpe_C_PRE)     -0.530    21.767    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.767    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.213    -0.597    
                         clock uncertainty            0.173    -0.424    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.569    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.213    -0.597    
                         clock uncertainty            0.173    -0.424    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.569    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.213    -0.597    
                         clock uncertainty            0.173    -0.424    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.569    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.213    -0.597    
                         clock uncertainty            0.173    -0.424    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.569    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.213    -0.597    
                         clock uncertainty            0.173    -0.424    
    SLICE_X163Y121       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.572    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.167    22.303    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.727    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.727    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.167    22.303    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.727    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.727    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.167    22.303    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.727    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.727    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.167    22.303    
    SLICE_X163Y121       FDCE (Recov_fdce_C_CLR)     -0.576    21.727    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.727    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.224ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.818    -2.508    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478    -2.030 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.450    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        1.701    22.891    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.420    22.470    
                         clock uncertainty           -0.167    22.303    
    SLICE_X163Y121       FDPE (Recov_fdpe_C_PRE)     -0.530    21.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.773    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 23.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.213    -0.597    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.213    -0.597    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.213    -0.597    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.213    -0.597    
    SLICE_X163Y121       FDCE (Remov_fdce_C_CLR)     -0.145    -0.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.638    -0.610    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.279    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y121       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3012, routed)        0.909    -0.384    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y121       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.213    -0.597    
    SLICE_X163Y121       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.745    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.466    





