{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701414293553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 32-bit " "Running Quartus II 32-bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701414293553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 15:04:53 2023 " "Processing started: Fri Dec 01 15:04:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701414293553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1701414293553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off AC4 -c AC4 " "Command: quartus_drc --read_settings_files=off --write_settings_files=off AC4 -c AC4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1701414293553 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2.sdc " "Synopsys Design Constraints File file not found: 'Lab2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1701414293743 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1701414293743 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1701414293743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1701414293743 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " rst_n " "Node  \"rst_n\"" {  } { { "AC4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/AC4.bdf" { { -8 32 200 8 "rst_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293747 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1701414293747 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 34 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 34 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " rst_n~inputclkctrl " "Node  \"rst_n~inputclkctrl\"" {  } { { "AC4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/AC4.bdf" { { -8 32 200 8 "rst_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "AC4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/AC4.bdf" { { 24 32 200 40 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " DataReg:inst3\|DFF_1:inst24\|inst " "Node  \"DataReg:inst3\|DFF_1:inst24\|inst\"" {  } { { "dff_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_2/ntuee_logicdesign_lib/elements/dff_1.bdf" { { 72 304 368 152 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " controller:inst4\|DFF_1:inst31\|inst " "Node  \"controller:inst4\|DFF_1:inst31\|inst\"" {  } { { "dff_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_2/ntuee_logicdesign_lib/elements/dff_1.bdf" { { 72 304 368 152 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " controller:inst4\|DFF_1:inst30\|inst " "Node  \"controller:inst4\|DFF_1:inst30\|inst\"" {  } { { "dff_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_2/ntuee_logicdesign_lib/elements/dff_1.bdf" { { 72 304 368 152 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " DataReg:inst3\|DFF_1:inst23\|inst " "Node  \"DataReg:inst3\|DFF_1:inst23\|inst\"" {  } { { "dff_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_2/ntuee_logicdesign_lib/elements/dff_1.bdf" { { 72 304 368 152 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " DataReg:inst3\|DFF_1:inst21\|inst " "Node  \"DataReg:inst3\|DFF_1:inst21\|inst\"" {  } { { "dff_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_2/ntuee_logicdesign_lib/elements/dff_1.bdf" { { 72 304 368 152 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " DataReg:inst3\|DFF_1:inst22\|inst " "Node  \"DataReg:inst3\|DFF_1:inst22\|inst\"" {  } { { "dff_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_2/ntuee_logicdesign_lib/elements/dff_1.bdf" { { 72 304 368 152 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " fulladder4:inst\|inst9~0 " "Node  \"fulladder4:inst\|inst9~0\"" {  } { { "fulladder4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/fulladder4.bdf" { { -216 368 432 -168 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " fulladder4:inst\|fulladder1:inst7\|inst4~0 " "Node  \"fulladder4:inst\|fulladder1:inst7\|inst4~0\"" {  } { { "fulladder1.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/fulladder1.bdf" { { 216 520 584 264 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " controller:inst4\|DFF_1:inst29\|inst " "Node  \"controller:inst4\|DFF_1:inst29\|inst\"" {  } { { "dff_1.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_2/ntuee_logicdesign_lib/elements/dff_1.bdf" { { 72 304 368 152 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " load " "Node  \"load\"" {  } { { "AC4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/AC4.bdf" { { -152 624 792 -136 "load" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " clk " "Node  \"clk\"" {  } { { "AC4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/AC4.bdf" { { 24 32 200 40 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " x_i\[1\] " "Node  \"x_i\[1\]\"" {  } { { "AC4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/AC4.bdf" { { 376 24 192 392 "x_i" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " mux4:inst1\|mux_2:inst27\|inst3~0 " "Node  \"mux4:inst1\|mux_2:inst27\|inst3~0\"" {  } { { "mux_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_2/ntuee_logicdesign_lib/elements/mux_2.bdf" { { 216 624 688 264 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " fulladder4:inst\|fulladder1:inst8\|inst2 " "Node  \"fulladder4:inst\|fulladder1:inst8\|inst2\"" {  } { { "fulladder1.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/fulladder1.bdf" { { 216 320 384 264 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " x_i\[0\] " "Node  \"x_i\[0\]\"" {  } { { "AC4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/AC4.bdf" { { 376 24 192 392 "x_i" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " x_i\[2\] " "Node  \"x_i\[2\]\"" {  } { { "AC4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/AC4.bdf" { { 376 24 192 392 "x_i" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " mux4:inst1\|mux_2:inst28\|inst3~0 " "Node  \"mux4:inst1\|mux_2:inst28\|inst3~0\"" {  } { { "mux_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_2/ntuee_logicdesign_lib/elements/mux_2.bdf" { { 216 624 688 264 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " mux4:inst1\|mux_2:inst26\|inst3~0 " "Node  \"mux4:inst1\|mux_2:inst26\|inst3~0\"" {  } { { "mux_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_2/ntuee_logicdesign_lib/elements/mux_2.bdf" { { 216 624 688 264 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " x_i\[3\] " "Node  \"x_i\[3\]\"" {  } { { "AC4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/AC4.bdf" { { 376 24 192 392 "x_i" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " fulladder4:inst\|inst9~1 " "Node  \"fulladder4:inst\|inst9~1\"" {  } { { "fulladder4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/fulladder4.bdf" { { -216 368 432 -168 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " rst_n " "Node  \"rst_n\"" {  } { { "AC4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/AC4.bdf" { { -8 32 200 8 "rst_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " controller:inst4\|inst4~0 " "Node  \"controller:inst4\|inst4~0\"" {  } { { "controller.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/controller.bdf" { { 184 352 400 248 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " controller:inst4\|inst5~0 " "Node  \"controller:inst4\|inst5~0\"" {  } { { "controller.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/controller.bdf" { { 184 480 528 248 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " mux4:inst1\|mux_2:inst25\|inst3~0 " "Node  \"mux4:inst1\|mux_2:inst25\|inst3~0\"" {  } { { "mux_2.bdf" "" { Schematic "c:/altera/13.1/lab2/lab2_2/ntuee_logicdesign_lib/elements/mux_2.bdf" { { 216 624 688 264 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " controller:inst4\|inst3 " "Node  \"controller:inst4\|inst3\"" {  } { { "controller.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/controller.bdf" { { 184 216 264 248 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " controller:inst4\|inst8 " "Node  \"controller:inst4\|inst8\"" {  } { { "controller.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/controller.bdf" { { 96 680 728 160 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " overflow~output " "Node  \"overflow~output\"" {  } { { "AC4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/AC4.bdf" { { 272 24 200 288 "overflow" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_NODES_INFO" " done~output " "Node  \"done~output\"" {  } { { "AC4.bdf" "" { Schematic "C:/altera/13.1/Lab2/Lab2_2/AC4.bdf" { { -128 624 800 -112 "done" "" } } } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Lab2/Lab2_2/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701414293748 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1701414293748 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1701414293748 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "34 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 34 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1701414293749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701414293766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 15:04:53 2023 " "Processing ended: Fri Dec 01 15:04:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701414293766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701414293766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701414293766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1701414293766 ""}
