// Seed: 4166809723
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout supply0 id_1;
  assign id_1 = -1'b0;
  wire [-1 : 1] id_3;
  wire id_4;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output logic [7:0] id_2;
  inout logic [7:0] id_1;
  assign id_1[-1] = id_3;
  tri0 id_4;
  assign id_2[-1] = id_3;
  final $unsigned(3);
  ;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign id_4 = -1;
endmodule
