{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647921657920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647921657929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 23:00:57 2022 " "Processing started: Mon Mar 21 23:00:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647921657929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921657929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab5 -c ECE385Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab5 -c ECE385Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921657929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647921659741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647921659741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "files/ISDU.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/ISDU.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ben_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/ben_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN_ " "Found entity 1: BEN_" {  } { { "files/BEN_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/BEN_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ " "Found entity 1: ALU_" {  } { { "files/ALU_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/ALU_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "files/HexDriver.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647921673348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "files/HexDriver.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pc_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/pc_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_ " "Found entity 1: PC_" {  } { { "files/PC_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/PC_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mdr_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mdr_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_ " "Found entity 1: MDR_" {  } { { "files/MDR_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MDR_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mar_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mar_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_ " "Found entity 1: MAR_" {  } { { "files/MAR_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MAR_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ir_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/ir_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR_ " "Found entity 1: IR_" {  } { { "files/IR_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/IR_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "files/Reg_16.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/Reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "files/test_memory.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file files/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "files/synchronizers.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673382 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "files/synchronizers.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673382 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "files/synchronizers.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file files/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "files/SLC3_2.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset_Val Reset_val slc3.sv(30) " "Verilog HDL Declaration information at slc3.sv(30): object \"Reset_Val\" differs only in case from object \"Reset_val\" in the same scope" {  } { { "files/slc3.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "files/slc3.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "files/memory_contents.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "files/Mem2IO.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "files/Instantiateram.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_41.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_41.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_41 " "Found entity 1: MUX_41" {  } { { "files/MUX_41.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MUX_41.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_21 " "Found entity 1: MUX_21" {  } { { "files/MUX_21.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MUX_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux PCMUX_.sv(2) " "Verilog HDL Declaration information at PCMUX_.sv(2): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "files/PCMUX_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/PCMUX_.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pcmux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/pcmux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCMUX_ " "Found entity 1: PCMUX_" {  } { { "files/PCMUX_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/PCMUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MIO_EN mio_en MIO_EN_.sv(2) " "Verilog HDL Declaration information at MIO_EN_.sv(2): object \"MIO_EN\" differs only in case from object \"mio_en\" in the same scope" {  } { { "files/MIO_EN_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MIO_EN_.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mio_en_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mio_en_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIO_EN_ " "Found entity 1: MIO_EN_" {  } { { "files/MIO_EN_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MIO_EN_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/bus_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/bus_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_ " "Found entity 1: BUS_" {  } { { "files/BUS_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/BUS_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "files/testbench.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file files/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "files/ram.v" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/drmux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/drmux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DRMUX_ " "Found entity 1: DRMUX_" {  } { { "files/DRMUX_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/DRMUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/regfile_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/regfile_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE_ " "Found entity 1: REGFILE_" {  } { { "files/REGFILE_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/REGFILE_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/addr_adder_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/addr_adder_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR_ADDER_ " "Found entity 1: ADDR_ADDER_" {  } { { "files/ADDR_ADDER_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/ADDR_ADDER_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DRMUX drmux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"DRMUX\" differs only in case from object \"drmux\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR1MUX sr1mux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"SR1MUX\" differs only in case from object \"sr1mux\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU alu datapath.sv(18) " "Verilog HDL Declaration information at datapath.sv(18): object \"ALU\" differs only in case from object \"alu\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux datapath.sv(4) " "Verilog HDL Declaration information at datapath.sv(4): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUS bus datapath.sv(19) " "Verilog HDL Declaration information at datapath.sv(19): object \"BUS\" differs only in case from object \"bus\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_ADDER addr_adder datapath.sv(18) " "Verilog HDL Declaration information at datapath.sv(18): object \"ADDR_ADDER\" differs only in case from object \"addr_adder\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben datapath.sv(9) " "Verilog HDL Declaration information at datapath.sv(9): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921673513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/sr1mux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/sr1mux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SR1MUX_ " "Found entity 1: SR1MUX_" {  } { { "files/SR1MUX_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/SR1MUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/decoder_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/decoder_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_ " "Found entity 1: DECODER_" {  } { { "files/DECODER_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/DECODER_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_81.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_81.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_81 " "Found entity 1: MUX_81" {  } { { "files/MUX_81.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MUX_81.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921673545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921673545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647921673831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "files/slc3_testtop.sv" "button_sync\[0\]" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "files/slc3_testtop.sv" "slc" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "files/slc3.sv" "hex_drivers\[0\]" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "files/slc3.sv" "d0" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRMUX_ slc3:slc\|datapath:d0\|DRMUX_:drmux " "Elaborating entity \"DRMUX_\" for hierarchy \"slc3:slc\|datapath:d0\|DRMUX_:drmux\"" {  } { { "files/datapath.sv" "drmux" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR1MUX_ slc3:slc\|datapath:d0\|SR1MUX_:sr1mux " "Elaborating entity \"SR1MUX_\" for hierarchy \"slc3:slc\|datapath:d0\|SR1MUX_:sr1mux\"" {  } { { "files/datapath.sv" "sr1mux" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE_ slc3:slc\|datapath:d0\|REGFILE_:regfile " "Elaborating entity \"REGFILE_\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\"" {  } { { "files/datapath.sv" "regfile" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_ slc3:slc\|datapath:d0\|REGFILE_:regfile\|DECODER_:decoder " "Elaborating entity \"DECODER_\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\|DECODER_:decoder\"" {  } { { "files/REGFILE_.sv" "decoder" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/REGFILE_.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|datapath:d0\|REGFILE_:regfile\|reg_16:reg_0 " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\|reg_16:reg_0\"" {  } { { "files/REGFILE_.sv" "reg_0" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/REGFILE_.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_81 slc3:slc\|datapath:d0\|REGFILE_:regfile\|MUX_81:to_ALU_A " "Elaborating entity \"MUX_81\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\|MUX_81:to_ALU_A\"" {  } { { "files/REGFILE_.sv" "to_ALU_A" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/REGFILE_.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_ slc3:slc\|datapath:d0\|ALU_:alu " "Elaborating entity \"ALU_\" for hierarchy \"slc3:slc\|datapath:d0\|ALU_:alu\"" {  } { { "files/datapath.sv" "alu" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMUX_ slc3:slc\|datapath:d0\|PCMUX_:pcmux " "Elaborating entity \"PCMUX_\" for hierarchy \"slc3:slc\|datapath:d0\|PCMUX_:pcmux\"" {  } { { "files/datapath.sv" "pcmux" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_41 slc3:slc\|datapath:d0\|PCMUX_:pcmux\|MUX_41:pcmux " "Elaborating entity \"MUX_41\" for hierarchy \"slc3:slc\|datapath:d0\|PCMUX_:pcmux\|MUX_41:pcmux\"" {  } { { "files/PCMUX_.sv" "pcmux" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/PCMUX_.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ slc3:slc\|datapath:d0\|PC_:pc " "Elaborating entity \"PC_\" for hierarchy \"slc3:slc\|datapath:d0\|PC_:pc\"" {  } { { "files/datapath.sv" "pc" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_21 slc3:slc\|datapath:d0\|MUX_21:miomux " "Elaborating entity \"MUX_21\" for hierarchy \"slc3:slc\|datapath:d0\|MUX_21:miomux\"" {  } { { "files/datapath.sv" "miomux" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_ slc3:slc\|datapath:d0\|MDR_:mdr " "Elaborating entity \"MDR_\" for hierarchy \"slc3:slc\|datapath:d0\|MDR_:mdr\"" {  } { { "files/datapath.sv" "mdr" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_ slc3:slc\|datapath:d0\|MAR_:mar " "Elaborating entity \"MAR_\" for hierarchy \"slc3:slc\|datapath:d0\|MAR_:mar\"" {  } { { "files/datapath.sv" "mar" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_ slc3:slc\|datapath:d0\|IR_:ir " "Elaborating entity \"IR_\" for hierarchy \"slc3:slc\|datapath:d0\|IR_:ir\"" {  } { { "files/datapath.sv" "ir" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_ slc3:slc\|datapath:d0\|BUS_:bus " "Elaborating entity \"BUS_\" for hierarchy \"slc3:slc\|datapath:d0\|BUS_:bus\"" {  } { { "files/datapath.sv" "bus" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR_ADDER_ slc3:slc\|datapath:d0\|ADDR_ADDER_:addr_adder " "Elaborating entity \"ADDR_ADDER_\" for hierarchy \"slc3:slc\|datapath:d0\|ADDR_ADDER_:addr_adder\"" {  } { { "files/datapath.sv" "addr_adder" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN_ slc3:slc\|datapath:d0\|BEN_:ben " "Elaborating entity \"BEN_\" for hierarchy \"slc3:slc\|datapath:d0\|BEN_:ben\"" {  } { { "files/datapath.sv" "ben" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "files/slc3.sv" "memory_subsystem" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "files/slc3.sv" "state_controller" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "files/slc3_testtop.sv" "mem" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673902 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "files/test_memory.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647921673903 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "files/test_memory.sv" "parser" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921673904 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|BEN_:ben\|P " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|BEN_:ben\|P\" feeding internal logic into a wire" {  } { { "files/BEN_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/BEN_.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1647921674220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|BEN_:ben\|N " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|BEN_:ben\|N\" feeding internal logic into a wire" {  } { { "files/BEN_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/BEN_.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1647921674220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|BEN_:ben\|Z " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|BEN_:ben\|Z\" feeding internal logic into a wire" {  } { { "files/BEN_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/BEN_.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1647921674220 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1647921674220 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647921674713 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[3\] GND " "Pin \"SR1MUX_Outval\[3\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[4\] GND " "Pin \"SR1MUX_Outval\[4\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[5\] GND " "Pin \"SR1MUX_Outval\[5\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[6\] GND " "Pin \"SR1MUX_Outval\[6\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[7\] GND " "Pin \"SR1MUX_Outval\[7\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[8\] GND " "Pin \"SR1MUX_Outval\[8\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[9\] GND " "Pin \"SR1MUX_Outval\[9\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[10\] GND " "Pin \"SR1MUX_Outval\[10\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[11\] GND " "Pin \"SR1MUX_Outval\[11\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[12\] GND " "Pin \"SR1MUX_Outval\[12\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[13\] GND " "Pin \"SR1MUX_Outval\[13\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[14\] GND " "Pin \"SR1MUX_Outval\[14\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[15\] GND " "Pin \"SR1MUX_Outval\[15\]\" is stuck at GND" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921674889 "|slc3_testtop|SR1MUX_Outval[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647921674889 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647921674999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647921675945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/output_files/ECE385Lab5.map.smsg " "Generated suppressed messages file D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/output_files/ECE385Lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921676011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647921676250 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921676250 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "810 " "Implemented 810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647921676348 ""} { "Info" "ICUT_CUT_TM_OPINS" "135 " "Implemented 135 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647921676348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "662 " "Implemented 662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647921676348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647921676348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647921676373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 23:01:16 2022 " "Processing ended: Mon Mar 21 23:01:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647921676373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647921676373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647921676373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921676373 ""}
