DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I18"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 542,0
)
(Instance
name "I19"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 654,0
)
(Instance
name "I3"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 6698,0
)
(Instance
name "I21"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 6713,0
)
(Instance
name "I26"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 6740,0
)
(Instance
name "I27"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 12710,0
)
(Instance
name "I4"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12834,0
)
(Instance
name "I5"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 13887,0
)
(Instance
name "I6"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 13914,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 13941,0
)
(Instance
name "I20"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 14059,0
)
(Instance
name "I22"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 14086,0
)
(Instance
name "I23"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 14195,0
)
(Instance
name "I24"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 14242,0
)
(Instance
name "I0"
duLibraryName "StepperMotor"
duName "stepperMotorController"
elements [
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "prescalerBitNb"
type "positive"
value "prescalerBitNb"
)
(GiElement
name "testPrescalerBitNb"
type "positive"
value "testPrescalerBitNb"
)
(GiElement
name "dividerBitNb"
type "positive"
value "dividerBitNb"
)
(GiElement
name "angleBitNb"
type "positive"
value "angleBitNb"
)
(GiElement
name "hwOrientationBitNb"
type "positive"
value "hwOrientationBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "stepperBaseAddress"
type "natural"
value "stepperBaseAddress"
)
(GiElement
name "orientationBaseAddress"
type "natural"
value "orientationBaseAddress"
)
(GiElement
name "testBitNb"
type "positive"
value "testOutBitNb"
)
]
mwi 0
uid 17969,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb4"
number "4"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\01-StepperMotor\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\01-StepperMotor\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\01-StepperMotor\\Prefs\\..\\Board\\hds\\@f@p@g@a_stepper@motor@controller\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\01-StepperMotor\\Prefs\\..\\Board\\hds\\@f@p@g@a_stepper@motor@controller\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\01-StepperMotor\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\github\\2019-eln-kart-jeudekart-2\\01-StepperMotor\\Prefs\\..\\Board\\hds\\@f@p@g@a_stepper@motor@controller"
)
(vvPair
variable "d_logical"
value "C:\\github\\2019-eln-kart-jeudekart-2\\01-StepperMotor\\Prefs\\..\\Board\\hds\\FPGA_stepperMotorController"
)
(vvPair
variable "date"
value "05.09.2019"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "05"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "FPGA_stepperMotorController"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "aurelien.heritier"
)
(vvPair
variable "graphical_source_date"
value "05.09.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA20305"
)
(vvPair
variable "graphical_source_time"
value "10:21:03"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA20305"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Board/work"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "FPGA_stepperMotorController"
)
(vvPair
variable "month"
value "sept."
)
(vvPair
variable "month_long"
value "septembre"
)
(vvPair
variable "p"
value "C:\\github\\2019-eln-kart-jeudekart-2\\01-StepperMotor\\Prefs\\..\\Board\\hds\\@f@p@g@a_stepper@motor@controller\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\github\\2019-eln-kart-jeudekart-2\\01-StepperMotor\\Prefs\\..\\Board\\hds\\FPGA_stepperMotorController\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_ActelUserPath"
value "$HDS_PROJECT_DIR\\..\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "10:21:03"
)
(vvPair
variable "unit"
value "FPGA_stepperMotorController"
)
(vvPair
variable "user"
value "aurelien.heritier"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 20,0
optionalChildren [
*1 (PortIoIn
uid 147,0
shape (CompositeShape
uid 148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 149,0
sl 0
ro 270
xt "40000,62625,41500,63375"
)
(Line
uid 150,0
sl 0
ro 270
xt "41500,63000,42000,63000"
pts [
"41500,63000"
"42000,63000"
]
)
]
)
stc 0
tg (WTG
uid 151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 152,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "36200,62300,40000,63700"
st "clock"
ju 2
blo "40000,63500"
tm "WireNameMgr"
)
s (Text
uid 153,0
va (VaSet
)
xt "36200,63700,36200,63700"
ju 2
blo "36200,63700"
tm "SignalTypeMgr"
)
)
)
*2 (SaComponent
uid 542,0
optionalChildren [
*3 (CptPort
uid 551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 552,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114000,54625,114750,55375"
)
tg (CPTG
uid 553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 554,0
va (VaSet
font "Verdana,8,0"
)
xt "111900,54300,113000,55300"
st "D"
ju 2
blo "113000,55100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*4 (CptPort
uid 555,0
optionalChildren [
*5 (FFT
pts [
"113250,59000"
"114000,58625"
"114000,59375"
]
uid 559,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113250,58625,114000,59375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 556,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114000,58625,114750,59375"
)
tg (CPTG
uid 557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 558,0
va (VaSet
font "Verdana,8,0"
)
xt "110900,58400,113000,59400"
st "CLK"
ju 2
blo "113000,59200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*6 (CptPort
uid 560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 561,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "110625,61000,111375,61750"
)
tg (CPTG
uid 562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 563,0
va (VaSet
font "Verdana,8,0"
)
xt "109600,59600,111700,60600"
st "CLR"
blo "109600,60400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*7 (CptPort
uid 564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 565,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "107250,54625,108000,55375"
)
tg (CPTG
uid 566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 567,0
va (VaSet
font "Verdana,8,0"
)
xt "109000,54300,110100,55300"
st "Q"
blo "109000,55100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 543,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,53000,114000,61000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 544,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*8 (Text
uid 545,0
va (VaSet
)
xt "106600,60700,113200,61900"
st "sequential"
blo "106600,61700"
tm "BdLibraryNameMgr"
)
*9 (Text
uid 546,0
va (VaSet
)
xt "106600,61900,109300,63100"
st "DFF"
blo "106600,62900"
tm "CptNameMgr"
)
*10 (Text
uid 547,0
va (VaSet
)
xt "106600,63100,109200,64300"
st "I18"
blo "106600,64100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 548,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 549,0
text (MLText
uid 550,0
va (VaSet
isHidden 1
)
xt "115000,60400,128400,61600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 4517,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "108250,59250,109750,60750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*11 (SaComponent
uid 654,0
optionalChildren [
*12 (CptPort
uid 663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 664,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127000,54625,127750,55375"
)
tg (CPTG
uid 665,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 666,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "192050,54500,193750,55500"
st "in1"
ju 2
blo "193750,55300"
)
s (Text
uid 667,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "193750,55500,193750,55500"
ju 2
blo "193750,55500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*13 (CptPort
uid 668,0
optionalChildren [
*14 (Circle
uid 673,0
va (VaSet
fg "0,65535,0"
)
xt "121250,54625,122000,55375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 669,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "120500,54625,121250,55375"
)
tg (CPTG
uid 670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 671,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "183100,54500,185400,55500"
st "out1"
blo "183100,55300"
)
s (Text
uid 672,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "183100,55500,183100,55500"
blo "183100,55500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 655,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,52000,127000,58000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 656,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*15 (Text
uid 657,0
va (VaSet
isHidden 1
)
xt "122910,50700,126410,51900"
st "gates"
blo "122910,51700"
tm "BdLibraryNameMgr"
)
*16 (Text
uid 658,0
va (VaSet
isHidden 1
)
xt "122910,51700,127510,52900"
st "inverter"
blo "122910,52700"
tm "CptNameMgr"
)
*17 (Text
uid 659,0
va (VaSet
)
xt "122910,51900,125510,53100"
st "I19"
blo "122910,52900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 660,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 661,0
text (MLText
uid 662,0
va (VaSet
isHidden 1
)
xt "122000,58400,135400,59600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 4522,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "122250,56250,123750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*18 (Net
uid 1119,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 1120,0
va (VaSet
)
xt "2000,10200,16000,11400"
st "clock           : std_ulogic
"
)
)
*19 (Net
uid 1127,0
decl (Decl
n "resetSynch"
t "std_ulogic"
o 14
suid 5,0
)
declText (MLText
uid 1128,0
va (VaSet
)
xt "2000,39000,22000,40200"
st "SIGNAL resetSynch      : std_ulogic
"
)
)
*20 (Grouping
uid 2278,0
optionalChildren [
*21 (CommentText
uid 2280,0
shape (Rectangle
uid 2281,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "128000,91000,147000,93000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 2282,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "128200,91400,143600,92600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*22 (CommentText
uid 2283,0
shape (Rectangle
uid 2284,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,91000,122000,93000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 2285,0
va (VaSet
fg "32768,0,0"
font "Arial,12,1"
)
xt "103250,91250,114750,92750"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*23 (CommentText
uid 2286,0
shape (Rectangle
uid 2287,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,97000,122000,99000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 2288,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,97400,121800,98600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*24 (CommentText
uid 2289,0
shape (Rectangle
uid 2290,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,91000,128000,93000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 2291,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,91400,126900,92600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*25 (CommentText
uid 2292,0
shape (Rectangle
uid 2293,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,93000,122000,95000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 2294,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,93400,116400,94600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*26 (CommentText
uid 2295,0
shape (Rectangle
uid 2296,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,93000,101000,95000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 2297,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,93400,99600,94600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*27 (CommentText
uid 2298,0
shape (Rectangle
uid 2299,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,95000,101000,97000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 2300,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,95400,99600,96600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*28 (CommentText
uid 2301,0
shape (Rectangle
uid 2302,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,93000,147000,99000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 2303,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,93200,136300,94400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*29 (CommentText
uid 2304,0
shape (Rectangle
uid 2305,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,95000,122000,97000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 2306,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,95400,111100,96600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*30 (CommentText
uid 2307,0
shape (Rectangle
uid 2308,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,97000,101000,99000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 2309,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,97400,100500,98600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 2279,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "96000,91000,147000,99000"
)
oxt "13000,22000,64000,30000"
)
*31 (PortIoIn
uid 6692,0
shape (CompositeShape
uid 6693,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6694,0
sl 0
ro 270
xt "40000,78625,41500,79375"
)
(Line
uid 6695,0
sl 0
ro 270
xt "41500,79000,42000,79000"
pts [
"41500,79000"
"42000,79000"
]
)
]
)
stc 0
tg (WTG
uid 6696,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6697,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "33300,78300,39000,79700"
st "reset_n"
ju 2
blo "39000,79500"
tm "WireNameMgr"
)
)
)
*32 (SaComponent
uid 6698,0
optionalChildren [
*33 (CptPort
uid 6708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6709,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "55625,71000,56375,71750"
)
tg (CPTG
uid 6710,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6711,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "57000,70000,60300,71000"
st "logic_1"
blo "57000,70800"
)
s (Text
uid 6712,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,71000,57000,71000"
blo "57000,71000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 6699,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,65000,58000,71000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 6700,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*34 (Text
uid 6701,0
va (VaSet
)
xt "52910,68700,56410,69900"
st "gates"
blo "52910,69700"
tm "BdLibraryNameMgr"
)
*35 (Text
uid 6702,0
va (VaSet
)
xt "52910,69900,56710,71100"
st "logic1"
blo "52910,70900"
tm "CptNameMgr"
)
*36 (Text
uid 6703,0
va (VaSet
)
xt "52910,71100,54810,72300"
st "I3"
blo "52910,72100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6704,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6705,0
text (MLText
uid 6706,0
va (VaSet
)
xt "53000,73600,53000,73600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 6707,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,69250,54750,70750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*37 (SaComponent
uid 6713,0
optionalChildren [
*38 (CptPort
uid 6723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6724,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "58250,70625,59000,71375"
)
tg (CPTG
uid 6725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6726,0
va (VaSet
font "Verdana,8,0"
)
xt "60000,70300,61100,71300"
st "D"
blo "60000,71100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*39 (CptPort
uid 6727,0
optionalChildren [
*40 (FFT
pts [
"59750,75000"
"59000,75375"
"59000,74625"
]
uid 6731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,74625,59750,75375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6728,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "58250,74625,59000,75375"
)
tg (CPTG
uid 6729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6730,0
va (VaSet
font "Verdana,8,0"
)
xt "60000,74400,62100,75400"
st "CLK"
blo "60000,75200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*41 (CptPort
uid 6732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6733,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "61625,77000,62375,77750"
)
tg (CPTG
uid 6734,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6735,0
va (VaSet
font "Verdana,8,0"
)
xt "60600,75600,62700,76600"
st "CLR"
blo "60600,76400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*42 (CptPort
uid 6736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6737,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "65000,70625,65750,71375"
)
tg (CPTG
uid 6738,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6739,0
va (VaSet
font "Verdana,8,0"
)
xt "62900,70300,64000,71300"
st "Q"
ju 2
blo "64000,71100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 6714,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,69000,65000,77000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 6715,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 6716,0
va (VaSet
)
xt "62600,77700,69200,78900"
st "sequential"
blo "62600,78700"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 6717,0
va (VaSet
)
xt "62600,78900,65300,80100"
st "DFF"
blo "62600,79900"
tm "CptNameMgr"
)
*45 (Text
uid 6718,0
va (VaSet
)
xt "62600,80100,65200,81300"
st "I21"
blo "62600,81100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6719,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6720,0
text (MLText
uid 6721,0
va (VaSet
isHidden 1
)
xt "66000,76400,79400,77600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 6722,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "59250,75250,60750,76750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*46 (SaComponent
uid 6740,0
optionalChildren [
*47 (CptPort
uid 6750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6751,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,70625,71000,71375"
)
tg (CPTG
uid 6752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6753,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "71000,70500,72700,71500"
st "in1"
blo "71000,71300"
)
s (Text
uid 6754,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "71000,71500,71000,71500"
blo "71000,71500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*48 (CptPort
uid 6755,0
optionalChildren [
*49 (Circle
uid 6760,0
va (VaSet
fg "0,65535,0"
)
xt "76000,70625,76750,71375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6756,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "76750,70625,77500,71375"
)
tg (CPTG
uid 6757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6758,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "73450,70500,75750,71500"
st "out1"
ju 2
blo "75750,71300"
)
s (Text
uid 6759,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "75750,71500,75750,71500"
ju 2
blo "75750,71500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 6741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,68000,76000,74000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 6742,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 6743,0
va (VaSet
isHidden 1
)
xt "72910,71700,76410,72900"
st "gates"
blo "72910,72700"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 6744,0
va (VaSet
isHidden 1
)
xt "72910,72700,77510,73900"
st "inverter"
blo "72910,73700"
tm "CptNameMgr"
)
*52 (Text
uid 6745,0
va (VaSet
)
xt "72910,72900,75510,74100"
st "I26"
blo "72910,73900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6746,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6747,0
text (MLText
uid 6748,0
va (VaSet
isHidden 1
)
xt "71000,74400,84400,75600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 6749,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "71250,72250,72750,73750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*53 (Net
uid 6780,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 12
suid 110,0
)
declText (MLText
uid 6781,0
va (VaSet
)
xt "2000,36600,21200,37800"
st "SIGNAL logic_1         : std_uLogic
"
)
)
*54 (Net
uid 6782,0
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 15
suid 111,0
)
declText (MLText
uid 6783,0
va (VaSet
)
xt "2000,40200,22600,41400"
st "SIGNAL resetSynch_n    : std_ulogic
"
)
)
*55 (Net
uid 8123,0
decl (Decl
n "reset"
t "std_uLogic"
o 13
suid 119,0
)
declText (MLText
uid 8124,0
va (VaSet
)
xt "2000,37800,20700,39000"
st "SIGNAL reset           : std_uLogic
"
)
)
*56 (HdlText
uid 8762,0
optionalChildren [
*57 (EmbeddedText
uid 8768,0
commentText (CommentText
uid 8769,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 8770,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "107000,10000,123000,16000"
)
oxt "0,0,18000,5000"
text (MLText
uid 8771,0
va (VaSet
font "Verdana,8,0"
)
xt "107200,10200,115200,14200"
st "
jtagIo(1) <= '0';
jtagIo(2) <= '0';
jtagIo(3) <= '0';


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 8763,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "107000,9000,123000,17000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8764,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 8765,0
va (VaSet
font "Verdana,8,0"
)
xt "107150,17000,109150,18000"
st "eb2"
blo "107150,17800"
tm "HdlTextNameMgr"
)
*59 (Text
uid 8766,0
va (VaSet
font "Verdana,8,0"
)
xt "107150,18000,108150,19000"
st "2"
blo "107150,18800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 8767,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "107250,15250,108750,16750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*60 (Net
uid 8786,0
decl (Decl
n "jtagIo"
t "std_ulogic_vector"
b "(1 TO jtagBitNb)"
o 5
suid 123,0
)
declText (MLText
uid 8787,0
va (VaSet
)
xt "2000,15000,28900,16200"
st "jtagIo          : std_ulogic_vector(1 TO jtagBitNb)
"
)
)
*61 (HdlText
uid 10688,0
optionalChildren [
*62 (EmbeddedText
uid 10693,0
commentText (CommentText
uid 10694,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 10695,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "42000,42000,58000,50000"
)
oxt "0,0,18000,5000"
text (MLText
uid 10696,0
va (VaSet
font "Verdana,8,0"
)
xt "42200,42200,56000,46200"
st "
sDa <= '0' when sDaOut = '0'
  else 'Z';
sDaIn <= sDa;


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 8000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 10689,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "42000,41000,58000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 10690,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 10691,0
va (VaSet
font "Verdana,8,0"
)
xt "42400,51000,44400,52000"
st "eb3"
blo "42400,51800"
tm "HdlTextNameMgr"
)
*64 (Text
uid 10692,0
va (VaSet
font "Verdana,8,0"
)
xt "42400,52000,43400,53000"
st "3"
blo "42400,52800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 10908,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "42250,49250,43750,50750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*65 (Net
uid 10749,0
decl (Decl
n "sCl"
t "std_logic"
o 3
suid 150,0
)
declText (MLText
uid 10750,0
va (VaSet
)
xt "2000,12600,15000,13800"
st "sCl             : std_logic
"
)
)
*66 (Net
uid 10753,0
decl (Decl
n "sDa"
t "std_logic"
o 6
suid 152,0
)
declText (MLText
uid 10754,0
va (VaSet
)
xt "2000,16200,15300,17400"
st "sDa             : std_logic
"
)
)
*67 (PortIoInOut
uid 10763,0
shape (CompositeShape
uid 10764,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 10765,0
sl 0
ro 180
xt "32250,44625,33750,45375"
)
(Line
uid 10766,0
sl 0
ro 180
xt "33750,45000,34250,45000"
pts [
"34250,45000"
"33750,45000"
]
)
]
)
stc 0
tg (WTG
uid 10767,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10768,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27800,44300,31000,45700"
st "sDa"
ju 2
blo "31000,45500"
tm "WireNameMgr"
)
)
)
*68 (HdlText
uid 12046,0
optionalChildren [
*69 (EmbeddedText
uid 12052,0
commentText (CommentText
uid 12053,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 12054,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "107000,22000,123000,30000"
)
oxt "0,0,18000,5000"
text (MLText
uid 12055,0
va (VaSet
font "Verdana,8,0"
)
xt "107200,22200,122700,30200"
st "
I_O(1 to 12) <= std_logic_vector(testOut);
--I_O( 1) <= '0';
--I_O( 2) <= '0';
--I_O( 3) <= '0';
--I_O( 4) <= '0';
--I_O( 5) <= '0';
--I_O( 6) <= '0';
--I_O( 7) <= '0';
--I_O( 8) <= '0';
--I_O( 9) <= '0';
--I_O(10) <= '0';
--I_O(11) <= testOut(2);
--I_O(12) <= '0';
I_O(13) <= 'Z';         -- test mode
I_O(14) <= '0';
I_O(15) <= '0';
I_O(16) <= 'Z';         -- stepper end
I_O(17) <= 'Z';         -- phase 2
I_O(18) <= 'Z';         -- phase 4
I_O(19) <= 'Z';         -- phase 3
I_O(20) <= 'Z';         -- phase 1



"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 8000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 12047,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "107000,21000,123000,31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12048,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 12049,0
va (VaSet
font "Verdana,8,0"
)
xt "107000,31000,109000,32000"
st "eb4"
blo "107000,31800"
tm "HdlTextNameMgr"
)
*71 (Text
uid 12050,0
va (VaSet
font "Verdana,8,0"
)
xt "107000,32000,108000,33000"
st "4"
blo "107000,32800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 12051,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "107250,29250,108750,30750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*72 (Net
uid 12295,0
decl (Decl
n "testModeSynch"
t "std_uLogic"
o 23
suid 167,0
)
declText (MLText
uid 12296,0
va (VaSet
)
xt "2000,49800,23500,51000"
st "SIGNAL testModeSynch   : std_uLogic
"
)
)
*73 (Net
uid 12649,0
decl (Decl
n "I_O"
t "std_logic_vector"
b "(1 TO ioBitNb)"
o 4
suid 170,0
)
declText (MLText
uid 12650,0
va (VaSet
)
xt "2000,13800,27200,15000"
st "I_O             : std_logic_vector(1 TO ioBitNb)
"
)
)
*74 (SaComponent
uid 12710,0
optionalChildren [
*75 (CptPort
uid 12720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12721,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "48250,78625,49000,79375"
)
tg (CPTG
uid 12722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12723,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "49000,78500,50700,79500"
st "in1"
blo "49000,79300"
)
s (Text
uid 12724,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "49000,79500,49000,79500"
blo "49000,79500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*76 (CptPort
uid 12725,0
optionalChildren [
*77 (Circle
uid 12730,0
va (VaSet
fg "0,65535,0"
)
xt "54000,78625,54750,79375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12726,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54750,78625,55500,79375"
)
tg (CPTG
uid 12727,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12728,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "51450,78500,53750,79500"
st "out1"
ju 2
blo "53750,79300"
)
s (Text
uid 12729,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "53750,79500,53750,79500"
ju 2
blo "53750,79500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 12711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,76000,54000,82000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 12712,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 12713,0
va (VaSet
isHidden 1
)
xt "50910,79700,54410,80900"
st "gates"
blo "50910,80700"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 12714,0
va (VaSet
isHidden 1
)
xt "50910,80700,55510,81900"
st "inverter"
blo "50910,81700"
tm "CptNameMgr"
)
*80 (Text
uid 12715,0
va (VaSet
)
xt "50910,80900,53510,82100"
st "I27"
blo "50910,81900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12716,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12717,0
text (MLText
uid 12718,0
va (VaSet
isHidden 1
)
xt "49000,82400,62400,83600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 12719,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "49250,80250,50750,81750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*81 (Net
uid 12737,0
decl (Decl
n "reset_n"
t "std_uLogic"
o 2
suid 172,0
)
declText (MLText
uid 12738,0
va (VaSet
)
xt "2000,11400,16800,12600"
st "reset_n         : std_uLogic
"
)
)
*82 (PortIoInOut
uid 12799,0
shape (CompositeShape
uid 12800,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 12801,0
sl 0
xt "131500,24625,133000,25375"
)
(Line
uid 12802,0
sl 0
xt "131000,25000,131500,25000"
pts [
"131000,25000"
"131500,25000"
]
)
]
)
stc 0
tg (WTG
uid 12803,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12804,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "134000,24300,137100,25700"
st "I_O"
blo "134000,25500"
tm "WireNameMgr"
)
)
)
*83 (SaComponent
uid 12834,0
optionalChildren [
*84 (CptPort
uid 12826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12827,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "115250,42625,116000,43375"
)
tg (CPTG
uid 12828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12829,0
va (VaSet
isHidden 1
)
xt "510000,42700,512300,43900"
st "in1"
blo "510000,43700"
)
s (Text
uid 12844,0
va (VaSet
isHidden 1
)
xt "510000,43900,510000,43900"
blo "510000,43900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*85 (CptPort
uid 12830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12831,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "121000,42625,121750,43375"
)
tg (CPTG
uid 12832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12833,0
va (VaSet
isHidden 1
)
xt "512000,42700,515000,43900"
st "out1"
ju 2
blo "515000,43700"
)
s (Text
uid 12845,0
va (VaSet
isHidden 1
)
xt "515000,43900,515000,43900"
ju 2
blo "515000,43900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 12835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "116000,40000,121000,46000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 12836,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 12837,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "116910,45700,119310,46700"
st "gates"
blo "116910,46500"
tm "BdLibraryNameMgr"
)
*87 (Text
uid 12838,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "116910,46700,122410,47700"
st "bufferUlogic"
blo "116910,47500"
tm "CptNameMgr"
)
*88 (Text
uid 12839,0
va (VaSet
font "Arial,8,1"
)
xt "116910,46700,117910,47700"
st "I4"
blo "116910,47500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12840,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12841,0
text (MLText
uid 12842,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "116000,48600,133000,49400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12843,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "116250,44250,117750,45750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*89 (Net
uid 13145,0
decl (Decl
n "Q"
t "std_uLogic_vector"
b "(1 TO 2)"
o 7
suid 175,0
)
declText (MLText
uid 13146,0
va (VaSet
)
xt "2000,30600,29100,31800"
st "SIGNAL Q               : std_uLogic_vector(1 TO 2)
"
)
)
*90 (Net
uid 13512,0
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 24
suid 176,0
)
declText (MLText
uid 13513,0
va (VaSet
)
xt "2000,51000,35400,52200"
st "SIGNAL testOut         : std_ulogic_vector(1 to testOutBitNb)
"
)
)
*91 (PortIoIn
uid 13734,0
shape (CompositeShape
uid 13735,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13736,0
sl 0
ro 270
xt "32000,30625,33500,31375"
)
(Line
uid 13737,0
sl 0
ro 270
xt "33500,31000,34000,31000"
pts [
"33500,31000"
"34000,31000"
]
)
]
)
stc 0
tg (WTG
uid 13738,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13739,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "28050,30300,30750,31700"
st "sCl"
ju 2
blo "30750,31500"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 13756,0
decl (Decl
n "sDaOut"
t "std_uLogic"
o 19
suid 180,0
)
declText (MLText
uid 13757,0
va (VaSet
)
xt "2000,45000,21700,46200"
st "SIGNAL sDaOut          : std_uLogic
"
)
)
*93 (Net
uid 13758,0
decl (Decl
n "sDaIn"
t "std_uLogic"
o 17
suid 181,0
)
declText (MLText
uid 13759,0
va (VaSet
)
xt "2000,42600,21200,43800"
st "SIGNAL sDaIn           : std_uLogic
"
)
)
*94 (Net
uid 13881,0
decl (Decl
n "coil1"
t "std_ulogic"
o 8
suid 182,0
)
declText (MLText
uid 13882,0
va (VaSet
)
xt "2000,31800,20300,33000"
st "SIGNAL coil1           : std_ulogic
"
)
)
*95 (SaComponent
uid 13887,0
optionalChildren [
*96 (CptPort
uid 13897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13898,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114250,44625,115000,45375"
)
tg (CPTG
uid 13899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13900,0
va (VaSet
isHidden 1
)
xt "509000,44700,511300,45900"
st "in1"
blo "509000,45700"
)
s (Text
uid 13901,0
va (VaSet
isHidden 1
)
xt "509000,45900,509000,45900"
blo "509000,45900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*97 (CptPort
uid 13902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13903,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "120000,44625,120750,45375"
)
tg (CPTG
uid 13904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13905,0
va (VaSet
isHidden 1
)
xt "511000,44700,514000,45900"
st "out1"
ju 2
blo "514000,45700"
)
s (Text
uid 13906,0
va (VaSet
isHidden 1
)
xt "514000,45900,514000,45900"
ju 2
blo "514000,45900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 13888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,42000,120000,48000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 13889,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 13890,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "115910,47700,118310,48700"
st "gates"
blo "115910,48500"
tm "BdLibraryNameMgr"
)
*99 (Text
uid 13891,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "115910,48700,121410,49700"
st "bufferUlogic"
blo "115910,49500"
tm "CptNameMgr"
)
*100 (Text
uid 13892,0
va (VaSet
font "Arial,8,1"
)
xt "115910,48700,116910,49700"
st "I5"
blo "115910,49500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13893,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13894,0
text (MLText
uid 13895,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "115000,50600,132000,51400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 13896,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "115250,46250,116750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*101 (SaComponent
uid 13914,0
optionalChildren [
*102 (CptPort
uid 13924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13925,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "113250,46625,114000,47375"
)
tg (CPTG
uid 13926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13927,0
va (VaSet
isHidden 1
)
xt "508000,46700,510300,47900"
st "in1"
blo "508000,47700"
)
s (Text
uid 13928,0
va (VaSet
isHidden 1
)
xt "508000,47900,508000,47900"
blo "508000,47900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*103 (CptPort
uid 13929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13930,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "119000,46625,119750,47375"
)
tg (CPTG
uid 13931,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13932,0
va (VaSet
isHidden 1
)
xt "510000,46700,513000,47900"
st "out1"
ju 2
blo "513000,47700"
)
s (Text
uid 13933,0
va (VaSet
isHidden 1
)
xt "513000,47900,513000,47900"
ju 2
blo "513000,47900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 13915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "114000,44000,119000,50000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 13916,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
uid 13917,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "114910,49700,117310,50700"
st "gates"
blo "114910,50500"
tm "BdLibraryNameMgr"
)
*105 (Text
uid 13918,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "114910,50700,120410,51700"
st "bufferUlogic"
blo "114910,51500"
tm "CptNameMgr"
)
*106 (Text
uid 13919,0
va (VaSet
font "Arial,8,1"
)
xt "114910,50700,115910,51700"
st "I6"
blo "114910,51500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13920,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13921,0
text (MLText
uid 13922,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "114000,52600,131000,53400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 13923,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "114250,48250,115750,49750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*107 (SaComponent
uid 13941,0
optionalChildren [
*108 (CptPort
uid 13951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13952,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "112250,48625,113000,49375"
)
tg (CPTG
uid 13953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13954,0
va (VaSet
isHidden 1
)
xt "507000,48700,509300,49900"
st "in1"
blo "507000,49700"
)
s (Text
uid 13955,0
va (VaSet
isHidden 1
)
xt "507000,49900,507000,49900"
blo "507000,49900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*109 (CptPort
uid 13956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13957,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "118000,48625,118750,49375"
)
tg (CPTG
uid 13958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13959,0
va (VaSet
isHidden 1
)
xt "509000,48700,512000,49900"
st "out1"
ju 2
blo "512000,49700"
)
s (Text
uid 13960,0
va (VaSet
isHidden 1
)
xt "512000,49900,512000,49900"
ju 2
blo "512000,49900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 13942,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "113000,46000,118000,52000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 13943,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 13944,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "113910,51700,116310,52700"
st "gates"
blo "113910,52500"
tm "BdLibraryNameMgr"
)
*111 (Text
uid 13945,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "113910,52700,119410,53700"
st "bufferUlogic"
blo "113910,53500"
tm "CptNameMgr"
)
*112 (Text
uid 13946,0
va (VaSet
font "Arial,8,1"
)
xt "113910,52700,114910,53700"
st "I7"
blo "113910,53500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13947,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13948,0
text (MLText
uid 13949,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "113000,54600,130000,55400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 13950,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "113250,50250,114750,51750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*113 (Net
uid 13968,0
decl (Decl
n "coil2"
t "std_ulogic"
o 9
suid 183,0
)
declText (MLText
uid 13969,0
va (VaSet
)
xt "2000,33000,20300,34200"
st "SIGNAL coil2           : std_ulogic
"
)
)
*114 (Net
uid 13974,0
decl (Decl
n "coil3"
t "std_ulogic"
o 10
suid 184,0
)
declText (MLText
uid 13975,0
va (VaSet
)
xt "2000,34200,20300,35400"
st "SIGNAL coil3           : std_ulogic
"
)
)
*115 (Net
uid 13980,0
decl (Decl
n "coil4"
t "std_ulogic"
o 11
suid 185,0
)
declText (MLText
uid 13981,0
va (VaSet
)
xt "2000,35400,20300,36600"
st "SIGNAL coil4           : std_ulogic
"
)
)
*116 (SaComponent
uid 14059,0
optionalChildren [
*117 (CptPort
uid 14069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14070,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114000,66625,114750,67375"
)
tg (CPTG
uid 14071,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14072,0
va (VaSet
font "Verdana,8,0"
)
xt "111900,66300,113000,67300"
st "D"
ju 2
blo "113000,67100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*118 (CptPort
uid 14073,0
optionalChildren [
*119 (FFT
pts [
"113250,71000"
"114000,70625"
"114000,71375"
]
uid 14077,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113250,70625,114000,71375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14074,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114000,70625,114750,71375"
)
tg (CPTG
uid 14075,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14076,0
va (VaSet
font "Verdana,8,0"
)
xt "110900,70400,113000,71400"
st "CLK"
ju 2
blo "113000,71200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*120 (CptPort
uid 14078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14079,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "110625,73000,111375,73750"
)
tg (CPTG
uid 14080,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14081,0
va (VaSet
font "Verdana,8,0"
)
xt "109600,71600,111700,72600"
st "CLR"
blo "109600,72400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*121 (CptPort
uid 14082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14083,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "107250,66625,108000,67375"
)
tg (CPTG
uid 14084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14085,0
va (VaSet
font "Verdana,8,0"
)
xt "109000,66300,110100,67300"
st "Q"
blo "109000,67100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 14060,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,65000,114000,73000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 14061,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
uid 14062,0
va (VaSet
)
xt "106600,72700,113200,73900"
st "sequential"
blo "106600,73700"
tm "BdLibraryNameMgr"
)
*123 (Text
uid 14063,0
va (VaSet
)
xt "106600,73900,109300,75100"
st "DFF"
blo "106600,74900"
tm "CptNameMgr"
)
*124 (Text
uid 14064,0
va (VaSet
)
xt "106600,75100,109200,76300"
st "I20"
blo "106600,76100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14065,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14066,0
text (MLText
uid 14067,0
va (VaSet
isHidden 1
)
xt "115000,72400,128400,73600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 14068,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "108250,71250,109750,72750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*125 (SaComponent
uid 14086,0
optionalChildren [
*126 (CptPort
uid 14096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14097,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127000,66625,127750,67375"
)
tg (CPTG
uid 14098,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14099,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "192050,66500,193750,67500"
st "in1"
ju 2
blo "193750,67300"
)
s (Text
uid 14100,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "193750,67500,193750,67500"
ju 2
blo "193750,67500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*127 (CptPort
uid 14101,0
optionalChildren [
*128 (Circle
uid 14106,0
va (VaSet
fg "0,65535,0"
)
xt "121250,66625,122000,67375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14102,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "120500,66625,121250,67375"
)
tg (CPTG
uid 14103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14104,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "183100,66500,185400,67500"
st "out1"
blo "183100,67300"
)
s (Text
uid 14105,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "183100,67500,183100,67500"
blo "183100,67500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 14087,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,64000,127000,70000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 14088,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
uid 14089,0
va (VaSet
isHidden 1
)
xt "122910,62700,126410,63900"
st "gates"
blo "122910,63700"
tm "BdLibraryNameMgr"
)
*130 (Text
uid 14090,0
va (VaSet
isHidden 1
)
xt "122910,63700,127510,64900"
st "inverter"
blo "122910,64700"
tm "CptNameMgr"
)
*131 (Text
uid 14091,0
va (VaSet
)
xt "122910,63900,125510,65100"
st "I22"
blo "122910,64900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14092,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14093,0
text (MLText
uid 14094,0
va (VaSet
isHidden 1
)
xt "122000,70400,135400,71600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 14095,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "122250,68250,123750,69750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*132 (Net
uid 14137,0
decl (Decl
n "stepperEndSynch"
t "std_uLogic"
o 21
suid 187,0
)
declText (MLText
uid 14138,0
va (VaSet
)
xt "2000,47400,23900,48600"
st "SIGNAL stepperEndSynch : std_uLogic
"
)
)
*133 (Net
uid 14139,0
decl (Decl
n "stepperEnd"
t "std_uLogic"
o 20
suid 188,0
)
declText (MLText
uid 14140,0
va (VaSet
)
xt "2000,46200,22300,47400"
st "SIGNAL stepperEnd      : std_uLogic
"
)
)
*134 (SaComponent
uid 14195,0
optionalChildren [
*135 (CptPort
uid 14205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14206,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,30625,47000,31375"
)
tg (CPTG
uid 14207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14208,0
va (VaSet
font "Verdana,8,0"
)
xt "48000,30300,49100,31300"
st "D"
blo "48000,31100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*136 (CptPort
uid 14209,0
optionalChildren [
*137 (FFT
pts [
"47750,35000"
"47000,35375"
"47000,34625"
]
uid 14213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,34625,47750,35375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14210,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,34625,47000,35375"
)
tg (CPTG
uid 14211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14212,0
va (VaSet
font "Verdana,8,0"
)
xt "48000,34400,50100,35400"
st "CLK"
blo "48000,35200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*138 (CptPort
uid 14214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14215,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49625,37000,50375,37750"
)
tg (CPTG
uid 14216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14217,0
va (VaSet
font "Verdana,8,0"
)
xt "49300,35600,51400,36600"
st "CLR"
blo "49300,36400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*139 (CptPort
uid 14218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14219,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "53000,30625,53750,31375"
)
tg (CPTG
uid 14220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14221,0
va (VaSet
font "Verdana,8,0"
)
xt "50900,30300,52000,31300"
st "Q"
ju 2
blo "52000,31100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 14196,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,29000,53000,37000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 14197,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
uid 14198,0
va (VaSet
)
xt "50600,36700,57200,37900"
st "sequential"
blo "50600,37700"
tm "BdLibraryNameMgr"
)
*141 (Text
uid 14199,0
va (VaSet
)
xt "50600,37900,53300,39100"
st "DFF"
blo "50600,38900"
tm "CptNameMgr"
)
*142 (Text
uid 14200,0
va (VaSet
)
xt "50600,39100,53200,40300"
st "I23"
blo "50600,40100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14201,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14202,0
text (MLText
uid 14203,0
va (VaSet
isHidden 1
)
xt "54000,36400,67400,37600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 14204,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "47250,35250,48750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*143 (Net
uid 14240,0
decl (Decl
n "sClSynch"
t "std_uLogic"
o 16
suid 189,0
)
declText (MLText
uid 14241,0
va (VaSet
)
xt "2000,41400,22000,42600"
st "SIGNAL sClSynch        : std_uLogic
"
)
)
*144 (SaComponent
uid 14242,0
optionalChildren [
*145 (CptPort
uid 14252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14253,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66250,44625,67000,45375"
)
tg (CPTG
uid 14254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14255,0
va (VaSet
font "Verdana,8,0"
)
xt "68000,44300,69100,45300"
st "D"
blo "68000,45100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*146 (CptPort
uid 14256,0
optionalChildren [
*147 (FFT
pts [
"67750,49000"
"67000,49375"
"67000,48625"
]
uid 14260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,48625,67750,49375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14257,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66250,48625,67000,49375"
)
tg (CPTG
uid 14258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14259,0
va (VaSet
font "Verdana,8,0"
)
xt "68000,48400,70100,49400"
st "CLK"
blo "68000,49200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*148 (CptPort
uid 14261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14262,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "69625,51000,70375,51750"
)
tg (CPTG
uid 14263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14264,0
va (VaSet
font "Verdana,8,0"
)
xt "69300,49600,71400,50600"
st "CLR"
blo "69300,50400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*149 (CptPort
uid 14265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14266,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73000,44625,73750,45375"
)
tg (CPTG
uid 14267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14268,0
va (VaSet
font "Verdana,8,0"
)
xt "70900,44300,72000,45300"
st "Q"
ju 2
blo "72000,45100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 14243,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,43000,73000,51000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 14244,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
uid 14245,0
va (VaSet
)
xt "70600,50700,77200,51900"
st "sequential"
blo "70600,51700"
tm "BdLibraryNameMgr"
)
*151 (Text
uid 14246,0
va (VaSet
)
xt "70600,51900,73300,53100"
st "DFF"
blo "70600,52900"
tm "CptNameMgr"
)
*152 (Text
uid 14247,0
va (VaSet
)
xt "70600,53100,73200,54300"
st "I24"
blo "70600,54100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14248,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14249,0
text (MLText
uid 14250,0
va (VaSet
isHidden 1
)
xt "74000,50400,87400,51600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 14251,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "67250,49250,68750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*153 (Net
uid 14287,0
decl (Decl
n "sDaInSynch"
t "std_uLogic"
o 18
suid 191,0
)
declText (MLText
uid 14288,0
va (VaSet
)
xt "2000,43800,22800,45000"
st "SIGNAL sDaInSynch      : std_uLogic
"
)
)
*154 (Net
uid 15130,0
decl (Decl
n "testMode"
t "std_uLogic"
o 22
suid 192,0
)
declText (MLText
uid 15131,0
va (VaSet
)
xt "2000,48600,21900,49800"
st "SIGNAL testMode        : std_uLogic
"
)
)
*155 (PortIoInOut
uid 16390,0
shape (CompositeShape
uid 16391,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 16392,0
sl 0
xt "131500,12625,133000,13375"
)
(Line
uid 16393,0
sl 0
xt "131000,13000,131500,13000"
pts [
"131000,13000"
"131500,13000"
]
)
]
)
stc 0
tg (WTG
uid 16394,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16395,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "134000,12300,138600,13700"
st "jtagIo"
blo "134000,13500"
tm "WireNameMgr"
)
)
)
*156 (SaComponent
uid 17969,0
optionalChildren [
*157 (CptPort
uid 17921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17922,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,42625,82000,43375"
)
tg (CPTG
uid 17923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17924,0
va (VaSet
)
xt "83000,42400,86500,43600"
st "sClIn"
blo "83000,43400"
)
)
thePort (LogicalPort
decl (Decl
n "sClIn"
t "std_uLogic"
o 3
suid 2054,0
)
)
)
*158 (CptPort
uid 17925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17926,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,44625,82000,45375"
)
tg (CPTG
uid 17927,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17928,0
va (VaSet
)
xt "83000,44400,86800,45600"
st "sDaIn"
blo "83000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_uLogic"
o 4
suid 2055,0
)
)
)
*159 (CptPort
uid 17929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17930,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,46625,82000,47375"
)
tg (CPTG
uid 17931,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17932,0
va (VaSet
)
xt "83000,46400,87600,47600"
st "sDaOut"
blo "83000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_uLogic"
o 11
suid 2061,0
)
)
)
*160 (CptPort
uid 17933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17934,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,42625,98750,43375"
)
tg (CPTG
uid 17935,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17936,0
va (VaSet
)
xt "93800,42400,97000,43600"
st "coil1"
ju 2
blo "97000,43400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil1"
t "std_ulogic"
o 7
suid 2065,0
)
)
)
*161 (CptPort
uid 17937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17938,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,44625,98750,45375"
)
tg (CPTG
uid 17939,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17940,0
va (VaSet
)
xt "93800,44400,97000,45600"
st "coil2"
ju 2
blo "97000,45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil2"
t "std_ulogic"
o 8
suid 2066,0
)
)
)
*162 (CptPort
uid 17941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17942,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,54625,82000,55375"
)
tg (CPTG
uid 17943,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17944,0
va (VaSet
)
xt "83000,54400,86300,55600"
st "reset"
blo "83000,55400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 2067,0
)
)
)
*163 (CptPort
uid 17945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17946,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,52625,82000,53375"
)
tg (CPTG
uid 17947,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17948,0
va (VaSet
)
xt "83000,52400,86400,53600"
st "clock"
blo "83000,53400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2068,0
)
)
)
*164 (CptPort
uid 17949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17950,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,46625,98750,47375"
)
tg (CPTG
uid 17951,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17952,0
va (VaSet
)
xt "93800,46400,97000,47600"
st "coil3"
ju 2
blo "97000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil3"
t "std_ulogic"
o 9
suid 2069,0
)
)
)
*165 (CptPort
uid 17953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17954,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,48625,98750,49375"
)
tg (CPTG
uid 17955,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17956,0
va (VaSet
)
xt "93800,48400,97000,49600"
st "coil4"
ju 2
blo "97000,49400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil4"
t "std_ulogic"
o 10
suid 2070,0
)
)
)
*166 (CptPort
uid 17957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17958,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,50625,98750,51375"
)
tg (CPTG
uid 17959,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17960,0
va (VaSet
)
xt "89900,50400,97000,51600"
st "stepperEnd"
ju 2
blo "97000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 5
suid 2074,0
)
)
)
*167 (CptPort
uid 17961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17962,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89625,38250,90375,39000"
)
tg (CPTG
uid 17963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17964,0
va (VaSet
)
xt "88000,40000,92600,41200"
st "testOut"
blo "88000,41000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testBitNb)"
o 12
suid 2075,0
)
)
)
*168 (CptPort
uid 17965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17966,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,52625,98750,53375"
)
tg (CPTG
uid 17967,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17968,0
va (VaSet
)
xt "91600,52400,97000,53600"
st "testMode"
ju 2
blo "97000,53400"
)
)
thePort (LogicalPort
decl (Decl
n "testMode"
t "std_ulogic"
o 6
suid 2076,0
)
)
)
]
shape (Rectangle
uid 17970,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "82000,39000,98000,57000"
)
oxt "34000,8000,50000,26000"
ttg (MlTextGroup
uid 17971,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
uid 17972,0
va (VaSet
)
xt "82100,56700,90300,57900"
st "StepperMotor"
blo "82100,57700"
tm "BdLibraryNameMgr"
)
*170 (Text
uid 17973,0
va (VaSet
)
xt "82100,57900,95900,59100"
st "stepperMotorController"
blo "82100,58900"
tm "CptNameMgr"
)
*171 (Text
uid 17974,0
va (VaSet
)
xt "82100,59100,84000,60300"
st "I0"
blo "82100,60100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17975,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17976,0
text (MLText
uid 17977,0
va (VaSet
font "Courier New,8,0"
)
xt "82000,60800,116500,68800"
st "i2cBitNb               = i2cBitNb                  ( positive )  
prescalerBitNb         = prescalerBitNb            ( positive )  
testPrescalerBitNb     = testPrescalerBitNb        ( positive )  
dividerBitNb           = dividerBitNb              ( positive )  
angleBitNb             = angleBitNb                ( positive )  
hwOrientationBitNb     = hwOrientationBitNb        ( positive )  
kartBaseAddress        = kartBaseAddress           ( positive )  
stepperBaseAddress     = stepperBaseAddress        ( natural  )  
orientationBaseAddress = orientationBaseAddress    ( natural  )  
testBitNb              = testOutBitNb              ( positive )  
"
)
header ""
)
elements [
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "prescalerBitNb"
type "positive"
value "prescalerBitNb"
)
(GiElement
name "testPrescalerBitNb"
type "positive"
value "testPrescalerBitNb"
)
(GiElement
name "dividerBitNb"
type "positive"
value "dividerBitNb"
)
(GiElement
name "angleBitNb"
type "positive"
value "angleBitNb"
)
(GiElement
name "hwOrientationBitNb"
type "positive"
value "hwOrientationBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "stepperBaseAddress"
type "natural"
value "stepperBaseAddress"
)
(GiElement
name "orientationBaseAddress"
type "natural"
value "orientationBaseAddress"
)
(GiElement
name "testBitNb"
type "positive"
value "testOutBitNb"
)
]
)
viewicon (ZoomableIcon
uid 17978,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "82250,55250,83750,56750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*172 (Wire
uid 844,0
shape (OrthoPolyLine
uid 845,0
va (VaSet
vasetType 3
)
xt "42000,53000,81250,63000"
pts [
"81250,53000"
"78000,53000"
"78000,63000"
"42000,63000"
]
)
start &163
end &1
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 847,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,61600,45800,63000"
st "clock"
blo "42000,62800"
tm "WireNameMgr"
)
)
on &18
)
*173 (Wire
uid 995,0
shape (OrthoPolyLine
uid 996,0
va (VaSet
vasetType 3
)
xt "111000,61000,120000,63000"
pts [
"111000,61000"
"111000,63000"
"120000,63000"
]
)
start &6
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1000,0
va (VaSet
font "Verdana,12,0"
)
xt "113000,61600,121600,63000"
st "resetSynch"
blo "113000,62800"
tm "WireNameMgr"
)
)
on &19
)
*174 (Wire
uid 1001,0
shape (OrthoPolyLine
uid 1002,0
va (VaSet
vasetType 3
)
xt "114000,59000,119000,59000"
pts [
"114000,59000"
"119000,59000"
]
)
start &4
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1005,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1006,0
va (VaSet
font "Verdana,12,0"
)
xt "116000,57600,119800,59000"
st "clock"
blo "116000,58800"
tm "WireNameMgr"
)
)
on &18
)
*175 (Wire
uid 1007,0
shape (OrthoPolyLine
uid 1008,0
va (VaSet
vasetType 3
)
xt "114000,55000,121250,55000"
pts [
"114000,55000"
"121250,55000"
]
)
start &3
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1010,0
va (VaSet
font "Verdana,12,0"
)
xt "115000,53600,123900,55000"
st "stepperEnd"
blo "115000,54800"
tm "WireNameMgr"
)
)
on &133
)
*176 (Wire
uid 1011,0
shape (OrthoPolyLine
uid 1012,0
va (VaSet
vasetType 3
)
xt "127000,55000,131000,55000"
pts [
"131000,55000"
"127000,55000"
]
)
end &12
sat 16
eat 32
sl "(16)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1014,0
va (VaSet
font "Verdana,12,0"
)
xt "128000,53600,133700,55000"
st "I_O(16)"
blo "128000,54800"
tm "WireNameMgr"
)
)
on &73
)
*177 (Wire
uid 1016,0
shape (OrthoPolyLine
uid 1017,0
va (VaSet
vasetType 3
)
xt "98750,51000,108000,55000"
pts [
"98750,51000"
"104000,51000"
"104000,55000"
"108000,55000"
]
)
start &166
end &7
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1019,0
va (VaSet
font "Verdana,12,0"
)
xt "101000,49600,113600,51000"
st "stepperEndSynch"
blo "101000,50800"
tm "WireNameMgr"
)
)
on &132
)
*178 (Wire
uid 2463,0
shape (OrthoPolyLine
uid 2464,0
va (VaSet
vasetType 3
)
xt "76750,55000,81250,71000"
pts [
"76750,71000"
"80000,71000"
"80000,55000"
"81250,55000"
]
)
start &48
end &162
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2466,0
va (VaSet
font "Verdana,12,0"
)
xt "76000,53600,84600,55000"
st "resetSynch"
blo "76000,54800"
tm "WireNameMgr"
)
)
on &19
)
*179 (Wire
uid 6761,0
shape (OrthoPolyLine
uid 6762,0
va (VaSet
vasetType 3
)
xt "56000,71000,59000,71000"
pts [
"56000,71000"
"59000,71000"
]
)
start &33
end &38
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6764,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "54600,67800,56000,73000"
st "logic_1"
blo "55800,73000"
tm "WireNameMgr"
)
)
on &53
)
*180 (Wire
uid 6766,0
shape (OrthoPolyLine
uid 6767,0
va (VaSet
vasetType 3
)
xt "56000,75000,59000,75000"
pts [
"59000,75000"
"56000,75000"
]
)
start &39
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6771,0
va (VaSet
font "Verdana,12,0"
)
xt "53000,73600,56800,75000"
st "clock"
blo "53000,74800"
tm "WireNameMgr"
)
)
on &18
)
*181 (Wire
uid 6772,0
shape (OrthoPolyLine
uid 6773,0
va (VaSet
vasetType 3
)
xt "65000,71000,71000,71000"
pts [
"65000,71000"
"71000,71000"
]
)
start &42
end &47
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6775,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,69600,75200,71000"
st "resetSynch_n"
blo "65000,70800"
tm "WireNameMgr"
)
)
on &54
)
*182 (Wire
uid 6776,0
shape (OrthoPolyLine
uid 6777,0
va (VaSet
vasetType 3
)
xt "54750,77000,62000,79000"
pts [
"62000,77000"
"62000,79000"
"54750,79000"
]
)
start &41
end &76
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6779,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,77600,61100,79000"
st "reset"
blo "57000,78800"
tm "WireNameMgr"
)
)
on &55
)
*183 (Wire
uid 8778,0
shape (OrthoPolyLine
uid 8779,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123000,13000,131000,13000"
pts [
"123000,13000"
"131000,13000"
]
)
start &56
end &155
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8783,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,11600,131600,13000"
st "jtagIo"
blo "127000,12800"
tm "WireNameMgr"
)
)
on &60
)
*184 (Wire
uid 10721,0
shape (OrthoPolyLine
uid 10722,0
va (VaSet
vasetType 3
)
xt "34000,31000,47000,31000"
pts [
"47000,31000"
"34000,31000"
]
)
start &135
end &91
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10728,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,29600,36700,31000"
st "sCl"
blo "34000,30800"
tm "WireNameMgr"
)
)
on &65
)
*185 (Wire
uid 10737,0
shape (OrthoPolyLine
uid 10738,0
va (VaSet
vasetType 3
)
xt "34250,45000,42000,45000"
pts [
"42000,45000"
"34250,45000"
]
)
start &61
end &67
sat 4
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10744,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,43600,37200,45000"
st "sDa"
blo "34000,44800"
tm "WireNameMgr"
)
)
on &66
)
*186 (Wire
uid 12094,0
shape (OrthoPolyLine
uid 12095,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123000,25000,131000,25000"
pts [
"131000,25000"
"123000,25000"
]
)
start &82
end &68
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12099,0
va (VaSet
font "Verdana,12,0"
)
xt "128000,23600,131100,25000"
st "I_O"
blo "128000,24800"
tm "WireNameMgr"
)
)
on &73
)
*187 (Wire
uid 12733,0
shape (OrthoPolyLine
uid 12734,0
va (VaSet
vasetType 3
)
xt "42000,79000,49000,79000"
pts [
"49000,79000"
"42000,79000"
]
)
start &75
end &31
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 12735,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12736,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,77600,47700,79000"
st "reset_n"
blo "42000,78800"
tm "WireNameMgr"
)
s (Text
uid 12798,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "42000,79000,42000,79000"
blo "42000,79000"
tm "SignalTypeMgr"
)
)
on &81
)
*188 (Wire
uid 12848,0
shape (OrthoPolyLine
uid 12849,0
va (VaSet
vasetType 3
)
xt "121000,43000,131000,43000"
pts [
"121000,43000"
"131000,43000"
]
)
start &85
sat 32
eat 16
sl "(20)"
stc 0
sf 1
si 0
tg (WTG
uid 12852,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12853,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,41600,132700,43000"
st "I_O(20)"
blo "127000,42800"
tm "WireNameMgr"
)
s (Text
uid 12923,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,43000,127000,43000"
blo "127000,43000"
tm "SignalTypeMgr"
)
)
on &73
)
*189 (Wire
uid 13137,0
shape (OrthoPolyLine
uid 13138,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103000,25000,107000,25000"
pts [
"103000,25000"
"107000,25000"
]
)
end &68
sat 16
eat 4
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13144,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,23600,104800,25000"
st "Q"
blo "103000,24800"
tm "WireNameMgr"
)
)
on &89
)
*190 (Wire
uid 13514,0
shape (OrthoPolyLine
uid 13515,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,27000,107000,38250"
pts [
"90000,38250"
"90000,27000"
"107000,27000"
]
)
start &167
end &68
sat 32
eat 1
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 13518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13519,0
va (VaSet
font "Verdana,12,0"
)
xt "101000,25600,106600,27000"
st "testOut"
blo "101000,26800"
tm "WireNameMgr"
)
)
on &90
)
*191 (Wire
uid 13728,0
shape (OrthoPolyLine
uid 13729,0
va (VaSet
vasetType 3
)
xt "53000,31000,81250,43000"
pts [
"81250,43000"
"78000,43000"
"78000,31000"
"53000,31000"
]
)
start &157
end &139
es 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 13732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13733,0
va (VaSet
font "Verdana,12,0"
)
xt "75250,41600,81650,43000"
st "sClSynch"
blo "75250,42800"
tm "WireNameMgr"
)
)
on &143
)
*192 (Wire
uid 13742,0
shape (OrthoPolyLine
uid 13743,0
va (VaSet
vasetType 3
)
xt "58000,45000,67000,45000"
pts [
"67000,45000"
"58000,45000"
]
)
start &145
end &61
ss 0
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 13746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13747,0
va (VaSet
font "Verdana,12,0"
)
xt "60000,43600,64500,45000"
st "sDaIn"
blo "60000,44800"
tm "WireNameMgr"
)
)
on &93
)
*193 (Wire
uid 13750,0
shape (OrthoPolyLine
uid 13751,0
va (VaSet
vasetType 3
)
xt "58000,47000,81250,55000"
pts [
"81250,47000"
"76000,47000"
"76000,55000"
"62000,55000"
"62000,47000"
"58000,47000"
]
)
start &159
end &61
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 13754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13755,0
va (VaSet
font "Verdana,12,0"
)
xt "75000,45600,80500,47000"
st "sDaOut"
blo "75000,46800"
tm "WireNameMgr"
)
)
on &92
)
*194 (Wire
uid 13883,0
shape (OrthoPolyLine
uid 13884,0
va (VaSet
vasetType 3
)
xt "98750,43000,116000,43000"
pts [
"98750,43000"
"116000,43000"
]
)
start &160
end &84
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 13885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13886,0
va (VaSet
font "Verdana,12,0"
)
xt "100750,41600,104350,43000"
st "coil1"
blo "100750,42800"
tm "WireNameMgr"
)
)
on &94
)
*195 (Wire
uid 13907,0
shape (OrthoPolyLine
uid 13908,0
va (VaSet
vasetType 3
)
xt "120000,45000,131000,45000"
pts [
"120000,45000"
"131000,45000"
]
)
start &97
sat 32
eat 16
sl "(17)"
stc 0
sf 1
si 0
tg (WTG
uid 13911,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13912,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,43600,132700,45000"
st "I_O(17)"
blo "127000,44800"
tm "WireNameMgr"
)
s (Text
uid 13913,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,45000,127000,45000"
blo "127000,45000"
tm "SignalTypeMgr"
)
)
on &73
)
*196 (Wire
uid 13934,0
shape (OrthoPolyLine
uid 13935,0
va (VaSet
vasetType 3
)
xt "119000,47000,131000,47000"
pts [
"119000,47000"
"131000,47000"
]
)
start &103
sat 32
eat 16
sl "(19)"
stc 0
sf 1
si 0
tg (WTG
uid 13938,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13939,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,45600,132700,47000"
st "I_O(19)"
blo "127000,46800"
tm "WireNameMgr"
)
s (Text
uid 13940,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,47000,127000,47000"
blo "127000,47000"
tm "SignalTypeMgr"
)
)
on &73
)
*197 (Wire
uid 13961,0
shape (OrthoPolyLine
uid 13962,0
va (VaSet
vasetType 3
)
xt "118000,49000,131000,49000"
pts [
"118000,49000"
"131000,49000"
]
)
start &109
sat 32
eat 16
sl "(18)"
stc 0
sf 1
si 0
tg (WTG
uid 13965,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13966,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,47600,132700,49000"
st "I_O(18)"
blo "127000,48800"
tm "WireNameMgr"
)
s (Text
uid 13967,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,49000,127000,49000"
blo "127000,49000"
tm "SignalTypeMgr"
)
)
on &73
)
*198 (Wire
uid 13970,0
shape (OrthoPolyLine
uid 13971,0
va (VaSet
vasetType 3
)
xt "98750,45000,115000,45000"
pts [
"98750,45000"
"115000,45000"
]
)
start &161
end &96
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 13972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13973,0
va (VaSet
font "Verdana,12,0"
)
xt "100750,43600,104350,45000"
st "coil2"
blo "100750,44800"
tm "WireNameMgr"
)
)
on &113
)
*199 (Wire
uid 13976,0
shape (OrthoPolyLine
uid 13977,0
va (VaSet
vasetType 3
)
xt "98750,47000,114000,47000"
pts [
"98750,47000"
"114000,47000"
]
)
start &164
end &102
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 13978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13979,0
va (VaSet
font "Verdana,12,0"
)
xt "100750,45600,104350,47000"
st "coil3"
blo "100750,46800"
tm "WireNameMgr"
)
)
on &114
)
*200 (Wire
uid 13982,0
shape (OrthoPolyLine
uid 13983,0
va (VaSet
vasetType 3
)
xt "98750,49000,113000,49000"
pts [
"98750,49000"
"113000,49000"
]
)
start &165
end &108
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 13984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13985,0
va (VaSet
font "Verdana,12,0"
)
xt "100750,47600,104350,49000"
st "coil4"
blo "100750,48800"
tm "WireNameMgr"
)
)
on &115
)
*201 (Wire
uid 14107,0
shape (OrthoPolyLine
uid 14108,0
va (VaSet
vasetType 3
)
xt "111000,73000,120000,75000"
pts [
"111000,73000"
"111000,75000"
"120000,75000"
]
)
start &120
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14112,0
va (VaSet
font "Verdana,12,0"
)
xt "113000,73600,121600,75000"
st "resetSynch"
blo "113000,74800"
tm "WireNameMgr"
)
)
on &19
)
*202 (Wire
uid 14113,0
shape (OrthoPolyLine
uid 14114,0
va (VaSet
vasetType 3
)
xt "114000,71000,119000,71000"
pts [
"114000,71000"
"119000,71000"
]
)
start &118
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14118,0
va (VaSet
font "Verdana,12,0"
)
xt "116000,69600,119800,71000"
st "clock"
blo "116000,70800"
tm "WireNameMgr"
)
)
on &18
)
*203 (Wire
uid 14119,0
shape (OrthoPolyLine
uid 14120,0
va (VaSet
vasetType 3
)
xt "114000,67000,121250,67000"
pts [
"114000,67000"
"121250,67000"
]
)
start &117
end &127
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14122,0
va (VaSet
font "Verdana,12,0"
)
xt "116000,65600,122700,67000"
st "testMode"
blo "116000,66800"
tm "WireNameMgr"
)
)
on &154
)
*204 (Wire
uid 14129,0
shape (OrthoPolyLine
uid 14130,0
va (VaSet
vasetType 3
)
xt "98750,53000,108000,67000"
pts [
"98750,53000"
"101000,53000"
"101000,67000"
"108000,67000"
]
)
start &168
end &121
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14134,0
va (VaSet
font "Verdana,12,0"
)
xt "98000,65600,109200,67000"
st "testModeSynch"
blo "98000,66800"
tm "WireNameMgr"
)
)
on &72
)
*205 (Wire
uid 14222,0
shape (OrthoPolyLine
uid 14223,0
va (VaSet
vasetType 3
)
xt "43000,35000,47000,35000"
pts [
"47000,35000"
"43000,35000"
]
)
start &136
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14227,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,33600,45800,35000"
st "clock"
blo "42000,34800"
tm "WireNameMgr"
)
)
on &18
)
*206 (Wire
uid 14228,0
shape (OrthoPolyLine
uid 14229,0
va (VaSet
vasetType 3
)
xt "43000,37000,50000,39000"
pts [
"50000,37000"
"50000,39000"
"43000,39000"
]
)
start &138
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14233,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,37600,50600,39000"
st "resetSynch"
blo "42000,38800"
tm "WireNameMgr"
)
)
on &19
)
*207 (Wire
uid 14269,0
shape (OrthoPolyLine
uid 14270,0
va (VaSet
vasetType 3
)
xt "64000,49000,67000,49000"
pts [
"67000,49000"
"64000,49000"
]
)
start &146
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14274,0
va (VaSet
font "Verdana,12,0"
)
xt "63000,47600,66800,49000"
st "clock"
blo "63000,48800"
tm "WireNameMgr"
)
)
on &18
)
*208 (Wire
uid 14275,0
shape (OrthoPolyLine
uid 14276,0
va (VaSet
vasetType 3
)
xt "64000,51000,70000,53000"
pts [
"70000,51000"
"70000,53000"
"64000,53000"
]
)
start &148
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14280,0
va (VaSet
font "Verdana,12,0"
)
xt "63000,51600,71600,53000"
st "resetSynch"
blo "63000,52800"
tm "WireNameMgr"
)
)
on &19
)
*209 (Wire
uid 14283,0
shape (OrthoPolyLine
uid 14284,0
va (VaSet
vasetType 3
)
xt "73000,45000,81250,45000"
pts [
"81250,45000"
"73000,45000"
]
)
start &158
end &149
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 14285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14286,0
va (VaSet
font "Verdana,12,0"
)
xt "75250,43600,84250,45000"
st "sDaInSynch"
blo "75250,44800"
tm "WireNameMgr"
)
)
on &153
)
*210 (Wire
uid 16621,0
shape (OrthoPolyLine
uid 16622,0
va (VaSet
vasetType 3
)
xt "127000,67000,131000,67000"
pts [
"131000,67000"
"127000,67000"
]
)
end &126
sat 16
eat 32
sl "(13)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16628,0
va (VaSet
font "Verdana,12,0"
)
xt "128000,65600,133700,67000"
st "I_O(13)"
blo "128000,66800"
tm "WireNameMgr"
)
)
on &73
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *211 (PackageList
uid 9,0
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
uid 10,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*213 (MLText
uid 11,0
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,13900,7000"
st "LIBRARY ieee;
   USE ieee.std_logic_1164.all;
   USE ieee.numeric_std.all;

LIBRARY gates;
   USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 12,0
stg "VerticalLayoutStrategy"
textVec [
*214 (Text
uid 13,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*215 (Text
uid 14,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*216 (MLText
uid 15,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*217 (Text
uid 16,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*218 (MLText
uid 17,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*219 (Text
uid 18,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*220 (MLText
uid 19,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "95,31,1409,893"
viewArea "-2200,-2200,159890,107352"
cachedDiagramExtent "0,0,515000,99000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 17978,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "100,900,4700,2100"
st "Panel0"
blo "100,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
va (VaSet
)
xt "2200,3500,7500,4700"
st "<library>"
blo "2200,4500"
tm "BdLibraryNameMgr"
)
*222 (Text
va (VaSet
)
xt "2200,4700,7000,5900"
st "<block>"
blo "2200,5700"
tm "BlkNameMgr"
)
*223 (Text
va (VaSet
)
xt "2200,5900,4100,7100"
st "I0"
blo "2200,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*224 (Text
va (VaSet
)
xt "550,3500,4750,4700"
st "Library"
blo "550,4500"
)
*225 (Text
va (VaSet
)
xt "550,4700,9450,5900"
st "MWComponent"
blo "550,5700"
)
*226 (Text
va (VaSet
)
xt "550,5900,2450,7100"
st "I0"
blo "550,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*227 (Text
va (VaSet
)
xt "900,3500,5100,4700"
st "Library"
blo "900,4500"
tm "BdLibraryNameMgr"
)
*228 (Text
va (VaSet
)
xt "900,4700,9300,5900"
st "SaComponent"
blo "900,5700"
tm "CptNameMgr"
)
*229 (Text
va (VaSet
)
xt "900,5900,2800,7100"
st "I0"
blo "900,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*230 (Text
va (VaSet
)
xt "500,3500,4700,4700"
st "Library"
blo "500,4500"
)
*231 (Text
va (VaSet
)
xt "500,4700,9900,5900"
st "VhdlComponent"
blo "500,5700"
)
*232 (Text
va (VaSet
)
xt "500,5900,2400,7100"
st "I0"
blo "500,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*233 (Text
va (VaSet
)
xt "50,3500,4250,4700"
st "Library"
blo "50,4500"
)
*234 (Text
va (VaSet
)
xt "50,4700,10750,5900"
st "VerilogComponent"
blo "50,5700"
)
*235 (Text
va (VaSet
)
xt "50,5900,1950,7100"
st "I0"
blo "50,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*236 (Text
va (VaSet
font "Verdana,8,0"
)
xt "3150,4000,5150,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*237 (Text
va (VaSet
font "Verdana,8,0"
)
xt "3150,5000,4150,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,3400,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,4700,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,1300,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,8,0"
)
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "2150,-1000,16350,0"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "150,250,1150,1250"
st "1"
blo "150,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*238 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,24100,21000"
st "Frame Declarations"
blo "14100,20800"
)
*239 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "1100,-1000,9900,0"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "150,250,1150,1250"
st "1"
blo "150,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*240 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,24100,21000"
st "Frame Declarations"
blo "14100,20800"
)
*241 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "0,8200,7000,9200"
st "Declarations"
blo "0,9000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "0,9200,3400,10200"
st "Ports:"
blo "0,10000"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "0,17400,4800,18400"
st "Pre User:"
blo "0,18200"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,18400,34500,29600"
st "constant clockFrequency : real := 10.0E6;

constant i2cBitNb : positive := 10;

constant kartBaseAddress: positive := 16#26#; -- must be even
constant stepperBaseAddress: natural := 4;
constant testPrescalerBitNb: positive := 15;
constant prescalerBitNb: positive := 8;
constant dividerBitNb: positive := 16;
constant angleBitNb: positive := 16;

constant orientationBaseAddress: natural := 10;
constant hwOrientationBitNb : positive := 3;
constant testOutBitNb : positive := 12;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "0,29600,9000,30600"
st "Diagram Signals:"
blo "0,30400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "0,8200,6000,9200"
st "Post User:"
blo "0,9000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,8200,0,8200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 193,0
usingSuid 1
emptyRow *242 (LEmptyRow
)
uid 22,0
optionalChildren [
*243 (RefLabelRowHdr
)
*244 (TitleRowHdr
)
*245 (FilterRowHdr
)
*246 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*247 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*248 (GroupColHdr
tm "GroupColHdrMgr"
)
*249 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*250 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*251 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*252 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*253 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*254 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*255 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 1217,0
)
*256 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch"
t "std_ulogic"
o 14
suid 5,0
)
)
uid 1225,0
)
*257 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 12
suid 110,0
)
)
uid 6786,0
)
*258 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 15
suid 111,0
)
)
uid 6788,0
)
*259 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_uLogic"
o 13
suid 119,0
)
)
uid 8125,0
)
*260 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "jtagIo"
t "std_ulogic_vector"
b "(1 TO jtagBitNb)"
o 5
suid 123,0
)
)
uid 8837,0
)
*261 (LeafLogPort
port (LogicalPort
decl (Decl
n "sCl"
t "std_logic"
o 3
suid 150,0
)
)
uid 10773,0
)
*262 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "sDa"
t "std_logic"
o 6
suid 152,0
)
)
uid 10777,0
)
*263 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testModeSynch"
t "std_uLogic"
o 23
suid 167,0
)
)
uid 12301,0
)
*264 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "I_O"
t "std_logic_vector"
b "(1 TO ioBitNb)"
o 4
suid 170,0
)
)
uid 12651,0
)
*265 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_uLogic"
o 2
suid 172,0
)
)
uid 12739,0
)
*266 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Q"
t "std_uLogic_vector"
b "(1 TO 2)"
o 7
suid 175,0
)
)
uid 13147,0
)
*267 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 24
suid 176,0
)
)
uid 13520,0
)
*268 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaOut"
t "std_uLogic"
o 19
suid 180,0
)
)
uid 13762,0
)
*269 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaIn"
t "std_uLogic"
o 17
suid 181,0
)
)
uid 13764,0
)
*270 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil1"
t "std_ulogic"
o 8
suid 182,0
)
)
uid 13986,0
)
*271 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil2"
t "std_ulogic"
o 9
suid 183,0
)
)
uid 13988,0
)
*272 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil3"
t "std_ulogic"
o 10
suid 184,0
)
)
uid 13990,0
)
*273 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil4"
t "std_ulogic"
o 11
suid 185,0
)
)
uid 13992,0
)
*274 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stepperEndSynch"
t "std_uLogic"
o 21
suid 187,0
)
)
uid 14236,0
)
*275 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stepperEnd"
t "std_uLogic"
o 20
suid 188,0
)
)
uid 14238,0
)
*276 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClSynch"
t "std_uLogic"
o 16
suid 189,0
)
)
uid 14289,0
)
*277 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaInSynch"
t "std_uLogic"
o 18
suid 191,0
)
)
uid 14291,0
)
*278 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testMode"
t "std_uLogic"
o 22
suid 192,0
)
)
uid 15132,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 35,0
optionalChildren [
*279 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *280 (MRCItem
litem &242
pos 24
dimension 20
)
uid 37,0
optionalChildren [
*281 (MRCItem
litem &243
pos 0
dimension 20
uid 38,0
)
*282 (MRCItem
litem &244
pos 1
dimension 23
uid 39,0
)
*283 (MRCItem
litem &245
pos 2
hidden 1
dimension 20
uid 40,0
)
*284 (MRCItem
litem &255
pos 0
dimension 20
uid 1218,0
)
*285 (MRCItem
litem &256
pos 7
dimension 20
uid 1226,0
)
*286 (MRCItem
litem &257
pos 8
dimension 20
uid 6787,0
)
*287 (MRCItem
litem &258
pos 9
dimension 20
uid 6789,0
)
*288 (MRCItem
litem &259
pos 6
dimension 20
uid 8126,0
)
*289 (MRCItem
litem &260
pos 1
dimension 20
uid 8838,0
)
*290 (MRCItem
litem &261
pos 2
dimension 20
uid 10774,0
)
*291 (MRCItem
litem &262
pos 3
dimension 20
uid 10778,0
)
*292 (MRCItem
litem &263
pos 10
dimension 20
uid 12302,0
)
*293 (MRCItem
litem &264
pos 4
dimension 20
uid 12652,0
)
*294 (MRCItem
litem &265
pos 5
dimension 20
uid 12740,0
)
*295 (MRCItem
litem &266
pos 11
dimension 20
uid 13148,0
)
*296 (MRCItem
litem &267
pos 12
dimension 20
uid 13521,0
)
*297 (MRCItem
litem &268
pos 13
dimension 20
uid 13763,0
)
*298 (MRCItem
litem &269
pos 14
dimension 20
uid 13765,0
)
*299 (MRCItem
litem &270
pos 15
dimension 20
uid 13987,0
)
*300 (MRCItem
litem &271
pos 16
dimension 20
uid 13989,0
)
*301 (MRCItem
litem &272
pos 17
dimension 20
uid 13991,0
)
*302 (MRCItem
litem &273
pos 18
dimension 20
uid 13993,0
)
*303 (MRCItem
litem &274
pos 19
dimension 20
uid 14237,0
)
*304 (MRCItem
litem &275
pos 20
dimension 20
uid 14239,0
)
*305 (MRCItem
litem &276
pos 21
dimension 20
uid 14290,0
)
*306 (MRCItem
litem &277
pos 22
dimension 20
uid 14292,0
)
*307 (MRCItem
litem &278
pos 23
dimension 20
uid 15133,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 41,0
optionalChildren [
*308 (MRCItem
litem &246
pos 0
dimension 20
uid 42,0
)
*309 (MRCItem
litem &248
pos 1
dimension 50
uid 43,0
)
*310 (MRCItem
litem &249
pos 2
dimension 100
uid 44,0
)
*311 (MRCItem
litem &250
pos 3
dimension 50
uid 45,0
)
*312 (MRCItem
litem &251
pos 4
dimension 100
uid 46,0
)
*313 (MRCItem
litem &252
pos 5
dimension 100
uid 47,0
)
*314 (MRCItem
litem &253
pos 6
dimension 50
uid 48,0
)
*315 (MRCItem
litem &254
pos 7
dimension 80
uid 49,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 36,0
vaOverrides [
]
)
]
)
uid 21,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *316 (LEmptyRow
)
uid 51,0
optionalChildren [
*317 (RefLabelRowHdr
)
*318 (TitleRowHdr
)
*319 (FilterRowHdr
)
*320 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*321 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*322 (GroupColHdr
tm "GroupColHdrMgr"
)
*323 (NameColHdr
tm "GenericNameColHdrMgr"
)
*324 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*325 (InitColHdr
tm "GenericValueColHdrMgr"
)
*326 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*327 (EolColHdr
tm "GenericEolColHdrMgr"
)
*328 (LogGeneric
generic (GiElement
name "ioBitNb"
type "positive"
value "20"
)
uid 12994,0
)
*329 (LogGeneric
generic (GiElement
name "jtagBitNb"
type "positive"
value "3"
)
uid 12996,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 63,0
optionalChildren [
*330 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *331 (MRCItem
litem &316
pos 2
dimension 20
)
uid 65,0
optionalChildren [
*332 (MRCItem
litem &317
pos 0
dimension 20
uid 66,0
)
*333 (MRCItem
litem &318
pos 1
dimension 23
uid 67,0
)
*334 (MRCItem
litem &319
pos 2
hidden 1
dimension 20
uid 68,0
)
*335 (MRCItem
litem &328
pos 0
dimension 20
uid 12993,0
)
*336 (MRCItem
litem &329
pos 1
dimension 20
uid 12995,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 69,0
optionalChildren [
*337 (MRCItem
litem &320
pos 0
dimension 20
uid 70,0
)
*338 (MRCItem
litem &322
pos 1
dimension 50
uid 71,0
)
*339 (MRCItem
litem &323
pos 2
dimension 100
uid 72,0
)
*340 (MRCItem
litem &324
pos 3
dimension 100
uid 73,0
)
*341 (MRCItem
litem &325
pos 4
dimension 50
uid 74,0
)
*342 (MRCItem
litem &326
pos 5
dimension 50
uid 75,0
)
*343 (MRCItem
litem &327
pos 6
dimension 80
uid 76,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 64,0
vaOverrides [
]
)
]
)
uid 50,0
type 1
)
activeModelName "BlockDiag"
)
