<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf561 › include › mach › anomaly.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>anomaly.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * DO NOT EDIT THIS FILE</span>
<span class="cm"> * This file is under version control at</span>
<span class="cm"> *   svn://sources.blackfin.uclinux.org/toolchain/trunk/proc-defs/header-frags/</span>
<span class="cm"> * and can be replaced with that version at any time</span>
<span class="cm"> * DO NOT EDIT THIS FILE</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2011 Analog Devices Inc.</span>
<span class="cm"> * Licensed under the Clear BSD license.</span>
<span class="cm"> */</span>

<span class="cm">/* This file should be up to date with:</span>
<span class="cm"> *  - Revision S, 05/23/2011; ADSP-BF561 Blackfin Processor Anomaly List</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MACH_ANOMALY_H_</span>
<span class="cp">#define _MACH_ANOMALY_H_</span>

<span class="cm">/* We do not support 0.1, 0.2, or 0.4 silicon - sorry */</span>
<span class="cp">#if __SILICON_REVISION__ &lt; 3 || __SILICON_REVISION__ == 4</span>
<span class="cp"># error will not work on BF561 silicon version 0.0, 0.1, 0.2, or 0.4</span>
<span class="cp">#endif</span>

<span class="cm">/* Multi-Issue Instruction with dsp32shiftimm in slot1 and P-reg Store in slot2 Not Supported */</span>
<span class="cp">#define ANOMALY_05000074 (1)</span>
<span class="cm">/* UART Line Status Register (UART_LSR) Bits Are Not Updated at the Same Time */</span>
<span class="cp">#define ANOMALY_05000099 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* TESTSET Instructions Restricted to 32-Bit Aligned Memory Locations */</span>
<span class="cp">#define ANOMALY_05000120 (1)</span>
<span class="cm">/* Rx.H Cannot Be Used to Access 16-bit System MMR Registers */</span>
<span class="cp">#define ANOMALY_05000122 (1)</span>
<span class="cm">/* SIGNBITS Instruction Not Functional under Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000127 (1)</span>
<span class="cm">/* IMDMA S1/D1 Channel May Stall */</span>
<span class="cp">#define ANOMALY_05000149 (1)</span>
<span class="cm">/* Timers in PWM-Out Mode with PPI GP Receive (Input) Mode with 0 Frame Syncs */</span>
<span class="cp">#define ANOMALY_05000156 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* PPI Data Lengths between 8 and 16 Do Not Zero Out Upper Bits */</span>
<span class="cp">#define ANOMALY_05000166 (1)</span>
<span class="cm">/* Turning SPORTs on while External Frame Sync Is Active May Corrupt Data */</span>
<span class="cp">#define ANOMALY_05000167 (1)</span>
<span class="cm">/* Undefined Behavior when Power-Up Sequence Is Issued to SDRAM during Auto-Refresh */</span>
<span class="cp">#define ANOMALY_05000168 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* DATA CPLB Page Miss Can Result in Lost Write-Through Data Cache Writes */</span>
<span class="cp">#define ANOMALY_05000169 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Boot-ROM Modifies SICA_IWRx Wakeup Registers */</span>
<span class="cp">#define ANOMALY_05000171 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Cache Fill Buffer Data lost */</span>
<span class="cp">#define ANOMALY_05000174 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Overlapping Sequencer and Memory Stalls */</span>
<span class="cp">#define ANOMALY_05000175 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Overflow Bit Asserted when Multiplication of -1 by -1 Followed by Accumulator Saturation */</span>
<span class="cp">#define ANOMALY_05000176 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* PPI_COUNT Cannot Be Programmed to 0 in General Purpose TX or RX Modes */</span>
<span class="cp">#define ANOMALY_05000179 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* PPI_DELAY Not Functional in PPI Modes with 0 Frame Syncs */</span>
<span class="cp">#define ANOMALY_05000180 (1)</span>
<span class="cm">/* Disabling the PPI Resets the PPI Configuration Registers */</span>
<span class="cp">#define ANOMALY_05000181 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Internal Memory DMA Does Not Operate at Full Speed */</span>
<span class="cp">#define ANOMALY_05000182 (1)</span>
<span class="cm">/* Timer Pin Limitations for PPI TX Modes with External Frame Syncs */</span>
<span class="cp">#define ANOMALY_05000184 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Early PPI Transmit when FS1 Asserts before FS2 in TX Mode with 2 External Frame Syncs */</span>
<span class="cp">#define ANOMALY_05000185 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Upper PPI Pins Driven when PPI Packing Enabled and Data Length &gt;8 Bits */</span>
<span class="cp">#define ANOMALY_05000186 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* IMDMA Corrupted Data after a Halt */</span>
<span class="cp">#define ANOMALY_05000187 (1)</span>
<span class="cm">/* IMDMA Restrictions on Descriptor and Buffer Placement in Memory */</span>
<span class="cp">#define ANOMALY_05000188 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* False Protection Exceptions when Speculative Fetch Is Cancelled */</span>
<span class="cp">#define ANOMALY_05000189 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* PPI Not Functional at Core Voltage &lt; 1Volt */</span>
<span class="cp">#define ANOMALY_05000190 (1)</span>
<span class="cm">/* False I/O Pin Interrupts on Edge-Sensitive Inputs When Polarity Setting Is Changed */</span>
<span class="cp">#define ANOMALY_05000193 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Restarting SPORT in Specific Modes May Cause Data Corruption */</span>
<span class="cp">#define ANOMALY_05000194 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Failing MMR Accesses when Preceding Memory Read Stalls */</span>
<span class="cp">#define ANOMALY_05000198 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Current DMA Address Shows Wrong Value During Carry Fix */</span>
<span class="cp">#define ANOMALY_05000199 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* SPORT TFS and DT Are Incorrectly Driven During Inactive Channels in Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000200 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Possible Infinite Stall with Specific Dual-DAG Situation */</span>
<span class="cp">#define ANOMALY_05000202 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Incorrect Data Read with Writethrough &quot;Allocate Cache Lines on Reads Only&quot; Cache Mode */</span>
<span class="cp">#define ANOMALY_05000204 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Specific Sequence that Can Cause DMA Error or DMA Stopping */</span>
<span class="cp">#define ANOMALY_05000205 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Recovery from &quot;Brown-Out&quot; Condition */</span>
<span class="cp">#define ANOMALY_05000207 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* VSTAT Status Bit in PLL_STAT Register Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000208 (1)</span>
<span class="cm">/* Speed Path in Computational Unit Affects Certain Instructions */</span>
<span class="cp">#define ANOMALY_05000209 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* UART TX Interrupt Masked Erroneously */</span>
<span class="cp">#define ANOMALY_05000215 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* NMI Event at Boot Time Results in Unpredictable State */</span>
<span class="cp">#define ANOMALY_05000219 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Data Corruption/Core Hang with L2/L3 Configured in Writeback Cache Mode */</span>
<span class="cp">#define ANOMALY_05000220 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* Incorrect Pulse-Width of UART Start Bit */</span>
<span class="cp">#define ANOMALY_05000225 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Scratchpad Memory Bank Reads May Return Incorrect Data */</span>
<span class="cp">#define ANOMALY_05000227 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* UART Receiver is Less Robust Against Baudrate Differences in Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000230 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* UART STB Bit Incorrectly Affects Receiver Setting */</span>
<span class="cp">#define ANOMALY_05000231 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* SPORT Data Transmit Lines Are Incorrectly Driven in Multichannel Mode */</span>
<span class="cp">#define ANOMALY_05000232 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* DF Bit in PLL_CTL Register Does Not Respond to Hardware Reset */</span>
<span class="cp">#define ANOMALY_05000242 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* If I-Cache Is On, CSYNC/SSYNC/IDLE Around Change of Control Causes Failures */</span>
<span class="cp">#define ANOMALY_05000244 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* False Hardware Error from an Access in the Shadow of a Conditional Branch */</span>
<span class="cp">#define ANOMALY_05000245 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* TESTSET Operation Forces Stall on the Other Core */</span>
<span class="cp">#define ANOMALY_05000248 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Incorrect Bit Shift of Data Word in Multichannel (TDM) Mode in Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000250 (__SILICON_REVISION__ &gt; 2 &amp;&amp; __SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Exception Not Generated for MMR Accesses in Reserved Region */</span>
<span class="cp">#define ANOMALY_05000251 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Maximum External Clock Speed for Timers */</span>
<span class="cp">#define ANOMALY_05000253 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Incorrect Timer Pulse Width in Single-Shot PWM_OUT Mode with External Clock */</span>
<span class="cp">#define ANOMALY_05000254 (__SILICON_REVISION__ &gt; 3)</span>
<span class="cm">/* Interrupt/Exception During Short Hardware Loop May Cause Bad Instruction Fetches */</span>
<span class="cm">/* Tempoary work around for kgdb bug 6333 in SMP kernel. It looks coreb hangs in exception</span>
<span class="cm"> * without handling anomaly 05000257 properly on bf561 v0.5. This work around may change</span>
<span class="cm"> * after the behavior and the root cause are confirmed with hardware team.</span>
<span class="cm"> */</span>
<span class="cp">#define ANOMALY_05000257 (__SILICON_REVISION__ &lt; 5 || (__SILICON_REVISION__ == 5 &amp;&amp; CONFIG_SMP))</span>
<span class="cm">/* Instruction Cache Is Corrupted When Bits 9 and 12 of the ICPLB Data Registers Differ */</span>
<span class="cp">#define ANOMALY_05000258 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* ICPLB_STATUS MMR Register May Be Corrupted */</span>
<span class="cp">#define ANOMALY_05000260 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* DCPLB_FAULT_ADDR MMR Register May Be Corrupted */</span>
<span class="cp">#define ANOMALY_05000261 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Stores To Data Cache May Be Lost */</span>
<span class="cp">#define ANOMALY_05000262 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Hardware Loop Corrupted When Taking an ICPLB Exception */</span>
<span class="cp">#define ANOMALY_05000263 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* CSYNC/SSYNC/IDLE Causes Infinite Stall in Penultimate Instruction in Hardware Loop */</span>
<span class="cp">#define ANOMALY_05000264 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Sensitivity To Noise with Slow Input Edge Rates on External SPORT TX and RX Clocks */</span>
<span class="cp">#define ANOMALY_05000265 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* IMDMA Destination IRQ Status Must Be Read Prior to Using IMDMA */</span>
<span class="cp">#define ANOMALY_05000266 (__SILICON_REVISION__ &gt; 3)</span>
<span class="cm">/* IMDMA May Corrupt Data under Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000267 (1)</span>
<span class="cm">/* High I/O Activity Causes Output Voltage of Internal Voltage Regulator (Vddint) to Increase */</span>
<span class="cp">#define ANOMALY_05000269 (1)</span>
<span class="cm">/* High I/O Activity Causes Output Voltage of Internal Voltage Regulator (Vddint) to Decrease */</span>
<span class="cp">#define ANOMALY_05000270 (1)</span>
<span class="cm">/* Certain Data Cache Writethrough Modes Fail for Vddint &lt;= 0.9V */</span>
<span class="cp">#define ANOMALY_05000272 (1)</span>
<span class="cm">/* Data Cache Write Back to External Synchronous Memory May Be Lost */</span>
<span class="cp">#define ANOMALY_05000274 (1)</span>
<span class="cm">/* PPI Timing and Sampling Information Updates */</span>
<span class="cp">#define ANOMALY_05000275 (__SILICON_REVISION__ &gt; 2)</span>
<span class="cm">/* Timing Requirements Change for External Frame Sync PPI Modes with Non-Zero PPI_DELAY */</span>
<span class="cp">#define ANOMALY_05000276 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Writes to an I/O Data Register One SCLK Cycle after an Edge Is Detected May Clear Interrupt */</span>
<span class="cp">#define ANOMALY_05000277 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Disabling Peripherals with DMA Running May Cause DMA System Instability */</span>
<span class="cp">#define ANOMALY_05000278 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* False Hardware Error when ISR Context Is Not Restored */</span>
<span class="cm">/* Temporarily walk around for bug 5423 till this issue is confirmed by</span>
<span class="cm"> * official anomaly document. It looks 05000281 still exists on bf561</span>
<span class="cm"> * v0.5.</span>
<span class="cm"> */</span>
<span class="cp">#define ANOMALY_05000281 (__SILICON_REVISION__ &lt;= 5)</span>
<span class="cm">/* System MMR Write Is Stalled Indefinitely when Killed in a Particular Stage */</span>
<span class="cp">#define ANOMALY_05000283 (1)</span>
<span class="cm">/* Reads Will Receive Incorrect Data under Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000287 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* SPORTs May Receive Bad Data If FIFOs Fill Up */</span>
<span class="cp">#define ANOMALY_05000288 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Memory-To-Memory DMA Source/Destination Descriptors Must Be in Same Memory Space */</span>
<span class="cp">#define ANOMALY_05000301 (1)</span>
<span class="cm">/* SSYNCs after Writes to DMA MMR Registers May Not Be Handled Correctly */</span>
<span class="cp">#define ANOMALY_05000302 (1)</span>
<span class="cm">/* SPORT_HYS Bit in PLL_CTL Register Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000305 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* SCKELOW Bit Does Not Maintain State Through Hibernate */</span>
<span class="cp">#define ANOMALY_05000307 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* False Hardware Errors Caused by Fetches at the Boundary of Reserved Memory */</span>
<span class="cp">#define ANOMALY_05000310 (1)</span>
<span class="cm">/* Errors when SSYNC, CSYNC, or Loads to LT, LB and LC Registers Are Interrupted */</span>
<span class="cp">#define ANOMALY_05000312 (1)</span>
<span class="cm">/* PPI Is Level-Sensitive on First Transfer In Single Frame Sync Modes */</span>
<span class="cp">#define ANOMALY_05000313 (1)</span>
<span class="cm">/* Killed System MMR Write Completes Erroneously on Next System MMR Access */</span>
<span class="cp">#define ANOMALY_05000315 (1)</span>
<span class="cm">/* PF2 Output Remains Asserted after SPI Master Boot */</span>
<span class="cp">#define ANOMALY_05000320 (__SILICON_REVISION__ &gt; 3)</span>
<span class="cm">/* Erroneous GPIO Flag Pin Operations under Specific Sequences */</span>
<span class="cp">#define ANOMALY_05000323 (1)</span>
<span class="cm">/* SPORT Secondary Receive Channel Not Functional when Word Length &gt;16 Bits */</span>
<span class="cp">#define ANOMALY_05000326 (__SILICON_REVISION__ &gt; 3)</span>
<span class="cm">/* 24-Bit SPI Boot Mode Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000331 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Slave SPI Boot Mode Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000332 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Flag Data Register Writes One SCLK Cycle after Edge Is Detected May Clear Interrupt Status */</span>
<span class="cp">#define ANOMALY_05000333 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* ALT_TIMING Bit in PLL_CTL Register Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000339 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Memory DMA FIFO Causes Throughput Degradation on Writes to External Memory */</span>
<span class="cp">#define ANOMALY_05000343 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* Serial Port (SPORT) Multichannel Transmit Failure when Channel 0 Is Disabled */</span>
<span class="cp">#define ANOMALY_05000357 (1)</span>
<span class="cm">/* Conflicting Column Address Widths Causes SDRAM Errors */</span>
<span class="cp">#define ANOMALY_05000362 (1)</span>
<span class="cm">/* UART Break Signal Issues */</span>
<span class="cp">#define ANOMALY_05000363 (__SILICON_REVISION__ &lt; 5)</span>
<span class="cm">/* PPI Underflow Error Goes Undetected in ITU-R 656 Mode */</span>
<span class="cp">#define ANOMALY_05000366 (1)</span>
<span class="cm">/* Possible RETS Register Corruption when Subroutine Is under 5 Cycles in Duration */</span>
<span class="cp">#define ANOMALY_05000371 (1)</span>
<span class="cm">/* Level-Sensitive External GPIO Wakeups May Cause Indefinite Stall */</span>
<span class="cp">#define ANOMALY_05000403 (1)</span>
<span class="cm">/* TESTSET Instruction Causes Data Corruption with Writeback Data Cache Enabled */</span>
<span class="cp">#define ANOMALY_05000412 (1)</span>
<span class="cm">/* Speculative Fetches Can Cause Undesired External FIFO Operations */</span>
<span class="cp">#define ANOMALY_05000416 (1)</span>
<span class="cm">/* Multichannel SPORT Channel Misalignment Under Specific Configuration */</span>
<span class="cp">#define ANOMALY_05000425 (1)</span>
<span class="cm">/* Speculative Fetches of Indirect-Pointer Instructions Can Cause False Hardware Errors */</span>
<span class="cp">#define ANOMALY_05000426 (1)</span>
<span class="cm">/* Lost/Corrupted L2/L3 Memory Write after Speculative L2 Memory Read by Core B */</span>
<span class="cp">#define ANOMALY_05000428 (__SILICON_REVISION__ &gt; 3)</span>
<span class="cm">/* IFLUSH Instruction at End of Hardware Loop Causes Infinite Stall */</span>
<span class="cp">#define ANOMALY_05000443 (1)</span>
<span class="cm">/* SCKELOW Feature Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000458 (1)</span>
<span class="cm">/* False Hardware Error when RETI Points to Invalid Memory */</span>
<span class="cp">#define ANOMALY_05000461 (1)</span>
<span class="cm">/* Synchronization Problem at Startup May Cause SPORT Transmit Channels to Misalign */</span>
<span class="cp">#define ANOMALY_05000462 (1)</span>
<span class="cm">/* Boot Failure When SDRAM Control Signals Toggle Coming Out Of Reset */</span>
<span class="cp">#define ANOMALY_05000471 (1)</span>
<span class="cm">/* Interrupted SPORT Receive Data Register Read Results In Underflow when SLEN &gt; 15 */</span>
<span class="cp">#define ANOMALY_05000473 (1)</span>
<span class="cm">/* Possible Lockup Condition when Modifying PLL from External Memory */</span>
<span class="cp">#define ANOMALY_05000475 (1)</span>
<span class="cm">/* TESTSET Instruction Cannot Be Interrupted */</span>
<span class="cp">#define ANOMALY_05000477 (1)</span>
<span class="cm">/* Reads of ITEST_COMMAND and ITEST_DATA Registers Cause Cache Corruption */</span>
<span class="cp">#define ANOMALY_05000481 (1)</span>
<span class="cm">/* PLL May Latch Incorrect Values Coming Out of Reset */</span>
<span class="cp">#define ANOMALY_05000489 (1)</span>
<span class="cm">/* Instruction Memory Stalls Can Cause IFLUSH to Fail */</span>
<span class="cp">#define ANOMALY_05000491 (1)</span>
<span class="cm">/* EXCPT Instruction May Be Lost If NMI Happens Simultaneously */</span>
<span class="cp">#define ANOMALY_05000494 (1)</span>
<span class="cm">/* RXS Bit in SPI_STAT May Become Stuck In RX DMA Modes */</span>
<span class="cp">#define ANOMALY_05000501 (1)</span>

<span class="cm">/*</span>
<span class="cm"> * These anomalies have been &quot;phased&quot; out of analog.com anomaly sheets and are</span>
<span class="cm"> * here to show running on older silicon just isn&#39;t feasible.</span>
<span class="cm"> */</span>

<span class="cm">/* Trace Buffers May Contain Errors in Emulation Mode and/or Exception, NMI, Reset Handlers */</span>
<span class="cp">#define ANOMALY_05000116 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Erroneous Exception when Enabling Cache */</span>
<span class="cp">#define ANOMALY_05000125 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Two bits in the Watchpoint Status Register (WPSTAT) are swapped */</span>
<span class="cp">#define ANOMALY_05000134 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Enable wires from the Data Watchpoint Address Control Register (WPDACTL) are swapped */</span>
<span class="cp">#define ANOMALY_05000135 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Stall in multi-unit DMA operations */</span>
<span class="cp">#define ANOMALY_05000136 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Allowing the SPORT RX FIFO to fill will cause an overflow */</span>
<span class="cp">#define ANOMALY_05000140 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Infinite Stall may occur with a particular sequence of consecutive dual dag events */</span>
<span class="cp">#define ANOMALY_05000141 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Interrupts may be lost when a programmable input flag is configured to be edge sensitive */</span>
<span class="cp">#define ANOMALY_05000142 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DMA and TESTSET conflict when both are accessing external memory */</span>
<span class="cp">#define ANOMALY_05000144 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* In PWM_OUT mode, you must enable the PPI block to generate a waveform from PPI_CLK */</span>
<span class="cp">#define ANOMALY_05000145 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* MDMA may lose the first few words of a descriptor chain */</span>
<span class="cp">#define ANOMALY_05000146 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Source MDMA descriptor may stop with a DMA Error near beginning of descriptor fetch */</span>
<span class="cp">#define ANOMALY_05000147 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DMA engine may lose data due to incorrect handshaking */</span>
<span class="cp">#define ANOMALY_05000150 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DMA stalls when all three controllers read data from the same source */</span>
<span class="cp">#define ANOMALY_05000151 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Execution stall when executing in L2 and doing external accesses */</span>
<span class="cp">#define ANOMALY_05000152 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Frame Delay in SPORT Multichannel Mode */</span>
<span class="cp">#define ANOMALY_05000153 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* SPORT TFS signal stays active in multichannel mode outside of valid channels */</span>
<span class="cp">#define ANOMALY_05000154 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Killed 32-Bit MMR Write Leads to Next System MMR Access Thinking It Should Be 32-Bit */</span>
<span class="cp">#define ANOMALY_05000157 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DMA Lock-up at CCLK to SCLK ratios of 4:1, 2:1, or 1:1 */</span>
<span class="cp">#define ANOMALY_05000159 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* A read from external memory may return a wrong value with data cache enabled */</span>
<span class="cp">#define ANOMALY_05000160 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Data Cache Fill data can be corrupted after/during Instruction DMA if certain core stalls exist */</span>
<span class="cp">#define ANOMALY_05000161 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DMEM_CONTROL&lt;12&gt; is not set on Reset */</span>
<span class="cp">#define ANOMALY_05000162 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* SPORT Transmit Data Is Not Gated by External Frame Sync in Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000163 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DSPID register values incorrect */</span>
<span class="cp">#define ANOMALY_05000172 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* DMA vs Core accesses to external memory */</span>
<span class="cp">#define ANOMALY_05000173 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* PPI does not invert the Driving PPICLK edge in Transmit Modes */</span>
<span class="cp">#define ANOMALY_05000191 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* SSYNC Stalls Processor when Executed from Non-Cacheable Memory */</span>
<span class="cp">#define ANOMALY_05000402 (__SILICON_REVISION__ == 4)</span>

<span class="cm">/* Anomalies that don&#39;t exist on this proc */</span>
<span class="cp">#define ANOMALY_05000119 (0)</span>
<span class="cp">#define ANOMALY_05000158 (0)</span>
<span class="cp">#define ANOMALY_05000183 (0)</span>
<span class="cp">#define ANOMALY_05000233 (0)</span>
<span class="cp">#define ANOMALY_05000234 (0)</span>
<span class="cp">#define ANOMALY_05000273 (0)</span>
<span class="cp">#define ANOMALY_05000311 (0)</span>
<span class="cp">#define ANOMALY_05000353 (1)</span>
<span class="cp">#define ANOMALY_05000364 (0)</span>
<span class="cp">#define ANOMALY_05000380 (0)</span>
<span class="cp">#define ANOMALY_05000383 (0)</span>
<span class="cp">#define ANOMALY_05000386 (1)</span>
<span class="cp">#define ANOMALY_05000389 (0)</span>
<span class="cp">#define ANOMALY_05000400 (0)</span>
<span class="cp">#define ANOMALY_05000430 (0)</span>
<span class="cp">#define ANOMALY_05000432 (0)</span>
<span class="cp">#define ANOMALY_05000435 (0)</span>
<span class="cp">#define ANOMALY_05000440 (0)</span>
<span class="cp">#define ANOMALY_05000447 (0)</span>
<span class="cp">#define ANOMALY_05000448 (0)</span>
<span class="cp">#define ANOMALY_05000456 (0)</span>
<span class="cp">#define ANOMALY_05000450 (0)</span>
<span class="cp">#define ANOMALY_05000465 (0)</span>
<span class="cp">#define ANOMALY_05000467 (0)</span>
<span class="cp">#define ANOMALY_05000474 (0)</span>
<span class="cp">#define ANOMALY_05000480 (0)</span>
<span class="cp">#define ANOMALY_05000485 (0)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
