

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Tue Apr 13 11:14:22 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122|  1.220 us|  1.220 us|  123|  123|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 123
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.23>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_11" [dfg_199.c:7]   --->   Operation 124 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i8 %p_11_read" [dfg_199.c:22]   --->   Operation 125 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i8 %p_11_read" [dfg_199.c:22]   --->   Operation 126 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.73ns)   --->   "%sub_ln22 = sub i10 589, i10 %sext_ln22_1" [dfg_199.c:22]   --->   Operation 127 'sub' 'sub_ln22' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i10 %sub_ln22" [dfg_199.c:22]   --->   Operation 128 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [13/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 129 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 130 [12/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 130 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 131 [11/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 131 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.50>
ST_4 : Operation 132 [10/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 132 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.50>
ST_5 : Operation 133 [9/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 133 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.50>
ST_6 : Operation 134 [8/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 134 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.50>
ST_7 : Operation 135 [7/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 135 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.50>
ST_8 : Operation 136 [6/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 136 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.50>
ST_9 : Operation 137 [5/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 137 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.50>
ST_10 : Operation 138 [4/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 138 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.50>
ST_11 : Operation 139 [3/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 139 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%p_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_15" [dfg_199.c:7]   --->   Operation 140 'read' 'p_15_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %p_11_read" [dfg_199.c:21]   --->   Operation 141 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [2/2] (6.91ns)   --->   "%mul_ln21 = mul i32 %zext_ln21, i32 %p_15_read" [dfg_199.c:21]   --->   Operation 142 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [2/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 143 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (1.55ns)   --->   "%icmp_ln24 = icmp_eq  i8 %p_11_read, i8 0" [dfg_199.c:24]   --->   Operation 144 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 145 [1/2] (6.91ns)   --->   "%mul_ln21 = mul i32 %zext_ln21, i32 %p_15_read" [dfg_199.c:21]   --->   Operation 145 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/13] (3.50ns)   --->   "%srem_ln22 = srem i11 %sext_ln22, i11 %zext_ln22_1" [dfg_199.c:22]   --->   Operation 146 'srem' 'srem_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 11> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.97>
ST_14 : Operation 147 [1/1] (2.47ns)   --->   "%icmp_ln21 = icmp_eq  i32 %mul_ln21, i32 0" [dfg_199.c:21]   --->   Operation 147 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %icmp_ln21" [dfg_199.c:22]   --->   Operation 148 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (1.63ns)   --->   "%add_ln22 = add i11 %srem_ln22, i11 364" [dfg_199.c:22]   --->   Operation 149 'add' 'add_ln22' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [5/5] (3.50ns)   --->   "%urem_ln21 = urem i11 %zext_ln22, i11 %add_ln22" [dfg_199.c:21]   --->   Operation 150 'urem' 'urem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 1> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.50>
ST_15 : Operation 151 [4/5] (3.50ns)   --->   "%urem_ln21 = urem i11 %zext_ln22, i11 %add_ln22" [dfg_199.c:21]   --->   Operation 151 'urem' 'urem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 1> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.50>
ST_16 : Operation 152 [3/5] (3.50ns)   --->   "%urem_ln21 = urem i11 %zext_ln22, i11 %add_ln22" [dfg_199.c:21]   --->   Operation 152 'urem' 'urem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 1> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.50>
ST_17 : Operation 153 [2/5] (3.50ns)   --->   "%urem_ln21 = urem i11 %zext_ln22, i11 %add_ln22" [dfg_199.c:21]   --->   Operation 153 'urem' 'urem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 1> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.02>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:7]   --->   Operation 154 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 155 [1/5] (3.50ns)   --->   "%urem_ln21 = urem i11 %zext_ln22, i11 %add_ln22" [dfg_199.c:21]   --->   Operation 155 'urem' 'urem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 1> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i1 %urem_ln21" [dfg_199.c:22]   --->   Operation 156 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 8, i1 %trunc_ln22" [dfg_199.c:24]   --->   Operation 157 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i5 %or_ln" [dfg_199.c:24]   --->   Operation 158 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %sext_ln24" [dfg_199.c:24]   --->   Operation 159 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (3.52ns)   --->   "%add_ln24 = add i64 %zext_ln24, i64 %p_read" [dfg_199.c:24]   --->   Operation 160 'add' 'add_ln24' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node shl_neg)   --->   "%shl_ln25 = shl i64 %p_read, i64 17" [dfg_199.c:25]   --->   Operation 161 'shl' 'shl_ln25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (3.52ns) (out node of the LUT)   --->   "%shl_neg = sub i64 0, i64 %shl_ln25" [dfg_199.c:25]   --->   Operation 162 'sub' 'shl_neg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.30>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%p_13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_13" [dfg_199.c:7]   --->   Operation 163 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 164 [22/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 164 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i32 %p_15_read" [dfg_199.c:25]   --->   Operation 165 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln25 = or i64 %shl_neg, i64 989" [dfg_199.c:25]   --->   Operation 166 'or' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln25 = sub i64 %or_ln25, i64 %p_13_read" [dfg_199.c:25]   --->   Operation 167 'sub' 'sub_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 168 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%sub_ln25_1 = sub i64 %sub_ln25, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 168 'sub' 'sub_ln25_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 169 [21/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 169 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 170 [20/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 170 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 171 [19/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 171 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 172 [18/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 172 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 173 [17/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 173 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 174 [16/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 174 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 175 [15/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 175 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 176 [14/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 176 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.41>
ST_28 : Operation 177 [13/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 177 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i1 %icmp_ln24" [dfg_199.c:24]   --->   Operation 178 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 179 [6/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 179 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.41>
ST_29 : Operation 180 [12/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 180 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 181 [5/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 181 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.41>
ST_30 : Operation 182 [11/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 182 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 183 [4/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 183 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.41>
ST_31 : Operation 184 [10/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 184 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [3/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 185 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.41>
ST_32 : Operation 186 [9/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 186 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 187 [2/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 187 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.41>
ST_33 : Operation 188 [8/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 188 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 189 [1/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24_1" [dfg_199.c:24]   --->   Operation 189 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 190 [7/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 190 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 191 [5/5] (7.25ns)   --->   "%dc = fsub i32 -1.30276e+07, i32 %conv" [dfg_199.c:24]   --->   Operation 191 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 192 [6/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 192 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 193 [4/5] (7.25ns)   --->   "%dc = fsub i32 -1.30276e+07, i32 %conv" [dfg_199.c:24]   --->   Operation 193 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 194 [5/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 194 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 195 [3/5] (7.25ns)   --->   "%dc = fsub i32 -1.30276e+07, i32 %conv" [dfg_199.c:24]   --->   Operation 195 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 196 [4/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 196 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 197 [2/5] (7.25ns)   --->   "%dc = fsub i32 -1.30276e+07, i32 %conv" [dfg_199.c:24]   --->   Operation 197 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 198 [3/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 198 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 199 [1/5] (7.25ns)   --->   "%dc = fsub i32 -1.30276e+07, i32 %conv" [dfg_199.c:24]   --->   Operation 199 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 200 [2/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 200 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 201 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 201 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 202 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %data_V"   --->   Operation 203 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 204 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 205 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 205 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 206 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 206 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 207 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_2"   --->   Operation 207 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 208 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 209 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 209 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 210 [1/22] (5.07ns)   --->   "%sdiv_ln24 = sdiv i64 42235, i64 %add_ln24" [dfg_199.c:24]   --->   Operation 210 'sdiv' 'sdiv_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 211 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_3, i1 0"   --->   Operation 211 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 212 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 213 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i18_cast_cast_cast = sext i9 %ush"   --->   Operation 213 'sext' 'sh_prom_i_i_i_i_i18_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 214 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i18_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i18_cast_cast_cast"   --->   Operation 214 'zext' 'sh_prom_i_i_i_i_i18_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i18_cast_cast_cast_cast"   --->   Operation 215 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i18_cast_cast_cast_cast"   --->   Operation 216 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 217 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_40 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 218 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_40 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_1, i32 24, i32 87"   --->   Operation 219 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_40 : Operation 220 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_1"   --->   Operation 220 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.04>
ST_41 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 221 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 222 [1/1] (3.52ns)   --->   "%result_V_2 = sub i64 0, i64 %val"   --->   Operation 222 'sub' 'result_V_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_2, i64 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 223 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 224 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln24 = sub i64 %sdiv_ln24, i64 %result_V" [dfg_199.c:24]   --->   Operation 224 'sub' 'sub_ln24' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 225 [68/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 225 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 226 [67/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 226 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 227 [66/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 227 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 228 [65/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 228 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 229 [64/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 229 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 230 [63/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 230 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 231 [62/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 231 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 232 [61/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 232 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 233 [60/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 233 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 234 [59/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 234 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 235 [58/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 235 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 236 [57/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 236 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 237 [56/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 237 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 238 [55/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 238 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 239 [54/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 239 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 240 [53/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 240 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 241 [52/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 241 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 242 [51/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 242 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 243 [50/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 243 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 244 [49/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 244 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 245 [48/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 245 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 246 [47/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 246 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 247 [46/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 247 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 248 [45/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 248 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 249 [44/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 249 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 250 [43/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 250 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 251 [42/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 251 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 252 [41/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 252 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 253 [40/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 253 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 254 [39/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 254 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 255 [38/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 255 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 256 [37/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 256 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 257 [36/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 257 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 258 [35/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 258 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 259 [34/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 259 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 260 [33/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 260 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 261 [32/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 261 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 262 [31/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 262 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 263 [30/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 263 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 264 [29/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 264 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 265 [28/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 265 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 266 [27/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 266 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 267 [26/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 267 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 268 [25/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 268 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 269 [24/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 269 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 270 [23/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 270 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 271 [22/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 271 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 272 [21/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 272 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 273 [20/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 273 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 274 [19/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 274 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 275 [18/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 275 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 276 [17/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 276 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 277 [16/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 277 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 278 [15/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 278 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 279 [14/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 279 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 280 [13/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 280 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 281 [12/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 281 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 282 [11/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 282 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 283 [10/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 283 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 284 [9/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 284 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 285 [8/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 285 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 286 [7/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 286 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 287 [6/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 287 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 288 [5/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 288 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 289 [4/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 289 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 290 [3/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 290 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 291 [2/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 291 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.62>
ST_109 : Operation 292 [1/68] (5.07ns)   --->   "%v_6 = srem i64 %sub_ln24, i64 %sub_ln25_1" [dfg_199.c:24]   --->   Operation 292 'srem' 'v_6' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i64 %v_6" [dfg_199.c:26]   --->   Operation 293 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 294 [1/1] (1.55ns)   --->   "%icmp_ln27 = icmp_eq  i8 %trunc_ln26, i8 196" [dfg_199.c:27]   --->   Operation 294 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 3.52>
ST_110 : Operation 295 [1/1] (3.52ns)   --->   "%sub_ln28 = sub i64 346, i64 %v_6" [dfg_199.c:28]   --->   Operation 295 'sub' 'sub_ln28' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.92>
ST_111 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27)   --->   "%zext_ln27 = zext i1 %icmp_ln27" [dfg_199.c:27]   --->   Operation 296 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27)   --->   "%xor_ln27 = xor i1 %trunc_ln22, i1 1" [dfg_199.c:27]   --->   Operation 297 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27)   --->   "%zext_ln27_2 = zext i1 %xor_ln27" [dfg_199.c:27]   --->   Operation 298 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 299 [1/1] (1.85ns) (out node of the LUT)   --->   "%shl_ln27 = shl i2 %zext_ln27, i2 %zext_ln27_2" [dfg_199.c:27]   --->   Operation 299 'shl' 'shl_ln27' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i2 %shl_ln27" [dfg_199.c:27]   --->   Operation 300 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 301 [7/7] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %zext_ln27_1, i64 %sub_ln28" [dfg_199.c:27]   --->   Operation 301 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 302 [6/7] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %zext_ln27_1, i64 %sub_ln28" [dfg_199.c:27]   --->   Operation 302 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 303 [5/7] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %zext_ln27_1, i64 %sub_ln28" [dfg_199.c:27]   --->   Operation 303 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 304 [4/7] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %zext_ln27_1, i64 %sub_ln28" [dfg_199.c:27]   --->   Operation 304 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 305 [3/7] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %zext_ln27_1, i64 %sub_ln28" [dfg_199.c:27]   --->   Operation 305 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 306 [2/7] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %zext_ln27_1, i64 %sub_ln28" [dfg_199.c:27]   --->   Operation 306 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 307 [1/7] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %zext_ln27_1, i64 %sub_ln28" [dfg_199.c:27]   --->   Operation 307 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.28>
ST_118 : Operation 308 [6/6] (6.28ns)   --->   "%result = sitodp i64 %sdiv_ln27" [dfg_199.c:27]   --->   Operation 308 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.28>
ST_119 : Operation 309 [5/6] (6.28ns)   --->   "%result = sitodp i64 %sdiv_ln27" [dfg_199.c:27]   --->   Operation 309 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.28>
ST_120 : Operation 310 [4/6] (6.28ns)   --->   "%result = sitodp i64 %sdiv_ln27" [dfg_199.c:27]   --->   Operation 310 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.28>
ST_121 : Operation 311 [3/6] (6.28ns)   --->   "%result = sitodp i64 %sdiv_ln27" [dfg_199.c:27]   --->   Operation 311 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.28>
ST_122 : Operation 312 [2/6] (6.28ns)   --->   "%result = sitodp i64 %sdiv_ln27" [dfg_199.c:27]   --->   Operation 312 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.28>
ST_123 : Operation 313 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 313 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 314 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 314 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 315 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 315 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 317 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_11"   --->   Operation 317 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 318 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 318 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 319 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_13"   --->   Operation 319 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 320 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 320 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 321 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_15"   --->   Operation 321 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 323 [1/6] (6.28ns)   --->   "%result = sitodp i64 %sdiv_ln27" [dfg_199.c:27]   --->   Operation 323 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_123 : Operation 324 [1/1] (0.00ns)   --->   "%ret_ln29 = ret i64 %result" [dfg_199.c:29]   --->   Operation 324 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_11_read                               (read          ) [ 0011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln22                               (sext          ) [ 0011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln22_1                             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln22                                (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln22_1                             (zext          ) [ 0011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_15_read                               (read          ) [ 0000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21                               (zext          ) [ 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln24                               (icmp          ) [ 0000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln21                                (mul           ) [ 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
srem_ln22                               (srem          ) [ 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln21                               (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln22                               (zext          ) [ 0000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln22                                (add           ) [ 0000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read                                  (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln21                               (urem          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln22                              (trunc         ) [ 0000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000]
or_ln                                   (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24                               (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24                                (add           ) [ 0000000000000000000111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln25                                (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_neg                                 (sub           ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_13_read                               (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln25                                 (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln25                                (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln25_1                              (sub           ) [ 0000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000]
zext_ln24_1                             (zext          ) [ 0000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv                                    (uitofp        ) [ 0000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc                                      (fsub          ) [ 0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                  (bitcast       ) [ 0000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                                   (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                                   (trunc         ) [ 0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln341                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln341                               (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                   (bitselect     ) [ 0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311                              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                     (select        ) [ 0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln24                               (sdiv          ) [ 0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa                                (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i18_cast_cast_cast      (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i18_cast_cast_cast_cast (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                     (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                   (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                     (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                   (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                                     (select        ) [ 0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                              (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2                              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                                (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln24                                (sub           ) [ 0000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111100000000000000]
v_6                                     (srem          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
trunc_ln26                              (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln27                               (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000]
sub_ln28                                (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000]
zext_ln27                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27                                (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27_2                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln27                                (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27_1                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000]
sdiv_ln27                               (sdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                       (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                                  (sitodp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln29                                (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i111.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i111.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="p_11_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_11_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_15_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_15_read/12 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/18 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_13_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_13_read/19 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="dc/34 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv/28 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="1"/>
<pin id="120" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="result/118 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln22_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sext_ln22_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sub_ln22_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln22_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="11" slack="0"/>
<pin id="142" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln22/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln21_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="11"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/12 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln21/12 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln24_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="11"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/12 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln21_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/14 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln22_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/14 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln22_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="1"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/14 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="11" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln21/14 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln22_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/18 "/>
</bind>
</comp>

<comp id="183" class="1004" name="or_ln_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/18 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln24_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/18 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln24_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/18 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln24_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/18 "/>
</bind>
</comp>

<comp id="205" class="1004" name="shl_ln25_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="6" slack="0"/>
<pin id="208" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/18 "/>
</bind>
</comp>

<comp id="211" class="1004" name="shl_neg_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shl_neg/18 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="18" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="1"/>
<pin id="220" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln24/19 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln25_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="7"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/19 "/>
</bind>
</comp>

<comp id="225" class="1004" name="or_ln25_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="0" index="1" bw="11" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/19 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sub_ln25_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/19 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sub_ln25_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_1/19 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln24_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="16"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/28 "/>
</bind>
</comp>

<comp id="246" class="1004" name="data_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/39 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="0" index="3" bw="6" slack="0"/>
<pin id="254" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/39 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/39 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln341_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/39 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln341_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/39 "/>
</bind>
</comp>

<comp id="273" class="1004" name="isNeg_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/39 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sub_ln1311_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/39 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln1311_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/39 "/>
</bind>
</comp>

<comp id="291" class="1004" name="ush_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="0" index="2" bw="9" slack="0"/>
<pin id="295" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/39 "/>
</bind>
</comp>

<comp id="299" class="1004" name="mantissa_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="25" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="23" slack="1"/>
<pin id="303" dir="0" index="3" bw="1" slack="0"/>
<pin id="304" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/40 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln15_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="25" slack="0"/>
<pin id="310" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/40 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sh_prom_i_i_i_i_i18_cast_cast_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i18_cast_cast_cast/40 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sh_prom_i_i_i_i_i18_cast_cast_cast_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i18_cast_cast_cast_cast/40 "/>
</bind>
</comp>

<comp id="319" class="1004" name="r_V_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="25" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/40 "/>
</bind>
</comp>

<comp id="325" class="1004" name="r_V_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="25" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/40 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="111" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/40 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln662_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/40 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="0" index="1" bw="111" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="0" index="3" bw="8" slack="0"/>
<pin id="348" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/40 "/>
</bind>
</comp>

<comp id="353" class="1004" name="val_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="64" slack="0"/>
<pin id="357" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/40 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Result_s_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="2"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/41 "/>
</bind>
</comp>

<comp id="367" class="1004" name="result_V_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="1"/>
<pin id="370" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/41 "/>
</bind>
</comp>

<comp id="372" class="1004" name="result_V_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="0" index="2" bw="64" slack="1"/>
<pin id="376" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/41 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sub_ln24_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/41 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="0" index="1" bw="64" slack="23"/>
<pin id="387" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="v_6/42 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln26_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/109 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln27_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="7" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/109 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sub_ln28_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="1"/>
<pin id="401" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/110 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln27_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="2"/>
<pin id="405" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/111 "/>
</bind>
</comp>

<comp id="406" class="1004" name="xor_ln27_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="93"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/111 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln27_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/111 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shl_ln27_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27/111 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln27_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/111 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="0" index="1" bw="64" slack="1"/>
<pin id="428" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln27/111 "/>
</bind>
</comp>

<comp id="430" class="1005" name="p_11_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="11"/>
<pin id="432" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="p_11_read "/>
</bind>
</comp>

<comp id="436" class="1005" name="sext_ln22_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="1"/>
<pin id="438" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22 "/>
</bind>
</comp>

<comp id="441" class="1005" name="zext_ln22_1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="11" slack="1"/>
<pin id="443" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22_1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="p_15_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_15_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="zext_ln21_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="457" class="1005" name="icmp_ln24_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="16"/>
<pin id="459" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="462" class="1005" name="mul_ln21_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln21 "/>
</bind>
</comp>

<comp id="467" class="1005" name="srem_ln22_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="1"/>
<pin id="469" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln22 "/>
</bind>
</comp>

<comp id="472" class="1005" name="zext_ln22_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="1"/>
<pin id="474" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="477" class="1005" name="add_ln22_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="11" slack="1"/>
<pin id="479" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="482" class="1005" name="trunc_ln22_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="93"/>
<pin id="484" dir="1" index="1" bw="1" slack="93"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="487" class="1005" name="add_ln24_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="492" class="1005" name="shl_neg_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_neg "/>
</bind>
</comp>

<comp id="497" class="1005" name="sub_ln25_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="23"/>
<pin id="499" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="sub_ln25_1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="zext_ln24_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="conv_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="512" class="1005" name="dc_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="517" class="1005" name="data_V_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="2"/>
<pin id="519" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_3_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="23" slack="1"/>
<pin id="524" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="527" class="1005" name="isNeg_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="532" class="1005" name="ush_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="9" slack="1"/>
<pin id="534" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="537" class="1005" name="sdiv_ln24_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="1"/>
<pin id="539" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln24 "/>
</bind>
</comp>

<comp id="542" class="1005" name="val_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="548" class="1005" name="sub_ln24_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln24 "/>
</bind>
</comp>

<comp id="553" class="1005" name="v_6_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="1"/>
<pin id="555" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_6 "/>
</bind>
</comp>

<comp id="558" class="1005" name="icmp_ln27_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="2"/>
<pin id="560" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="563" class="1005" name="sub_ln28_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="1"/>
<pin id="565" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln28 "/>
</bind>
</comp>

<comp id="568" class="1005" name="zext_ln27_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="1"/>
<pin id="570" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="sdiv_ln27_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="1"/>
<pin id="575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="124"><net_src comp="86" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="86" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="121" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="135" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="92" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="159" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="98" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="98" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="104" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="222" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="262"><net_src comp="246" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="249" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="249" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="273" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="267" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="311"><net_src comp="299" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="308" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="315" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="308" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="315" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="319" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="58" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="60" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="325" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="62" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="358"><net_src comp="339" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="343" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="64" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="66" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="360" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="384" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="70" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="403" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="86" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="439"><net_src comp="121" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="444"><net_src comp="135" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="449"><net_src comp="92" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="455"><net_src comp="145" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="460"><net_src comp="154" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="465"><net_src comp="148" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="470"><net_src comp="139" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="475"><net_src comp="164" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="480"><net_src comp="168" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="485"><net_src comp="179" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="490"><net_src comp="199" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="495"><net_src comp="211" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="500"><net_src comp="236" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="505"><net_src comp="242" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="510"><net_src comp="115" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="515"><net_src comp="110" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="520"><net_src comp="246" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="525"><net_src comp="259" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="530"><net_src comp="273" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="535"><net_src comp="291" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="540"><net_src comp="217" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="545"><net_src comp="353" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="551"><net_src comp="379" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="556"><net_src comp="384" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="561"><net_src comp="392" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="566"><net_src comp="398" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="571"><net_src comp="421" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="576"><net_src comp="425" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {18 }
	Port: fn1 : p_11 | {1 }
	Port: fn1 : p_13 | {19 }
	Port: fn1 : p_15 | {12 }
  - Chain level:
	State 1
		sub_ln22 : 1
		zext_ln22_1 : 2
		srem_ln22 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		mul_ln21 : 1
	State 13
	State 14
		zext_ln22 : 1
		urem_ln21 : 2
	State 15
	State 16
	State 17
	State 18
		trunc_ln22 : 1
		or_ln : 2
		sext_ln24 : 3
		zext_ln24 : 4
		add_ln24 : 5
	State 19
		sub_ln25_1 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		conv : 1
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		tmp_2 : 1
		tmp_3 : 1
		zext_ln341 : 2
		add_ln341 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
	State 40
		zext_ln15 : 1
		sh_prom_i_i_i_i_i18_cast_cast_cast_cast : 1
		r_V : 2
		r_V_1 : 2
		tmp : 3
		zext_ln662 : 4
		tmp_1 : 3
		val : 5
	State 41
		result_V : 1
		sub_ln24 : 2
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
		trunc_ln26 : 1
		icmp_ln27 : 2
	State 110
	State 111
		shl_ln27 : 1
		zext_ln27_1 : 2
		sdiv_ln27 : 3
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
		ret_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   sdiv   |                   grp_fu_217                   |    0    |   779   |   469   |
|          |                   grp_fu_425                   |    0    |   779   |   469   |
|----------|------------------------------------------------|---------|---------|---------|
|   srem   |                   grp_fu_139                   |    0    |   142   |    73   |
|          |                   grp_fu_384                   |    0    |   779   |   469   |
|----------|------------------------------------------------|---------|---------|---------|
|   fadd   |                   grp_fu_110                   |    2    |   205   |   390   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 sub_ln22_fu_129                |    0    |    0    |    13   |
|          |                 shl_neg_fu_211                 |    0    |    0    |    71   |
|          |                 sub_ln25_fu_230                |    0    |    0    |    64   |
|    sub   |                sub_ln25_1_fu_236               |    0    |    0    |    64   |
|          |                sub_ln1311_fu_281               |    0    |    0    |    15   |
|          |                result_V_2_fu_367               |    0    |    0    |    71   |
|          |                 sub_ln24_fu_379                |    0    |    0    |    71   |
|          |                 sub_ln28_fu_398                |    0    |    0    |    71   |
|----------|------------------------------------------------|---------|---------|---------|
|    mul   |                   grp_fu_148                   |    0    |   165   |    50   |
|----------|------------------------------------------------|---------|---------|---------|
|   urem   |                   grp_fu_173                   |    0    |   142   |    73   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   ush_fu_291                   |    0    |    0    |    9    |
|  select  |                   val_fu_353                   |    0    |    0    |    64   |
|          |                 result_V_fu_372                |    0    |    0    |    64   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 shl_ln25_fu_205                |    0    |    0    |    0    |
|    shl   |                  r_V_1_fu_325                  |    0    |    0    |   100   |
|          |                 shl_ln27_fu_415                |    0    |    0    |    6    |
|----------|------------------------------------------------|---------|---------|---------|
|   lshr   |                   r_V_fu_319                   |    0    |    0    |   100   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 add_ln22_fu_168                |    0    |    0    |    12   |
|    add   |                 add_ln24_fu_199                |    0    |    0    |    71   |
|          |                add_ln341_fu_267                |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                icmp_ln24_fu_154                |    0    |    0    |    11   |
|   icmp   |                icmp_ln21_fu_159                |    0    |    0    |    18   |
|          |                icmp_ln27_fu_392                |    0    |    0    |    11   |
|----------|------------------------------------------------|---------|---------|---------|
|    xor   |                 xor_ln27_fu_406                |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|
|          |              p_11_read_read_fu_86              |    0    |    0    |    0    |
|   read   |              p_15_read_read_fu_92              |    0    |    0    |    0    |
|          |                p_read_read_fu_98               |    0    |    0    |    0    |
|          |              p_13_read_read_fu_104             |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  uitofp  |                   grp_fu_115                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  sitodp  |                   grp_fu_118                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sext_ln22_fu_121                |    0    |    0    |    0    |
|          |               sext_ln22_1_fu_125               |    0    |    0    |    0    |
|   sext   |                sext_ln24_fu_191                |    0    |    0    |    0    |
|          |               sext_ln1311_fu_287               |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i18_cast_cast_cast_fu_312   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |               zext_ln22_1_fu_135               |    0    |    0    |    0    |
|          |                zext_ln21_fu_145                |    0    |    0    |    0    |
|          |                zext_ln22_fu_164                |    0    |    0    |    0    |
|          |                zext_ln24_fu_195                |    0    |    0    |    0    |
|          |                zext_ln25_fu_222                |    0    |    0    |    0    |
|          |               zext_ln24_1_fu_242               |    0    |    0    |    0    |
|   zext   |                zext_ln341_fu_263               |    0    |    0    |    0    |
|          |                zext_ln15_fu_308                |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i18_cast_cast_cast_cast_fu_315 |    0    |    0    |    0    |
|          |                zext_ln662_fu_339               |    0    |    0    |    0    |
|          |                zext_ln27_fu_403                |    0    |    0    |    0    |
|          |               zext_ln27_2_fu_411               |    0    |    0    |    0    |
|          |               zext_ln27_1_fu_421               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                trunc_ln22_fu_179               |    0    |    0    |    0    |
|   trunc  |                  tmp_3_fu_259                  |    0    |    0    |    0    |
|          |                trunc_ln26_fu_388               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|bitconcatenate|                  or_ln_fu_183                  |    0    |    0    |    0    |
|          |                 mantissa_fu_299                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|    or    |                 or_ln25_fu_225                 |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|partselect|                  tmp_2_fu_249                  |    0    |    0    |    0    |
|          |                  tmp_1_fu_343                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  isNeg_fu_273                  |    0    |    0    |    0    |
| bitselect|                   tmp_fu_331                   |    0    |    0    |    0    |
|          |                p_Result_s_fu_360               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    2    |   2991  |   2916  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln22_reg_477 |   11   |
|  add_ln24_reg_487 |   64   |
|    conv_reg_507   |   32   |
|   data_V_reg_517  |   32   |
|     dc_reg_512    |   32   |
| icmp_ln24_reg_457 |    1   |
| icmp_ln27_reg_558 |    1   |
|   isNeg_reg_527   |    1   |
|  mul_ln21_reg_462 |   32   |
| p_11_read_reg_430 |    8   |
| p_15_read_reg_446 |   32   |
| sdiv_ln24_reg_537 |   64   |
| sdiv_ln27_reg_573 |   64   |
| sext_ln22_reg_436 |   11   |
|  shl_neg_reg_492  |   64   |
| srem_ln22_reg_467 |   11   |
|  sub_ln24_reg_548 |   64   |
| sub_ln25_1_reg_497|   64   |
|  sub_ln28_reg_563 |   64   |
|   tmp_3_reg_522   |   23   |
| trunc_ln22_reg_482|    1   |
|    ush_reg_532    |    9   |
|    v_6_reg_553    |   64   |
|    val_reg_542    |   64   |
| zext_ln21_reg_452 |   32   |
|zext_ln22_1_reg_441|   11   |
| zext_ln22_reg_472 |   11   |
|zext_ln24_1_reg_502|   32   |
|zext_ln27_1_reg_568|   64   |
+-------------------+--------+
|       Total       |   963  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_115 |  p0  |   2  |   1  |    2   ||    9    |
| grp_fu_139 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_139 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_148 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_148 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_173 |  p0  |   2  |   1  |    2   ||    9    |
| grp_fu_173 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_425 |  p0  |   2  |   3  |    6   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   152  ||  12.704 ||    72   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |  2991  |  2916  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   963  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   12   |  3954  |  2988  |
+-----------+--------+--------+--------+--------+
