// Seed: 1851479564
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    input supply0 id_10,
    output tri1 id_11,
    output wand id_12,
    input supply1 id_13,
    output tri1 id_14,
    output wor id_15,
    input supply1 id_16,
    output supply0 id_17,
    output tri id_18,
    input supply1 id_19,
    output wor id_20,
    output tri id_21,
    input uwire id_22,
    output tri0 id_23,
    output wand id_24,
    output tri0 id_25,
    input wand id_26,
    input wire id_27,
    output wor id_28,
    input tri0 id_29,
    output supply1 id_30,
    input tri1 id_31
);
  assign id_21 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wire id_3,
    output logic id_4
);
  always id_4 <= 1;
  module_0(
      id_3,
      id_3,
      id_2,
      id_2,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_2,
      id_0
  );
endmodule : id_6
