#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001a5bc71c160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a5bc6f4b50 .scope module, "AudDSP_tb" "AudDSP_tb" 3 1;
 .timescale 0 0;
P_000001a5bc71e4b0 .param/l "SRAM_SIZE" 1 3 24, +C4<0000000000000000000000000000000000000000000100000000000000000000>;
L_000001a5bc6fea70 .functor BUFZ 1, v000001a5bc779d80_0, C4<0>, C4<0>, C4<0>;
v000001a5bc77b4a0_0 .var "clk", 0 0;
v000001a5bc77a500_0 .net "i_daclrck", 0 0, L_000001a5bc6fea70;  1 drivers
v000001a5bc779d80_0 .var "i_daclrck_driver", 0 0;
v000001a5bc77a280_0 .var "i_pause", 0 0;
v000001a5bc77ac80_0 .var "i_player_ack", 0 0;
v000001a5bc77abe0_0 .var "i_rst_n", 0 0;
v000001a5bc77bae0_0 .var "i_slow_0", 0 0;
v000001a5bc77b5e0_0 .var "i_slow_1", 0 0;
v000001a5bc77a780_0 .var "i_speed", 7 0;
v000001a5bc77a820_0 .var "i_sram_data", 15 0;
v000001a5bc77b680_0 .var "i_start", 0 0;
v000001a5bc77a0a0_0 .var "i_stop", 0 0;
v000001a5bc779c40_0 .net "o_dac_data", 15 0, L_000001a5bc6ff720;  1 drivers
v000001a5bc77ba40_0 .net "o_player_en", 0 0, L_000001a5bc6fe990;  1 drivers
v000001a5bc77b720_0 .net "o_sram_addr", 19 0, L_000001a5bc6ff100;  1 drivers
v000001a5bc77b7c0 .array "sram", 0 1048575, 15 0;
E_000001a5bc71e370 .event posedge, v000001a5bc7786e0_0;
S_000001a5bc6f4ce0 .scope begin, "$unm_blk_75" "$unm_blk_75" 3 48, 3 48 0, S_000001a5bc6f4b50;
 .timescale 0 0;
v000001a5bc719f00_0 .var/i "i", 31 0;
S_000001a5bc778030 .scope module, "dut" "AudDSP" 3 113, 4 1 0, S_000001a5bc6f4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_rst_n";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_start";
    .port_info 3 /INPUT 1 "i_pause";
    .port_info 4 /INPUT 1 "i_stop";
    .port_info 5 /INPUT 8 "i_speed";
    .port_info 6 /INPUT 1 "i_fast";
    .port_info 7 /INPUT 1 "i_slow_0";
    .port_info 8 /INPUT 1 "i_slow_1";
    .port_info 9 /INOUT 1 "i_daclrck";
    .port_info 10 /INPUT 16 "i_sram_data";
    .port_info 11 /INPUT 1 "i_player_ack";
    .port_info 12 /OUTPUT 16 "o_dac_data";
    .port_info 13 /OUTPUT 20 "o_sram_addr";
    .port_info 14 /OUTPUT 1 "o_player_en";
P_000001a5bc7781c0 .param/l "END_ADDR" 1 4 34, C4<100000000000000000000>;
P_000001a5bc7781f8 .param/l "START_ADDR" 1 4 33, C4<00000000000000000000>;
P_000001a5bc778230 .param/l "x0_125" 1 4 29, C4<00000001>;
P_000001a5bc778268 .param/l "x0_25" 1 4 28, C4<00000010>;
P_000001a5bc7782a0 .param/l "x0_5" 1 4 27, C4<00000100>;
P_000001a5bc7782d8 .param/l "x1" 1 4 26, C4<00001000>;
P_000001a5bc778310 .param/l "x2" 1 4 25, C4<00010000>;
P_000001a5bc778348 .param/l "x4" 1 4 24, C4<00100000>;
P_000001a5bc778380 .param/l "x8" 1 4 23, C4<01000000>;
enum000001a5bc703950 .enum4 (3)
   "S_IDLE" 3'b000,
   "S_READMEM_AND_PLAY" 3'b001,
   "S_PAUSE" 3'b011,
   "S_STOP" 3'b100
 ;
L_000001a5bc6ff720 .functor BUFZ 16, v000001a5bc779810_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001a5bc6ff100 .functor BUFZ 20, v000001a5bc778a50_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_000001a5bc6fe990 .functor BUFZ 1, v000001a5bc778f50_0, C4<0>, C4<0>, C4<0>;
v000001a5bc466b50_0 .var "cnt", 5 0;
v000001a5bc7783c0_0 .var "cnt_nxt", 5 0;
v000001a5bc778460_0 .var "daclrck_prev", 0 0;
v000001a5bc778500_0 .var "daclrck_prev2", 0 0;
v000001a5bc7785a0_0 .var "fall_cnt", 2 0;
v000001a5bc778640_0 .var "fall_cnt_nxt", 2 0;
v000001a5bc7786e0_0 .net "i_clk", 0 0, v000001a5bc77b4a0_0;  1 drivers
v000001a5bc778780_0 .net "i_daclrck", 0 0, L_000001a5bc6fea70;  alias, 1 drivers
o000001a5bc720808 .functor BUFZ 1, C4<z>; HiZ drive
v000001a5bc778820_0 .net "i_fast", 0 0, o000001a5bc720808;  0 drivers
v000001a5bc779130_0 .net "i_pause", 0 0, v000001a5bc77a280_0;  1 drivers
v000001a5bc779630_0 .net "i_player_ack", 0 0, v000001a5bc77ac80_0;  1 drivers
v000001a5bc7794f0_0 .net "i_rst_n", 0 0, v000001a5bc77abe0_0;  1 drivers
v000001a5bc7796d0_0 .net "i_slow_0", 0 0, v000001a5bc77bae0_0;  1 drivers
v000001a5bc778eb0_0 .net "i_slow_1", 0 0, v000001a5bc77b5e0_0;  1 drivers
v000001a5bc778e10_0 .net "i_speed", 7 0, v000001a5bc77a780_0;  1 drivers
v000001a5bc7791d0_0 .net "i_sram_data", 15 0, v000001a5bc77a820_0;  1 drivers
v000001a5bc778d70_0 .net "i_start", 0 0, v000001a5bc77b680_0;  1 drivers
v000001a5bc779590_0 .net "i_stop", 0 0, v000001a5bc77a0a0_0;  1 drivers
v000001a5bc778c30_0 .net "o_dac_data", 15 0, L_000001a5bc6ff720;  alias, 1 drivers
v000001a5bc779270_0 .net "o_player_en", 0 0, L_000001a5bc6fe990;  alias, 1 drivers
v000001a5bc778f50_0 .var "o_player_en_r", 0 0;
v000001a5bc779770_0 .var "o_player_en_w", 0 0;
v000001a5bc779810_0 .var/s "o_processed_data_r", 15 0;
v000001a5bc778910_0 .var/s "o_processed_data_w", 15 0;
v000001a5bc7789b0_0 .net "o_sram_addr", 19 0, L_000001a5bc6ff100;  alias, 1 drivers
v000001a5bc778a50_0 .var "o_sram_addr_r", 19 0;
v000001a5bc7793b0_0 .var "o_sram_addr_w", 19 0;
v000001a5bc779310_0 .var/s "old_data_r", 15 0;
v000001a5bc779450_0 .var/s "old_data_w", 15 0;
v000001a5bc778af0_0 .var "speed_r", 7 0;
v000001a5bc778b90_0 .var "speed_w", 7 0;
v000001a5bc778cd0_0 .var "state_r", 2 0;
v000001a5bc778ff0_0 .var "state_w", 2 0;
v000001a5bc779090_0 .var/s "temp_data1", 19 0;
v000001a5bc77ab40_0 .var/s "temp_data2", 19 0;
v000001a5bc77b540_0 .var "transmission_en_r", 0 0;
v000001a5bc77b400_0 .var "transmission_en_w", 0 0;
E_000001a5bc71d730/0 .event negedge, v000001a5bc7794f0_0;
E_000001a5bc71d730/1 .event posedge, v000001a5bc7786e0_0;
E_000001a5bc71d730 .event/or E_000001a5bc71d730/0, E_000001a5bc71d730/1;
E_000001a5bc71d8f0/0 .event negedge, v000001a5bc7794f0_0;
E_000001a5bc71d8f0/1 .event posedge, v000001a5bc778780_0;
E_000001a5bc71d8f0 .event/or E_000001a5bc71d8f0/0, E_000001a5bc71d8f0/1;
E_000001a5bc71ddf0/0 .event anyedge, v000001a5bc778cd0_0, v000001a5bc778a50_0, v000001a5bc778af0_0, v000001a5bc466b50_0;
E_000001a5bc71ddf0/1 .event anyedge, v000001a5bc779310_0, v000001a5bc779810_0, v000001a5bc7785a0_0, v000001a5bc778e10_0;
E_000001a5bc71ddf0/2 .event anyedge, v000001a5bc779630_0, v000001a5bc778f50_0, v000001a5bc778500_0, v000001a5bc778780_0;
E_000001a5bc71ddf0/3 .event anyedge, v000001a5bc778d70_0, v000001a5bc779130_0, v000001a5bc779590_0, v000001a5bc77b540_0;
E_000001a5bc71ddf0/4 .event anyedge, v000001a5bc7791d0_0, v000001a5bc7796d0_0, v000001a5bc778eb0_0, v000001a5bc779090_0;
E_000001a5bc71ddf0/5 .event anyedge, v000001a5bc77ab40_0;
E_000001a5bc71ddf0 .event/or E_000001a5bc71ddf0/0, E_000001a5bc71ddf0/1, E_000001a5bc71ddf0/2, E_000001a5bc71ddf0/3, E_000001a5bc71ddf0/4, E_000001a5bc71ddf0/5;
    .scope S_000001a5bc778030;
T_0 ;
    %wait E_000001a5bc71ddf0;
    %load/vec4 v000001a5bc778cd0_0;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b400_0, 0, 1;
    %load/vec4 v000001a5bc778af0_0;
    %store/vec4 v000001a5bc778b90_0, 0, 8;
    %load/vec4 v000001a5bc466b50_0;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %load/vec4 v000001a5bc779310_0;
    %store/vec4 v000001a5bc779450_0, 0, 16;
    %load/vec4 v000001a5bc779810_0;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %load/vec4 v000001a5bc7785a0_0;
    %store/vec4 v000001a5bc778640_0, 0, 3;
    %load/vec4 v000001a5bc778e10_0;
    %store/vec4 v000001a5bc778b90_0, 0, 8;
    %load/vec4 v000001a5bc779630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc779770_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a5bc778f50_0;
    %store/vec4 v000001a5bc779770_0, 0, 1;
T_0.1 ;
    %load/vec4 v000001a5bc778500_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v000001a5bc778780_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a5bc778640_0, 0, 3;
T_0.2 ;
    %load/vec4 v000001a5bc778cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v000001a5bc778d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
T_0.10 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v000001a5bc779130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc779770_0, 0, 1;
T_0.12 ;
    %load/vec4 v000001a5bc779590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc779770_0, 0, 1;
T_0.14 ;
    %load/vec4 v000001a5bc778500_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v000001a5bc778780_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a5bc77b400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a5bc779770_0, 0, 1;
T_0.16 ;
    %load/vec4 v000001a5bc77b540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.19, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a5bc778640_0, 0, 3;
T_0.19 ;
    %load/vec4 v000001a5bc7785a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.21, 4;
    %load/vec4 v000001a5bc778af0_0;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %jmp T_0.30;
T_0.23 ;
    %load/vec4 v000001a5bc7791d0_0;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %load/vec4 v000001a5bc778a50_0;
    %pad/u 21;
    %cmpi/u 1048567, 0, 21;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.31, 5;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %jmp T_0.32;
T_0.31 ;
    %load/vec4 v000001a5bc778a50_0;
    %addi 8, 0, 20;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b400_0, 0, 1;
    %jmp T_0.30;
T_0.24 ;
    %load/vec4 v000001a5bc7791d0_0;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %load/vec4 v000001a5bc778a50_0;
    %pad/u 21;
    %cmpi/u 1048571, 0, 21;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.33, 5;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %jmp T_0.34;
T_0.33 ;
    %load/vec4 v000001a5bc778a50_0;
    %addi 4, 0, 20;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b400_0, 0, 1;
    %jmp T_0.30;
T_0.25 ;
    %load/vec4 v000001a5bc7791d0_0;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %load/vec4 v000001a5bc778a50_0;
    %pad/u 21;
    %cmpi/u 1048573, 0, 21;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.35, 5;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %jmp T_0.36;
T_0.35 ;
    %load/vec4 v000001a5bc778a50_0;
    %addi 2, 0, 20;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b400_0, 0, 1;
    %jmp T_0.30;
T_0.26 ;
    %load/vec4 v000001a5bc7791d0_0;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %load/vec4 v000001a5bc778a50_0;
    %pad/u 21;
    %cmpi/u 1048574, 0, 21;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.37, 5;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %jmp T_0.38;
T_0.37 ;
    %load/vec4 v000001a5bc778a50_0;
    %addi 1, 0, 20;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b400_0, 0, 1;
    %jmp T_0.30;
T_0.27 ;
    %load/vec4 v000001a5bc7796d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.41, 9;
    %load/vec4 v000001a5bc778eb0_0;
    %nor/r;
    %and;
T_0.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.39, 8;
    %load/vec4 v000001a5bc7791d0_0;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %load/vec4 v000001a5bc466b50_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.42, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %load/vec4 v000001a5bc778a50_0;
    %pad/u 21;
    %cmpi/u 1048574, 0, 21;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.44, 5;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %jmp T_0.45;
T_0.44 ;
    %load/vec4 v000001a5bc778a50_0;
    %addi 1, 0, 20;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.45 ;
    %jmp T_0.43;
T_0.42 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.43 ;
    %jmp T_0.40;
T_0.39 ;
    %load/vec4 v000001a5bc7796d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.48, 9;
    %load/vec4 v000001a5bc778eb0_0;
    %and;
T_0.48;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.46, 8;
    %load/vec4 v000001a5bc466b50_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.49, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %load/vec4 v000001a5bc7791d0_0;
    %pad/s 20;
    %load/vec4 v000001a5bc779810_0;
    %pad/s 20;
    %add;
    %store/vec4 v000001a5bc779090_0, 0, 20;
    %load/vec4 v000001a5bc779090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001a5bc77ab40_0, 0, 20;
    %load/vec4 v000001a5bc77ab40_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %jmp T_0.50;
T_0.49 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %load/vec4 v000001a5bc778a50_0;
    %pad/u 21;
    %cmpi/u 1048574, 0, 21;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.51, 5;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %jmp T_0.52;
T_0.51 ;
    %load/vec4 v000001a5bc778a50_0;
    %addi 1, 0, 20;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.52 ;
    %load/vec4 v000001a5bc7791d0_0;
    %store/vec4 v000001a5bc778910_0, 0, 16;
T_0.50 ;
T_0.46 ;
T_0.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b400_0, 0, 1;
    %jmp T_0.30;
T_0.28 ;
    %load/vec4 v000001a5bc7796d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.55, 9;
    %load/vec4 v000001a5bc778eb0_0;
    %nor/r;
    %and;
T_0.55;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.53, 8;
    %load/vec4 v000001a5bc7791d0_0;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %load/vec4 v000001a5bc466b50_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %load/vec4 v000001a5bc778a50_0;
    %pad/u 21;
    %cmpi/u 1048574, 0, 21;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.58, 5;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %jmp T_0.59;
T_0.58 ;
    %load/vec4 v000001a5bc778a50_0;
    %addi 1, 0, 20;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.59 ;
    %jmp T_0.57;
T_0.56 ;
    %load/vec4 v000001a5bc466b50_0;
    %addi 1, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.57 ;
    %jmp T_0.54;
T_0.53 ;
    %load/vec4 v000001a5bc7796d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.62, 9;
    %load/vec4 v000001a5bc778eb0_0;
    %and;
T_0.62;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.60, 8;
    %load/vec4 v000001a5bc466b50_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.63, 5;
    %load/vec4 v000001a5bc466b50_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.65, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %jmp T_0.66;
T_0.65 ;
    %load/vec4 v000001a5bc466b50_0;
    %addi 1, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
T_0.66 ;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %load/vec4 v000001a5bc7791d0_0;
    %pad/s 20;
    %load/vec4 v000001a5bc466b50_0;
    %pad/s 20;
    %mul;
    %load/vec4 v000001a5bc779310_0;
    %pad/s 20;
    %pushi/vec4 4, 0, 20;
    %load/vec4 v000001a5bc466b50_0;
    %pad/s 20;
    %sub;
    %mul;
    %add;
    %store/vec4 v000001a5bc779090_0, 0, 20;
    %load/vec4 v000001a5bc779090_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001a5bc77ab40_0, 0, 20;
    %load/vec4 v000001a5bc77ab40_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %jmp T_0.64;
T_0.63 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %load/vec4 v000001a5bc778a50_0;
    %pad/u 21;
    %cmpi/u 1048574, 0, 21;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.67, 5;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %jmp T_0.68;
T_0.67 ;
    %load/vec4 v000001a5bc778a50_0;
    %addi 1, 0, 20;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.68 ;
    %load/vec4 v000001a5bc7791d0_0;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %load/vec4 v000001a5bc7791d0_0;
    %store/vec4 v000001a5bc779450_0, 0, 16;
T_0.64 ;
T_0.60 ;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b400_0, 0, 1;
    %jmp T_0.30;
T_0.29 ;
    %load/vec4 v000001a5bc7796d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.71, 9;
    %load/vec4 v000001a5bc778eb0_0;
    %nor/r;
    %and;
T_0.71;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.69, 8;
    %load/vec4 v000001a5bc7791d0_0;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %load/vec4 v000001a5bc466b50_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.72, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %load/vec4 v000001a5bc778a50_0;
    %pad/u 21;
    %cmpi/u 1048574, 0, 21;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.74, 5;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %jmp T_0.75;
T_0.74 ;
    %load/vec4 v000001a5bc778a50_0;
    %addi 1, 0, 20;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.75 ;
    %jmp T_0.73;
T_0.72 ;
    %load/vec4 v000001a5bc466b50_0;
    %addi 1, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.73 ;
    %jmp T_0.70;
T_0.69 ;
    %load/vec4 v000001a5bc7796d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.78, 9;
    %load/vec4 v000001a5bc778eb0_0;
    %and;
T_0.78;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.76, 8;
    %load/vec4 v000001a5bc466b50_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.79, 5;
    %load/vec4 v000001a5bc466b50_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.81, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %jmp T_0.82;
T_0.81 ;
    %load/vec4 v000001a5bc466b50_0;
    %addi 1, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
T_0.82 ;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %load/vec4 v000001a5bc7791d0_0;
    %pad/s 20;
    %load/vec4 v000001a5bc466b50_0;
    %pad/s 20;
    %mul;
    %load/vec4 v000001a5bc779310_0;
    %pad/s 20;
    %pushi/vec4 1048568, 0, 20;
    %load/vec4 v000001a5bc466b50_0;
    %pad/s 20;
    %sub;
    %mul;
    %add;
    %store/vec4 v000001a5bc779090_0, 0, 20;
    %load/vec4 v000001a5bc779090_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001a5bc77ab40_0, 0, 20;
    %load/vec4 v000001a5bc77ab40_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %jmp T_0.80;
T_0.79 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %load/vec4 v000001a5bc778a50_0;
    %pad/u 21;
    %cmpi/u 1048574, 0, 21;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.83, 5;
    %load/vec4 v000001a5bc778a50_0;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %jmp T_0.84;
T_0.83 ;
    %load/vec4 v000001a5bc778a50_0;
    %addi 1, 0, 20;
    %store/vec4 v000001a5bc7793b0_0, 0, 20;
T_0.84 ;
    %load/vec4 v000001a5bc7791d0_0;
    %store/vec4 v000001a5bc778910_0, 0, 16;
    %load/vec4 v000001a5bc7791d0_0;
    %store/vec4 v000001a5bc779450_0, 0, 16;
T_0.80 ;
T_0.76 ;
T_0.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b400_0, 0, 1;
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
T_0.21 ;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v000001a5bc778d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.85, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %jmp T_0.86;
T_0.85 ;
    %load/vec4 v000001a5bc779590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.87, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
T_0.87 ;
T_0.86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc779770_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a5bc778ff0_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5bc7783c0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc779770_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a5bc778030;
T_1 ;
    %wait E_000001a5bc71d8f0;
    %load/vec4 v000001a5bc7794f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001a5bc778a50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a5bc7793b0_0;
    %assign/vec4 v000001a5bc778a50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a5bc778030;
T_2 ;
    %wait E_000001a5bc71d730;
    %load/vec4 v000001a5bc7794f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a5bc779810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a5bc778460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a5bc778500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a5bc77b540_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000001a5bc778af0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001a5bc466b50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a5bc779310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a5bc778f50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a5bc778cd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a5bc7785a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a5bc778910_0;
    %assign/vec4 v000001a5bc779810_0, 0;
    %load/vec4 v000001a5bc778780_0;
    %assign/vec4 v000001a5bc778460_0, 0;
    %load/vec4 v000001a5bc778460_0;
    %assign/vec4 v000001a5bc778500_0, 0;
    %load/vec4 v000001a5bc77b400_0;
    %assign/vec4 v000001a5bc77b540_0, 0;
    %load/vec4 v000001a5bc778b90_0;
    %assign/vec4 v000001a5bc778af0_0, 0;
    %load/vec4 v000001a5bc7783c0_0;
    %assign/vec4 v000001a5bc466b50_0, 0;
    %load/vec4 v000001a5bc779450_0;
    %assign/vec4 v000001a5bc779310_0, 0;
    %load/vec4 v000001a5bc779770_0;
    %assign/vec4 v000001a5bc778f50_0, 0;
    %load/vec4 v000001a5bc778ff0_0;
    %assign/vec4 v000001a5bc778cd0_0, 0;
    %load/vec4 v000001a5bc778640_0;
    %assign/vec4 v000001a5bc7785a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a5bc6f4b50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b4a0_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v000001a5bc77b4a0_0;
    %inv;
    %store/vec4 v000001a5bc77b4a0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001a5bc6f4b50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc779d80_0, 0, 1;
T_4.0 ;
    %pushi/vec4 30, 0, 32;
T_4.1 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.2, 5;
    %jmp/1 T_4.2, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a5bc71e370;
    %jmp T_4.1;
T_4.2 ;
    %pop/vec4 1;
    %load/vec4 v000001a5bc779d80_0;
    %inv;
    %store/vec4 v000001a5bc779d80_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001a5bc6f4b50;
T_5 ;
    %fork t_1, S_000001a5bc6f4ce0;
    %jmp t_0;
    .scope S_000001a5bc6f4ce0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a5bc719f00_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001a5bc719f00_0;
    %pad/s 64;
    %cmpi/s 1048576, 0, 64;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001a5bc719f00_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 42405, 0, 16;
    %xor;
    %ix/getv/s 4, v000001a5bc719f00_0;
    %store/vec4a v000001a5bc77b7c0, 4, 0;
    %load/vec4 v000001a5bc719f00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5bc719f00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_000001a5bc6f4b50;
t_0 %join;
    %end;
    .thread T_5;
    .scope S_000001a5bc6f4b50;
T_6 ;
    %wait E_000001a5bc71e370;
    %load/vec4 v000001a5bc77b720_0;
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v000001a5bc77b7c0, 4;
    %assign/vec4 v000001a5bc77a820_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a5bc6f4b50;
T_7 ;
    %wait E_000001a5bc71e370;
    %load/vec4 v000001a5bc77ba40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a5bc77ac80_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a5bc77ac80_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a5bc6f4b50;
T_8 ;
    %vpi_call/w 3 74 "$dumpfile", "AudDSP_waveform.vcd" {0 0 0};
    %vpi_call/w 3 75 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77a0a0_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001a5bc77a780_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77bae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77ac80_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a5bc77abe0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a5bc77b680_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b680_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a5bc77a280_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77a280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a5bc77b680_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5bc77b680_0, 0, 1;
    %delay 300000, 0;
    %vpi_call/w 3 109 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\tb_AudDSP.sv";
    ".\AudDSP.sv";
