{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733520340350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733520340350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 22:25:40 2024 " "Processing started: Fri Dec 06 22:25:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733520340350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1733520340350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off anomaly_detection -c anomaly_detection --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off anomaly_detection -c anomaly_detection --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1733520340352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1733520359437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1733520359437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/dma_platform.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dma_platform/synthesis/dma_platform.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_platform-rtl " "Found design unit 1: dma_platform-rtl" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377569 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_platform " "Found entity 1: dma_platform" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/dma_platform_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dma_platform/synthesis/dma_platform_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_platform_rst_controller-rtl " "Found design unit 1: dma_platform_rst_controller-rtl" {  } { { "dma_platform/synthesis/dma_platform_rst_controller.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377578 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_rst_controller " "Found entity 1: dma_platform_rst_controller" {  } { { "dma_platform/synthesis/dma_platform_rst_controller.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/dma_platform_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dma_platform/synthesis/dma_platform_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_platform_rst_controller_001-rtl " "Found design unit 1: dma_platform_rst_controller_001-rtl" {  } { { "dma_platform/synthesis/dma_platform_rst_controller_001.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377588 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_rst_controller_001 " "Found entity 1: dma_platform_rst_controller_001" {  } { { "dma_platform/synthesis/dma_platform_rst_controller_001.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dma_platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dma_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_irq_mapper " "Found entity 1: dma_platform_irq_mapper" {  } { { "dma_platform/synthesis/submodules/dma_platform_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_3 " "Found entity 1: dma_platform_mm_interconnect_3" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_3.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "dma_platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "dma_platform/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_2 " "Found entity 1: dma_platform_mm_interconnect_2" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1 " "Found entity 1: dma_platform_mm_interconnect_1" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_avalon_st_adapter " "Found entity 1: dma_platform_mm_interconnect_1_avalon_st_adapter" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_rsp_mux " "Found entity 1: dma_platform_mm_interconnect_1_rsp_mux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377715 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_rsp_demux " "Found entity 1: dma_platform_mm_interconnect_1_rsp_demux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_cmd_mux " "Found entity 1: dma_platform_mm_interconnect_1_cmd_mux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_cmd_demux " "Found entity 1: dma_platform_mm_interconnect_1_cmd_demux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377811 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377811 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377811 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377811 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733520377825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "dma_platform/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733520377845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "dma_platform/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "dma_platform/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "dma_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "dma_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "dma_platform/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377914 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "dma_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_platform_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733520377931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_platform_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733520377933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_router_002_default_decode " "Found entity 1: dma_platform_mm_interconnect_1_router_002_default_decode" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377937 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_mm_interconnect_1_router_002 " "Found entity 2: dma_platform_mm_interconnect_1_router_002" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_platform_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733520377943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_platform_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733520377944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_router_default_decode " "Found entity 1: dma_platform_mm_interconnect_1_router_default_decode" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377949 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_mm_interconnect_1_router " "Found entity 2: dma_platform_mm_interconnect_1_router" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520377985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520377985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0 " "Found entity 1: dma_platform_mm_interconnect_0" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: dma_platform_mm_interconnect_0_avalon_st_adapter" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_rsp_mux " "Found entity 1: dma_platform_mm_interconnect_0_rsp_mux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_rsp_demux " "Found entity 1: dma_platform_mm_interconnect_0_rsp_demux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_cmd_mux " "Found entity 1: dma_platform_mm_interconnect_0_cmd_mux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_cmd_demux " "Found entity 1: dma_platform_mm_interconnect_0_cmd_demux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_platform_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733520378092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_platform_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733520378093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_router_004_default_decode " "Found entity 1: dma_platform_mm_interconnect_0_router_004_default_decode" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378099 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_mm_interconnect_0_router_004 " "Found entity 2: dma_platform_mm_interconnect_0_router_004" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733520378105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733520378105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: dma_platform_mm_interconnect_0_router_002_default_decode" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378111 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_mm_interconnect_0_router_002 " "Found entity 2: dma_platform_mm_interconnect_0_router_002" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733520378118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1733520378119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_router_default_decode " "Found entity 1: dma_platform_mm_interconnect_0_router_default_decode" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378124 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_mm_interconnect_0_router " "Found entity 2: dma_platform_mm_interconnect_0_router" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "dma_platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_System_PLL " "Found entity 1: dma_platform_System_PLL" {  } { { "dma_platform/synthesis/submodules/dma_platform_System_PLL.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "dma_platform/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_System_PLL_sys_pll " "Found entity 1: dma_platform_System_PLL_sys_pll" {  } { { "dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_SDRAM_input_efifo_module " "Found entity 1: dma_platform_SDRAM_input_efifo_module" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378193 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_SDRAM " "Found entity 2: dma_platform_SDRAM" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378193 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dma_platform_SDRAM_test_component.v(236) " "Verilog HDL warning at dma_platform_SDRAM_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1733520378201 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dma_platform_SDRAM_test_component.v(237) " "Verilog HDL warning at dma_platform_SDRAM_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1733520378203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_SDRAM_test_component_ram_module " "Found entity 1: dma_platform_SDRAM_test_component_ram_module" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378209 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_SDRAM_test_component " "Found entity 2: dma_platform_SDRAM_test_component" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_change_detection_stream_to_mem_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_change_detection_stream_to_mem_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_Change_Detection_Stream_to_Mem_DMA " "Found entity 1: dma_platform_Change_Detection_Stream_to_Mem_DMA" {  } { { "dma_platform/synthesis/submodules/dma_platform_Change_Detection_Stream_to_Mem_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Stream_to_Mem_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "dma_platform/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_change_detection_mem_to_stream_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_change_detection_mem_to_stream_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_Change_Detection_Mem_to_Stream_DMA " "Found entity 1: dma_platform_Change_Detection_Mem_to_Stream_DMA" {  } { { "dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/anomaly_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dma_platform/synthesis/submodules/anomaly_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anomaly_detection-rtl " "Found design unit 1: anomaly_detection-rtl" {  } { { "dma_platform/synthesis/submodules/anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378288 ""} { "Info" "ISGN_ENTITY_NAME" "1 anomaly_detection " "Found entity 1: anomaly_detection" {  } { { "dma_platform/synthesis/submodules/anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_ARM_A9_HPS " "Found entity 1: dma_platform_ARM_A9_HPS" {  } { { "dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_ARM_A9_HPS_hps_io " "Found entity 1: dma_platform_ARM_A9_HPS_hps_io" {  } { { "dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "dma_platform/synthesis/submodules/hps_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "dma_platform/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "dma_platform/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_ARM_A9_HPS_hps_io_border " "Found entity 1: dma_platform_ARM_A9_HPS_hps_io_border" {  } { { "dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_ARM_A9_HPS_fpga_interfaces " "Found entity 1: dma_platform_ARM_A9_HPS_fpga_interfaces" {  } { { "dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/write_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/write_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_data-behavioral " "Found design unit 1: write_data-behavioral" {  } { { "tb/write_data.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/write_data.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378679 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_data " "Found entity 1: write_data" {  } { { "tb/write_data.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/write_data.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/read_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/read_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_data-behavioral " "Found design unit 1: read_data-behavioral" {  } { { "tb/read_data.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/read_data.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378690 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_data " "Found entity 1: read_data" {  } { { "tb/read_data.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/read_data.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anomaly_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anomaly_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anomaly_detection-rtl " "Found design unit 1: anomaly_detection-rtl" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378698 ""} { "Info" "ISGN_ENTITY_NAME" "1 anomaly_detection " "Found entity 1: anomaly_detection" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_row.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram_row.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_row-SYN " "Found design unit 1: bram_row-SYN" {  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378706 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_row " "Found entity 1: bram_row" {  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_histogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram_histogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_histogram-SYN " "Found design unit 1: bram_histogram-SYN" {  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378715 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_histogram " "Found entity 1: bram_histogram" {  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threshold_cdf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threshold_cdf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threshold_cdf-rtl " "Found design unit 1: threshold_cdf-rtl" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378725 ""} { "Info" "ISGN_ENTITY_NAME" "1 threshold_cdf " "Found entity 1: threshold_cdf" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram-rtl " "Found design unit 1: histogram-rtl" {  } { { "histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378737 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram " "Found entity 1: histogram" {  } { { "histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scan_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scan_image-rtl " "Found design unit 1: scan_image-rtl" {  } { { "scan_image.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/scan_image.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378745 ""} { "Info" "ISGN_ENTITY_NAME" "1 scan_image " "Found entity 1: scan_image" {  } { { "scan_image.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/scan_image.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_fsm-rtl " "Found design unit 1: control_fsm-rtl" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378755 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/anomaly_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/anomaly_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anomaly_tb-tb " "Found design unit 1: anomaly_tb-tb" {  } { { "tb/anomaly_tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/anomaly_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378764 ""} { "Info" "ISGN_ENTITY_NAME" "1 anomaly_tb " "Found entity 1: anomaly_tb" {  } { { "tb/anomaly_tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/anomaly_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733520378764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733520378764 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1733520378773 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dma_platform_SDRAM.v(318) " "Verilog HDL or VHDL warning at dma_platform_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1733520378856 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dma_platform_SDRAM.v(328) " "Verilog HDL or VHDL warning at dma_platform_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1733520378856 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dma_platform_SDRAM.v(338) " "Verilog HDL or VHDL warning at dma_platform_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1733520378856 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dma_platform_SDRAM.v(682) " "Verilog HDL or VHDL warning at dma_platform_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1733520378860 ""}
{ "Error" "ESGN_AMBIGUOUS_TOP_LEVEL_ENTITY_TOP" "anomaly_detection " "Top-level entity \"anomaly_detection\" is ambiguous" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "anomaly_detection dma_platform/synthesis/submodules/anomaly_detection.vhd dma_platform " "Instance could be entity \"anomaly_detection\" in file dma_platform/synthesis/submodules/anomaly_detection.vhd compiled in library dma_platform" {  } { { "dma_platform/synthesis/submodules/anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd" 6 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1733520379342 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "anomaly_detection anomaly_detection.vhd work " "Instance could be entity \"anomaly_detection\" in file anomaly_detection.vhd compiled in library work" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 6 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1733520379342 ""}  } {  } 0 12181 "Top-level entity \"%1!s!\" is ambiguous" 0 0 "Design Software" 0 -1 1733520379342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "anomaly_detection " "Elaborating entity \"anomaly_detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1733520379360 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1733520379371 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/anomaly_detection/output_files/anomaly_detection.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/anomaly_detection/output_files/anomaly_detection.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1733520379754 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733520379808 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 06 22:26:19 2024 " "Processing ended: Fri Dec 06 22:26:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733520379808 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733520379808 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733520379808 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1733520379808 ""}
