# uvm-verification-sequential-logic
UVM-Based Verification of Sequential Logic Circuits â€” Includes D Flip-Flop and Mod-12 Up-Down Counter verification environments with constrained random stimulus, functional coverage, and assertions
