===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4975 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3146 ( 16.1%)    0.3146 ( 21.0%)  FIR Parser
    1.3249 ( 67.8%)    0.8694 ( 58.1%)  'firrtl.circuit' Pipeline
    0.1637 (  8.4%)    0.0876 (  5.9%)    'firrtl.module' Pipeline
    0.1464 (  7.5%)    0.0781 (  5.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0172 (  0.9%)    0.0095 (  0.6%)      LowerCHIRRTL
    0.0174 (  0.9%)    0.0174 (  1.2%)    InferWidths
    0.0615 (  3.1%)    0.0615 (  4.1%)    InferResets
    0.0026 (  0.1%)    0.0026 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1360 (  7.0%)    0.1360 (  9.1%)    LowerFIRRTLTypes
    0.7706 ( 39.5%)    0.3912 ( 26.1%)    'firrtl.module' Pipeline
    0.1241 (  6.4%)    0.0629 (  4.2%)      ExpandWhens
    0.6464 ( 33.1%)    0.3300 ( 22.0%)      Canonicalizer
    0.0262 (  1.3%)    0.0262 (  1.7%)    Inliner
    0.0333 (  1.7%)    0.0333 (  2.2%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1159 (  5.9%)    0.1159 (  7.7%)    'firrtl.module' Pipeline
    0.1159 (  5.9%)    0.1159 (  7.7%)      Canonicalizer
    0.1083 (  5.5%)    0.1083 (  7.2%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1122 (  5.7%)    0.1122 (  7.5%)  'hw.module' Pipeline
    0.0014 (  0.1%)    0.0014 (  0.1%)    HWCleanup
    0.0337 (  1.7%)    0.0337 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0760 (  3.9%)    0.0760 (  5.1%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0071 (  0.4%)    0.0071 (  0.5%)  HWLegalizeNames
    0.0179 (  0.9%)    0.0179 (  1.2%)  'hw.module' Pipeline
    0.0179 (  0.9%)    0.0179 (  1.2%)    PrettifyVerilog
    0.0666 (  3.4%)    0.0666 (  4.4%)  Output
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.9529 (100.0%)    1.4975 (100.0%)  Total

{
  totalTime: 1.512,
  maxMemory: 68321280
}
