
************************************************
              _  _           ___ __ ___ _   ___
  (\____/)   | || |___  __ _|_  )  \_  ) | |_  )
  / @__@ \   | __ / _ \/ _` |/ / () / /| |_ / /
 (  (oo)  )  |_||_\___/\__, /___\__/___|_(_)___|
     ~~                |___/
     
                ---------------            
Copyright 2018-2021 The University of Birmingham
************************************************
 Version: v4.16.14

/home/hazen/work/vga_terminal
[0m HOG:Info select_command_from_line()   Recognised Vivado project [0m
[0m HOG:Info main()  Using executable: /opt/Xilinx/Vivado/2020.2/bin/vivado [0m

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/hazen/work/vga_terminal/Hog/Tcl/launchers/launch_workflow.tcl -notrace
INFO: [Hog:Msg-0] Will launch implementation and write bitstream...
INFO: [Hog:Msg-0] Number of jobs set to 4.
INFO: [Hog:Msg-0] Found project file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.xpr for terminal_cmod.
INFO: [Hog:Msg-0] Opening existing project file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.xpr...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Hog:Msg-0] Skipping syntax check for project terminal_cmod
INFO: [Hog:Msg-0] Resetting run before launching synthesis...
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xci' is already up-to-date
[Tue Dec 28 13:09:06 2021] Launched synth_1...
Run output will be captured here: /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/runme.log
[Tue Dec 28 13:09:06 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_terminal_cmod.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_terminal_cmod.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_terminal_cmod.tcl -notrace
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/pre-synthesis.tcl
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/vga_terminal/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/vga_terminal/Top/terminal_cmod not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 2586DEB, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains CBF0CCF, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 37ED64D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 37ED64D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Creating /home/hazen/work/vga_terminal/bin/terminal_cmod-v0.0.1-28-gcbf0ccf-dirty...
INFO: [Hog:Msg-0] Opening project terminal_cmod...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Hog:Msg-0] Checking terminal_cmod list files...
INFO: [Hog:Msg-0] List Files matches project. Nothing to do.
INFO: [Hog:Msg-0] /home/hazen/work/vga_terminal/Top_new//terminal_cmod/hog.conf matches project. Nothing to do
INFO: [Hog:Msg-0] List files and hog.conf match project. All ok!
INFO: [Hog:Msg-0] All done.
INFO: [Hog:Msg-0] Evaluating non committed changes...
WARNING: [Hog:Msg-0] Found non committed changes:...
diff --git a/picoblaze/psm/my_ROM.vhd b/picoblaze/psm/my_ROM.vhd
index 72d9bbb..a43ac3b 100644
--- a/picoblaze/psm/my_ROM.vhd
+++ b/picoblaze/psm/my_ROM.vhd
@@ -1,5 +1,5 @@
----- non-zero words: 1612
----- FILLING with 436 ----
+---- non-zero words: 1370
+---- FILLING with 678 ----
 --
 -- Inferred program rom test for PicoBlaze
 --
@@ -27,7 +27,7 @@ architecture syn of monitor is
   type ram_type is array (0 to 2047 ) of std_logic_vector(19 downto 0);
   signal RAM : ram_type := (
     X"22020",
-    X"2264B",
+    X"22559",
     X"22029",
     X"221CC",
     X"221C7",
@@ -212,7 +212,7 @@ architecture syn of monitor is
     X"1D556",
     X"320BF",
     X"1D554",
-    X"32508",
+    X"3240D",
     X"01B01",
     X"01A8A",
     X"20207",
@@ -1055,9 +1055,346 @@ architecture syn of monitor is
     X"21572",
     X"21524",
     X"21500",
+    X"2240D",
+    X"22000",
+    X"22001",
+    X"22002",
+    X"22003",
+    X"22004",
+    X"22005",
+    X"22006",
+    X"010A2",
+    X"2D015",
+    X"01000",
+    X"2D019",
+    X"01045",
+    X"2D016",
+    X"01001",
+    X"2D01A",
+    X"010E7",
+    X"2D010",
+    X"01A01",
+    X"01007",
+    X"2F068",
+    X"20524",
+    X"20521",
+    X"01000",
+    X"2F060",
+    X"2050E",
+    X"09016",
+    X"0D008",
+    X"32424",
+    X"0901A",
+    X"2D081",
+    X"09014",
+    X"0D008",
+    X"3242A",
+    X"09018",
+    X"1D00D",
+    X"32408",
+    X"09015",
+    X"0D008",
+    X"3241F",
+    X"09519",
+    X"1D51B",
+    X"36436",
+    X"01001",
+    X"2F060",
+    X"2241E",
+    X"1D551",
+    X"32408",
+    X"2241C",
+    X"0B060",
+    X"1D000",
+    X"324F2",
+    X"1D001",
+    X"32440",
+    X"1D002",
+    X"3244D",
+    X"1D003",
+    X"32461",
+    X"2241C",
+    X"1D55B",
+    X"36433",
+    X"01002",
+    X"2F060",
+    X"01000",
+    X"2F061",
+    X"2F062",
+    X"2241E",
+    X"1D530",
+    X"39000",
+    X"01440",
+    X"1C450",
+    X"25000",
+    X"20448",
+    X"3A467",
+    X"1D53B",
+    X"3645D",
+    X"01003",
+    X"2F060",
+    X"2241E",
+    X"10000",
+    X"00100",
+    X"10010",
+    X"10010",
+    X"10010",
+    X"10010",
+    X"19530",
+    X"10050",
+    X"25000",
+    X"0B061",
+    X"20454",
+    X"2F061",
+    X"2241E",
+    X"20448",
+    X"3A467",
+    X"0B062",
+    X"20454",
+    X"2F062",
+    X"2241E",
+    X"1D540",
+    X"3A41C",
+    X"1D57E",
+    X"3E41C",
+    X"1D541",
+    X"32499",
+    X"1D542",
+    X"324A1",
+    X"1D543",
+    X"324A9",
+    X"1D544",
+    X"324B1",
+    X"1D548",
+    X"324B9",
+    X"1D54A",
+    X"324BE",
+    X"1D54B",
+    X"324DD",
+    X"1D54D",
+    X"32489",
+    X"1D54C",
+    X"32491",
+    X"2241C",
+    X"0B061",
+    X"1D000",
+    X"36483",
+    X"01001",
+    X"2F061",
+    X"0B062",
+    X"1D000",
+    X"36488",
+    X"01001",
+    X"2F062",
+    X"25000",
+    X"2047E",
+    X"0B761",
+    X"00290",
+    X"01327",
+    X"2052A",
+    X"19701",
+    X"3648B",
+    X"2241C",
+    X"2047E",
+    X"0B761",
+    X"00290",
+    X"01327",
+    X"20532",
+    X"19701",
+    X"36493",
+    X"2241C",
+    X"2047E",
+    X"0B161",
+    X"1D901",
+    X"3241C",
+    X"19901",
+    X"19101",
+    X"3649B",
+    X"2241C",
+    X"2047E",
+    X"0B161",
+    X"1D927",
+    X"3241C",
+    X"11901",
+    X"19101",
+    X"364A3",
+    X"2241C",
+    X"2047E",
+    X"0B161",
+    X"1D850",
+    X"3241C",
+    X"11801",
+    X"19101",
+    X"364AB",
+    X"2241C",
+    X"2047E",
+    X"0B161",
+    X"1D800",
+    X"3241C",
+    X"19801",
+    X"19101",
+    X"364B3",
+    X"2241C",
+    X"2047E",
+    X"0B961",
+    X"0B862",
+    X"19801",
+    X"2241C",
+    X"0B161",
+    X"1D100",
+    X"324C8",
+    X"1D101",
+    X"324D2",
+    X"1D102",
+    X"324DA",
+    X"1D103",
+    X"324DA",
+    X"2241C",
+    X"00290",
+    X"00380",
+    X"0144F",
+    X"2054B",
+    X"00290",
+    X"11201",
+    X"1D228",
+    X"3E41C",
+    X"20548",
+    X"224CD",
+    X"00290",
+    X"01300",
+    X"00480",
+    X"2054B",
+    X"19201",
+    X"3241C",
+    X"20548",
+    X"224D6",
+    X"20524",
+    X"20521",
+    X"2241C",
+    X"0B161",
+    X"1D100",
+    X"324E5",
+    X"1D101",
+    X"324EA",
+    X"1D102",
+    X"324EF",
+    X"2241C",
+    X"00290",
+    X"00380",
+    X"0144F",
+    X"2054B",
+    X"2241C",
+    X"00290",
+    X"01300",
+    X"00480",
+    X"2054B",
+    X"2241C",
+    X"00290",
+    X"20548",
+    X"2241C",
+    X"2040A",
+    X"0357F",
+    X"1D520",
+    X"3E4FD",
+    X"1D508",
+    X"32519",
+    X"1D50D",
+    X"3251D",
+    X"1D50A",
+    X"3251F",
+    X"2241E",
+    X"204FF",
+    X"2241E",
+    X"2D80A",
+    X"2D90B",
+    X"2D509",
+    X"2DA0D",
+    X"1D84F",
+    X"3250E",
+    X"11801",
+    X"2250E",
+    X"11901",
+    X"1D928",
+    X"3650E",
+    X"19901",
+    X"01200",
+    X"01327",
+    X"2052A",
+    X"1D850",
+    X"3A511",
+    X"01800",
+    X"1D928",
+    X"3A514",
+    X"01901",
+    X"11801",
+    X"2D811",
+    X"19801",
+    X"2D912",
+    X"25000",
+    X"1D800",
+    X"3241E",
+    X"19801",
+    X"2241E",
+    X"01800",
+    X"2241E",
+    X"20507",
+    X"2241E",
+    X"01800",
+    X"01901",
+    X"25000",
+    X"01200",
+    X"20548",
+    X"11201",
+    X"1D228",
+    X"36525",
+    X"25000",
+    X"1C230",
+    X"32548",
+    X"00520",
+    X"00420",
+    X"11401",
+    X"2053A",
+    X"11201",
+    X"2252A",
+    X"1C230",
+    X"32548",
+    X"00530",
+    X"00430",
+    X"19401",
+    X"2053A",
+    X"19301",
+    X"22532",
+    X"01100",
+    X"2D10A",
+    X"2D40B",
     X"00000",
+    X"0900D",
+    X"2D50B",
     X"00000",
+    X"2D009",
     X"00000",
+    X"2DA0D",
+    X"11101",
+    X"1D150",
+    X"3653B",
+    X"25000",
+    X"01300",
+    X"0144F",
+    X"2254B",
+    X"2D20B",
+    X"01020",
+    X"2D009",
+    X"0B068",
+    X"2D00C",
+    X"00130",
+    X"01A03",
+    X"2D10A",
+    X"2DA0D",
+    X"11101",
+    X"1C140",
+    X"36552",
+    X"01A01",
+    X"25000",
     X"00000",
     X"00000",
     X"00000",
@@ -1306,343 +1643,6 @@ architecture syn of monitor is
     X"00000",
     X"00000",
     X"00000",
-    X"22508",
-    X"22000",
-    X"22001",
-    X"22002",
-    X"22003",
-    X"22004",
-    X"22005",
-    X"22006",
-    X"010A2",
-    X"2D015",
-    X"01000",
-    X"2D019",
-    X"01045",
-    X"2D016",
-    X"01001",
-    X"2D01A",
-    X"010E7",
-    X"2D010",
-    X"01A01",
-    X"2061D",
-    X"2061A",
-    X"01000",
-    X"2F060",
-    X"20607",
-    X"09016",
-    X"0D008",
-    X"3251D",
-    X"0901A",
-    X"2D081",
-    X"09014",
-    X"0D008",
-    X"32523",
-    X"09018",
-    X"1D00D",
-    X"32503",
-    X"09015",
-    X"0D008",
-    X"32518",
-    X"09519",
-    X"1D51B",
-    X"3652F",
-    X"01001",
-    X"2F060",
-    X"22517",
-    X"1D551",
-    X"32503",
-    X"22515",
-    X"0B060",
-    X"1D000",
-    X"325EB",
-    X"1D001",
-    X"32539",
-    X"1D002",
-    X"32546",
-    X"1D003",
-    X"3255A",
-    X"22515",
-    X"1D55B",
-    X"3652C",
-    X"01002",
-    X"2F060",
-    X"01000",
-    X"2F061",
-    X"2F062",
-    X"22517",
-    X"1D530",
-    X"39000",
-    X"01440",
-    X"1C450",
-    X"25000",
-    X"20541",
-    X"3A560",
-    X"1D53B",
-    X"36556",
-    X"01003",
-    X"2F060",
-    X"22517",
-    X"10000",
-    X"00100",
-    X"10010",
-    X"10010",
-    X"10010",
-    X"10010",
-    X"19530",
-    X"10050",
-    X"25000",
-    X"0B061",
-    X"2054D",
-    X"2F061",
-    X"22517",
-    X"20541",
-    X"3A560",
-    X"0B062",
-    X"2054D",
-    X"2F062",
-    X"22517",
-    X"1D540",
-    X"3A515",
-    X"1D57E",
-    X"3E515",
-    X"1D541",
-    X"32592",
-    X"1D542",
-    X"3259A",
-    X"1D543",
-    X"325A2",
-    X"1D544",
-    X"325AA",
-    X"1D548",
-    X"325B2",
-    X"1D54A",
-    X"325B7",
-    X"1D54B",
-    X"325D6",
-    X"1D54D",
-    X"32582",
-    X"1D54C",
-    X"3258A",
-    X"22515",
-    X"0B061",
-    X"1D000",
-    X"3657C",
-    X"01001",
-    X"2F061",
-    X"0B062",
-    X"1D000",
-    X"36581",
-    X"01001",
-    X"2F062",
-    X"25000",
-    X"20577",
-    X"0B761",
-    X"00290",
-    X"01327",
-    X"20623",
-    X"19701",
-    X"36584",
-    X"22515",
-    X"20577",
-    X"0B761",
-    X"00290",
-    X"01327",
-    X"2062B",
-    X"19701",
-    X"3658C",
-    X"22515",
-    X"20577",
-    X"0B161",
-    X"1D901",
-    X"32515",
-    X"19901",
-    X"19101",
-    X"36594",
-    X"22515",
-    X"20577",
-    X"0B161",
-    X"1D927",
-    X"32515",
-    X"11901",
-    X"19101",
-    X"3659C",
-    X"22515",
-    X"20577",
-    X"0B161",
-    X"1D850",
-    X"32515",
-    X"11801",
-    X"19101",
-    X"365A4",
-    X"22515",
-    X"20577",
-    X"0B161",
-    X"1D800",
-    X"32515",
-    X"19801",
-    X"19101",
-    X"365AC",
-    X"22515",
-    X"20577",
-    X"0B961",
-    X"0B862",
-    X"19801",
-    X"22515",
-    X"0B161",
-    X"1D100",
-    X"325C1",
-    X"1D101",
-    X"325CB",
-    X"1D102",
-    X"325D3",
-    X"1D103",
-    X"325D3",
-    X"22515",
-    X"00290",
-    X"00380",
-    X"0144F",
-    X"20641",
-    X"00290",
-    X"11201",
-    X"1D228",
-    X"3E515",
-    X"2063E",
-    X"225C6",
-    X"00290",
-    X"01300",
-    X"00480",
-    X"20641",
-    X"19201",
-    X"32515",
-    X"2063E",
-    X"225CF",
-    X"2061D",
-    X"2061A",
-    X"22515",
-    X"0B161",
-    X"1D100",
-    X"325DE",
-    X"1D101",
-    X"325E3",
-    X"1D102",
-    X"325E8",
-    X"22515",
-    X"00290",
-    X"00380",
-    X"0144F",
-    X"20641",
-    X"22515",
-    X"00290",
-    X"01300",
-    X"00480",
-    X"20641",
-    X"22515",
-    X"00290",
-    X"2063E",
-    X"22515",
-    X"20505",
-    X"0357F",
-    X"1D520",
-    X"3E5F6",
-    X"1D508",
-    X"32612",
-    X"1D50D",
-    X"32616",
-    X"1D50A",
-    X"32618",
-    X"22517",
-    X"205F8",
-    X"22517",
-    X"2D80A",
-    X"2D90B",
-    X"2D509",
-    X"2DA0D",
-    X"1D84F",
-    X"32607",
-    X"11801",
-    X"22607",
-    X"11901",
-    X"1D928",
-    X"36607",
-    X"19901",
-    X"01200",
-    X"01327",
-    X"20623",
-    X"1D850",
-    X"3A60A",
-    X"01800",
-    X"1D928",
-    X"3A60D",
-    X"01901",
-    X"11801",
-    X"2D811",
-    X"19801",
-    X"2D912",
-    X"25000",
-    X"1D800",
-    X"32517",
-    X"19801",
-    X"22517",
-    X"01800",
-    X"22517",
-    X"20600",
-    X"22517",
-    X"01800",
-    X"01901",
-    X"25000",
-    X"01200",
-    X"2063E",
-    X"11201",
-    X"1D228",
-    X"3661E",
-    X"25000",
-    X"1C230",
-    X"3263E",
-    X"00520",
-    X"00420",
-    X"11401",
-    X"20633",
-    X"11201",
-    X"22623",
-    X"1C230",
-    X"3263E",
-    X"00530",
-    X"00430",
-    X"19401",
-    X"20633",
-    X"19301",
-    X"2262B",
-    X"01100",
-    X"2D10A",
-    X"2D40B",
-    X"0900D",
-    X"2D50B",
-    X"2D009",
-    X"2DA0D",
-    X"11101",
-    X"1D150",
-    X"36634",
-    X"25000",
-    X"01300",
-    X"0144F",
-    X"22641",
-    X"2D20B",
-    X"01020",
-    X"2D009",
-    X"00130",
-    X"2D10A",
-    X"2DA0D",
-    X"11101",
-    X"1C140",
-    X"36645",
-    X"25000",
-    X"00000",
-    X"00000",
-    X"00000",
-    X"00000",
-    X"00000",
-    X"00000",
     X"00000",
     X"00000",
     X"00000",
diff --git a/picoblaze/psm/port_addr_multi.psm b/picoblaze/psm/port_addr_multi.psm
index 14df689..c02a49f 100644
--- a/picoblaze/psm/port_addr_multi.psm
+++ b/picoblaze/psm/port_addr_multi.psm
@@ -61,10 +61,14 @@
 	CONSTANT set_baud_msb_4800, 01
 
 ;;; ---------- Video I/O ports --------------------
-	CONSTANT vram_data_in, 0d ; read data
+	CONSTANT vram_data_in, 0d ; read data (text)
+	CONSTANT vram_attr_in, 0e ; read data (attr)
+	
 	CONSTANT vram_data_out, 09 ;write data
 	CONSTANT vram_addr_lo, 0a    ; column
 	CONSTANT vram_addr_hi, 0b    ; row
+	CONSTANT vram_attr_out, 0c   ;attribute data
+
 	CONSTANT vram_wr, 0d	     ; write strobe
 
 	CONSTANT video_ctrl, 10	; various control bits (below)
diff --git a/picoblaze/psm/terminal.psm b/picoblaze/psm/terminal.psm
index 0b30228..bf58d7f 100644
--- a/picoblaze/psm/terminal.psm
+++ b/picoblaze/psm/terminal.psm
@@ -16,12 +16,15 @@
 	
 	address 500  ; ONLY FOR STANDALONE VERSION
 
-
 ;;; ---------- scratchpad locations --------------------
 	
 	CONSTANT escst, 60	; ESC parser state
 	CONSTANT escp1, 61	; parameter 1 (0 if none)
 	CONSTANT escp2, 62	; parameter 2 (0 if none)
+	
+	CONSTANT color, 68	; current color
+
+	;; (up to 7f free)
 
 ;;; ---------- constants ----------
 	CONSTANT first_row, 01	;normally zero but our display malfunctions
@@ -60,7 +63,7 @@ m_send_message:	jump 006  ; 006: send message from (sA, sB)
 ;;; overall register use:
 ;;;   s8 - current column \ cursor position
 ;;;   s9 - current row    / memory address
-;;;   sA - 01 for writing to RAM
+;;;   sA - 03 for writing to RAMs
 cmd_T:
 	;; serial port setup - RC2104, 9600 baud
 	load s0, set_baud_lsb_9600
@@ -77,7 +80,10 @@ cmd_T:
 	;; initial VGA hardware set up - pretty simple
 	load s0, mode_set
 	output s0, video_ctrl
-	load sA, 01
+	load sA, 03
+
+	load s0, 7		;default color = white
+	store s0, color
 
 	call cls		;clear
 	call home		;home cursor
@@ -265,6 +271,8 @@ endparm: compare s5, 40		;low end of terminator range
 	jump z, DEC_DL
 	compare s5, "L"
 	jump z, DEC_IL
+	compare s5, "m"
+	jump z, ANSI_SGR
 
 	jump	escrst
 
@@ -283,6 +291,28 @@ p1val:	fetch s0, escp2
 	store s0, escp2
 p2val:	return
 	
+;;; ---------- set graphic rendition ----------
+;;; only support a small set of these
+;;; for now just set color directly from param
+ANSI_SGR:
+	fetch s0, escp1
+	compare s0, 00
+	jump nz,sgr1
+	load s0, 7
+setcol:	store s0, color
+	jump escrst
+
+	;; 1-7 just map to colors for now
+sgr1:	compare s0, 8
+	jump nc, sgr2
+	jump setcol
+;
+	;; 30-37 map to colors
+sgr2:	sub s0, 30'd
+	jump c, escrst
+	compare s0, 8
+	jump nc, escrst
+	jump setcol
 
 ;;; ---------- Line delete ----------
 ;;; scroll lines from cursor to end up
@@ -463,6 +493,10 @@ noctl:	call v_putc
 v_putc:	output s8,vram_addr_lo	;set column RAM address
 	output s9,vram_addr_hi	;set row RAM address
 	output s5,vram_data_out	;set output data
+
+	;; set color
+	fetch s0, color
+	output s0, vram_attr_out
 	output sA,vram_wr	;write to VRAM
 
 	compare s8, last_col	;last column?
@@ -523,6 +557,7 @@ home:
 	
 ;;; ------------------------------------------------------------
 ;;; clear the screen
+;;; set all to current color
 ;;; ------------------------------------------------------------
 	;; uses s0, s2, s3, s4
 cls:	load s2, 00		;start line
@@ -536,7 +571,7 @@ cls1:	call clrlin		;erase line
 ;;; s2 - first line, increments as "copy from"
 ;;;      ("copy to" is s2-1)
 ;;; s3 - end line for checking
-;;; sA - constant 01 for write ops
+;;; sA - constant 03 for write ops
 ;;; doesn't disturb anything above s8
 	
 scrlup:	;; check for same value (done?)
@@ -555,7 +590,7 @@ scrlup:	;; check for same value (done?)
 ;;; s2 - first line for check to stop scroll
 ;;; s3 - last line
 ;;;      copy from s3-1 to s3
-;;; sA - constant 01 for write ops
+;;; sA - constant 03 for write ops
 scrldn:	compare s2, s3		;same means done, clear line
 	jump z, clrlin
 
@@ -568,8 +603,9 @@ scrldn:	compare s2, s3		;same means done, clear line
 	jump scrldn
 
 ;;; copy one line from line s4 to s5
-;;; expects sA = 01
-;;; uses only s0, s1
+;;; copy both text and attribute data
+;;; expects sA = 03
+;;; uses s0, s1, s6
 movlin:	load s1,00		;column
 
 	;; 18 clocks * 80 = 57us
@@ -577,11 +613,15 @@ movchr:	output s1,vram_addr_lo
 	output s4,vram_addr_hi
 	load s0, s0		;NOOP
 	input s0, vram_data_in
+	input s6, vram_attr_in
+	load s0, s0		;NOOP
 	output s5,vram_addr_hi
 	load s0, s0		;NOOP
 	output s0, vram_data_out
+	output s6, vram_attr_out
 	load s0, s0		;NOOP
 	output sA, vram_wr
+
 	add s1,01
 	compare s1,ncols
 	jump nz, movchr
@@ -589,6 +629,7 @@ movchr:	output s1,vram_addr_lo
 
 ;;; erase one line at s2
 ;;; uses s0, s1, s3, s4  (expects sA=01)
+;;; set attr to current color
 clrlin:	load s3, 00		;column 0
 	load s4, last_col	;last column
 	jump clrcol
@@ -597,6 +638,8 @@ clrlin:	load s3, 00		;column 0
 clrcol:	output s2, vram_addr_hi
 	load s0, 20
 	output s0, vram_data_out
+	fetch s0, color
+	output s0, vram_attr_out
 	load s1, s3		;start column
 
 ccol:	output s1, vram_addr_lo
diff --git a/picoblaze/src/pico_control_multi_uart.vhd b/picoblaze/src/pico_control_multi_uart.vhd
index 493c4ab..8e92cbe 100644
--- a/picoblaze/src/pico_control_multi_uart.vhd
+++ b/picoblaze/src/pico_control_multi_uart.vhd
@@ -11,8 +11,9 @@
 --           09    - VGA text data for write
 --           0a    - VGA text column address
 --           0b    - VGA test row address
---           0c    - spare controls
---         0d      - VGA test data read
+--           0c    - VGA attribute data for write
+--         0d      - VGA text data read
+--         0e      - VGA attr data read
 --         10..13  - control port 2
 --           10    - video control port
 --           11    - Hardware cursor column
@@ -57,7 +58,7 @@ entity pico_control_multi_uart is
     TX       : out std_logic_vector(UARTS-1 downto 0);  -- asynch serial output
     control  : out std_logic_vector(31 downto 0);  -- control register R/W
     control2 : out std_logic_vector(31 downto 0);  -- 2nd control register R/W
-    status   : in  std_logic_vector(7 downto 0);   -- status register R/O
+    status   : in  std_logic_vector(15 downto 0);   -- status register R/O
     action   : out std_logic_vector(7 downto 0));  -- action (pulsed) register W/O
 
 end entity pico_control_multi_uart;
@@ -173,7 +174,7 @@ architecture arch of pico_control_multi_uart is
 
   signal s_control  : std_logic_vector(31 downto 0);
   signal s_control2 : std_logic_vector(31 downto 0);
-  signal s_status   : std_logic_vector(7 downto 0);
+  signal s_status   : std_logic_vector(15 downto 0);
   signal s_action   : std_logic_vector(7 downto 0);
 
 --
@@ -287,7 +288,8 @@ begin
         when "0" & X"C" => in_port <= s_control(31 downto 24);
 
         -- read the status port
-        when "0" & X"D" => in_port <= s_status;
+        when "0" & X"D" => in_port <= s_status(7 downto 0);
+        when "0" & X"E" => in_port <= s_status(15 downto 8);
 
         -- read the control2 port for symmetry at 10..13
         when "1" & x"0" => in_port <= s_control2(7 downto 0);
diff --git a/terminal/src/top_terminal_cmod.vhd b/terminal/src/top_terminal_cmod.vhd
index 2676b8b..b2212fe 100644
--- a/terminal/src/top_terminal_cmod.vhd
+++ b/terminal/src/top_terminal_cmod.vhd
@@ -43,7 +43,7 @@ architecture arch of top_terminal_cmod is
       TX       : out std_logic_vector(UARTS-1 downto 0);
       control  : out std_logic_vector(31 downto 0);
       control2 : out std_logic_vector(31 downto 0);
-      status   : in  std_logic_vector(7 downto 0);
+      status   : in  std_logic_vector(15 downto 0);
       action   : out std_logic_vector(7 downto 0));
   end component pico_control_multi_uart;
 
@@ -85,7 +85,8 @@ architecture arch of top_terminal_cmod is
       G          : out std_logic;
       B          : out std_logic;
       hsync      : out std_logic;
-      vsync      : out std_logic);
+      vsync      : out std_logic;
+      chr_en     : out std_logic);
   end component vga80x40;
 
   component mem_font is
@@ -106,15 +107,19 @@ architecture arch of top_terminal_cmod is
 
   signal FONT_A         : std_logic_vector(11 downto 0);
   signal TEXT_D, FONT_D : std_logic_vector(7 downto 0);
+  signal TEXTA_D        : std_logic_vector(7 downto 0);
 
 --column 0 to 79 so 7 bits
   signal TEXT_WR_A_COL : std_logic_vector(6 downto 0);
 --row 0 to 39 so 6 bits
   signal TEXT_WR_A_ROW : std_logic_vector(5 downto 0);
 
-  signal TEXT_WR_D  : std_logic_vector(7 downto 0);
-  signal TEXT_RD_D  : std_logic_vector(7 downto 0);
-  signal TEXT_WR_WE : std_logic;
+  signal TEXT_WR_D   : std_logic_vector(7 downto 0);
+  signal TEXTA_WR_D  : std_logic_vector(7 downto 0);
+  signal TEXT_RD_D   : std_logic_vector(7 downto 0);
+  signal TEXTA_RD_D  : std_logic_vector(7 downto 0);
+  signal TEXT_WR_WE  : std_logic;
+  signal TEXTA_WR_WE : std_logic;
 
   signal locked : std_logic;
 
@@ -124,7 +129,7 @@ architecture arch of top_terminal_cmod is
 
   signal s_control  : std_logic_vector(31 downto 0);
   signal s_control2 : std_logic_vector(31 downto 0);
-  signal s_status   : std_logic_vector(7 downto 0);
+  signal s_status   : std_logic_vector(15 downto 0);
   signal s_action   : std_logic_vector(7 downto 0);
 
   signal s_vga_addr : std_logic_vector(12 downto 0);
@@ -134,29 +139,37 @@ architecture arch of top_terminal_cmod is
   signal s_serial_in  : std_logic_vector(NUARTS-1 downto 0);
   signal s_serial_out : std_logic_vector(NUARTS-1 downto 0);
 
+  signal s_color : std_logic_vector(2 downto 0);
+  signal chr_en : std_logic;
+
 begin  -- architecture arch
 
   reset <= '0';                         -- we don't need no steenkin reset!
 
-  s_status <= TEXT_RD_D;
+  s_status <= TEXTA_RD_D & TEXT_RD_D;
 
   TEXT_WR_D     <= s_control(7 downto 0);
   TEXT_WR_A_COL <= s_control(14 downto 8);
   TEXT_WR_A_ROW <= s_control(21 downto 16);
+  TEXTA_WR_D    <= s_control(31 downto 24);
   TEXT_WR_WE    <= s_action(0);
+  TEXTA_WR_WE   <= s_action(1);
 
   -- all full intensity
   vgaRed(0) <= R;
   vgaRed(1) <= R;
   vgaRed(2) <= R;
+  vgaRed(3) <= R;
 
   vgaGreen(0) <= G;
   vgaGreen(1) <= G;
   vgaGreen(2) <= G;
+  vgaGreen(3) <= G;
 
   vgaBlue(0) <= B;
   vgaBlue(1) <= B;
   vgaBlue(2) <= B;
+  vgaBlue(3) <= B;
 
   Hsync <= s_hsync;
   Vsync <= s_vsync;
@@ -196,15 +209,16 @@ begin  -- architecture arch
       FONT_D     => FONT_D,
       ocrx       => s_control2(15 downto 8),
       ocry       => s_control2(23 downto 16),
-      octl       => s_control2(7 downto 0),
+      octl       => s_control2(7 downto 3) & s_color,
       R          => R,
       G          => G,
       B          => B,
       hsync      => s_hsync,
-      vsync      => s_vsync);
+      vsync      => s_vsync,
+      chr_en     => chr_en);
 
 -- character RAM
-  mem_text_bram_2: mem_text_bram
+  mem_text_bram_2 : mem_text_bram
     port map (
       clka  => pclk,
       wea   => "0",
@@ -218,6 +232,21 @@ begin  -- architecture arch
       dinb  => TEXT_WR_D,
       doutb => TEXT_RD_D);
 
+-- attribute RAM
+  mem_text_bram_1 : mem_text_bram
+    port map (
+      clka  => pclk,
+      wea   => "0",
+      addra => s_vga_addr,
+      dina  => (others => '0'),
+      douta => TEXTA_D,
+
+      clkb  => pclk,
+      web   => (0 => TEXTA_WR_WE),
+      addrb => TEXT_WR_A_ROW & TEXT_WR_A_COL,
+      dinb  => TEXTA_WR_D,
+      doutb => TEXTA_RD_D);
+
   -- character generator
   mem_font_1 : entity work.mem_font
     port map (
@@ -244,6 +273,10 @@ begin  -- architecture arch
     if pclk'event and pclk = '1' then   -- rising clock edge
 
       s_counter <= s_counter + 1;
+      -- put here to register the output
+      if chr_en = '1' then
+        s_color <= TEXTA_D(2 downto 0);
+      end if; 
 
     end if;
   end process;
diff --git a/terminal/src/vga80x40_col1fixed.vhd b/terminal/src/vga80x40_col1fixed.vhd
index 17ebdb1..d94a6c3 100644
--- a/terminal/src/vga80x40_col1fixed.vhd
+++ b/terminal/src/vga80x40_col1fixed.vhd
@@ -45,6 +45,7 @@ entity vga80x40 is
     G          : out std_logic;
     B          : out std_logic;
     hsync      : out std_logic;
+    chr_en     : out std_logic;
     vsync      : out std_logic
     );
 end vga80x40;
@@ -63,14 +64,14 @@ architecture rtl of vga80x40 is
 
 -- <ESH>
 --  signal hctr  : integer range 793 downto 0;
-  signal hctr  : integer range 799 downto 0;
+  signal hctr : integer range 799 downto 0;
 
-  signal vctr  : integer range 524 downto 0;
+  signal vctr : integer range 524 downto 0;
   -- character/pixel position on the screen
-  signal scry  : integer range 039 downto 0;  -- chr row   < 40 (6 bits)
-  signal scrx  : integer range 079 downto 0;  -- chr col   < 80 (7 bits)
-  signal chry  : integer range 011 downto 0;  -- chr high  < 12 (4 bits)
-  signal chrx  : integer range 007 downto 0;  -- chr width < 08 (3 bits)
+  signal scry : integer range 039 downto 0;  -- chr row   < 40 (6 bits)
+  signal scrx : integer range 079 downto 0;  -- chr col   < 80 (7 bits)
+  signal chry : integer range 011 downto 0;  -- chr high  < 12 (4 bits)
+  signal chrx : integer range 007 downto 0;  -- chr width < 08 (3 bits)
 
   signal losr_ce : std_logic;
   signal losr_ld : std_logic;
@@ -217,7 +218,7 @@ begin
 
 -- <ESH>
 --    U_HCTR : ctrm generic map (M => 794) port map (
-    U_HCTR : ctrm generic map (M => 800) port map (    
+    U_HCTR : ctrm generic map (M => 800) port map (
       reset                      => reset, clk => clk25MHz, ce => hctr_ce, rs => hctr_rs, do => hctr);
 
     U_VCTR : ctrm generic map (M => 525) port map (reset, clk25MHz, vctr_ce, vctr_rs, vctr);
@@ -252,6 +253,8 @@ begin
     chry_ce <= hctr_639 and blank;
     scry_ce <= chry_011 and hctr_639;
 
+--    chr_en <= chrx_007;                 --character strobe output
+    chr_en <= '1' when chrx = 000 else '0';
 
 -- Proboscide99 31/08/08
 --    ram_tmp <= scry * 80 + scrx + 1 when ((scrx_079 = '0')) else
CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (cbf0ccf) and create a dirty bitfile...
INFO: [Hog:Msg-0] Git describe for 00000000 is: v0.0.1-28-gcbf0ccf-dirty
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 6
INFO: [Hog:Msg-0] Opening version file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/versions.txt...
 ------------------------- PRE SYNTHESIS -------------------------
 28/12/2021 at 13:09:16
 Firmware date and time: '27122021', '00123536'
 Global SHA: cbf0ccf, VER: 0.0.0
 Constraints SHA: 37ED64D, VER: 0.0.2
 Top SHA: 2586DEB, VER: 0.0.2
 Hog SHA: 71A66A1, VER: 4.16.14
 --- Libraries ---
 terminal_cmod SHA: CBF0CCF, VER: 0.0.2
 --- External Libraries ---
 -----------------------------------------------------------------
INFO: [Hog:CheckYmlRef-0] .gitlab-ci.yml not found in /home/hazen/work/vga_terminal. Skipping this step
INFO: [Hog:Msg-0] All done.
Command: synth_design -top top_terminal_cmod -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1390175
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2372.062 ; gain = 0.000 ; free physical = 366 ; free virtual = 50598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_terminal_cmod' [/home/hazen/work/vga_terminal/terminal/src/top_terminal_cmod.vhd:32]
WARNING: [Synth 8-3819] Generic 'GLOBAL_DATE' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'GLOBAL_TIME' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'GLOBAL_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'GLOBAL_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'TOP_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'TOP_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'HOG_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'HOG_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'CON_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'CON_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'TERMINAL_CMOD_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'TERMINAL_CMOD_SHA' not present in instantiated entity will be ignored
INFO: [Synth 8-3491] module 'clk_wiz_1' declared at '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/.Xil/Vivado-1390069-eric-x20/realtime/clk_wiz_1_stub.vhdl:5' bound to instance 'clk_wiz_1_1' of component 'clk_wiz_1' [/home/hazen/work/vga_terminal/terminal/src/top_terminal_cmod.vhd:177]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/.Xil/Vivado-1390069-eric-x20/realtime/clk_wiz_1_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'pico_control_multi_uart' [/home/hazen/work/vga_terminal/picoblaze/src/pico_control_multi_uart.vhd:66]
	Parameter UARTS bound to: 3 - type: integer 
	Parameter hwbuild bound to: 8'b01000001 
	Parameter interrupt_vector bound to: 12'b011111111111 
	Parameter scratch_pad_memory_size bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'kcpsm6' declared at '/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:87' bound to instance 'processor' of component 'kcpsm6' [/home/hazen/work/vga_terminal/picoblaze/src/pico_control_multi_uart.vhd:204]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:111]
	Parameter hwbuild bound to: 8'b01000001 
	Parameter interrupt_vector bound to: 12'b011111111111 
	Parameter scratch_pad_memory_size bound to: 256 - type: integer 
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:685]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:696]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:701]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:706]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:711]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:722]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:727]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:733]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:744]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:754]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:759]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:764]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:775]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:780]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:804]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:814]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:825]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:836]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:846]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:861]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:872]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:877]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:888]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:894]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:909]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:920]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:931]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:937]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:943]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:954]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:960]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:966]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:977]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:983]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1001]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1011]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1021]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1027]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1051]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1056]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1061]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1072]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1078]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1088]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1093]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1103]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1108]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1119]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1126]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1143]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1148]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1159]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1165]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1176]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1182]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1192]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1198]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1350]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1366]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1371]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (1#1) [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:111]
WARNING: [Synth 8-5640] Port 'msize' is missing in component declaration [/home/hazen/work/vga_terminal/picoblaze/src/pico_control_multi_uart.vhd:92]
INFO: [Synth 8-3491] module 'monitor' declared at '/home/hazen/work/vga_terminal/picoblaze/psm/my_ROM.vhd:10' bound to instance 'program_rom' of component 'monitor' [/home/hazen/work/vga_terminal/picoblaze/src/pico_control_multi_uart.vhd:227]
INFO: [Synth 8-638] synthesizing module 'monitor' [/home/hazen/work/vga_terminal/picoblaze/psm/my_ROM.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'monitor' (2#1) [/home/hazen/work/vga_terminal/picoblaze/psm/my_ROM.vhd:25]
INFO: [Synth 8-638] synthesizing module 'uart_bus' [/home/hazen/work/vga_terminal/picoblaze/src/uart_bus.vhd:24]
INFO: [Synth 8-638] synthesizing module 'uart_tx6' [/home/hazen/work/vga_terminal/picoblaze/src/uart_tx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1100111110101010110011000000111100001111111111111111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000010101010000000000000000000010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0010011001100001000000000000000011001100110011001100110011001100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000100001110000000000000000000011110000111100001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000011101000100000000000000000011111111000000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0111111110000000111111110000000001111000011110001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'uart_tx6' (3#1) [/home/hazen/work/vga_terminal/picoblaze/src/uart_tx6.vhd:100]
INFO: [Synth 8-638] synthesizing module 'uart_rx6' [/home/hazen/work/vga_terminal/picoblaze/src/uart_rx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100110011110000000000000000000010101010110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100101011111111110010101111111100000000000000001100000011000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0010111100101111101011111010111100000000000000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0010001000100010000000001111000000000000000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110110011001100000000000000000001011010101010100000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010000000000000000000000010001000100010001000100010001000 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'uart_rx6' (4#1) [/home/hazen/work/vga_terminal/picoblaze/src/uart_rx6.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'uart_bus' (5#1) [/home/hazen/work/vga_terminal/picoblaze/src/uart_bus.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'pico_control_multi_uart' (6#1) [/home/hazen/work/vga_terminal/picoblaze/src/pico_control_multi_uart.vhd:66]
INFO: [Synth 8-638] synthesizing module 'vga80x40' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:55]
	Parameter M bound to: 800 - type: integer 
INFO: [Synth 8-3491] module 'ctrm' declared at '/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:28' bound to instance 'U_HCTR' of component 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:221]
INFO: [Synth 8-638] synthesizing module 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 800 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrm' (7#1) [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'ctrm' declared at '/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:28' bound to instance 'U_VCTR' of component 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:224]
INFO: [Synth 8-638] synthesizing module 'ctrm__parameterized1' [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrm__parameterized1' (7#1) [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ctrm' declared at '/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:28' bound to instance 'U_CHRX' of component 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:235]
INFO: [Synth 8-638] synthesizing module 'ctrm__parameterized3' [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrm__parameterized3' (7#1) [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'ctrm' declared at '/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:28' bound to instance 'U_CHRY' of component 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:236]
INFO: [Synth 8-638] synthesizing module 'ctrm__parameterized5' [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrm__parameterized5' (7#1) [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 80 - type: integer 
INFO: [Synth 8-3491] module 'ctrm' declared at '/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:28' bound to instance 'U_SCRX' of component 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:237]
INFO: [Synth 8-638] synthesizing module 'ctrm__parameterized7' [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrm__parameterized7' (7#1) [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'ctrm' declared at '/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:28' bound to instance 'U_SCRY' of component 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:238]
INFO: [Synth 8-638] synthesizing module 'ctrm__parameterized9' [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrm__parameterized9' (7#1) [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'losr' declared at '/home/hazen/work/vga_terminal/terminal/src/losr.vhd:31' bound to instance 'U_LOSR' of component 'losr' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:274]
INFO: [Synth 8-638] synthesizing module 'losr' [/home/hazen/work/vga_terminal/terminal/src/losr.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'losr' (8#1) [/home/hazen/work/vga_terminal/terminal/src/losr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'vga80x40' (9#1) [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:55]
INFO: [Synth 8-3491] module 'mem_text_bram' declared at '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/.Xil/Vivado-1390069-eric-x20/realtime/mem_text_bram_stub.vhdl:5' bound to instance 'mem_text_bram_2' of component 'mem_text_bram' [/home/hazen/work/vga_terminal/terminal/src/top_terminal_cmod.vhd:221]
INFO: [Synth 8-638] synthesizing module 'mem_text_bram' [/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/.Xil/Vivado-1390069-eric-x20/realtime/mem_text_bram_stub.vhdl:21]
INFO: [Synth 8-3491] module 'mem_text_bram' declared at '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/.Xil/Vivado-1390069-eric-x20/realtime/mem_text_bram_stub.vhdl:5' bound to instance 'mem_text_bram_1' of component 'mem_text_bram' [/home/hazen/work/vga_terminal/terminal/src/top_terminal_cmod.vhd:236]
INFO: [Synth 8-638] synthesizing module 'mem_font' [/home/hazen/work/vga_terminal/terminal/src/mem_font.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mem_font' (10#1) [/home/hazen/work/vga_terminal/terminal/src/mem_font.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top_terminal_cmod' (11#1) [/home/hazen/work/vga_terminal/terminal/src/top_terminal_cmod.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2372.062 ; gain = 0.000 ; free physical = 1037 ; free virtual = 51270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2372.062 ; gain = 0.000 ; free physical = 1061 ; free virtual = 51294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2372.062 ; gain = 0.000 ; free physical = 1061 ; free virtual = 51294
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2372.062 ; gain = 0.000 ; free physical = 1069 ; free virtual = 51302
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram/mem_text_bram_in_context.xdc] for cell 'mem_text_bram_2'
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram/mem_text_bram_in_context.xdc] for cell 'mem_text_bram_2'
Parsing XDC File [/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram/mem_text_bram_in_context.xdc] for cell 'mem_text_bram_1'
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram/mem_text_bram_in_context.xdc] for cell 'mem_text_bram_1'
Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_wiz_1_1'
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_wiz_1_1'
Parsing XDC File [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc:22]
Finished Parsing XDC File [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_terminal_cmod_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_terminal_cmod_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.926 ; gain = 0.000 ; free physical = 986 ; free virtual = 51219
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 331 instances were transformed.
  FD => FDRE: 162 instances
  FDR => FDRE: 48 instances
  FDS => FDSE: 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 107 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.926 ; gain = 0.000 ; free physical = 986 ; free virtual = 51219
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 1053 ; free virtual = 51286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 1053 ; free virtual = 51286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for mem_text_bram_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mem_text_bram_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_1_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 1053 ; free virtual = 51286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 1042 ; free virtual = 51276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---RAMs : 
	              36K Bit	(2048 X 18 bit)          RAMs := 1     
+---Muxes : 
	  24 Input   32 Bit        Muxes := 2     
	  24 Input   18 Bit        Muxes := 1     
	  24 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	  23 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  23 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 1007 ; free virtual = 51245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|mem_font          | p_0_out    | 4096x8        | LUT            | 
|top_terminal_cmod | p_0_out    | 4096x8        | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------+-----------------------------------------------+-----------+----------------------+------------------+
|Module Name       | RTL Object                                    | Inference | Size (Depth x Width) | Primitives       | 
+------------------+-----------------------------------------------+-----------+----------------------+------------------+
|top_terminal_cmod | pico_control_multi_uart_1/program_rom/RAM_reg | Implied   | 2 K x 18             | RAM128X1D x 288	 | 
+------------------+-----------------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 891 ; free virtual = 51129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 882 ; free virtual = 51120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------+-----------------------------------------------+-----------+----------------------+------------------+
|Module Name       | RTL Object                                    | Inference | Size (Depth x Width) | Primitives       | 
+------------------+-----------------------------------------------+-----------+----------------------+------------------+
|top_terminal_cmod | pico_control_multi_uart_1/program_rom/RAM_reg | Implied   | 2 K x 18             | RAM128X1D x 288	 | 
+------------------+-----------------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 880 ; free virtual = 51119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 880 ; free virtual = 51119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 880 ; free virtual = 51119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 883 ; free virtual = 51121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 883 ; free virtual = 51121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 881 ; free virtual = 51119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 880 ; free virtual = 51118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_1     |         1|
|2     |mem_text_bram |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |clk_wiz_1_bbox     |     1|
|2     |mem_text_bram_bbox |     2|
|4     |CARRY4             |    36|
|5     |LUT1               |    11|
|6     |LUT2               |    29|
|7     |LUT3               |    20|
|8     |LUT4               |    17|
|9     |LUT5               |    65|
|10    |LUT6               |   789|
|12    |MUXCY              |    29|
|13    |MUXF7              |   225|
|14    |MUXF8              |    98|
|15    |RAM128X1D          |   288|
|16    |RAM256X1S          |     8|
|17    |RAM32M             |     4|
|18    |SRL16E             |    48|
|19    |XORCY              |    27|
|20    |FD                 |   158|
|21    |FDR                |    48|
|22    |FDRE               |   398|
|23    |FDS                |     2|
|24    |IBUF               |     3|
|25    |OBUF               |    21|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 879 ; free virtual = 51117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2403.926 ; gain = 0.000 ; free physical = 923 ; free virtual = 51161
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2403.926 ; gain = 31.863 ; free physical = 922 ; free virtual = 51160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2403.926 ; gain = 0.000 ; free physical = 1024 ; free virtual = 51262
INFO: [Netlist 29-17] Analyzing 1030 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.926 ; gain = 0.000 ; free physical = 968 ; free virtual = 51206
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 625 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 158 instances
  FDR => FDRE: 48 instances
  FDS => FDSE: 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 107 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
185 Infos, 16 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2403.926 ; gain = 32.016 ; free physical = 1114 ; free virtual = 51352
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/top_terminal_cmod.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_terminal_cmod_utilization_synth.rpt -pb top_terminal_cmod_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 28 13:09:48 2021...
[Tue Dec 28 13:09:52 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2372.035 ; gain = 0.000 ; free physical = 1911 ; free virtual = 52144
INFO: [Hog:Msg-0] Run: synth_1 progress: 100%, status : synth_design Complete!
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/vga_terminal/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/vga_terminal/Top/terminal_cmod not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 2586DEB, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains CBF0CCF, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 37ED64D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 37ED64D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to v0.0.1-28-gcbf0ccf-dirty
INFO: [Hog:Msg-0] Starting implementation flow...
INFO: [Hog:Msg-0] Resetting run before launching implementation...
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xci' is already up-to-date
[Tue Dec 28 13:09:52 2021] Launched impl_1...
Run output will be captured here: /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/runme.log
[Tue Dec 28 13:09:52 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_terminal_cmod.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_terminal_cmod.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_terminal_cmod.tcl -notrace
Command: link_design -top top_terminal_cmod -part xc7a15tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_wiz_1_1'
INFO: [Project 1-454] Reading design checkpoint '/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram.dcp' for cell 'mem_text_bram_1'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2381.871 ; gain = 0.000 ; free physical = 1365 ; free virtual = 51597
INFO: [Netlist 29-17] Analyzing 781 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1_1/inst'
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1_1/inst'
Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1_1/inst'
Parsing XDC File [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc:22]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc:23]
Finished Parsing XDC File [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2602.559 ; gain = 0.000 ; free physical = 892 ; free virtual = 51125
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 407 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 107 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2602.559 ; gain = 220.840 ; free physical = 892 ; free virtual = 51125
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/pre-implementation.tcl
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 6
INFO: [Hog:Msg-0] All done
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2650.582 ; gain = 48.023 ; free physical = 882 ; free virtual = 51115

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1554f50d1

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2652.387 ; gain = 1.805 ; free physical = 881 ; free virtual = 51114

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fd6e9e16

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 203b28a00

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21aff5d97

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 9 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21aff5d97

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21aff5d97

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24f36cf49

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              11  |                                              1  |
|  Constant propagation         |              11  |              12  |                                              0  |
|  Sweep                        |              11  |               9  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
Ending Logic Optimization Task | Checksum: 1c682e6ea

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 212fd9e13

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 711 ; free virtual = 50944
Ending Power Optimization Task | Checksum: 212fd9e13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3108.371 ; gain = 302.984 ; free physical = 715 ; free virtual = 50948

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2234a1081

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 714 ; free virtual = 50947
Ending Final Cleanup Task | Checksum: 2234a1081

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 714 ; free virtual = 50947

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 714 ; free virtual = 50947
Ending Netlist Obfuscation Task | Checksum: 2234a1081

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 714 ; free virtual = 50947
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 711 ; free virtual = 50945
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_terminal_cmod_drc_opted.rpt -pb top_terminal_cmod_drc_opted.pb -rpx top_terminal_cmod_drc_opted.rpx
Command: report_drc -file top_terminal_cmod_drc_opted.rpt -pb top_terminal_cmod_drc_opted.pb -rpx top_terminal_cmod_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 649 ; free virtual = 50878
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e9f02d6f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 649 ; free virtual = 50878
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 649 ; free virtual = 50878

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d5474e6e

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 682 ; free virtual = 50911

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 122a97c72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 692 ; free virtual = 50922

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 122a97c72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 692 ; free virtual = 50922
Phase 1 Placer Initialization | Checksum: 122a97c72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 692 ; free virtual = 50922

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1649a82d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 690 ; free virtual = 50919

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d7f79aef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 689 ; free virtual = 50919

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 26 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 13 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 696 ; free virtual = 50915

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             13  |                    13  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             13  |                    13  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 245886b4b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 696 ; free virtual = 50915
Phase 2.3 Global Placement Core | Checksum: 258130eaf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 696 ; free virtual = 50915
Phase 2 Global Placement | Checksum: 258130eaf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 696 ; free virtual = 50915

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f68c540c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 697 ; free virtual = 50916

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2ba259ab1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 708 ; free virtual = 50922

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21904119d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 707 ; free virtual = 50921

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e4109b5a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 707 ; free virtual = 50921

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 212d020c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 708 ; free virtual = 50922

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 204d2b184

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 708 ; free virtual = 50922

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 225cf3f41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 708 ; free virtual = 50922
Phase 3 Detail Placement | Checksum: 225cf3f41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 708 ; free virtual = 50922

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2207f5671

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=28.640 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1929fb5ab

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ec911161

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
Phase 4.1.1.1 BUFG Insertion | Checksum: 2207f5671

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
INFO: [Place 30-746] Post Placement Timing Summary WNS=28.640. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
Phase 4.1 Post Commit Optimization | Checksum: 2835955ea

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2835955ea

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2835955ea

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
Phase 4.3 Placer Reporting | Checksum: 2835955ea

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2151b44f7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
Ending Placer Task | Checksum: 144f91d5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 717 ; free virtual = 50931
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 709 ; free virtual = 50928
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_terminal_cmod_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 681 ; free virtual = 50913
INFO: [runtcl-4] Executing : report_utilization -file top_terminal_cmod_utilization_placed.rpt -pb top_terminal_cmod_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_terminal_cmod_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 681 ; free virtual = 50914
INFO: [runtcl-4] Executing : report_utilization -file top_terminal_cmod_utilization_placed_1.rpt -pb top_terminal_cmod_utilization_placed_1.pb
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: c73983d8 ConstDB: 0 ShapeSum: 7dbf9984 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a5d7fa6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 552 ; free virtual = 50784
Post Restoration Checksum: NetGraph: 8d7b3d73 NumContArr: 185cbcfb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a5d7fa6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 553 ; free virtual = 50785

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a5d7fa6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 526 ; free virtual = 50757

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a5d7fa6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 553 ; free virtual = 50786
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16e8629b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 503 ; free virtual = 50741
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.717 | TNS=0.000  | WHS=-0.294 | THS=-273.419|

Phase 2 Router Initialization | Checksum: 16dc7b468

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 489 ; free virtual = 50724

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1820
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1820
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16dc7b468

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 504 ; free virtual = 50740
Phase 3 Initial Routing | Checksum: 1125fdb00

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 505 ; free virtual = 50736

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.733 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e22996cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740
Phase 4 Rip-up And Reroute | Checksum: e22996cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 121f80815

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.740 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 121f80815

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 121f80815

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740
Phase 5 Delay and Skew Optimization | Checksum: 121f80815

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fc617aa4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.740 | TNS=0.000  | WHS=0.048  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18cce019f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740
Phase 6 Post Hold Fix | Checksum: 18cce019f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.10803 %
  Global Horizontal Routing Utilization  = 1.3221 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14093231b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14093231b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 508 ; free virtual = 50739

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18e42320e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 511 ; free virtual = 50739

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.740 | TNS=0.000  | WHS=0.048  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18e42320e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 511 ; free virtual = 50739
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 540 ; free virtual = 50766

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 540 ; free virtual = 50766
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/post-implementation.tcl
INFO: [Hog:Msg-0] Evaluating Git sha for terminal_cmod...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/vga_terminal/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/vga_terminal/Top/terminal_cmod not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 2586DEB, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains CBF0CCF, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 37ED64D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 37ED64D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v0.0.1-28-gcbf0ccf-dirty
INFO: [Hog:Msg-0] Evaluating last git SHA in which terminal_cmod was modified...
CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/hazen/work/vga_terminal not clean, git commit hash be set to 0.
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 6
INFO: [Hog:Msg-0] The git SHA value 0000000 will be set as bitstream USERID.
INFO: [Hog:Msg-0] All done.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 515 ; free virtual = 50755
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_terminal_cmod_drc_routed.rpt -pb top_terminal_cmod_drc_routed.pb -rpx top_terminal_cmod_drc_routed.rpx
Command: report_drc -file top_terminal_cmod_drc_routed.rpt -pb top_terminal_cmod_drc_routed.pb -rpx top_terminal_cmod_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_terminal_cmod_methodology_drc_routed.rpt -pb top_terminal_cmod_methodology_drc_routed.pb -rpx top_terminal_cmod_methodology_drc_routed.rpx
Command: report_methodology -file top_terminal_cmod_methodology_drc_routed.rpt -pb top_terminal_cmod_methodology_drc_routed.pb -rpx top_terminal_cmod_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_terminal_cmod_power_routed.rpt -pb top_terminal_cmod_power_summary_routed.pb -rpx top_terminal_cmod_power_routed.rpx
Command: report_power -file top_terminal_cmod_power_routed.rpt -pb top_terminal_cmod_power_summary_routed.pb -rpx top_terminal_cmod_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_terminal_cmod_route_status.rpt -pb top_terminal_cmod_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_terminal_cmod_timing_summary_routed.rpt -pb top_terminal_cmod_timing_summary_routed.pb -rpx top_terminal_cmod_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_terminal_cmod_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_terminal_cmod_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_terminal_cmod_bus_skew_routed.rpt -pb top_terminal_cmod_bus_skew_routed.pb -rpx top_terminal_cmod_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_drc -file top_terminal_cmod_drc_routed_1.rpt -pb top_terminal_cmod_drc_routed_1.pb -rpx top_terminal_cmod_drc_routed_1.rpx
Command: report_drc -file top_terminal_cmod_drc_routed_1.rpt -pb top_terminal_cmod_drc_routed_1.pb -rpx top_terminal_cmod_drc_routed_1.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_drc_routed_1.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_power -file top_terminal_cmod_power_routed_1.rpt -pb top_terminal_cmod_power_summary_routed_1.pb -rpx top_terminal_cmod_power_routed_1.rpx
Command: report_power -file top_terminal_cmod_power_routed_1.rpt -pb top_terminal_cmod_power_summary_routed_1.pb -rpx top_terminal_cmod_power_routed_1.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_terminal_cmod_timing_summary_routed_1.rpt -pb top_terminal_cmod_timing_summary_routed_1.pb -rpx top_terminal_cmod_timing_summary_routed_1.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 28 13:10:45 2021...
[Tue Dec 28 13:10:51 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:59 . Memory (MB): peak = 2372.035 ; gain = 0.000 ; free physical = 1902 ; free virtual = 52140
INFO: [Hog:Msg-0] Run: impl_1 progress: 100%, status : route_design Complete!
INFO: [Hog:Msg-0] Time requirements are met
*** Timing summary ***
WNS: 26.741499
TNS: 0.000000
WHS: 0.047541
THS: 0.000000
INFO: [Hog:Msg-0] Starting write bitstream flow...
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xci' is already up-to-date
[Tue Dec 28 13:10:51 2021] Launched impl_1...
Run output will be captured here: /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/runme.log
[Tue Dec 28 13:10:51 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_terminal_cmod.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_terminal_cmod.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_terminal_cmod.tcl -notrace
Command: link_design -top top_terminal_cmod -part xc7a15tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_wiz_1_1'
INFO: [Project 1-454] Reading design checkpoint '/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram.dcp' for cell 'mem_text_bram_1'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2381.871 ; gain = 0.000 ; free physical = 1365 ; free virtual = 51597
INFO: [Netlist 29-17] Analyzing 781 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1_1/inst'
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1_1/inst'
Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1_1/inst'
Parsing XDC File [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc:22]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc:23]
Finished Parsing XDC File [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2602.559 ; gain = 0.000 ; free physical = 892 ; free virtual = 51125
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 407 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 107 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2602.559 ; gain = 220.840 ; free physical = 892 ; free virtual = 51125
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/pre-implementation.tcl
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 6
INFO: [Hog:Msg-0] All done
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2650.582 ; gain = 48.023 ; free physical = 882 ; free virtual = 51115

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1554f50d1

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2652.387 ; gain = 1.805 ; free physical = 881 ; free virtual = 51114

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fd6e9e16

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 203b28a00

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21aff5d97

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 9 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21aff5d97

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21aff5d97

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24f36cf49

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              11  |                                              1  |
|  Constant propagation         |              11  |              12  |                                              0  |
|  Sweep                        |              11  |               9  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952
Ending Logic Optimization Task | Checksum: 1c682e6ea

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2805.387 ; gain = 0.000 ; free physical = 719 ; free virtual = 50952

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 212fd9e13

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 711 ; free virtual = 50944
Ending Power Optimization Task | Checksum: 212fd9e13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3108.371 ; gain = 302.984 ; free physical = 715 ; free virtual = 50948

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2234a1081

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 714 ; free virtual = 50947
Ending Final Cleanup Task | Checksum: 2234a1081

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 714 ; free virtual = 50947

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 714 ; free virtual = 50947
Ending Netlist Obfuscation Task | Checksum: 2234a1081

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 714 ; free virtual = 50947
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 711 ; free virtual = 50945
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_terminal_cmod_drc_opted.rpt -pb top_terminal_cmod_drc_opted.pb -rpx top_terminal_cmod_drc_opted.rpx
Command: report_drc -file top_terminal_cmod_drc_opted.rpt -pb top_terminal_cmod_drc_opted.pb -rpx top_terminal_cmod_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 649 ; free virtual = 50878
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e9f02d6f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 649 ; free virtual = 50878
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 649 ; free virtual = 50878

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d5474e6e

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 682 ; free virtual = 50911

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 122a97c72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 692 ; free virtual = 50922

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 122a97c72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 692 ; free virtual = 50922
Phase 1 Placer Initialization | Checksum: 122a97c72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 692 ; free virtual = 50922

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1649a82d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 690 ; free virtual = 50919

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d7f79aef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 689 ; free virtual = 50919

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 26 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 13 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 696 ; free virtual = 50915

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             13  |                    13  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             13  |                    13  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 245886b4b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 696 ; free virtual = 50915
Phase 2.3 Global Placement Core | Checksum: 258130eaf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 696 ; free virtual = 50915
Phase 2 Global Placement | Checksum: 258130eaf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 696 ; free virtual = 50915

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f68c540c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 697 ; free virtual = 50916

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2ba259ab1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 708 ; free virtual = 50922

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21904119d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 707 ; free virtual = 50921

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e4109b5a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 707 ; free virtual = 50921

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 212d020c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 708 ; free virtual = 50922

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 204d2b184

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 708 ; free virtual = 50922

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 225cf3f41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 708 ; free virtual = 50922
Phase 3 Detail Placement | Checksum: 225cf3f41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 708 ; free virtual = 50922

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2207f5671

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=28.640 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1929fb5ab

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ec911161

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
Phase 4.1.1.1 BUFG Insertion | Checksum: 2207f5671

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
INFO: [Place 30-746] Post Placement Timing Summary WNS=28.640. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
Phase 4.1 Post Commit Optimization | Checksum: 2835955ea

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2835955ea

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2835955ea

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
Phase 4.3 Placer Reporting | Checksum: 2835955ea

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2151b44f7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
Ending Placer Task | Checksum: 144f91d5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 706 ; free virtual = 50920
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 717 ; free virtual = 50931
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 709 ; free virtual = 50928
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_terminal_cmod_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 681 ; free virtual = 50913
INFO: [runtcl-4] Executing : report_utilization -file top_terminal_cmod_utilization_placed.rpt -pb top_terminal_cmod_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_terminal_cmod_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 681 ; free virtual = 50914
INFO: [runtcl-4] Executing : report_utilization -file top_terminal_cmod_utilization_placed_1.rpt -pb top_terminal_cmod_utilization_placed_1.pb
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: c73983d8 ConstDB: 0 ShapeSum: 7dbf9984 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a5d7fa6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 552 ; free virtual = 50784
Post Restoration Checksum: NetGraph: 8d7b3d73 NumContArr: 185cbcfb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a5d7fa6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 553 ; free virtual = 50785

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a5d7fa6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 526 ; free virtual = 50757

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a5d7fa6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 553 ; free virtual = 50786
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16e8629b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 503 ; free virtual = 50741
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.717 | TNS=0.000  | WHS=-0.294 | THS=-273.419|

Phase 2 Router Initialization | Checksum: 16dc7b468

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 489 ; free virtual = 50724

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1820
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1820
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16dc7b468

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 504 ; free virtual = 50740
Phase 3 Initial Routing | Checksum: 1125fdb00

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 505 ; free virtual = 50736

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.733 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e22996cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740
Phase 4 Rip-up And Reroute | Checksum: e22996cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 121f80815

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.740 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 121f80815

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 121f80815

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740
Phase 5 Delay and Skew Optimization | Checksum: 121f80815

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fc617aa4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.740 | TNS=0.000  | WHS=0.048  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18cce019f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740
Phase 6 Post Hold Fix | Checksum: 18cce019f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.10803 %
  Global Horizontal Routing Utilization  = 1.3221 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14093231b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 509 ; free virtual = 50740

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14093231b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 508 ; free virtual = 50739

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18e42320e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 511 ; free virtual = 50739

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.740 | TNS=0.000  | WHS=0.048  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18e42320e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 511 ; free virtual = 50739
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 540 ; free virtual = 50766

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 540 ; free virtual = 50766
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/post-implementation.tcl
INFO: [Hog:Msg-0] Evaluating Git sha for terminal_cmod...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/vga_terminal/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/vga_terminal/Top/terminal_cmod not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 2586DEB, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains CBF0CCF, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 37ED64D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 37ED64D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v0.0.1-28-gcbf0ccf-dirty
INFO: [Hog:Msg-0] Evaluating last git SHA in which terminal_cmod was modified...
CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/hazen/work/vga_terminal not clean, git commit hash be set to 0.
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 6
INFO: [Hog:Msg-0] The git SHA value 0000000 will be set as bitstream USERID.
INFO: [Hog:Msg-0] All done.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3108.371 ; gain = 0.000 ; free physical = 515 ; free virtual = 50755
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_terminal_cmod_drc_routed.rpt -pb top_terminal_cmod_drc_routed.pb -rpx top_terminal_cmod_drc_routed.rpx
Command: report_drc -file top_terminal_cmod_drc_routed.rpt -pb top_terminal_cmod_drc_routed.pb -rpx top_terminal_cmod_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_terminal_cmod_methodology_drc_routed.rpt -pb top_terminal_cmod_methodology_drc_routed.pb -rpx top_terminal_cmod_methodology_drc_routed.rpx
Command: report_methodology -file top_terminal_cmod_methodology_drc_routed.rpt -pb top_terminal_cmod_methodology_drc_routed.pb -rpx top_terminal_cmod_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_terminal_cmod_power_routed.rpt -pb top_terminal_cmod_power_summary_routed.pb -rpx top_terminal_cmod_power_routed.rpx
Command: report_power -file top_terminal_cmod_power_routed.rpt -pb top_terminal_cmod_power_summary_routed.pb -rpx top_terminal_cmod_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_terminal_cmod_route_status.rpt -pb top_terminal_cmod_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_terminal_cmod_timing_summary_routed.rpt -pb top_terminal_cmod_timing_summary_routed.pb -rpx top_terminal_cmod_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_terminal_cmod_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_terminal_cmod_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_terminal_cmod_bus_skew_routed.rpt -pb top_terminal_cmod_bus_skew_routed.pb -rpx top_terminal_cmod_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_drc -file top_terminal_cmod_drc_routed_1.rpt -pb top_terminal_cmod_drc_routed_1.pb -rpx top_terminal_cmod_drc_routed_1.rpx
Command: report_drc -file top_terminal_cmod_drc_routed_1.rpt -pb top_terminal_cmod_drc_routed_1.pb -rpx top_terminal_cmod_drc_routed_1.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_drc_routed_1.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_power -file top_terminal_cmod_power_routed_1.rpt -pb top_terminal_cmod_power_summary_routed_1.pb -rpx top_terminal_cmod_power_routed_1.rpx
Command: report_power -file top_terminal_cmod_power_routed_1.rpt -pb top_terminal_cmod_power_summary_routed_1.pb -rpx top_terminal_cmod_power_routed_1.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_terminal_cmod_timing_summary_routed_1.rpt -pb top_terminal_cmod_timing_summary_routed_1.pb -rpx top_terminal_cmod_timing_summary_routed_1.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 28 13:10:45 2021...

*** Running vivado
    with args -log top_terminal_cmod.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_terminal_cmod.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_terminal_cmod.tcl -notrace
Command: open_checkpoint top_terminal_cmod_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2353.820 ; gain = 2.969 ; free physical = 913 ; free virtual = 51154
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2353.996 ; gain = 0.000 ; free physical = 1322 ; free virtual = 51574
INFO: [Netlist 29-17] Analyzing 770 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2523.625 ; gain = 5.938 ; free physical = 755 ; free virtual = 50999
Restored from archive | CPU: 0.240000 secs | Memory: 5.541443 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2523.625 ; gain = 5.938 ; free physical = 755 ; free virtual = 50999
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.625 ; gain = 0.000 ; free physical = 750 ; free virtual = 50994
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 396 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2523.625 ; gain = 176.742 ; free physical = 748 ; free virtual = 50992
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/pre-bitstream.tcl
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 6
INFO: [Hog:Msg-0] All done.
Command: write_bitstream -force top_terminal_cmod.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_terminal_cmod.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Dec 28 13:11:22 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2984.496 ; gain = 460.871 ; free physical = 744 ; free virtual = 50983
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/post-bitstream.tcl
Post-Bitstream proj_dir /home/hazen/work/vga_terminal/Projects/terminal_cmod
INFO: [Hog:Msg-0] Evaluating Git sha for terminal_cmod...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/vga_terminal/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/vga_terminal/Top/terminal_cmod not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 2586DEB, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains CBF0CCF, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 37ED64D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 37ED64D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v0.0.1-28-gcbf0ccf-dirty
INFO: [Hog:Msg-0] Creating /home/hazen/work/vga_terminal/bin/terminal_cmod-v0.0.1-28-gcbf0ccf-dirty...
INFO: [Hog:Msg-0] Evaluating differences with last commit...
WARNING: [Hog:Msg-0] Found non committed changes:
diff --git a/picoblaze/psm/my_ROM.vhd b/picoblaze/psm/my_ROM.vhd
index 72d9bbb..a43ac3b 100644
--- a/picoblaze/psm/my_ROM.vhd
+++ b/picoblaze/psm/my_ROM.vhd
@@ -1,5 +1,5 @@
----- non-zero words: 1612
----- FILLING with 436 ----
+---- non-zero words: 1370
+---- FILLING with 678 ----
 --
 -- Inferred program rom test for PicoBlaze
 --
@@ -27,7 +27,7 @@ architecture syn of monitor is
   type ram_type is array (0 to 2047 ) of std_logic_vector(19 downto 0);
   signal RAM : ram_type := (
     X"22020",
-    X"2264B",
+    X"22559",
     X"22029",
     X"221CC",
     X"221C7",
@@ -212,7 +212,7 @@ architecture syn of monitor is
     X"1D556",
     X"320BF",
     X"1D554",
-    X"32508",
+    X"3240D",
     X"01B01",
     X"01A8A",
     X"20207",
@@ -1055,9 +1055,346 @@ architecture syn of monitor is
     X"21572",
     X"21524",
     X"21500",
+    X"2240D",
+    X"22000",
+    X"22001",
+    X"22002",
+    X"22003",
+    X"22004",
+    X"22005",
+    X"22006",
+    X"010A2",
+    X"2D015",
+    X"01000",
+    X"2D019",
+    X"01045",
+    X"2D016",
+    X"01001",
+    X"2D01A",
+    X"010E7",
+    X"2D010",
+    X"01A01",
+    X"01007",
+    X"2F068",
+    X"20524",
+    X"20521",
+    X"01000",
+    X"2F060",
+    X"2050E",
+    X"09016",
+    X"0D008",
+    X"32424",
+    X"0901A",
+    X"2D081",
+    X"09014",
+    X"0D008",
+    X"3242A",
+    X"09018",
+    X"1D00D",
+    X"32408",
+    X"09015",
+    X"0D008",
+    X"3241F",
+    X"09519",
+    X"1D51B",
+    X"36436",
+    X"01001",
+    X"2F060",
+    X"2241E",
+    X"1D551",
+    X"32408",
+    X"2241C",
+    X"0B060",
+    X"1D000",
+    X"324F2",
+    X"1D001",
+    X"32440",
+    X"1D002",
+    X"3244D",
+    X"1D003",
+    X"32461",
+    X"2241C",
+    X"1D55B",
+    X"36433",
+    X"01002",
+    X"2F060",
+    X"01000",
+    X"2F061",
+    X"2F062",
+    X"2241E",
+    X"1D530",
+    X"39000",
+    X"01440",
+    X"1C450",
+    X"25000",
+    X"20448",
+    X"3A467",
+    X"1D53B",
+    X"3645D",
+    X"01003",
+    X"2F060",
+    X"2241E",
+    X"10000",
+    X"00100",
+    X"10010",
+    X"10010",
+    X"10010",
+    X"10010",
+    X"19530",
+    X"10050",
+    X"25000",
+    X"0B061",
+    X"20454",
+    X"2F061",
+    X"2241E",
+    X"20448",
+    X"3A467",
+    X"0B062",
+    X"20454",
+    X"2F062",
+    X"2241E",
+    X"1D540",
+    X"3A41C",
+    X"1D57E",
+    X"3E41C",
+    X"1D541",
+    X"32499",
+    X"1D542",
+    X"324A1",
+    X"1D543",
+    X"324A9",
+    X"1D544",
+    X"324B1",
+    X"1D548",
+    X"324B9",
+    X"1D54A",
+    X"324BE",
+    X"1D54B",
+    X"324DD",
+    X"1D54D",
+    X"32489",
+    X"1D54C",
+    X"32491",
+    X"2241C",
+    X"0B061",
+    X"1D000",
+    X"36483",
+    X"01001",
+    X"2F061",
+    X"0B062",
+    X"1D000",
+    X"36488",
+    X"01001",
+    X"2F062",
+    X"25000",
+    X"2047E",
+    X"0B761",
+    X"00290",
+    X"01327",
+    X"2052A",
+    X"19701",
+    X"3648B",
+    X"2241C",
+    X"2047E",
+    X"0B761",
+    X"00290",
+    X"01327",
+    X"20532",
+    X"19701",
+    X"36493",
+    X"2241C",
+    X"2047E",
+    X"0B161",
+    X"1D901",
+    X"3241C",
+    X"19901",
+    X"19101",
+    X"3649B",
+    X"2241C",
+    X"2047E",
+    X"0B161",
+    X"1D927",
+    X"3241C",
+    X"11901",
+    X"19101",
+    X"364A3",
+    X"2241C",
+    X"2047E",
+    X"0B161",
+    X"1D850",
+    X"3241C",
+    X"11801",
+    X"19101",
+    X"364AB",
+    X"2241C",
+    X"2047E",
+    X"0B161",
+    X"1D800",
+    X"3241C",
+    X"19801",
+    X"19101",
+    X"364B3",
+    X"2241C",
+    X"2047E",
+    X"0B961",
+    X"0B862",
+    X"19801",
+    X"2241C",
+    X"0B161",
+    X"1D100",
+    X"324C8",
+    X"1D101",
+    X"324D2",
+    X"1D102",
+    X"324DA",
+    X"1D103",
+    X"324DA",
+    X"2241C",
+    X"00290",
+    X"00380",
+    X"0144F",
+    X"2054B",
+    X"00290",
+    X"11201",
+    X"1D228",
+    X"3E41C",
+    X"20548",
+    X"224CD",
+    X"00290",
+    X"01300",
+    X"00480",
+    X"2054B",
+    X"19201",
+    X"3241C",
+    X"20548",
+    X"224D6",
+    X"20524",
+    X"20521",
+    X"2241C",
+    X"0B161",
+    X"1D100",
+    X"324E5",
+    X"1D101",
+    X"324EA",
+    X"1D102",
+    X"324EF",
+    X"2241C",
+    X"00290",
+    X"00380",
+    X"0144F",
+    X"2054B",
+    X"2241C",
+    X"00290",
+    X"01300",
+    X"00480",
+    X"2054B",
+    X"2241C",
+    X"00290",
+    X"20548",
+    X"2241C",
+    X"2040A",
+    X"0357F",
+    X"1D520",
+    X"3E4FD",
+    X"1D508",
+    X"32519",
+    X"1D50D",
+    X"3251D",
+    X"1D50A",
+    X"3251F",
+    X"2241E",
+    X"204FF",
+    X"2241E",
+    X"2D80A",
+    X"2D90B",
+    X"2D509",
+    X"2DA0D",
+    X"1D84F",
+    X"3250E",
+    X"11801",
+    X"2250E",
+    X"11901",
+    X"1D928",
+    X"3650E",
+    X"19901",
+    X"01200",
+    X"01327",
+    X"2052A",
+    X"1D850",
+    X"3A511",
+    X"01800",
+    X"1D928",
+    X"3A514",
+    X"01901",
+    X"11801",
+    X"2D811",
+    X"19801",
+    X"2D912",
+    X"25000",
+    X"1D800",
+    X"3241E",
+    X"19801",
+    X"2241E",
+    X"01800",
+    X"2241E",
+    X"20507",
+    X"2241E",
+    X"01800",
+    X"01901",
+    X"25000",
+    X"01200",
+    X"20548",
+    X"11201",
+    X"1D228",
+    X"36525",
+    X"25000",
+    X"1C230",
+    X"32548",
+    X"00520",
+    X"00420",
+    X"11401",
+    X"2053A",
+    X"11201",
+    X"2252A",
+    X"1C230",
+    X"32548",
+    X"00530",
+    X"00430",
+    X"19401",
+    X"2053A",
+    X"19301",
+    X"22532",
+    X"01100",
+    X"2D10A",
+    X"2D40B",
     X"00000",
+    X"0900D",
+    X"2D50B",
     X"00000",
+    X"2D009",
     X"00000",
+    X"2DA0D",
+    X"11101",
+    X"1D150",
+    X"3653B",
+    X"25000",
+    X"01300",
+    X"0144F",
+    X"2254B",
+    X"2D20B",
+    X"01020",
+    X"2D009",
+    X"0B068",
+    X"2D00C",
+    X"00130",
+    X"01A03",
+    X"2D10A",
+    X"2DA0D",
+    X"11101",
+    X"1C140",
+    X"36552",
+    X"01A01",
+    X"25000",
     X"00000",
     X"00000",
     X"00000",
@@ -1306,343 +1643,6 @@ architecture syn of monitor is
     X"00000",
     X"00000",
     X"00000",
-    X"22508",
-    X"22000",
-    X"22001",
-    X"22002",
-    X"22003",
-    X"22004",
-    X"22005",
-    X"22006",
-    X"010A2",
-    X"2D015",
-    X"01000",
-    X"2D019",
-    X"01045",
-    X"2D016",
-    X"01001",
-    X"2D01A",
-    X"010E7",
-    X"2D010",
-    X"01A01",
-    X"2061D",
-    X"2061A",
-    X"01000",
-    X"2F060",
-    X"20607",
-    X"09016",
-    X"0D008",
-    X"3251D",
-    X"0901A",
-    X"2D081",
-    X"09014",
-    X"0D008",
-    X"32523",
-    X"09018",
-    X"1D00D",
-    X"32503",
-    X"09015",
-    X"0D008",
-    X"32518",
-    X"09519",
-    X"1D51B",
-    X"3652F",
-    X"01001",
-    X"2F060",
-    X"22517",
-    X"1D551",
-    X"32503",
-    X"22515",
-    X"0B060",
-    X"1D000",
-    X"325EB",
-    X"1D001",
-    X"32539",
-    X"1D002",
-    X"32546",
-    X"1D003",
-    X"3255A",
-    X"22515",
-    X"1D55B",
-    X"3652C",
-    X"01002",
-    X"2F060",
-    X"01000",
-    X"2F061",
-    X"2F062",
-    X"22517",
-    X"1D530",
-    X"39000",
-    X"01440",
-    X"1C450",
-    X"25000",
-    X"20541",
-    X"3A560",
-    X"1D53B",
-    X"36556",
-    X"01003",
-    X"2F060",
-    X"22517",
-    X"10000",
-    X"00100",
-    X"10010",
-    X"10010",
-    X"10010",
-    X"10010",
-    X"19530",
-    X"10050",
-    X"25000",
-    X"0B061",
-    X"2054D",
-    X"2F061",
-    X"22517",
-    X"20541",
-    X"3A560",
-    X"0B062",
-    X"2054D",
-    X"2F062",
-    X"22517",
-    X"1D540",
-    X"3A515",
-    X"1D57E",
-    X"3E515",
-    X"1D541",
-    X"32592",
-    X"1D542",
-    X"3259A",
-    X"1D543",
-    X"325A2",
-    X"1D544",
-    X"325AA",
-    X"1D548",
-    X"325B2",
-    X"1D54A",
-    X"325B7",
-    X"1D54B",
-    X"325D6",
-    X"1D54D",
-    X"32582",
-    X"1D54C",
-    X"3258A",
-    X"22515",
-    X"0B061",
-    X"1D000",
-    X"3657C",
-    X"01001",
-    X"2F061",
-    X"0B062",
-    X"1D000",
-    X"36581",
-    X"01001",
-    X"2F062",
-    X"25000",
-    X"20577",
-    X"0B761",
-    X"00290",
-    X"01327",
-    X"20623",
-    X"19701",
-    X"36584",
-    X"22515",
-    X"20577",
-    X"0B761",
-    X"00290",
-    X"01327",
-    X"2062B",
-    X"19701",
-    X"3658C",
-    X"22515",
-    X"20577",
-    X"0B161",
-    X"1D901",
-    X"32515",
-    X"19901",
-    X"19101",
-    X"36594",
-    X"22515",
-    X"20577",
-    X"0B161",
-    X"1D927",
-    X"32515",
-    X"11901",
-    X"19101",
-    X"3659C",
-    X"22515",
-    X"20577",
-    X"0B161",
-    X"1D850",
-    X"32515",
-    X"11801",
-    X"19101",
-    X"365A4",
-    X"22515",
-    X"20577",
-    X"0B161",
-    X"1D800",
-    X"32515",
-    X"19801",
-    X"19101",
-    X"365AC",
-    X"22515",
-    X"20577",
-    X"0B961",
-    X"0B862",
-    X"19801",
-    X"22515",
-    X"0B161",
-    X"1D100",
-    X"325C1",
-    X"1D101",
-    X"325CB",
-    X"1D102",
-    X"325D3",
-    X"1D103",
-    X"325D3",
-    X"22515",
-    X"00290",
-    X"00380",
-    X"0144F",
-    X"20641",
-    X"00290",
-    X"11201",
-    X"1D228",
-    X"3E515",
-    X"2063E",
-    X"225C6",
-    X"00290",
-    X"01300",
-    X"00480",
-    X"20641",
-    X"19201",
-    X"32515",
-    X"2063E",
-    X"225CF",
-    X"2061D",
-    X"2061A",
-    X"22515",
-    X"0B161",
-    X"1D100",
-    X"325DE",
-    X"1D101",
-    X"325E3",
-    X"1D102",
-    X"325E8",
-    X"22515",
-    X"00290",
-    X"00380",
-    X"0144F",
-    X"20641",
-    X"22515",
-    X"00290",
-    X"01300",
-    X"00480",
-    X"20641",
-    X"22515",
-    X"00290",
-    X"2063E",
-    X"22515",
-    X"20505",
-    X"0357F",
-    X"1D520",
-    X"3E5F6",
-    X"1D508",
-    X"32612",
-    X"1D50D",
-    X"32616",
-    X"1D50A",
-    X"32618",
-    X"22517",
-    X"205F8",
-    X"22517",
-    X"2D80A",
-    X"2D90B",
-    X"2D509",
-    X"2DA0D",
-    X"1D84F",
-    X"32607",
-    X"11801",
-    X"22607",
-    X"11901",
-    X"1D928",
-    X"36607",
-    X"19901",
-    X"01200",
-    X"01327",
-    X"20623",
-    X"1D850",
-    X"3A60A",
-    X"01800",
-    X"1D928",
-    X"3A60D",
-    X"01901",
-    X"11801",
-    X"2D811",
-    X"19801",
-    X"2D912",
-    X"25000",
-    X"1D800",
-    X"32517",
-    X"19801",
-    X"22517",
-    X"01800",
-    X"22517",
-    X"20600",
-    X"22517",
-    X"01800",
-    X"01901",
-    X"25000",
-    X"01200",
-    X"2063E",
-    X"11201",
-    X"1D228",
-    X"3661E",
-    X"25000",
-    X"1C230",
-    X"3263E",
-    X"00520",
-    X"00420",
-    X"11401",
-    X"20633",
-    X"11201",
-    X"22623",
-    X"1C230",
-    X"3263E",
-    X"00530",
-    X"00430",
-    X"19401",
-    X"20633",
-    X"19301",
-    X"2262B",
-    X"01100",
-    X"2D10A",
-    X"2D40B",
-    X"0900D",
-    X"2D50B",
-    X"2D009",
-    X"2DA0D",
-    X"11101",
-    X"1D150",
-    X"36634",
-    X"25000",
-    X"01300",
-    X"0144F",
-    X"22641",
-    X"2D20B",
-    X"01020",
-    X"2D009",
-    X"00130",
-    X"2D10A",
-    X"2DA0D",
-    X"11101",
-    X"1C140",
-    X"36645",
-    X"25000",
-    X"00000",
-    X"00000",
-    X"00000",
-    X"00000",
-    X"00000",
-    X"00000",
     X"00000",
     X"00000",
     X"00000",
diff --git a/picoblaze/psm/port_addr_multi.psm b/picoblaze/psm/port_addr_multi.psm
index 14df689..c02a49f 100644
--- a/picoblaze/psm/port_addr_multi.psm
+++ b/picoblaze/psm/port_addr_multi.psm
@@ -61,10 +61,14 @@
 	CONSTANT set_baud_msb_4800, 01
 
 ;;; ---------- Video I/O ports --------------------
-	CONSTANT vram_data_in, 0d ; read data
+	CONSTANT vram_data_in, 0d ; read data (text)
+	CONSTANT vram_attr_in, 0e ; read data (attr)
+	
 	CONSTANT vram_data_out, 09 ;write data
 	CONSTANT vram_addr_lo, 0a    ; column
 	CONSTANT vram_addr_hi, 0b    ; row
+	CONSTANT vram_attr_out, 0c   ;attribute data
+
 	CONSTANT vram_wr, 0d	     ; write strobe
 
 	CONSTANT video_ctrl, 10	; various control bits (below)
diff --git a/picoblaze/psm/terminal.psm b/picoblaze/psm/terminal.psm
index 0b30228..bf58d7f 100644
--- a/picoblaze/psm/terminal.psm
+++ b/picoblaze/psm/terminal.psm
@@ -16,12 +16,15 @@
 	
 	address 500  ; ONLY FOR STANDALONE VERSION
 
-
 ;;; ---------- scratchpad locations --------------------
 	
 	CONSTANT escst, 60	; ESC parser state
 	CONSTANT escp1, 61	; parameter 1 (0 if none)
 	CONSTANT escp2, 62	; parameter 2 (0 if none)
+	
+	CONSTANT color, 68	; current color
+
+	;; (up to 7f free)
 
 ;;; ---------- constants ----------
 	CONSTANT first_row, 01	;normally zero but our display malfunctions
@@ -60,7 +63,7 @@ m_send_message:	jump 006  ; 006: send message from (sA, sB)
 ;;; overall register use:
 ;;;   s8 - current column \ cursor position
 ;;;   s9 - current row    / memory address
-;;;   sA - 01 for writing to RAM
+;;;   sA - 03 for writing to RAMs
 cmd_T:
 	;; serial port setup - RC2104, 9600 baud
 	load s0, set_baud_lsb_9600
@@ -77,7 +80,10 @@ cmd_T:
 	;; initial VGA hardware set up - pretty simple
 	load s0, mode_set
 	output s0, video_ctrl
-	load sA, 01
+	load sA, 03
+
+	load s0, 7		;default color = white
+	store s0, color
 
 	call cls		;clear
 	call home		;home cursor
@@ -265,6 +271,8 @@ endparm: compare s5, 40		;low end of terminator range
 	jump z, DEC_DL
 	compare s5, "L"
 	jump z, DEC_IL
+	compare s5, "m"
+	jump z, ANSI_SGR
 
 	jump	escrst
 
@@ -283,6 +291,28 @@ p1val:	fetch s0, escp2
 	store s0, escp2
 p2val:	return
 	
+;;; ---------- set graphic rendition ----------
+;;; only support a small set of these
+;;; for now just set color directly from param
+ANSI_SGR:
+	fetch s0, escp1
+	compare s0, 00
+	jump nz,sgr1
+	load s0, 7
+setcol:	store s0, color
+	jump escrst
+
+	;; 1-7 just map to colors for now
+sgr1:	compare s0, 8
+	jump nc, sgr2
+	jump setcol
+;
+	;; 30-37 map to colors
+sgr2:	sub s0, 30'd
+	jump c, escrst
+	compare s0, 8
+	jump nc, escrst
+	jump setcol
 
 ;;; ---------- Line delete ----------
 ;;; scroll lines from cursor to end up
@@ -463,6 +493,10 @@ noctl:	call v_putc
 v_putc:	output s8,vram_addr_lo	;set column RAM address
 	output s9,vram_addr_hi	;set row RAM address
 	output s5,vram_data_out	;set output data
+
+	;; set color
+	fetch s0, color
+	output s0, vram_attr_out
 	output sA,vram_wr	;write to VRAM
 
 	compare s8, last_col	;last column?
@@ -523,6 +557,7 @@ home:
 	
 ;;; ------------------------------------------------------------
 ;;; clear the screen
+;;; set all to current color
 ;;; ------------------------------------------------------------
 	;; uses s0, s2, s3, s4
 cls:	load s2, 00		;start line
@@ -536,7 +571,7 @@ cls1:	call clrlin		;erase line
 ;;; s2 - first line, increments as "copy from"
 ;;;      ("copy to" is s2-1)
 ;;; s3 - end line for checking
-;;; sA - constant 01 for write ops
+;;; sA - constant 03 for write ops
 ;;; doesn't disturb anything above s8
 	
 scrlup:	;; check for same value (done?)
@@ -555,7 +590,7 @@ scrlup:	;; check for same value (done?)
 ;;; s2 - first line for check to stop scroll
 ;;; s3 - last line
 ;;;      copy from s3-1 to s3
-;;; sA - constant 01 for write ops
+;;; sA - constant 03 for write ops
 scrldn:	compare s2, s3		;same means done, clear line
 	jump z, clrlin
 
@@ -568,8 +603,9 @@ scrldn:	compare s2, s3		;same means done, clear line
 	jump scrldn
 
 ;;; copy one line from line s4 to s5
-;;; expects sA = 01
-;;; uses only s0, s1
+;;; copy both text and attribute data
+;;; expects sA = 03
+;;; uses s0, s1, s6
 movlin:	load s1,00		;column
 
 	;; 18 clocks * 80 = 57us
@@ -577,11 +613,15 @@ movchr:	output s1,vram_addr_lo
 	output s4,vram_addr_hi
 	load s0, s0		;NOOP
 	input s0, vram_data_in
+	input s6, vram_attr_in
+	load s0, s0		;NOOP
 	output s5,vram_addr_hi
 	load s0, s0		;NOOP
 	output s0, vram_data_out
+	output s6, vram_attr_out
 	load s0, s0		;NOOP
 	output sA, vram_wr
+
 	add s1,01
 	compare s1,ncols
 	jump nz, movchr
@@ -589,6 +629,7 @@ movchr:	output s1,vram_addr_lo
 
 ;;; erase one line at s2
 ;;; uses s0, s1, s3, s4  (expects sA=01)
+;;; set attr to current color
 clrlin:	load s3, 00		;column 0
 	load s4, last_col	;last column
 	jump clrcol
@@ -597,6 +638,8 @@ clrlin:	load s3, 00		;column 0
 clrcol:	output s2, vram_addr_hi
 	load s0, 20
 	output s0, vram_data_out
+	fetch s0, color
+	output s0, vram_attr_out
 	load s1, s3		;start column
 
 ccol:	output s1, vram_addr_lo
diff --git a/picoblaze/src/pico_control_multi_uart.vhd b/picoblaze/src/pico_control_multi_uart.vhd
index 493c4ab..8e92cbe 100644
--- a/picoblaze/src/pico_control_multi_uart.vhd
+++ b/picoblaze/src/pico_control_multi_uart.vhd
@@ -11,8 +11,9 @@
 --           09    - VGA text data for write
 --           0a    - VGA text column address
 --           0b    - VGA test row address
---           0c    - spare controls
---         0d      - VGA test data read
+--           0c    - VGA attribute data for write
+--         0d      - VGA text data read
+--         0e      - VGA attr data read
 --         10..13  - control port 2
 --           10    - video control port
 --           11    - Hardware cursor column
@@ -57,7 +58,7 @@ entity pico_control_multi_uart is
     TX       : out std_logic_vector(UARTS-1 downto 0);  -- asynch serial output
     control  : out std_logic_vector(31 downto 0);  -- control register R/W
     control2 : out std_logic_vector(31 downto 0);  -- 2nd control register R/W
-    status   : in  std_logic_vector(7 downto 0);   -- status register R/O
+    status   : in  std_logic_vector(15 downto 0);   -- status register R/O
     action   : out std_logic_vector(7 downto 0));  -- action (pulsed) register W/O
 
 end entity pico_control_multi_uart;
@@ -173,7 +174,7 @@ architecture arch of pico_control_multi_uart is
 
   signal s_control  : std_logic_vector(31 downto 0);
   signal s_control2 : std_logic_vector(31 downto 0);
-  signal s_status   : std_logic_vector(7 downto 0);
+  signal s_status   : std_logic_vector(15 downto 0);
   signal s_action   : std_logic_vector(7 downto 0);
 
 --
@@ -287,7 +288,8 @@ begin
         when "0" & X"C" => in_port <= s_control(31 downto 24);
 
         -- read the status port
-        when "0" & X"D" => in_port <= s_status;
+        when "0" & X"D" => in_port <= s_status(7 downto 0);
+        when "0" & X"E" => in_port <= s_status(15 downto 8);
 
         -- read the control2 port for symmetry at 10..13
         when "1" & x"0" => in_port <= s_control2(7 downto 0);
diff --git a/terminal/src/top_terminal_cmod.vhd b/terminal/src/top_terminal_cmod.vhd
index 2676b8b..b2212fe 100644
--- a/terminal/src/top_terminal_cmod.vhd
+++ b/terminal/src/top_terminal_cmod.vhd
@@ -43,7 +43,7 @@ architecture arch of top_terminal_cmod is
       TX       : out std_logic_vector(UARTS-1 downto 0);
       control  : out std_logic_vector(31 downto 0);
       control2 : out std_logic_vector(31 downto 0);
-      status   : in  std_logic_vector(7 downto 0);
+      status   : in  std_logic_vector(15 downto 0);
       action   : out std_logic_vector(7 downto 0));
   end component pico_control_multi_uart;
 
@@ -85,7 +85,8 @@ architecture arch of top_terminal_cmod is
       G          : out std_logic;
       B          : out std_logic;
       hsync      : out std_logic;
-      vsync      : out std_logic);
+      vsync      : out std_logic;
+      chr_en     : out std_logic);
   end component vga80x40;
 
   component mem_font is
@@ -106,15 +107,19 @@ architecture arch of top_terminal_cmod is
 
   signal FONT_A         : std_logic_vector(11 downto 0);
   signal TEXT_D, FONT_D : std_logic_vector(7 downto 0);
+  signal TEXTA_D        : std_logic_vector(7 downto 0);
 
 --column 0 to 79 so 7 bits
   signal TEXT_WR_A_COL : std_logic_vector(6 downto 0);
 --row 0 to 39 so 6 bits
   signal TEXT_WR_A_ROW : std_logic_vector(5 downto 0);
 
-  signal TEXT_WR_D  : std_logic_vector(7 downto 0);
-  signal TEXT_RD_D  : std_logic_vector(7 downto 0);
-  signal TEXT_WR_WE : std_logic;
+  signal TEXT_WR_D   : std_logic_vector(7 downto 0);
+  signal TEXTA_WR_D  : std_logic_vector(7 downto 0);
+  signal TEXT_RD_D   : std_logic_vector(7 downto 0);
+  signal TEXTA_RD_D  : std_logic_vector(7 downto 0);
+  signal TEXT_WR_WE  : std_logic;
+  signal TEXTA_WR_WE : std_logic;
 
   signal locked : std_logic;
 
@@ -124,7 +129,7 @@ architecture arch of top_terminal_cmod is
 
   signal s_control  : std_logic_vector(31 downto 0);
   signal s_control2 : std_logic_vector(31 downto 0);
-  signal s_status   : std_logic_vector(7 downto 0);
+  signal s_status   : std_logic_vector(15 downto 0);
   signal s_action   : std_logic_vector(7 downto 0);
 
   signal s_vga_addr : std_logic_vector(12 downto 0);
@@ -134,29 +139,37 @@ architecture arch of top_terminal_cmod is
   signal s_serial_in  : std_logic_vector(NUARTS-1 downto 0);
   signal s_serial_out : std_logic_vector(NUARTS-1 downto 0);
 
+  signal s_color : std_logic_vector(2 downto 0);
+  signal chr_en : std_logic;
+
 begin  -- architecture arch
 
   reset <= '0';                         -- we don't need no steenkin reset!
 
-  s_status <= TEXT_RD_D;
+  s_status <= TEXTA_RD_D & TEXT_RD_D;
 
   TEXT_WR_D     <= s_control(7 downto 0);
   TEXT_WR_A_COL <= s_control(14 downto 8);
   TEXT_WR_A_ROW <= s_control(21 downto 16);
+  TEXTA_WR_D    <= s_control(31 downto 24);
   TEXT_WR_WE    <= s_action(0);
+  TEXTA_WR_WE   <= s_action(1);
 
   -- all full intensity
   vgaRed(0) <= R;
   vgaRed(1) <= R;
   vgaRed(2) <= R;
+  vgaRed(3) <= R;
 
   vgaGreen(0) <= G;
   vgaGreen(1) <= G;
   vgaGreen(2) <= G;
+  vgaGreen(3) <= G;
 
   vgaBlue(0) <= B;
   vgaBlue(1) <= B;
   vgaBlue(2) <= B;
+  vgaBlue(3) <= B;
 
   Hsync <= s_hsync;
   Vsync <= s_vsync;
@@ -196,15 +209,16 @@ begin  -- architecture arch
       FONT_D     => FONT_D,
       ocrx       => s_control2(15 downto 8),
       ocry       => s_control2(23 downto 16),
-      octl       => s_control2(7 downto 0),
+      octl       => s_control2(7 downto 3) & s_color,
       R          => R,
       G          => G,
       B          => B,
       hsync      => s_hsync,
-      vsync      => s_vsync);
+      vsync      => s_vsync,
+      chr_en     => chr_en);
 
 -- character RAM
-  mem_text_bram_2: mem_text_bram
+  mem_text_bram_2 : mem_text_bram
     port map (
       clka  => pclk,
       wea   => "0",
@@ -218,6 +232,21 @@ begin  -- architecture arch
       dinb  => TEXT_WR_D,
       doutb => TEXT_RD_D);
 
+-- attribute RAM
+  mem_text_bram_1 : mem_text_bram
+    port map (
+      clka  => pclk,
+      wea   => "0",
+      addra => s_vga_addr,
+      dina  => (others => '0'),
+      douta => TEXTA_D,
+
+      clkb  => pclk,
+      web   => (0 => TEXTA_WR_WE),
+      addrb => TEXT_WR_A_ROW & TEXT_WR_A_COL,
+      dinb  => TEXTA_WR_D,
+      doutb => TEXTA_RD_D);
+
   -- character generator
   mem_font_1 : entity work.mem_font
     port map (
@@ -244,6 +273,10 @@ begin  -- architecture arch
     if pclk'event and pclk = '1' then   -- rising clock edge
 
       s_counter <= s_counter + 1;
+      -- put here to register the output
+      if chr_en = '1' then
+        s_color <= TEXTA_D(2 downto 0);
+      end if; 
 
     end if;
   end process;
diff --git a/terminal/src/vga80x40_col1fixed.vhd b/terminal/src/vga80x40_col1fixed.vhd
index 17ebdb1..d94a6c3 100644
--- a/terminal/src/vga80x40_col1fixed.vhd
+++ b/terminal/src/vga80x40_col1fixed.vhd
@@ -45,6 +45,7 @@ entity vga80x40 is
     G          : out std_logic;
     B          : out std_logic;
     hsync      : out std_logic;
+    chr_en     : out std_logic;
     vsync      : out std_logic
     );
 end vga80x40;
@@ -63,14 +64,14 @@ architecture rtl of vga80x40 is
 
 -- <ESH>
 --  signal hctr  : integer range 793 downto 0;
-  signal hctr  : integer range 799 downto 0;
+  signal hctr : integer range 799 downto 0;
 
-  signal vctr  : integer range 524 downto 0;
+  signal vctr : integer range 524 downto 0;
   -- character/pixel position on the screen
-  signal scry  : integer range 039 downto 0;  -- chr row   < 40 (6 bits)
-  signal scrx  : integer range 079 downto 0;  -- chr col   < 80 (7 bits)
-  signal chry  : integer range 011 downto 0;  -- chr high  < 12 (4 bits)
-  signal chrx  : integer range 007 downto 0;  -- chr width < 08 (3 bits)
+  signal scry : integer range 039 downto 0;  -- chr row   < 40 (6 bits)
+  signal scrx : integer range 079 downto 0;  -- chr col   < 80 (7 bits)
+  signal chry : integer range 011 downto 0;  -- chr high  < 12 (4 bits)
+  signal chrx : integer range 007 downto 0;  -- chr width < 08 (3 bits)
 
   signal losr_ce : std_logic;
   signal losr_ld : std_logic;
@@ -217,7 +218,7 @@ begin
 
 -- <ESH>
 --    U_HCTR : ctrm generic map (M => 794) port map (
-    U_HCTR : ctrm generic map (M => 800) port map (    
+    U_HCTR : ctrm generic map (M => 800) port map (
       reset                      => reset, clk => clk25MHz, ce => hctr_ce, rs => hctr_rs, do => hctr);
 
     U_VCTR : ctrm generic map (M => 525) port map (reset, clk25MHz, vctr_ce, vctr_rs, vctr);
@@ -252,6 +253,8 @@ begin
     chry_ce <= hctr_639 and blank;
     scry_ce <= chry_011 and hctr_639;
 
+--    chr_en <= chrx_007;                 --character strobe output
+    chr_en <= '1' when chrx = 000 else '0';
 
 -- Proboscide99 31/08/08
 --    ram_tmp <= scry * 80 + scrx + 1 when ((scrx_079 = '0')) else
INFO: [Hog:Msg-0] Copying bit file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod.bit into /home/hazen/work/vga_terminal/bin/terminal_cmod-v0.0.1-28-gcbf0ccf-dirty/terminal_cmod-v0.0.1-28-gcbf0ccf-dirty.bit...
INFO: [Hog:Msg-0] No bin file found: /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod.bin, that is not a problem
INFO: [Hog:Msg-0] No ltx file found: /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod.ltx, that is not a problem
INFO: [Hog:Msg-0] All done.
INFO: [Common 17-206] Exiting Vivado at Tue Dec 28 13:11:24 2021...
[Tue Dec 28 13:11:24 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2372.035 ; gain = 0.000 ; free physical = 1894 ; free virtual = 52133
INFO: [Hog:Msg-0] Run: impl_1 progress: 100%, status : write_bitstream Complete!
*** Timing summary (again) ***
WNS: 26.741499
TNS: 0.000000
WHS: 0.047541
THS: 0.000000
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/vga_terminal/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/vga_terminal/Top/terminal_cmod not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 2586DEB, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains CBF0CCF, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 37ED64D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 37ED64D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to v0.0.1-28-gcbf0ccf-dirty
INFO: [Hog:Msg-0] All done.
INFO: [Common 17-206] Exiting Vivado at Tue Dec 28 13:11:24 2021...
