
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/sphinx3_2520B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2589698 heartbeat IPC: 3.86145 cumulative IPC: 3.86145 (Simulation time: 0 hr 0 min 44 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2589699 (Simulation time: 0 hr 0 min 44 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 8686015 heartbeat IPC: 1.64033 cumulative IPC: 1.64033 (Simulation time: 0 hr 1 min 48 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 14749184 heartbeat IPC: 1.6493 cumulative IPC: 1.64481 (Simulation time: 0 hr 2 min 44 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 20453949 heartbeat IPC: 1.75292 cumulative IPC: 1.67933 (Simulation time: 0 hr 3 min 40 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 26428282 heartbeat IPC: 1.67383 cumulative IPC: 1.67795 (Simulation time: 0 hr 4 min 37 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 32179184 heartbeat IPC: 1.73886 cumulative IPC: 1.68979 (Simulation time: 0 hr 5 min 34 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 37841739 heartbeat IPC: 1.76599 cumulative IPC: 1.70203 (Simulation time: 0 hr 6 min 29 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 43634465 heartbeat IPC: 1.7263 cumulative IPC: 1.70545 (Simulation time: 0 hr 7 min 27 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 49348987 heartbeat IPC: 1.74993 cumulative IPC: 1.71089 (Simulation time: 0 hr 8 min 24 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 55245570 heartbeat IPC: 1.6959 cumulative IPC: 1.70921 (Simulation time: 0 hr 9 min 22 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 63980761 heartbeat IPC: 1.14479 cumulative IPC: 1.6289 (Simulation time: 0 hr 10 min 41 sec) 
Finished CPU 0 instructions: 100000000 cycles: 61391062 cumulative IPC: 1.6289 (Simulation time: 0 hr 10 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.6289 instructions: 100000000 cycles: 61391062
cpu0_DTLB TOTAL     ACCESS:   16065896  HIT:   16010034  MISS:      55862
cpu0_DTLB LOAD      ACCESS:   15032551  HIT:   14980051  MISS:      52500
cpu0_DTLB RFO       ACCESS:    1033345  HIT:    1029983  MISS:       3362
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.2539 cycles
cpu0_ITLB TOTAL     ACCESS:    9687440  HIT:    9687398  MISS:         42
cpu0_ITLB LOAD      ACCESS:    9687440  HIT:    9687398  MISS:         42
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 128.19 cycles
cpu0_L1I TOTAL     ACCESS:     267807  HIT:     266513  MISS:       1294
cpu0_L1I LOAD      ACCESS:     267807  HIT:     266513  MISS:       1294
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 157.654 cycles
cpu0_STLB TOTAL     ACCESS:      55904  HIT:      51097  MISS:       4807
cpu0_STLB LOAD      ACCESS:      52542  HIT:      47867  MISS:       4675
cpu0_STLB RFO       ACCESS:       3362  HIT:       3230  MISS:        132
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 26.7131 cycles
cpu0_L1D TOTAL     ACCESS:   11693830  HIT:   10354474  MISS:    1339356
cpu0_L1D LOAD      ACCESS:   10322786  HIT:    9109079  MISS:    1213707
cpu0_L1D RFO       ACCESS:    1366506  HIT:    1240971  MISS:     125535
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       4538  HIT:       4424  MISS:        114
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 72.7543 cycles
cpu0_L2C TOTAL     ACCESS:    1472860  HIT:     253007  MISS:    1219853
cpu0_L2C LOAD      ACCESS:    1215001  HIT:     113944  MISS:    1101057
cpu0_L2C RFO       ACCESS:     125534  HIT:       6933  MISS:     118601
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     132211  HIT:     132100  MISS:        111
cpu0_L2C TRANSLATION ACCESS:        114  HIT:         30  MISS:         84
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 67.9377 cycles
LLC TOTAL     ACCESS:    1346285  HIT:     997125  MISS:     349160
LLC LOAD      ACCESS:    1101057  HIT:     758139  MISS:     342918
LLC RFO       ACCESS:     118601  HIT:     113307  MISS:       5294
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     126543  HIT:     125600  MISS:        943
LLC TRANSLATION ACCESS:         84  HIT:         79  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 163.985 cycles
Insertion Distribution: 
	LOAD 28195 0 74607 318607 
	RFO 4107 0 4443 1017 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 1104 
	 1 0 17 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      91315  ROW_BUFFER_MISS:     256823
 DBUS AVG_CONGESTED_CYCLE:    3.81667
 WQ ROW_BUFFER_HIT:       3433  ROW_BUFFER_MISS:       3408  FULL:          0


CPU 0 Branch Prediction Accuracy: 93.1904% MPKI: 5.9173 Average ROB Occupancy at Mispredict: 192.475
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00106
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.91482
BRANCH_DIRECT_CALL: 0.00069
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.0007

