
ese_motors_encoders.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000867c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  08008850  08008850  00018850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c6c  08008c6c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008c6c  08008c6c  00018c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c74  08008c74  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c74  08008c74  00018c74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c78  08008c78  00018c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008c7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  200001dc  08008e58  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000039c  08008e58  0002039c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f241  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038ec  00000000  00000000  0003f44d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001030  00000000  00000000  00042d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ec8  00000000  00000000  00043d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000262ba  00000000  00000000  00044c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016a27  00000000  00000000  0006aef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfd7e  00000000  00000000  00081919  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00161697  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005274  00000000  00000000  001616ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008834 	.word	0x08008834

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08008834 	.word	0x08008834

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <Ctrl_Init_SetTimer>:
/*	@brief	Initialization of the motor control configuration structure with timer settings
 *	@param	Motor is a Ctrl_Struct structure
 *	@param 	htim is the TIM handle
 *	@retval 0
 */
uint8_t Ctrl_Init_SetTimer(Ctrl_Struct* Control, TIM_HandleTypeDef *htim){
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
	Control->Timer = htim;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	683a      	ldr	r2, [r7, #0]
 8000eee:	601a      	str	r2, [r3, #0]

	HAL_TIM_Base_Start_IT(Control->Timer);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f002 fdd3 	bl	8003aa0 <HAL_TIM_Base_Start_IT>
	return 0;
 8000efa:	2300      	movs	r3, #0
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <Enc_Init_SetTimer>:
 *	@param 	htim is the TIM handle
 *  @param  Channel_A is the TIM Channels
 *  @param  Channel_B is the TIM Channels
 *	@retval 0
 */
uint8_t Enc_Init_SetTimer(Enc_Struct* Encoder, TIM_HandleTypeDef *htim, uint32_t Channel_A, uint32_t Channel_B){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
 8000f10:	603b      	str	r3, [r7, #0]
	Encoder->Timer = htim;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	68ba      	ldr	r2, [r7, #8]
 8000f16:	601a      	str	r2, [r3, #0]
	Encoder->Timer_Channel_A = Channel_A;
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	605a      	str	r2, [r3, #4]
	Encoder->Timer_Channel_B = Channel_B;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	683a      	ldr	r2, [r7, #0]
 8000f22:	609a      	str	r2, [r3, #8]

	HAL_TIM_Encoder_Start(Encoder->Timer, Encoder->Timer_Channel_A & Encoder->Timer_Channel_B);
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	6818      	ldr	r0, [r3, #0]
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	685a      	ldr	r2, [r3, #4]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	4013      	ands	r3, r2
 8000f32:	4619      	mov	r1, r3
 8000f34:	f002 ffec 	bl	8003f10 <HAL_TIM_Encoder_Start>
	return 0;
 8000f38:	2300      	movs	r3, #0
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}

08000f42 <Enc_ResetCnt>:

/*	@brief	Reset the counter value of the timer
 *	@param	Encoder is a Enc_Struct structure
 *	@retval 0
 */
uint8_t Enc_ResetCnt(Enc_Struct* Encoder){
 8000f42:	b480      	push	{r7}
 8000f44:	b083      	sub	sp, #12
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
	Encoder->Timer->Instance->CNT = 0;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2200      	movs	r2, #0
 8000f52:	625a      	str	r2, [r3, #36]	; 0x24

	return 0;
 8000f54:	2300      	movs	r3, #0
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr

08000f62 <Mot_Init_SetTimer>:
 *	@param	Motor is a Mot_Struct structure
 *	@param 	htim is the TIM handle
 *  @param  Channel is the TIM Channels
 *	@retval 0
 */
uint8_t Mot_Init_SetTimer(Mot_Struct* Motor, TIM_HandleTypeDef *htim, uint32_t Channel){
 8000f62:	b580      	push	{r7, lr}
 8000f64:	b084      	sub	sp, #16
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	60f8      	str	r0, [r7, #12]
 8000f6a:	60b9      	str	r1, [r7, #8]
 8000f6c:	607a      	str	r2, [r7, #4]
	Motor->Timer_Handle = htim;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	68ba      	ldr	r2, [r7, #8]
 8000f72:	601a      	str	r2, [r3, #0]
	Motor->Timer_Channel = Channel;
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	687a      	ldr	r2, [r7, #4]
 8000f78:	605a      	str	r2, [r3, #4]

	HAL_TIM_PWM_Start(Motor->Timer_Handle, Motor->Timer_Channel);
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	4619      	mov	r1, r3
 8000f84:	4610      	mov	r0, r2
 8000f86:	f002 fe55 	bl	8003c34 <HAL_TIM_PWM_Start>
	return 0;
 8000f8a:	2300      	movs	r3, #0
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3710      	adds	r7, #16
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <Mot_Init_SetGPIOs>:
 *	@param 	IN2_GPIOx is a GPIOx where x can be (A..K) to select the GPIO peripheral for STM32
 *  @param  IN2_GPIO_Pin specifies the port bit
 *	@retval 0
 */
uint8_t Mot_Init_SetGPIOs(Mot_Struct* Motor, GPIO_TypeDef* IN1_GPIOx, uint16_t IN1_GPIO_Pin,
		GPIO_TypeDef* IN2_GPIOx, uint16_t IN2_GPIO_Pin){
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	603b      	str	r3, [r7, #0]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	80fb      	strh	r3, [r7, #6]
	Motor->IN1_GPIOx = IN1_GPIOx;
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	68ba      	ldr	r2, [r7, #8]
 8000fa8:	609a      	str	r2, [r3, #8]
	Motor->IN1_GPIO_Pin = IN1_GPIO_Pin;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	88fa      	ldrh	r2, [r7, #6]
 8000fae:	819a      	strh	r2, [r3, #12]
	Motor->IN2_GPIOx = IN2_GPIOx;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	683a      	ldr	r2, [r7, #0]
 8000fb4:	611a      	str	r2, [r3, #16]
	Motor->IN2_GPIO_Pin = IN2_GPIO_Pin;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	8b3a      	ldrh	r2, [r7, #24]
 8000fba:	829a      	strh	r2, [r3, #20]
	return 0;
 8000fbc:	2300      	movs	r3, #0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3714      	adds	r7, #20
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr

08000fca <Mot_SetDirection>:
 *		@arg 	MOTOR_FORWARD
 *		@arg 	MOTOR_REVERSE
 *	@retval 0
 */

uint8_t Mot_SetDirection(Mot_Struct* Motor, uint8_t direction){
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b082      	sub	sp, #8
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
 8000fd2:	460b      	mov	r3, r1
 8000fd4:	70fb      	strb	r3, [r7, #3]
	switch(direction){
 8000fd6:	78fb      	ldrb	r3, [r7, #3]
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d028      	beq.n	800102e <Mot_SetDirection+0x64>
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	dc37      	bgt.n	8001050 <Mot_SetDirection+0x86>
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d002      	beq.n	8000fea <Mot_SetDirection+0x20>
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d011      	beq.n	800100c <Mot_SetDirection+0x42>
 8000fe8:	e032      	b.n	8001050 <Mot_SetDirection+0x86>

	case MOTOR_STOP:
		HAL_GPIO_WritePin(Motor->IN1_GPIOx, Motor->IN1_GPIO_Pin, GPIO_PIN_RESET);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6898      	ldr	r0, [r3, #8]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	899b      	ldrh	r3, [r3, #12]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	f001 ff7f 	bl	8002ef8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->IN2_GPIOx, Motor->IN2_GPIO_Pin, GPIO_PIN_RESET);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6918      	ldr	r0, [r3, #16]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	8a9b      	ldrh	r3, [r3, #20]
 8001002:	2200      	movs	r2, #0
 8001004:	4619      	mov	r1, r3
 8001006:	f001 ff77 	bl	8002ef8 <HAL_GPIO_WritePin>
		break;
 800100a:	e031      	b.n	8001070 <Mot_SetDirection+0xa6>

	case MOTOR_FORWARD:
		HAL_GPIO_WritePin(Motor->IN1_GPIOx, Motor->IN1_GPIO_Pin, GPIO_PIN_SET);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6898      	ldr	r0, [r3, #8]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	899b      	ldrh	r3, [r3, #12]
 8001014:	2201      	movs	r2, #1
 8001016:	4619      	mov	r1, r3
 8001018:	f001 ff6e 	bl	8002ef8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->IN2_GPIOx, Motor->IN2_GPIO_Pin, GPIO_PIN_RESET);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6918      	ldr	r0, [r3, #16]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	8a9b      	ldrh	r3, [r3, #20]
 8001024:	2200      	movs	r2, #0
 8001026:	4619      	mov	r1, r3
 8001028:	f001 ff66 	bl	8002ef8 <HAL_GPIO_WritePin>
		break;
 800102c:	e020      	b.n	8001070 <Mot_SetDirection+0xa6>

	case MOTOR_REVERSE:
		HAL_GPIO_WritePin(Motor->IN1_GPIOx, Motor->IN1_GPIO_Pin, GPIO_PIN_RESET);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6898      	ldr	r0, [r3, #8]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	899b      	ldrh	r3, [r3, #12]
 8001036:	2200      	movs	r2, #0
 8001038:	4619      	mov	r1, r3
 800103a:	f001 ff5d 	bl	8002ef8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->IN2_GPIOx, Motor->IN2_GPIO_Pin, GPIO_PIN_SET);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6918      	ldr	r0, [r3, #16]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	8a9b      	ldrh	r3, [r3, #20]
 8001046:	2201      	movs	r2, #1
 8001048:	4619      	mov	r1, r3
 800104a:	f001 ff55 	bl	8002ef8 <HAL_GPIO_WritePin>
		break;
 800104e:	e00f      	b.n	8001070 <Mot_SetDirection+0xa6>

	default:
		HAL_GPIO_WritePin(Motor->IN1_GPIOx, Motor->IN1_GPIO_Pin, GPIO_PIN_RESET);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6898      	ldr	r0, [r3, #8]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	899b      	ldrh	r3, [r3, #12]
 8001058:	2200      	movs	r2, #0
 800105a:	4619      	mov	r1, r3
 800105c:	f001 ff4c 	bl	8002ef8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->IN2_GPIOx, Motor->IN2_GPIO_Pin, GPIO_PIN_RESET);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6918      	ldr	r0, [r3, #16]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	8a9b      	ldrh	r3, [r3, #20]
 8001068:	2200      	movs	r2, #0
 800106a:	4619      	mov	r1, r3
 800106c:	f001 ff44 	bl	8002ef8 <HAL_GPIO_WritePin>
	}

	return 0;
 8001070:	2300      	movs	r3, #0
}
 8001072:	4618      	mov	r0, r3
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <Mot_SetDutyCycle>:
/*	@brief	Set the PWM Duty Cycle
 *	@param	Motor is a Mot_Struct structure
 *	@param	duty_cycle is value between 0 and 100
 *	@retval 0
 */
uint8_t Mot_SetDutyCycle(Mot_Struct* Motor, float duty_cycle){
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	ed87 0a00 	vstr	s0, [r7]
	if(duty_cycle > 100) duty_cycle = 100;
 8001088:	edd7 7a00 	vldr	s15, [r7]
 800108c:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001134 <Mot_SetDutyCycle+0xb8>
 8001090:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001098:	dd01      	ble.n	800109e <Mot_SetDutyCycle+0x22>
 800109a:	4b27      	ldr	r3, [pc, #156]	; (8001138 <Mot_SetDutyCycle+0xbc>)
 800109c:	603b      	str	r3, [r7, #0]

	float pulse = (duty_cycle / 100) * (float)COUNTER_PERIOD;
 800109e:	ed97 7a00 	vldr	s14, [r7]
 80010a2:	eddf 6a24 	vldr	s13, [pc, #144]	; 8001134 <Mot_SetDutyCycle+0xb8>
 80010a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010aa:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800113c <Mot_SetDutyCycle+0xc0>
 80010ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010b2:	edc7 7a03 	vstr	s15, [r7, #12]

	__HAL_TIM_SET_COMPARE(Motor->Timer_Handle, Motor->Timer_Channel, (uint32_t)pulse);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d10a      	bne.n	80010d4 <Mot_SetDutyCycle+0x58>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80010c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010cc:	ee17 2a90 	vmov	r2, s15
 80010d0:	635a      	str	r2, [r3, #52]	; 0x34
 80010d2:	e027      	b.n	8001124 <Mot_SetDutyCycle+0xa8>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	2b04      	cmp	r3, #4
 80010da:	d10a      	bne.n	80010f2 <Mot_SetDutyCycle+0x76>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80010e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010ea:	ee17 3a90 	vmov	r3, s15
 80010ee:	6393      	str	r3, [r2, #56]	; 0x38
 80010f0:	e018      	b.n	8001124 <Mot_SetDutyCycle+0xa8>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	2b08      	cmp	r3, #8
 80010f8:	d10a      	bne.n	8001110 <Mot_SetDutyCycle+0x94>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	edd7 7a03 	vldr	s15, [r7, #12]
 8001104:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001108:	ee17 3a90 	vmov	r3, s15
 800110c:	63d3      	str	r3, [r2, #60]	; 0x3c
 800110e:	e009      	b.n	8001124 <Mot_SetDutyCycle+0xa8>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	edd7 7a03 	vldr	s15, [r7, #12]
 800111a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800111e:	ee17 3a90 	vmov	r3, s15
 8001122:	6413      	str	r3, [r2, #64]	; 0x40
	return 0;
 8001124:	2300      	movs	r3, #0
}
 8001126:	4618      	mov	r0, r3
 8001128:	3714      	adds	r7, #20
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	42c80000 	.word	0x42c80000
 8001138:	42c80000 	.word	0x42c80000
 800113c:	45520000 	.word	0x45520000

08001140 <Odo_Init>:
 *
 * INITIALIZATION FUNCTIONS
 *
 */

uint8_t Odo_Init(Odo_Struct* Odo, Enc_Struct* LeftEncoder, Enc_Struct* RightEncoder){
 8001140:	b480      	push	{r7}
 8001142:	b085      	sub	sp, #20
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
	Odo->LeftEncoder = LeftEncoder;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	68ba      	ldr	r2, [r7, #8]
 8001150:	601a      	str	r2, [r3, #0]
	Odo->RightEncoder = RightEncoder;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	605a      	str	r2, [r3, #4]

	Odo->x = 0;
 8001158:	68f9      	ldr	r1, [r7, #12]
 800115a:	f04f 0200 	mov.w	r2, #0
 800115e:	f04f 0300 	mov.w	r3, #0
 8001162:	e9c1 2302 	strd	r2, r3, [r1, #8]
	Odo->y = 0;
 8001166:	68f9      	ldr	r1, [r7, #12]
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	f04f 0300 	mov.w	r3, #0
 8001170:	e9c1 2304 	strd	r2, r3, [r1, #16]
	Odo->o = 0;
 8001174:	68f9      	ldr	r1, [r7, #12]
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	f04f 0300 	mov.w	r3, #0
 800117e:	e9c1 2306 	strd	r2, r3, [r1, #24]
	return 0;
 8001182:	2300      	movs	r3, #0
}
 8001184:	4618      	mov	r0, r3
 8001186:	3714      	adds	r7, #20
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001196:	463b      	mov	r3, r7
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011a2:	4b21      	ldr	r3, [pc, #132]	; (8001228 <MX_ADC1_Init+0x98>)
 80011a4:	4a21      	ldr	r2, [pc, #132]	; (800122c <MX_ADC1_Init+0x9c>)
 80011a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011a8:	4b1f      	ldr	r3, [pc, #124]	; (8001228 <MX_ADC1_Init+0x98>)
 80011aa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011b0:	4b1d      	ldr	r3, [pc, #116]	; (8001228 <MX_ADC1_Init+0x98>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80011b6:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <MX_ADC1_Init+0x98>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011bc:	4b1a      	ldr	r3, [pc, #104]	; (8001228 <MX_ADC1_Init+0x98>)
 80011be:	2201      	movs	r2, #1
 80011c0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011c2:	4b19      	ldr	r3, [pc, #100]	; (8001228 <MX_ADC1_Init+0x98>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011ca:	4b17      	ldr	r3, [pc, #92]	; (8001228 <MX_ADC1_Init+0x98>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011d0:	4b15      	ldr	r3, [pc, #84]	; (8001228 <MX_ADC1_Init+0x98>)
 80011d2:	4a17      	ldr	r2, [pc, #92]	; (8001230 <MX_ADC1_Init+0xa0>)
 80011d4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011d6:	4b14      	ldr	r3, [pc, #80]	; (8001228 <MX_ADC1_Init+0x98>)
 80011d8:	2200      	movs	r2, #0
 80011da:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011dc:	4b12      	ldr	r3, [pc, #72]	; (8001228 <MX_ADC1_Init+0x98>)
 80011de:	2201      	movs	r2, #1
 80011e0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011e2:	4b11      	ldr	r3, [pc, #68]	; (8001228 <MX_ADC1_Init+0x98>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80011ea:	4b0f      	ldr	r3, [pc, #60]	; (8001228 <MX_ADC1_Init+0x98>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011f0:	480d      	ldr	r0, [pc, #52]	; (8001228 <MX_ADC1_Init+0x98>)
 80011f2:	f000 fe8d 	bl	8001f10 <HAL_ADC_Init>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80011fc:	f000 fa06 	bl	800160c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001200:	2308      	movs	r3, #8
 8001202:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001204:	2301      	movs	r3, #1
 8001206:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001208:	2300      	movs	r3, #0
 800120a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800120c:	463b      	mov	r3, r7
 800120e:	4619      	mov	r1, r3
 8001210:	4805      	ldr	r0, [pc, #20]	; (8001228 <MX_ADC1_Init+0x98>)
 8001212:	f001 f901 	bl	8002418 <HAL_ADC_ConfigChannel>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800121c:	f000 f9f6 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001220:	bf00      	nop
 8001222:	3710      	adds	r7, #16
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20000204 	.word	0x20000204
 800122c:	40012000 	.word	0x40012000
 8001230:	0f000001 	.word	0x0f000001

08001234 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08a      	sub	sp, #40	; 0x28
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a1b      	ldr	r2, [pc, #108]	; (80012c0 <HAL_ADC_MspInit+0x8c>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d12f      	bne.n	80012b6 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
 800125a:	4b1a      	ldr	r3, [pc, #104]	; (80012c4 <HAL_ADC_MspInit+0x90>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125e:	4a19      	ldr	r2, [pc, #100]	; (80012c4 <HAL_ADC_MspInit+0x90>)
 8001260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001264:	6453      	str	r3, [r2, #68]	; 0x44
 8001266:	4b17      	ldr	r3, [pc, #92]	; (80012c4 <HAL_ADC_MspInit+0x90>)
 8001268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800126e:	613b      	str	r3, [r7, #16]
 8001270:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <HAL_ADC_MspInit+0x90>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	4a12      	ldr	r2, [pc, #72]	; (80012c4 <HAL_ADC_MspInit+0x90>)
 800127c:	f043 0302 	orr.w	r3, r3, #2
 8001280:	6313      	str	r3, [r2, #48]	; 0x30
 8001282:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <HAL_ADC_MspInit+0x90>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001286:	f003 0302 	and.w	r3, r3, #2
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800128e:	2301      	movs	r3, #1
 8001290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001292:	2303      	movs	r3, #3
 8001294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129a:	f107 0314 	add.w	r3, r7, #20
 800129e:	4619      	mov	r1, r3
 80012a0:	4809      	ldr	r0, [pc, #36]	; (80012c8 <HAL_ADC_MspInit+0x94>)
 80012a2:	f001 fc95 	bl	8002bd0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2100      	movs	r1, #0
 80012aa:	2012      	movs	r0, #18
 80012ac:	f001 fbc7 	bl	8002a3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80012b0:	2012      	movs	r0, #18
 80012b2:	f001 fbe0 	bl	8002a76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80012b6:	bf00      	nop
 80012b8:	3728      	adds	r7, #40	; 0x28
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40012000 	.word	0x40012000
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40020400 	.word	0x40020400

080012cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08a      	sub	sp, #40	; 0x28
 80012d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d2:	f107 0314 	add.w	r3, r7, #20
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	605a      	str	r2, [r3, #4]
 80012dc:	609a      	str	r2, [r3, #8]
 80012de:	60da      	str	r2, [r3, #12]
 80012e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	4b37      	ldr	r3, [pc, #220]	; (80013c4 <MX_GPIO_Init+0xf8>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	4a36      	ldr	r2, [pc, #216]	; (80013c4 <MX_GPIO_Init+0xf8>)
 80012ec:	f043 0304 	orr.w	r3, r3, #4
 80012f0:	6313      	str	r3, [r2, #48]	; 0x30
 80012f2:	4b34      	ldr	r3, [pc, #208]	; (80013c4 <MX_GPIO_Init+0xf8>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f6:	f003 0304 	and.w	r3, r3, #4
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	4b30      	ldr	r3, [pc, #192]	; (80013c4 <MX_GPIO_Init+0xf8>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	4a2f      	ldr	r2, [pc, #188]	; (80013c4 <MX_GPIO_Init+0xf8>)
 8001308:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800130c:	6313      	str	r3, [r2, #48]	; 0x30
 800130e:	4b2d      	ldr	r3, [pc, #180]	; (80013c4 <MX_GPIO_Init+0xf8>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	4b29      	ldr	r3, [pc, #164]	; (80013c4 <MX_GPIO_Init+0xf8>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	4a28      	ldr	r2, [pc, #160]	; (80013c4 <MX_GPIO_Init+0xf8>)
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	6313      	str	r3, [r2, #48]	; 0x30
 800132a:	4b26      	ldr	r3, [pc, #152]	; (80013c4 <MX_GPIO_Init+0xf8>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	607b      	str	r3, [r7, #4]
 800133a:	4b22      	ldr	r3, [pc, #136]	; (80013c4 <MX_GPIO_Init+0xf8>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	4a21      	ldr	r2, [pc, #132]	; (80013c4 <MX_GPIO_Init+0xf8>)
 8001340:	f043 0302 	orr.w	r3, r3, #2
 8001344:	6313      	str	r3, [r2, #48]	; 0x30
 8001346:	4b1f      	ldr	r3, [pc, #124]	; (80013c4 <MX_GPIO_Init+0xf8>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOT_IN1_Pin|MOT_IN2_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	2103      	movs	r1, #3
 8001356:	481c      	ldr	r0, [pc, #112]	; (80013c8 <MX_GPIO_Init+0xfc>)
 8001358:	f001 fdce 	bl	8002ef8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800135c:	2200      	movs	r2, #0
 800135e:	2120      	movs	r1, #32
 8001360:	481a      	ldr	r0, [pc, #104]	; (80013cc <MX_GPIO_Init+0x100>)
 8001362:	f001 fdc9 	bl	8002ef8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001366:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800136a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800136c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001370:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001376:	f107 0314 	add.w	r3, r7, #20
 800137a:	4619      	mov	r1, r3
 800137c:	4812      	ldr	r0, [pc, #72]	; (80013c8 <MX_GPIO_Init+0xfc>)
 800137e:	f001 fc27 	bl	8002bd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MOT_IN1_Pin|MOT_IN2_Pin;
 8001382:	2303      	movs	r3, #3
 8001384:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001386:	2301      	movs	r3, #1
 8001388:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	2300      	movs	r3, #0
 8001390:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	4619      	mov	r1, r3
 8001398:	480b      	ldr	r0, [pc, #44]	; (80013c8 <MX_GPIO_Init+0xfc>)
 800139a:	f001 fc19 	bl	8002bd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800139e:	2320      	movs	r3, #32
 80013a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a2:	2301      	movs	r3, #1
 80013a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013aa:	2300      	movs	r3, #0
 80013ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	4619      	mov	r1, r3
 80013b4:	4805      	ldr	r0, [pc, #20]	; (80013cc <MX_GPIO_Init+0x100>)
 80013b6:	f001 fc0b 	bl	8002bd0 <HAL_GPIO_Init>

}
 80013ba:	bf00      	nop
 80013bc:	3728      	adds	r7, #40	; 0x28
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40023800 	.word	0x40023800
 80013c8:	40020800 	.word	0x40020800
 80013cc:	40020000 	.word	0x40020000

080013d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b096      	sub	sp, #88	; 0x58
 80013d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013d6:	f000 fd05 	bl	8001de4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013da:	f000 f861 	bl	80014a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013de:	f7ff ff75 	bl	80012cc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013e2:	f000 fc5b 	bl	8001c9c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80013e6:	f000 fa71 	bl	80018cc <MX_TIM1_Init>
  MX_TIM2_Init();
 80013ea:	f000 fb0f 	bl	8001a0c <MX_TIM2_Init>
  MX_TIM6_Init();
 80013ee:	f000 fb61 	bl	8001ab4 <MX_TIM6_Init>
  MX_ADC1_Init();
 80013f2:	f7ff fecd 	bl	8001190 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	printf("\r\nese_motors_encoders\r\n");
 80013f6:	481f      	ldr	r0, [pc, #124]	; (8001474 <main+0xa4>)
 80013f8:	f005 f9ae 	bl	8006758 <puts>

	// Configuration de la rception UART avec interruption
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&data, 1);
 80013fc:	2201      	movs	r2, #1
 80013fe:	491e      	ldr	r1, [pc, #120]	; (8001478 <main+0xa8>)
 8001400:	481e      	ldr	r0, [pc, #120]	; (800147c <main+0xac>)
 8001402:	f003 fd9e 	bl	8004f42 <HAL_UART_Receive_IT>

	// Initialisation du Moteur A
	Mot_Struct MoteurA;
	Mot_Init_SetTimer(&MoteurA, &htim1, TIM_CHANNEL_1);
 8001406:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800140a:	2200      	movs	r2, #0
 800140c:	491c      	ldr	r1, [pc, #112]	; (8001480 <main+0xb0>)
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff fda7 	bl	8000f62 <Mot_Init_SetTimer>
	Mot_Init_SetGPIOs(&MoteurA, GPIOC, GPIO_PIN_0, GPIOC, GPIO_PIN_1); // IN1:PC0 et IN2:PC1
 8001414:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8001418:	2302      	movs	r3, #2
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	4b19      	ldr	r3, [pc, #100]	; (8001484 <main+0xb4>)
 800141e:	2201      	movs	r2, #1
 8001420:	4918      	ldr	r1, [pc, #96]	; (8001484 <main+0xb4>)
 8001422:	f7ff fdb7 	bl	8000f94 <Mot_Init_SetGPIOs>
	Mot_SetDirection(&MoteurA, MOTOR_REVERSE);
 8001426:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800142a:	2102      	movs	r1, #2
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fdcc 	bl	8000fca <Mot_SetDirection>
	Mot_SetDutyCycle(&MoteurA, 66);
 8001432:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001436:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8001488 <main+0xb8>
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff fe1e 	bl	800107c <Mot_SetDutyCycle>

	// Initialisation du Codeur A
	Enc_Init_SetTimer(&CodeurGauche, &htim2, TIM_CHANNEL_1, TIM_CHANNEL_2); // PhA:PA0 et PhB:PA1
 8001440:	2304      	movs	r3, #4
 8001442:	2200      	movs	r2, #0
 8001444:	4911      	ldr	r1, [pc, #68]	; (800148c <main+0xbc>)
 8001446:	4812      	ldr	r0, [pc, #72]	; (8001490 <main+0xc0>)
 8001448:	f7ff fd5c 	bl	8000f04 <Enc_Init_SetTimer>

	// Initialisation de l'odomtrie
	Odo_Struct Odometrie;
	Odo_Init(&Odometrie, &CodeurGauche, &CodeurDroite);
 800144c:	f107 0310 	add.w	r3, r7, #16
 8001450:	4a10      	ldr	r2, [pc, #64]	; (8001494 <main+0xc4>)
 8001452:	490f      	ldr	r1, [pc, #60]	; (8001490 <main+0xc0>)
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fe73 	bl	8001140 <Odo_Init>

	// Initialisation de l'asservissement
	Ctrl_Struct Control;
	Ctrl_Init_SetTimer(&Control, &htim6);
 800145a:	463b      	mov	r3, r7
 800145c:	490e      	ldr	r1, [pc, #56]	; (8001498 <main+0xc8>)
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff fd3e 	bl	8000ee0 <Ctrl_Init_SetTimer>

	// Test ADC
	HAL_ADC_Start_IT(&hadc1);
 8001464:	480d      	ldr	r0, [pc, #52]	; (800149c <main+0xcc>)
 8001466:	f000 fd97 	bl	8001f98 <HAL_ADC_Start_IT>
	while (1)
	{
		//int i = Enc_GetCnt(&CodeurGauche);
		//printf("Ticks = %d\r\n",i);

		HAL_Delay(1000);
 800146a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800146e:	f000 fd2b 	bl	8001ec8 <HAL_Delay>
 8001472:	e7fa      	b.n	800146a <main+0x9a>
 8001474:	08008850 	.word	0x08008850
 8001478:	2000024c 	.word	0x2000024c
 800147c:	20000344 	.word	0x20000344
 8001480:	200002b4 	.word	0x200002b4
 8001484:	40020800 	.word	0x40020800
 8001488:	42840000 	.word	0x42840000
 800148c:	200002fc 	.word	0x200002fc
 8001490:	20000260 	.word	0x20000260
 8001494:	20000254 	.word	0x20000254
 8001498:	2000026c 	.word	0x2000026c
 800149c:	20000204 	.word	0x20000204

080014a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b094      	sub	sp, #80	; 0x50
 80014a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014a6:	f107 031c 	add.w	r3, r7, #28
 80014aa:	2234      	movs	r2, #52	; 0x34
 80014ac:	2100      	movs	r1, #0
 80014ae:	4618      	mov	r0, r3
 80014b0:	f004 fc5a 	bl	8005d68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b4:	f107 0308 	add.w	r3, r7, #8
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014c4:	2300      	movs	r3, #0
 80014c6:	607b      	str	r3, [r7, #4]
 80014c8:	4b2a      	ldr	r3, [pc, #168]	; (8001574 <SystemClock_Config+0xd4>)
 80014ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014cc:	4a29      	ldr	r2, [pc, #164]	; (8001574 <SystemClock_Config+0xd4>)
 80014ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d2:	6413      	str	r3, [r2, #64]	; 0x40
 80014d4:	4b27      	ldr	r3, [pc, #156]	; (8001574 <SystemClock_Config+0xd4>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014dc:	607b      	str	r3, [r7, #4]
 80014de:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014e0:	2300      	movs	r3, #0
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	4b24      	ldr	r3, [pc, #144]	; (8001578 <SystemClock_Config+0xd8>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014ec:	4a22      	ldr	r2, [pc, #136]	; (8001578 <SystemClock_Config+0xd8>)
 80014ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014f2:	6013      	str	r3, [r2, #0]
 80014f4:	4b20      	ldr	r3, [pc, #128]	; (8001578 <SystemClock_Config+0xd8>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014fc:	603b      	str	r3, [r7, #0]
 80014fe:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001500:	2302      	movs	r3, #2
 8001502:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001504:	2301      	movs	r3, #1
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001508:	2310      	movs	r3, #16
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800150c:	2302      	movs	r3, #2
 800150e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001510:	2300      	movs	r3, #0
 8001512:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001514:	2310      	movs	r3, #16
 8001516:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001518:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800151c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800151e:	2304      	movs	r3, #4
 8001520:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001522:	2302      	movs	r3, #2
 8001524:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001526:	2302      	movs	r3, #2
 8001528:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800152a:	f107 031c 	add.w	r3, r7, #28
 800152e:	4618      	mov	r0, r3
 8001530:	f001 ffc8 	bl	80034c4 <HAL_RCC_OscConfig>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800153a:	f000 f867 	bl	800160c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800153e:	230f      	movs	r3, #15
 8001540:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001542:	2302      	movs	r3, #2
 8001544:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001546:	2300      	movs	r3, #0
 8001548:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800154a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800154e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001550:	2300      	movs	r3, #0
 8001552:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001554:	f107 0308 	add.w	r3, r7, #8
 8001558:	2102      	movs	r1, #2
 800155a:	4618      	mov	r0, r3
 800155c:	f001 fce6 	bl	8002f2c <HAL_RCC_ClockConfig>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001566:	f000 f851 	bl	800160c <Error_Handler>
  }
}
 800156a:	bf00      	nop
 800156c:	3750      	adds	r7, #80	; 0x50
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40023800 	.word	0x40023800
 8001578:	40007000 	.word	0x40007000

0800157c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart){
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&data, 1, 0xFFFF);
 8001584:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001588:	2201      	movs	r2, #1
 800158a:	4906      	ldr	r1, [pc, #24]	; (80015a4 <HAL_UART_RxCpltCallback+0x28>)
 800158c:	4806      	ldr	r0, [pc, #24]	; (80015a8 <HAL_UART_RxCpltCallback+0x2c>)
 800158e:	f003 fc46 	bl	8004e1e <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&data, 1);
 8001592:	2201      	movs	r2, #1
 8001594:	4903      	ldr	r1, [pc, #12]	; (80015a4 <HAL_UART_RxCpltCallback+0x28>)
 8001596:	4804      	ldr	r0, [pc, #16]	; (80015a8 <HAL_UART_RxCpltCallback+0x2c>)
 8001598:	f003 fcd3 	bl	8004f42 <HAL_UART_Receive_IT>
}
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	2000024c 	.word	0x2000024c
 80015a8:	20000344 	.word	0x20000344

080015ac <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a04      	ldr	r2, [pc, #16]	; (80015cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d102      	bne.n	80015c4 <HAL_TIM_PeriodElapsedCallback+0x18>
		//Ctrl_MotorControl();
		Enc_ResetCnt(&CodeurGauche);
 80015be:	4804      	ldr	r0, [pc, #16]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80015c0:	f7ff fcbf 	bl	8000f42 <Enc_ResetCnt>
	}
}
 80015c4:	bf00      	nop
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40001000 	.word	0x40001000
 80015d0:	20000260 	.word	0x20000260

080015d4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1){
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a07      	ldr	r2, [pc, #28]	; (8001600 <HAL_ADC_ConvCpltCallback+0x2c>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d107      	bne.n	80015f6 <HAL_ADC_ConvCpltCallback+0x22>
		uint32_t val = HAL_ADC_GetValue(&hadc1);
 80015e6:	4807      	ldr	r0, [pc, #28]	; (8001604 <HAL_ADC_ConvCpltCallback+0x30>)
 80015e8:	f000 fef5 	bl	80023d6 <HAL_ADC_GetValue>
 80015ec:	60f8      	str	r0, [r7, #12]
		printf("val = %ld\r\n", val);
 80015ee:	68f9      	ldr	r1, [r7, #12]
 80015f0:	4805      	ldr	r0, [pc, #20]	; (8001608 <HAL_ADC_ConvCpltCallback+0x34>)
 80015f2:	f005 f82b 	bl	800664c <iprintf>
		//HAL_ADC_Start_IT(&hadc1);
	}
}
 80015f6:	bf00      	nop
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40012000 	.word	0x40012000
 8001604:	20000204 	.word	0x20000204
 8001608:	08008868 	.word	0x08008868

0800160c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001610:	b672      	cpsid	i
}
 8001612:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001614:	e7fe      	b.n	8001614 <Error_Handler+0x8>
	...

08001618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	607b      	str	r3, [r7, #4]
 8001622:	4b10      	ldr	r3, [pc, #64]	; (8001664 <HAL_MspInit+0x4c>)
 8001624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001626:	4a0f      	ldr	r2, [pc, #60]	; (8001664 <HAL_MspInit+0x4c>)
 8001628:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800162c:	6453      	str	r3, [r2, #68]	; 0x44
 800162e:	4b0d      	ldr	r3, [pc, #52]	; (8001664 <HAL_MspInit+0x4c>)
 8001630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001636:	607b      	str	r3, [r7, #4]
 8001638:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	603b      	str	r3, [r7, #0]
 800163e:	4b09      	ldr	r3, [pc, #36]	; (8001664 <HAL_MspInit+0x4c>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001642:	4a08      	ldr	r2, [pc, #32]	; (8001664 <HAL_MspInit+0x4c>)
 8001644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001648:	6413      	str	r3, [r2, #64]	; 0x40
 800164a:	4b06      	ldr	r3, [pc, #24]	; (8001664 <HAL_MspInit+0x4c>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001652:	603b      	str	r3, [r7, #0]
 8001654:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001656:	2007      	movs	r0, #7
 8001658:	f001 f9e6 	bl	8002a28 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800165c:	bf00      	nop
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40023800 	.word	0x40023800

08001668 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001670:	1d39      	adds	r1, r7, #4
 8001672:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001676:	2201      	movs	r2, #1
 8001678:	4803      	ldr	r0, [pc, #12]	; (8001688 <__io_putchar+0x20>)
 800167a:	f003 fbd0 	bl	8004e1e <HAL_UART_Transmit>

  return ch;
 800167e:	687b      	ldr	r3, [r7, #4]
}
 8001680:	4618      	mov	r0, r3
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	20000344 	.word	0x20000344

0800168c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001690:	e7fe      	b.n	8001690 <NMI_Handler+0x4>

08001692 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001692:	b480      	push	{r7}
 8001694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001696:	e7fe      	b.n	8001696 <HardFault_Handler+0x4>

08001698 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800169c:	e7fe      	b.n	800169c <MemManage_Handler+0x4>

0800169e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800169e:	b480      	push	{r7}
 80016a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a2:	e7fe      	b.n	80016a2 <BusFault_Handler+0x4>

080016a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016a8:	e7fe      	b.n	80016a8 <UsageFault_Handler+0x4>

080016aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016aa:	b480      	push	{r7}
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016bc:	bf00      	nop
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016c6:	b480      	push	{r7}
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016d8:	f000 fbd6 	bl	8001e88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}

080016e0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80016e4:	4802      	ldr	r0, [pc, #8]	; (80016f0 <ADC_IRQHandler+0x10>)
 80016e6:	f000 fd35 	bl	8002154 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	20000204 	.word	0x20000204

080016f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016f8:	4802      	ldr	r0, [pc, #8]	; (8001704 <USART2_IRQHandler+0x10>)
 80016fa:	f003 fc53 	bl	8004fa4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000344 	.word	0x20000344

08001708 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800170c:	4802      	ldr	r0, [pc, #8]	; (8001718 <TIM6_DAC_IRQHandler+0x10>)
 800170e:	f002 fc8d 	bl	800402c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	2000026c 	.word	0x2000026c

0800171c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
	return 1;
 8001720:	2301      	movs	r3, #1
}
 8001722:	4618      	mov	r0, r3
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <_kill>:

int _kill(int pid, int sig)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001736:	f004 faed 	bl	8005d14 <__errno>
 800173a:	4603      	mov	r3, r0
 800173c:	2216      	movs	r2, #22
 800173e:	601a      	str	r2, [r3, #0]
	return -1;
 8001740:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <_exit>:

void _exit (int status)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001754:	f04f 31ff 	mov.w	r1, #4294967295
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff ffe7 	bl	800172c <_kill>
	while (1) {}		/* Make sure we hang here */
 800175e:	e7fe      	b.n	800175e <_exit+0x12>

08001760 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
 8001770:	e00a      	b.n	8001788 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001772:	f3af 8000 	nop.w
 8001776:	4601      	mov	r1, r0
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	1c5a      	adds	r2, r3, #1
 800177c:	60ba      	str	r2, [r7, #8]
 800177e:	b2ca      	uxtb	r2, r1
 8001780:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	3301      	adds	r3, #1
 8001786:	617b      	str	r3, [r7, #20]
 8001788:	697a      	ldr	r2, [r7, #20]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	429a      	cmp	r2, r3
 800178e:	dbf0      	blt.n	8001772 <_read+0x12>
	}

return len;
 8001790:	687b      	ldr	r3, [r7, #4]
}
 8001792:	4618      	mov	r0, r3
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	60f8      	str	r0, [r7, #12]
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	e009      	b.n	80017c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	1c5a      	adds	r2, r3, #1
 80017b0:	60ba      	str	r2, [r7, #8]
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff ff57 	bl	8001668 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	3301      	adds	r3, #1
 80017be:	617b      	str	r3, [r7, #20]
 80017c0:	697a      	ldr	r2, [r7, #20]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	dbf1      	blt.n	80017ac <_write+0x12>
	}
	return len;
 80017c8:	687b      	ldr	r3, [r7, #4]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3718      	adds	r7, #24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <_close>:

int _close(int file)
{
 80017d2:	b480      	push	{r7}
 80017d4:	b083      	sub	sp, #12
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
	return -1;
 80017da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017de:	4618      	mov	r0, r3
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017ea:	b480      	push	{r7}
 80017ec:	b083      	sub	sp, #12
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
 80017f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017fa:	605a      	str	r2, [r3, #4]
	return 0;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <_isatty>:

int _isatty(int file)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
	return 1;
 8001812:	2301      	movs	r3, #1
}
 8001814:	4618      	mov	r0, r3
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
	return 0;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
	...

0800183c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001844:	4a14      	ldr	r2, [pc, #80]	; (8001898 <_sbrk+0x5c>)
 8001846:	4b15      	ldr	r3, [pc, #84]	; (800189c <_sbrk+0x60>)
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001850:	4b13      	ldr	r3, [pc, #76]	; (80018a0 <_sbrk+0x64>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001858:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <_sbrk+0x64>)
 800185a:	4a12      	ldr	r2, [pc, #72]	; (80018a4 <_sbrk+0x68>)
 800185c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800185e:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <_sbrk+0x64>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4413      	add	r3, r2
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	429a      	cmp	r2, r3
 800186a:	d207      	bcs.n	800187c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800186c:	f004 fa52 	bl	8005d14 <__errno>
 8001870:	4603      	mov	r3, r0
 8001872:	220c      	movs	r2, #12
 8001874:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295
 800187a:	e009      	b.n	8001890 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800187c:	4b08      	ldr	r3, [pc, #32]	; (80018a0 <_sbrk+0x64>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001882:	4b07      	ldr	r3, [pc, #28]	; (80018a0 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	4a05      	ldr	r2, [pc, #20]	; (80018a0 <_sbrk+0x64>)
 800188c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800188e:	68fb      	ldr	r3, [r7, #12]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20020000 	.word	0x20020000
 800189c:	00000400 	.word	0x00000400
 80018a0:	200001f8 	.word	0x200001f8
 80018a4:	200003a0 	.word	0x200003a0

080018a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018ac:	4b06      	ldr	r3, [pc, #24]	; (80018c8 <SystemInit+0x20>)
 80018ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018b2:	4a05      	ldr	r2, [pc, #20]	; (80018c8 <SystemInit+0x20>)
 80018b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b096      	sub	sp, #88	; 0x58
 80018d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018d2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	605a      	str	r2, [r3, #4]
 80018dc:	609a      	str	r2, [r3, #8]
 80018de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018e0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	605a      	str	r2, [r3, #4]
 80018f4:	609a      	str	r2, [r3, #8]
 80018f6:	60da      	str	r2, [r3, #12]
 80018f8:	611a      	str	r2, [r3, #16]
 80018fa:	615a      	str	r2, [r3, #20]
 80018fc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	2220      	movs	r2, #32
 8001902:	2100      	movs	r1, #0
 8001904:	4618      	mov	r0, r3
 8001906:	f004 fa2f 	bl	8005d68 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800190a:	4b3e      	ldr	r3, [pc, #248]	; (8001a04 <MX_TIM1_Init+0x138>)
 800190c:	4a3e      	ldr	r2, [pc, #248]	; (8001a08 <MX_TIM1_Init+0x13c>)
 800190e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001910:	4b3c      	ldr	r3, [pc, #240]	; (8001a04 <MX_TIM1_Init+0x138>)
 8001912:	2200      	movs	r2, #0
 8001914:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001916:	4b3b      	ldr	r3, [pc, #236]	; (8001a04 <MX_TIM1_Init+0x138>)
 8001918:	2200      	movs	r2, #0
 800191a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3360-1;
 800191c:	4b39      	ldr	r3, [pc, #228]	; (8001a04 <MX_TIM1_Init+0x138>)
 800191e:	f640 521f 	movw	r2, #3359	; 0xd1f
 8001922:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001924:	4b37      	ldr	r3, [pc, #220]	; (8001a04 <MX_TIM1_Init+0x138>)
 8001926:	2200      	movs	r2, #0
 8001928:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800192a:	4b36      	ldr	r3, [pc, #216]	; (8001a04 <MX_TIM1_Init+0x138>)
 800192c:	2200      	movs	r2, #0
 800192e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001930:	4b34      	ldr	r3, [pc, #208]	; (8001a04 <MX_TIM1_Init+0x138>)
 8001932:	2200      	movs	r2, #0
 8001934:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001936:	4833      	ldr	r0, [pc, #204]	; (8001a04 <MX_TIM1_Init+0x138>)
 8001938:	f002 f862 	bl	8003a00 <HAL_TIM_Base_Init>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001942:	f7ff fe63 	bl	800160c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001946:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800194a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800194c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001950:	4619      	mov	r1, r3
 8001952:	482c      	ldr	r0, [pc, #176]	; (8001a04 <MX_TIM1_Init+0x138>)
 8001954:	f002 fd34 	bl	80043c0 <HAL_TIM_ConfigClockSource>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800195e:	f7ff fe55 	bl	800160c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001962:	4828      	ldr	r0, [pc, #160]	; (8001a04 <MX_TIM1_Init+0x138>)
 8001964:	f002 f90c 	bl	8003b80 <HAL_TIM_PWM_Init>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800196e:	f7ff fe4d 	bl	800160c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001972:	2300      	movs	r3, #0
 8001974:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001976:	2300      	movs	r3, #0
 8001978:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800197a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800197e:	4619      	mov	r1, r3
 8001980:	4820      	ldr	r0, [pc, #128]	; (8001a04 <MX_TIM1_Init+0x138>)
 8001982:	f003 f91d 	bl	8004bc0 <HAL_TIMEx_MasterConfigSynchronization>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800198c:	f7ff fe3e 	bl	800160c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001990:	2360      	movs	r3, #96	; 0x60
 8001992:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001994:	2300      	movs	r3, #0
 8001996:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001998:	2300      	movs	r3, #0
 800199a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800199c:	2300      	movs	r3, #0
 800199e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019a0:	2300      	movs	r3, #0
 80019a2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019a4:	2300      	movs	r3, #0
 80019a6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019a8:	2300      	movs	r3, #0
 80019aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019b0:	2200      	movs	r2, #0
 80019b2:	4619      	mov	r1, r3
 80019b4:	4813      	ldr	r0, [pc, #76]	; (8001a04 <MX_TIM1_Init+0x138>)
 80019b6:	f002 fc41 	bl	800423c <HAL_TIM_PWM_ConfigChannel>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80019c0:	f7ff fe24 	bl	800160c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019c4:	2300      	movs	r3, #0
 80019c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019c8:	2300      	movs	r3, #0
 80019ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019cc:	2300      	movs	r3, #0
 80019ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019d4:	2300      	movs	r3, #0
 80019d6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019de:	2300      	movs	r3, #0
 80019e0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019e2:	1d3b      	adds	r3, r7, #4
 80019e4:	4619      	mov	r1, r3
 80019e6:	4807      	ldr	r0, [pc, #28]	; (8001a04 <MX_TIM1_Init+0x138>)
 80019e8:	f003 f966 	bl	8004cb8 <HAL_TIMEx_ConfigBreakDeadTime>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80019f2:	f7ff fe0b 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019f6:	4803      	ldr	r0, [pc, #12]	; (8001a04 <MX_TIM1_Init+0x138>)
 80019f8:	f000 f916 	bl	8001c28 <HAL_TIM_MspPostInit>

}
 80019fc:	bf00      	nop
 80019fe:	3758      	adds	r7, #88	; 0x58
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	200002b4 	.word	0x200002b4
 8001a08:	40010000 	.word	0x40010000

08001a0c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b08c      	sub	sp, #48	; 0x30
 8001a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a12:	f107 030c 	add.w	r3, r7, #12
 8001a16:	2224      	movs	r2, #36	; 0x24
 8001a18:	2100      	movs	r1, #0
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f004 f9a4 	bl	8005d68 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a20:	1d3b      	adds	r3, r7, #4
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a28:	4b21      	ldr	r3, [pc, #132]	; (8001ab0 <MX_TIM2_Init+0xa4>)
 8001a2a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a2e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a30:	4b1f      	ldr	r3, [pc, #124]	; (8001ab0 <MX_TIM2_Init+0xa4>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a36:	4b1e      	ldr	r3, [pc, #120]	; (8001ab0 <MX_TIM2_Init+0xa4>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a3c:	4b1c      	ldr	r3, [pc, #112]	; (8001ab0 <MX_TIM2_Init+0xa4>)
 8001a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8001a42:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a44:	4b1a      	ldr	r3, [pc, #104]	; (8001ab0 <MX_TIM2_Init+0xa4>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a4a:	4b19      	ldr	r3, [pc, #100]	; (8001ab0 <MX_TIM2_Init+0xa4>)
 8001a4c:	2280      	movs	r2, #128	; 0x80
 8001a4e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a50:	2303      	movs	r3, #3
 8001a52:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a54:	2300      	movs	r3, #0
 8001a56:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001a60:	230a      	movs	r3, #10
 8001a62:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a64:	2300      	movs	r3, #0
 8001a66:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001a70:	2300      	movs	r3, #0
 8001a72:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001a74:	f107 030c 	add.w	r3, r7, #12
 8001a78:	4619      	mov	r1, r3
 8001a7a:	480d      	ldr	r0, [pc, #52]	; (8001ab0 <MX_TIM2_Init+0xa4>)
 8001a7c:	f002 f9a2 	bl	8003dc4 <HAL_TIM_Encoder_Init>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001a86:	f7ff fdc1 	bl	800160c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a92:	1d3b      	adds	r3, r7, #4
 8001a94:	4619      	mov	r1, r3
 8001a96:	4806      	ldr	r0, [pc, #24]	; (8001ab0 <MX_TIM2_Init+0xa4>)
 8001a98:	f003 f892 	bl	8004bc0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001aa2:	f7ff fdb3 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001aa6:	bf00      	nop
 8001aa8:	3730      	adds	r7, #48	; 0x30
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	200002fc 	.word	0x200002fc

08001ab4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aba:	463b      	mov	r3, r7
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001ac2:	4b15      	ldr	r3, [pc, #84]	; (8001b18 <MX_TIM6_Init+0x64>)
 8001ac4:	4a15      	ldr	r2, [pc, #84]	; (8001b1c <MX_TIM6_Init+0x68>)
 8001ac6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400-1;
 8001ac8:	4b13      	ldr	r3, [pc, #76]	; (8001b18 <MX_TIM6_Init+0x64>)
 8001aca:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001ace:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ad0:	4b11      	ldr	r3, [pc, #68]	; (8001b18 <MX_TIM6_Init+0x64>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 200;
 8001ad6:	4b10      	ldr	r3, [pc, #64]	; (8001b18 <MX_TIM6_Init+0x64>)
 8001ad8:	22c8      	movs	r2, #200	; 0xc8
 8001ada:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001adc:	4b0e      	ldr	r3, [pc, #56]	; (8001b18 <MX_TIM6_Init+0x64>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001ae2:	480d      	ldr	r0, [pc, #52]	; (8001b18 <MX_TIM6_Init+0x64>)
 8001ae4:	f001 ff8c 	bl	8003a00 <HAL_TIM_Base_Init>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001aee:	f7ff fd8d 	bl	800160c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001af2:	2300      	movs	r3, #0
 8001af4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af6:	2300      	movs	r3, #0
 8001af8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001afa:	463b      	mov	r3, r7
 8001afc:	4619      	mov	r1, r3
 8001afe:	4806      	ldr	r0, [pc, #24]	; (8001b18 <MX_TIM6_Init+0x64>)
 8001b00:	f003 f85e 	bl	8004bc0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001b0a:	f7ff fd7f 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001b0e:	bf00      	nop
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	2000026c 	.word	0x2000026c
 8001b1c:	40001000 	.word	0x40001000

08001b20 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a18      	ldr	r2, [pc, #96]	; (8001b90 <HAL_TIM_Base_MspInit+0x70>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d10e      	bne.n	8001b50 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b32:	2300      	movs	r3, #0
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	4b17      	ldr	r3, [pc, #92]	; (8001b94 <HAL_TIM_Base_MspInit+0x74>)
 8001b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3a:	4a16      	ldr	r2, [pc, #88]	; (8001b94 <HAL_TIM_Base_MspInit+0x74>)
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	6453      	str	r3, [r2, #68]	; 0x44
 8001b42:	4b14      	ldr	r3, [pc, #80]	; (8001b94 <HAL_TIM_Base_MspInit+0x74>)
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001b4e:	e01a      	b.n	8001b86 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM6)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a10      	ldr	r2, [pc, #64]	; (8001b98 <HAL_TIM_Base_MspInit+0x78>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d115      	bne.n	8001b86 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60bb      	str	r3, [r7, #8]
 8001b5e:	4b0d      	ldr	r3, [pc, #52]	; (8001b94 <HAL_TIM_Base_MspInit+0x74>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	4a0c      	ldr	r2, [pc, #48]	; (8001b94 <HAL_TIM_Base_MspInit+0x74>)
 8001b64:	f043 0310 	orr.w	r3, r3, #16
 8001b68:	6413      	str	r3, [r2, #64]	; 0x40
 8001b6a:	4b0a      	ldr	r3, [pc, #40]	; (8001b94 <HAL_TIM_Base_MspInit+0x74>)
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6e:	f003 0310 	and.w	r3, r3, #16
 8001b72:	60bb      	str	r3, [r7, #8]
 8001b74:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001b76:	2200      	movs	r2, #0
 8001b78:	2100      	movs	r1, #0
 8001b7a:	2036      	movs	r0, #54	; 0x36
 8001b7c:	f000 ff5f 	bl	8002a3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b80:	2036      	movs	r0, #54	; 0x36
 8001b82:	f000 ff78 	bl	8002a76 <HAL_NVIC_EnableIRQ>
}
 8001b86:	bf00      	nop
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40010000 	.word	0x40010000
 8001b94:	40023800 	.word	0x40023800
 8001b98:	40001000 	.word	0x40001000

08001b9c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b08a      	sub	sp, #40	; 0x28
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	605a      	str	r2, [r3, #4]
 8001bae:	609a      	str	r2, [r3, #8]
 8001bb0:	60da      	str	r2, [r3, #12]
 8001bb2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bbc:	d12b      	bne.n	8001c16 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	613b      	str	r3, [r7, #16]
 8001bc2:	4b17      	ldr	r3, [pc, #92]	; (8001c20 <HAL_TIM_Encoder_MspInit+0x84>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	4a16      	ldr	r2, [pc, #88]	; (8001c20 <HAL_TIM_Encoder_MspInit+0x84>)
 8001bc8:	f043 0301 	orr.w	r3, r3, #1
 8001bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bce:	4b14      	ldr	r3, [pc, #80]	; (8001c20 <HAL_TIM_Encoder_MspInit+0x84>)
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	613b      	str	r3, [r7, #16]
 8001bd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	4b10      	ldr	r3, [pc, #64]	; (8001c20 <HAL_TIM_Encoder_MspInit+0x84>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	4a0f      	ldr	r2, [pc, #60]	; (8001c20 <HAL_TIM_Encoder_MspInit+0x84>)
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bea:	4b0d      	ldr	r3, [pc, #52]	; (8001c20 <HAL_TIM_Encoder_MspInit+0x84>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c02:	2300      	movs	r3, #0
 8001c04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c06:	2301      	movs	r3, #1
 8001c08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c0a:	f107 0314 	add.w	r3, r7, #20
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4804      	ldr	r0, [pc, #16]	; (8001c24 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c12:	f000 ffdd 	bl	8002bd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001c16:	bf00      	nop
 8001c18:	3728      	adds	r7, #40	; 0x28
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40023800 	.word	0x40023800
 8001c24:	40020000 	.word	0x40020000

08001c28 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	f107 030c 	add.w	r3, r7, #12
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a12      	ldr	r2, [pc, #72]	; (8001c90 <HAL_TIM_MspPostInit+0x68>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d11e      	bne.n	8001c88 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60bb      	str	r3, [r7, #8]
 8001c4e:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <HAL_TIM_MspPostInit+0x6c>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c52:	4a10      	ldr	r2, [pc, #64]	; (8001c94 <HAL_TIM_MspPostInit+0x6c>)
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	6313      	str	r3, [r2, #48]	; 0x30
 8001c5a:	4b0e      	ldr	r3, [pc, #56]	; (8001c94 <HAL_TIM_MspPostInit+0x6c>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	60bb      	str	r3, [r7, #8]
 8001c64:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = MOT_ENA_Pin;
 8001c66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c6a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c74:	2300      	movs	r3, #0
 8001c76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MOT_ENA_GPIO_Port, &GPIO_InitStruct);
 8001c7c:	f107 030c 	add.w	r3, r7, #12
 8001c80:	4619      	mov	r1, r3
 8001c82:	4805      	ldr	r0, [pc, #20]	; (8001c98 <HAL_TIM_MspPostInit+0x70>)
 8001c84:	f000 ffa4 	bl	8002bd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c88:	bf00      	nop
 8001c8a:	3720      	adds	r7, #32
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40010000 	.word	0x40010000
 8001c94:	40023800 	.word	0x40023800
 8001c98:	40020000 	.word	0x40020000

08001c9c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ca0:	4b11      	ldr	r3, [pc, #68]	; (8001ce8 <MX_USART2_UART_Init+0x4c>)
 8001ca2:	4a12      	ldr	r2, [pc, #72]	; (8001cec <MX_USART2_UART_Init+0x50>)
 8001ca4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ca6:	4b10      	ldr	r3, [pc, #64]	; (8001ce8 <MX_USART2_UART_Init+0x4c>)
 8001ca8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cae:	4b0e      	ldr	r3, [pc, #56]	; (8001ce8 <MX_USART2_UART_Init+0x4c>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <MX_USART2_UART_Init+0x4c>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cba:	4b0b      	ldr	r3, [pc, #44]	; (8001ce8 <MX_USART2_UART_Init+0x4c>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cc0:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <MX_USART2_UART_Init+0x4c>)
 8001cc2:	220c      	movs	r2, #12
 8001cc4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cc6:	4b08      	ldr	r3, [pc, #32]	; (8001ce8 <MX_USART2_UART_Init+0x4c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <MX_USART2_UART_Init+0x4c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cd2:	4805      	ldr	r0, [pc, #20]	; (8001ce8 <MX_USART2_UART_Init+0x4c>)
 8001cd4:	f003 f856 	bl	8004d84 <HAL_UART_Init>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cde:	f7ff fc95 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20000344 	.word	0x20000344
 8001cec:	40004400 	.word	0x40004400

08001cf0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08a      	sub	sp, #40	; 0x28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a1d      	ldr	r2, [pc, #116]	; (8001d84 <HAL_UART_MspInit+0x94>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d133      	bne.n	8001d7a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	4b1c      	ldr	r3, [pc, #112]	; (8001d88 <HAL_UART_MspInit+0x98>)
 8001d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1a:	4a1b      	ldr	r2, [pc, #108]	; (8001d88 <HAL_UART_MspInit+0x98>)
 8001d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d20:	6413      	str	r3, [r2, #64]	; 0x40
 8001d22:	4b19      	ldr	r3, [pc, #100]	; (8001d88 <HAL_UART_MspInit+0x98>)
 8001d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2a:	613b      	str	r3, [r7, #16]
 8001d2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	4b15      	ldr	r3, [pc, #84]	; (8001d88 <HAL_UART_MspInit+0x98>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	4a14      	ldr	r2, [pc, #80]	; (8001d88 <HAL_UART_MspInit+0x98>)
 8001d38:	f043 0301 	orr.w	r3, r3, #1
 8001d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3e:	4b12      	ldr	r3, [pc, #72]	; (8001d88 <HAL_UART_MspInit+0x98>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d4a:	230c      	movs	r3, #12
 8001d4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4e:	2302      	movs	r3, #2
 8001d50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d52:	2300      	movs	r3, #0
 8001d54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d56:	2303      	movs	r3, #3
 8001d58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d5a:	2307      	movs	r3, #7
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5e:	f107 0314 	add.w	r3, r7, #20
 8001d62:	4619      	mov	r1, r3
 8001d64:	4809      	ldr	r0, [pc, #36]	; (8001d8c <HAL_UART_MspInit+0x9c>)
 8001d66:	f000 ff33 	bl	8002bd0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	2026      	movs	r0, #38	; 0x26
 8001d70:	f000 fe65 	bl	8002a3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d74:	2026      	movs	r0, #38	; 0x26
 8001d76:	f000 fe7e 	bl	8002a76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001d7a:	bf00      	nop
 8001d7c:	3728      	adds	r7, #40	; 0x28
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40004400 	.word	0x40004400
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	40020000 	.word	0x40020000

08001d90 <Reset_Handler>:
 8001d90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dc8 <LoopFillZerobss+0x12>
 8001d94:	480d      	ldr	r0, [pc, #52]	; (8001dcc <LoopFillZerobss+0x16>)
 8001d96:	490e      	ldr	r1, [pc, #56]	; (8001dd0 <LoopFillZerobss+0x1a>)
 8001d98:	4a0e      	ldr	r2, [pc, #56]	; (8001dd4 <LoopFillZerobss+0x1e>)
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	e002      	b.n	8001da4 <LoopCopyDataInit>

08001d9e <CopyDataInit>:
 8001d9e:	58d4      	ldr	r4, [r2, r3]
 8001da0:	50c4      	str	r4, [r0, r3]
 8001da2:	3304      	adds	r3, #4

08001da4 <LoopCopyDataInit>:
 8001da4:	18c4      	adds	r4, r0, r3
 8001da6:	428c      	cmp	r4, r1
 8001da8:	d3f9      	bcc.n	8001d9e <CopyDataInit>
 8001daa:	4a0b      	ldr	r2, [pc, #44]	; (8001dd8 <LoopFillZerobss+0x22>)
 8001dac:	4c0b      	ldr	r4, [pc, #44]	; (8001ddc <LoopFillZerobss+0x26>)
 8001dae:	2300      	movs	r3, #0
 8001db0:	e001      	b.n	8001db6 <LoopFillZerobss>

08001db2 <FillZerobss>:
 8001db2:	6013      	str	r3, [r2, #0]
 8001db4:	3204      	adds	r2, #4

08001db6 <LoopFillZerobss>:
 8001db6:	42a2      	cmp	r2, r4
 8001db8:	d3fb      	bcc.n	8001db2 <FillZerobss>
 8001dba:	f7ff fd75 	bl	80018a8 <SystemInit>
 8001dbe:	f003 ffaf 	bl	8005d20 <__libc_init_array>
 8001dc2:	f7ff fb05 	bl	80013d0 <main>
 8001dc6:	4770      	bx	lr
 8001dc8:	20020000 	.word	0x20020000
 8001dcc:	20000000 	.word	0x20000000
 8001dd0:	200001dc 	.word	0x200001dc
 8001dd4:	08008c7c 	.word	0x08008c7c
 8001dd8:	200001dc 	.word	0x200001dc
 8001ddc:	2000039c 	.word	0x2000039c

08001de0 <CAN1_RX0_IRQHandler>:
 8001de0:	e7fe      	b.n	8001de0 <CAN1_RX0_IRQHandler>
	...

08001de4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001de8:	4b0e      	ldr	r3, [pc, #56]	; (8001e24 <HAL_Init+0x40>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a0d      	ldr	r2, [pc, #52]	; (8001e24 <HAL_Init+0x40>)
 8001dee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001df2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001df4:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <HAL_Init+0x40>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a0a      	ldr	r2, [pc, #40]	; (8001e24 <HAL_Init+0x40>)
 8001dfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dfe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e00:	4b08      	ldr	r3, [pc, #32]	; (8001e24 <HAL_Init+0x40>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a07      	ldr	r2, [pc, #28]	; (8001e24 <HAL_Init+0x40>)
 8001e06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e0c:	2003      	movs	r0, #3
 8001e0e:	f000 fe0b 	bl	8002a28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e12:	2000      	movs	r0, #0
 8001e14:	f000 f808 	bl	8001e28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e18:	f7ff fbfe 	bl	8001618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40023c00 	.word	0x40023c00

08001e28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e30:	4b12      	ldr	r3, [pc, #72]	; (8001e7c <HAL_InitTick+0x54>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4b12      	ldr	r3, [pc, #72]	; (8001e80 <HAL_InitTick+0x58>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e46:	4618      	mov	r0, r3
 8001e48:	f000 fe23 	bl	8002a92 <HAL_SYSTICK_Config>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e00e      	b.n	8001e74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2b0f      	cmp	r3, #15
 8001e5a:	d80a      	bhi.n	8001e72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	6879      	ldr	r1, [r7, #4]
 8001e60:	f04f 30ff 	mov.w	r0, #4294967295
 8001e64:	f000 fdeb 	bl	8002a3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e68:	4a06      	ldr	r2, [pc, #24]	; (8001e84 <HAL_InitTick+0x5c>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	e000      	b.n	8001e74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000000 	.word	0x20000000
 8001e80:	20000008 	.word	0x20000008
 8001e84:	20000004 	.word	0x20000004

08001e88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e8c:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <HAL_IncTick+0x20>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	461a      	mov	r2, r3
 8001e92:	4b06      	ldr	r3, [pc, #24]	; (8001eac <HAL_IncTick+0x24>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4413      	add	r3, r2
 8001e98:	4a04      	ldr	r2, [pc, #16]	; (8001eac <HAL_IncTick+0x24>)
 8001e9a:	6013      	str	r3, [r2, #0]
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	20000008 	.word	0x20000008
 8001eac:	20000388 	.word	0x20000388

08001eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8001eb4:	4b03      	ldr	r3, [pc, #12]	; (8001ec4 <HAL_GetTick+0x14>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	20000388 	.word	0x20000388

08001ec8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ed0:	f7ff ffee 	bl	8001eb0 <HAL_GetTick>
 8001ed4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ee0:	d005      	beq.n	8001eee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ee2:	4b0a      	ldr	r3, [pc, #40]	; (8001f0c <HAL_Delay+0x44>)
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4413      	add	r3, r2
 8001eec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001eee:	bf00      	nop
 8001ef0:	f7ff ffde 	bl	8001eb0 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d8f7      	bhi.n	8001ef0 <HAL_Delay+0x28>
  {
  }
}
 8001f00:	bf00      	nop
 8001f02:	bf00      	nop
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	20000008 	.word	0x20000008

08001f10 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e033      	b.n	8001f8e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d109      	bne.n	8001f42 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f7ff f980 	bl	8001234 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f46:	f003 0310 	and.w	r3, r3, #16
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d118      	bne.n	8001f80 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f56:	f023 0302 	bic.w	r3, r3, #2
 8001f5a:	f043 0202 	orr.w	r2, r3, #2
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f000 fb8a 	bl	800267c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	f023 0303 	bic.w	r3, r3, #3
 8001f76:	f043 0201 	orr.w	r2, r3, #1
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	641a      	str	r2, [r3, #64]	; 0x40
 8001f7e:	e001      	b.n	8001f84 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2200      	movs	r2, #0
 8001f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3710      	adds	r7, #16
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
	...

08001f98 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b085      	sub	sp, #20
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d101      	bne.n	8001fb2 <HAL_ADC_Start_IT+0x1a>
 8001fae:	2302      	movs	r3, #2
 8001fb0:	e0bd      	b.n	800212e <HAL_ADC_Start_IT+0x196>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f003 0301 	and.w	r3, r3, #1
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d018      	beq.n	8001ffa <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 0201 	orr.w	r2, r2, #1
 8001fd6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fd8:	4b58      	ldr	r3, [pc, #352]	; (800213c <HAL_ADC_Start_IT+0x1a4>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a58      	ldr	r2, [pc, #352]	; (8002140 <HAL_ADC_Start_IT+0x1a8>)
 8001fde:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe2:	0c9a      	lsrs	r2, r3, #18
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	4413      	add	r3, r2
 8001fea:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001fec:	e002      	b.n	8001ff4 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d1f9      	bne.n	8001fee <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	2b01      	cmp	r3, #1
 8002006:	f040 8085 	bne.w	8002114 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002012:	f023 0301 	bic.w	r3, r3, #1
 8002016:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002028:	2b00      	cmp	r3, #0
 800202a:	d007      	beq.n	800203c <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002030:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002034:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002040:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002044:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002048:	d106      	bne.n	8002058 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204e:	f023 0206 	bic.w	r2, r3, #6
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	645a      	str	r2, [r3, #68]	; 0x44
 8002056:	e002      	b.n	800205e <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002066:	4b37      	ldr	r3, [pc, #220]	; (8002144 <HAL_ADC_Start_IT+0x1ac>)
 8002068:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002072:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	6812      	ldr	r2, [r2, #0]
 800207e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002082:	f043 0320 	orr.w	r3, r3, #32
 8002086:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f003 031f 	and.w	r3, r3, #31
 8002090:	2b00      	cmp	r3, #0
 8002092:	d12a      	bne.n	80020ea <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a2b      	ldr	r2, [pc, #172]	; (8002148 <HAL_ADC_Start_IT+0x1b0>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d015      	beq.n	80020ca <HAL_ADC_Start_IT+0x132>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a2a      	ldr	r2, [pc, #168]	; (800214c <HAL_ADC_Start_IT+0x1b4>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d105      	bne.n	80020b4 <HAL_ADC_Start_IT+0x11c>
 80020a8:	4b26      	ldr	r3, [pc, #152]	; (8002144 <HAL_ADC_Start_IT+0x1ac>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f003 031f 	and.w	r3, r3, #31
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d00a      	beq.n	80020ca <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a25      	ldr	r2, [pc, #148]	; (8002150 <HAL_ADC_Start_IT+0x1b8>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d136      	bne.n	800212c <HAL_ADC_Start_IT+0x194>
 80020be:	4b21      	ldr	r3, [pc, #132]	; (8002144 <HAL_ADC_Start_IT+0x1ac>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f003 0310 	and.w	r3, r3, #16
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d130      	bne.n	800212c <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d129      	bne.n	800212c <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	689a      	ldr	r2, [r3, #8]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80020e6:	609a      	str	r2, [r3, #8]
 80020e8:	e020      	b.n	800212c <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a16      	ldr	r2, [pc, #88]	; (8002148 <HAL_ADC_Start_IT+0x1b0>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d11b      	bne.n	800212c <HAL_ADC_Start_IT+0x194>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d114      	bne.n	800212c <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	689a      	ldr	r2, [r3, #8]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002110:	609a      	str	r2, [r3, #8]
 8002112:	e00b      	b.n	800212c <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002118:	f043 0210 	orr.w	r2, r3, #16
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002124:	f043 0201 	orr.w	r2, r3, #1
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	20000000 	.word	0x20000000
 8002140:	431bde83 	.word	0x431bde83
 8002144:	40012300 	.word	0x40012300
 8002148:	40012000 	.word	0x40012000
 800214c:	40012100 	.word	0x40012100
 8002150:	40012200 	.word	0x40012200

08002154 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800215c:	2300      	movs	r3, #0
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	2300      	movs	r3, #0
 8002162:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b02      	cmp	r3, #2
 8002170:	bf0c      	ite	eq
 8002172:	2301      	moveq	r3, #1
 8002174:	2300      	movne	r3, #0
 8002176:	b2db      	uxtb	r3, r3
 8002178:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 0320 	and.w	r3, r3, #32
 8002184:	2b20      	cmp	r3, #32
 8002186:	bf0c      	ite	eq
 8002188:	2301      	moveq	r3, #1
 800218a:	2300      	movne	r3, #0
 800218c:	b2db      	uxtb	r3, r3
 800218e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d049      	beq.n	800222a <HAL_ADC_IRQHandler+0xd6>
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d046      	beq.n	800222a <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a0:	f003 0310 	and.w	r3, r3, #16
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d105      	bne.n	80021b4 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ac:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d12b      	bne.n	800221a <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d127      	bne.n	800221a <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d006      	beq.n	80021e6 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d119      	bne.n	800221a <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	685a      	ldr	r2, [r3, #4]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f022 0220 	bic.w	r2, r2, #32
 80021f4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d105      	bne.n	800221a <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002212:	f043 0201 	orr.w	r2, r3, #1
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f7ff f9da 	bl	80015d4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f06f 0212 	mvn.w	r2, #18
 8002228:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	2b04      	cmp	r3, #4
 8002236:	bf0c      	ite	eq
 8002238:	2301      	moveq	r3, #1
 800223a:	2300      	movne	r3, #0
 800223c:	b2db      	uxtb	r3, r3
 800223e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800224a:	2b80      	cmp	r3, #128	; 0x80
 800224c:	bf0c      	ite	eq
 800224e:	2301      	moveq	r3, #1
 8002250:	2300      	movne	r3, #0
 8002252:	b2db      	uxtb	r3, r3
 8002254:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d057      	beq.n	800230c <HAL_ADC_IRQHandler+0x1b8>
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d054      	beq.n	800230c <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002266:	f003 0310 	and.w	r3, r3, #16
 800226a:	2b00      	cmp	r3, #0
 800226c:	d105      	bne.n	800227a <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002272:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d139      	bne.n	80022fc <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800228e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002292:	2b00      	cmp	r3, #0
 8002294:	d006      	beq.n	80022a4 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d12b      	bne.n	80022fc <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d124      	bne.n	80022fc <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d11d      	bne.n	80022fc <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d119      	bne.n	80022fc <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	685a      	ldr	r2, [r3, #4]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022d6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022dc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d105      	bne.n	80022fc <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f4:	f043 0201 	orr.w	r2, r3, #1
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f000 fab9 	bl	8002874 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f06f 020c 	mvn.w	r2, #12
 800230a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b01      	cmp	r3, #1
 8002318:	bf0c      	ite	eq
 800231a:	2301      	moveq	r3, #1
 800231c:	2300      	movne	r3, #0
 800231e:	b2db      	uxtb	r3, r3
 8002320:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800232c:	2b40      	cmp	r3, #64	; 0x40
 800232e:	bf0c      	ite	eq
 8002330:	2301      	moveq	r3, #1
 8002332:	2300      	movne	r3, #0
 8002334:	b2db      	uxtb	r3, r3
 8002336:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d017      	beq.n	800236e <HAL_ADC_IRQHandler+0x21a>
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d014      	beq.n	800236e <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	2b01      	cmp	r3, #1
 8002350:	d10d      	bne.n	800236e <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002356:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f000 f846 	bl	80023f0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f06f 0201 	mvn.w	r2, #1
 800236c:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0320 	and.w	r3, r3, #32
 8002378:	2b20      	cmp	r3, #32
 800237a:	bf0c      	ite	eq
 800237c:	2301      	moveq	r3, #1
 800237e:	2300      	movne	r3, #0
 8002380:	b2db      	uxtb	r3, r3
 8002382:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800238e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002392:	bf0c      	ite	eq
 8002394:	2301      	moveq	r3, #1
 8002396:	2300      	movne	r3, #0
 8002398:	b2db      	uxtb	r3, r3
 800239a:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d015      	beq.n	80023ce <HAL_ADC_IRQHandler+0x27a>
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d012      	beq.n	80023ce <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ac:	f043 0202 	orr.w	r2, r3, #2
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f06f 0220 	mvn.w	r2, #32
 80023bc:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 f820 	bl	8002404 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f06f 0220 	mvn.w	r2, #32
 80023cc:	601a      	str	r2, [r3, #0]
  }
}
 80023ce:	bf00      	nop
 80023d0:	3710      	adds	r7, #16
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80023d6:	b480      	push	{r7}
 80023d8:	b083      	sub	sp, #12
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80023f8:	bf00      	nop
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002422:	2300      	movs	r3, #0
 8002424:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800242c:	2b01      	cmp	r3, #1
 800242e:	d101      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x1c>
 8002430:	2302      	movs	r3, #2
 8002432:	e113      	b.n	800265c <HAL_ADC_ConfigChannel+0x244>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2201      	movs	r2, #1
 8002438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2b09      	cmp	r3, #9
 8002442:	d925      	bls.n	8002490 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	68d9      	ldr	r1, [r3, #12]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	b29b      	uxth	r3, r3
 8002450:	461a      	mov	r2, r3
 8002452:	4613      	mov	r3, r2
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	4413      	add	r3, r2
 8002458:	3b1e      	subs	r3, #30
 800245a:	2207      	movs	r2, #7
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	43da      	mvns	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	400a      	ands	r2, r1
 8002468:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	68d9      	ldr	r1, [r3, #12]
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	b29b      	uxth	r3, r3
 800247a:	4618      	mov	r0, r3
 800247c:	4603      	mov	r3, r0
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	4403      	add	r3, r0
 8002482:	3b1e      	subs	r3, #30
 8002484:	409a      	lsls	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	430a      	orrs	r2, r1
 800248c:	60da      	str	r2, [r3, #12]
 800248e:	e022      	b.n	80024d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6919      	ldr	r1, [r3, #16]
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	b29b      	uxth	r3, r3
 800249c:	461a      	mov	r2, r3
 800249e:	4613      	mov	r3, r2
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	4413      	add	r3, r2
 80024a4:	2207      	movs	r2, #7
 80024a6:	fa02 f303 	lsl.w	r3, r2, r3
 80024aa:	43da      	mvns	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	400a      	ands	r2, r1
 80024b2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	6919      	ldr	r1, [r3, #16]
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	689a      	ldr	r2, [r3, #8]
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	b29b      	uxth	r3, r3
 80024c4:	4618      	mov	r0, r3
 80024c6:	4603      	mov	r3, r0
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	4403      	add	r3, r0
 80024cc:	409a      	lsls	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	430a      	orrs	r2, r1
 80024d4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b06      	cmp	r3, #6
 80024dc:	d824      	bhi.n	8002528 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	4613      	mov	r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	4413      	add	r3, r2
 80024ee:	3b05      	subs	r3, #5
 80024f0:	221f      	movs	r2, #31
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43da      	mvns	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	400a      	ands	r2, r1
 80024fe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	b29b      	uxth	r3, r3
 800250c:	4618      	mov	r0, r3
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685a      	ldr	r2, [r3, #4]
 8002512:	4613      	mov	r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4413      	add	r3, r2
 8002518:	3b05      	subs	r3, #5
 800251a:	fa00 f203 	lsl.w	r2, r0, r3
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	430a      	orrs	r2, r1
 8002524:	635a      	str	r2, [r3, #52]	; 0x34
 8002526:	e04c      	b.n	80025c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	2b0c      	cmp	r3, #12
 800252e:	d824      	bhi.n	800257a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685a      	ldr	r2, [r3, #4]
 800253a:	4613      	mov	r3, r2
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	4413      	add	r3, r2
 8002540:	3b23      	subs	r3, #35	; 0x23
 8002542:	221f      	movs	r2, #31
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	43da      	mvns	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	400a      	ands	r2, r1
 8002550:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	b29b      	uxth	r3, r3
 800255e:	4618      	mov	r0, r3
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685a      	ldr	r2, [r3, #4]
 8002564:	4613      	mov	r3, r2
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	4413      	add	r3, r2
 800256a:	3b23      	subs	r3, #35	; 0x23
 800256c:	fa00 f203 	lsl.w	r2, r0, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	430a      	orrs	r2, r1
 8002576:	631a      	str	r2, [r3, #48]	; 0x30
 8002578:	e023      	b.n	80025c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685a      	ldr	r2, [r3, #4]
 8002584:	4613      	mov	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	3b41      	subs	r3, #65	; 0x41
 800258c:	221f      	movs	r2, #31
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	43da      	mvns	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	400a      	ands	r2, r1
 800259a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	4618      	mov	r0, r3
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685a      	ldr	r2, [r3, #4]
 80025ae:	4613      	mov	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	3b41      	subs	r3, #65	; 0x41
 80025b6:	fa00 f203 	lsl.w	r2, r0, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025c2:	4b29      	ldr	r3, [pc, #164]	; (8002668 <HAL_ADC_ConfigChannel+0x250>)
 80025c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a28      	ldr	r2, [pc, #160]	; (800266c <HAL_ADC_ConfigChannel+0x254>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d10f      	bne.n	80025f0 <HAL_ADC_ConfigChannel+0x1d8>
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2b12      	cmp	r3, #18
 80025d6:	d10b      	bne.n	80025f0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a1d      	ldr	r2, [pc, #116]	; (800266c <HAL_ADC_ConfigChannel+0x254>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d12b      	bne.n	8002652 <HAL_ADC_ConfigChannel+0x23a>
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a1c      	ldr	r2, [pc, #112]	; (8002670 <HAL_ADC_ConfigChannel+0x258>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d003      	beq.n	800260c <HAL_ADC_ConfigChannel+0x1f4>
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2b11      	cmp	r3, #17
 800260a:	d122      	bne.n	8002652 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a11      	ldr	r2, [pc, #68]	; (8002670 <HAL_ADC_ConfigChannel+0x258>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d111      	bne.n	8002652 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800262e:	4b11      	ldr	r3, [pc, #68]	; (8002674 <HAL_ADC_ConfigChannel+0x25c>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a11      	ldr	r2, [pc, #68]	; (8002678 <HAL_ADC_ConfigChannel+0x260>)
 8002634:	fba2 2303 	umull	r2, r3, r2, r3
 8002638:	0c9a      	lsrs	r2, r3, #18
 800263a:	4613      	mov	r3, r2
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	4413      	add	r3, r2
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002644:	e002      	b.n	800264c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	3b01      	subs	r3, #1
 800264a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1f9      	bne.n	8002646 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800265a:	2300      	movs	r3, #0
}
 800265c:	4618      	mov	r0, r3
 800265e:	3714      	adds	r7, #20
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	40012300 	.word	0x40012300
 800266c:	40012000 	.word	0x40012000
 8002670:	10000012 	.word	0x10000012
 8002674:	20000000 	.word	0x20000000
 8002678:	431bde83 	.word	0x431bde83

0800267c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002684:	4b79      	ldr	r3, [pc, #484]	; (800286c <ADC_Init+0x1f0>)
 8002686:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	685a      	ldr	r2, [r3, #4]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	431a      	orrs	r2, r3
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6859      	ldr	r1, [r3, #4]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	021a      	lsls	r2, r3, #8
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	430a      	orrs	r2, r1
 80026c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	685a      	ldr	r2, [r3, #4]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80026d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6859      	ldr	r1, [r3, #4]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689a      	ldr	r2, [r3, #8]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	430a      	orrs	r2, r1
 80026e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689a      	ldr	r2, [r3, #8]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6899      	ldr	r1, [r3, #8]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	68da      	ldr	r2, [r3, #12]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	430a      	orrs	r2, r1
 8002708:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800270e:	4a58      	ldr	r2, [pc, #352]	; (8002870 <ADC_Init+0x1f4>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d022      	beq.n	800275a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	689a      	ldr	r2, [r3, #8]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002722:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6899      	ldr	r1, [r3, #8]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	430a      	orrs	r2, r1
 8002734:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002744:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6899      	ldr	r1, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	430a      	orrs	r2, r1
 8002756:	609a      	str	r2, [r3, #8]
 8002758:	e00f      	b.n	800277a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002768:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	689a      	ldr	r2, [r3, #8]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002778:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	689a      	ldr	r2, [r3, #8]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f022 0202 	bic.w	r2, r2, #2
 8002788:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6899      	ldr	r1, [r3, #8]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	7e1b      	ldrb	r3, [r3, #24]
 8002794:	005a      	lsls	r2, r3, #1
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	430a      	orrs	r2, r1
 800279c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d01b      	beq.n	80027e0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80027c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6859      	ldr	r1, [r3, #4]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d2:	3b01      	subs	r3, #1
 80027d4:	035a      	lsls	r2, r3, #13
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	430a      	orrs	r2, r1
 80027dc:	605a      	str	r2, [r3, #4]
 80027de:	e007      	b.n	80027f0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80027fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	3b01      	subs	r3, #1
 800280c:	051a      	lsls	r2, r3, #20
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002824:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	6899      	ldr	r1, [r3, #8]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002832:	025a      	lsls	r2, r3, #9
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	430a      	orrs	r2, r1
 800283a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689a      	ldr	r2, [r3, #8]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800284a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6899      	ldr	r1, [r3, #8]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	695b      	ldr	r3, [r3, #20]
 8002856:	029a      	lsls	r2, r3, #10
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	609a      	str	r2, [r3, #8]
}
 8002860:	bf00      	nop
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr
 800286c:	40012300 	.word	0x40012300
 8002870:	0f000001 	.word	0x0f000001

08002874 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f003 0307 	and.w	r3, r3, #7
 8002896:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002898:	4b0c      	ldr	r3, [pc, #48]	; (80028cc <__NVIC_SetPriorityGrouping+0x44>)
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800289e:	68ba      	ldr	r2, [r7, #8]
 80028a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028a4:	4013      	ands	r3, r2
 80028a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028ba:	4a04      	ldr	r2, [pc, #16]	; (80028cc <__NVIC_SetPriorityGrouping+0x44>)
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	60d3      	str	r3, [r2, #12]
}
 80028c0:	bf00      	nop
 80028c2:	3714      	adds	r7, #20
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr
 80028cc:	e000ed00 	.word	0xe000ed00

080028d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028d4:	4b04      	ldr	r3, [pc, #16]	; (80028e8 <__NVIC_GetPriorityGrouping+0x18>)
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	0a1b      	lsrs	r3, r3, #8
 80028da:	f003 0307 	and.w	r3, r3, #7
}
 80028de:	4618      	mov	r0, r3
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr
 80028e8:	e000ed00 	.word	0xe000ed00

080028ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	4603      	mov	r3, r0
 80028f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	db0b      	blt.n	8002916 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028fe:	79fb      	ldrb	r3, [r7, #7]
 8002900:	f003 021f 	and.w	r2, r3, #31
 8002904:	4907      	ldr	r1, [pc, #28]	; (8002924 <__NVIC_EnableIRQ+0x38>)
 8002906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290a:	095b      	lsrs	r3, r3, #5
 800290c:	2001      	movs	r0, #1
 800290e:	fa00 f202 	lsl.w	r2, r0, r2
 8002912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002916:	bf00      	nop
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	e000e100 	.word	0xe000e100

08002928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	4603      	mov	r3, r0
 8002930:	6039      	str	r1, [r7, #0]
 8002932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002938:	2b00      	cmp	r3, #0
 800293a:	db0a      	blt.n	8002952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	b2da      	uxtb	r2, r3
 8002940:	490c      	ldr	r1, [pc, #48]	; (8002974 <__NVIC_SetPriority+0x4c>)
 8002942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002946:	0112      	lsls	r2, r2, #4
 8002948:	b2d2      	uxtb	r2, r2
 800294a:	440b      	add	r3, r1
 800294c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002950:	e00a      	b.n	8002968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	b2da      	uxtb	r2, r3
 8002956:	4908      	ldr	r1, [pc, #32]	; (8002978 <__NVIC_SetPriority+0x50>)
 8002958:	79fb      	ldrb	r3, [r7, #7]
 800295a:	f003 030f 	and.w	r3, r3, #15
 800295e:	3b04      	subs	r3, #4
 8002960:	0112      	lsls	r2, r2, #4
 8002962:	b2d2      	uxtb	r2, r2
 8002964:	440b      	add	r3, r1
 8002966:	761a      	strb	r2, [r3, #24]
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	e000e100 	.word	0xe000e100
 8002978:	e000ed00 	.word	0xe000ed00

0800297c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800297c:	b480      	push	{r7}
 800297e:	b089      	sub	sp, #36	; 0x24
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f003 0307 	and.w	r3, r3, #7
 800298e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	f1c3 0307 	rsb	r3, r3, #7
 8002996:	2b04      	cmp	r3, #4
 8002998:	bf28      	it	cs
 800299a:	2304      	movcs	r3, #4
 800299c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	3304      	adds	r3, #4
 80029a2:	2b06      	cmp	r3, #6
 80029a4:	d902      	bls.n	80029ac <NVIC_EncodePriority+0x30>
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	3b03      	subs	r3, #3
 80029aa:	e000      	b.n	80029ae <NVIC_EncodePriority+0x32>
 80029ac:	2300      	movs	r3, #0
 80029ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b0:	f04f 32ff 	mov.w	r2, #4294967295
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ba:	43da      	mvns	r2, r3
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	401a      	ands	r2, r3
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029c4:	f04f 31ff 	mov.w	r1, #4294967295
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	fa01 f303 	lsl.w	r3, r1, r3
 80029ce:	43d9      	mvns	r1, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d4:	4313      	orrs	r3, r2
         );
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3724      	adds	r7, #36	; 0x24
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
	...

080029e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	3b01      	subs	r3, #1
 80029f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029f4:	d301      	bcc.n	80029fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029f6:	2301      	movs	r3, #1
 80029f8:	e00f      	b.n	8002a1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029fa:	4a0a      	ldr	r2, [pc, #40]	; (8002a24 <SysTick_Config+0x40>)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	3b01      	subs	r3, #1
 8002a00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a02:	210f      	movs	r1, #15
 8002a04:	f04f 30ff 	mov.w	r0, #4294967295
 8002a08:	f7ff ff8e 	bl	8002928 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a0c:	4b05      	ldr	r3, [pc, #20]	; (8002a24 <SysTick_Config+0x40>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a12:	4b04      	ldr	r3, [pc, #16]	; (8002a24 <SysTick_Config+0x40>)
 8002a14:	2207      	movs	r2, #7
 8002a16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a18:	2300      	movs	r3, #0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	e000e010 	.word	0xe000e010

08002a28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f7ff ff29 	bl	8002888 <__NVIC_SetPriorityGrouping>
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b086      	sub	sp, #24
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	4603      	mov	r3, r0
 8002a46:	60b9      	str	r1, [r7, #8]
 8002a48:	607a      	str	r2, [r7, #4]
 8002a4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a50:	f7ff ff3e 	bl	80028d0 <__NVIC_GetPriorityGrouping>
 8002a54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	68b9      	ldr	r1, [r7, #8]
 8002a5a:	6978      	ldr	r0, [r7, #20]
 8002a5c:	f7ff ff8e 	bl	800297c <NVIC_EncodePriority>
 8002a60:	4602      	mov	r2, r0
 8002a62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a66:	4611      	mov	r1, r2
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff ff5d 	bl	8002928 <__NVIC_SetPriority>
}
 8002a6e:	bf00      	nop
 8002a70:	3718      	adds	r7, #24
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}

08002a76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	b082      	sub	sp, #8
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ff31 	bl	80028ec <__NVIC_EnableIRQ>
}
 8002a8a:	bf00      	nop
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b082      	sub	sp, #8
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7ff ffa2 	bl	80029e4 <SysTick_Config>
 8002aa0:	4603      	mov	r3, r0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b084      	sub	sp, #16
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ab8:	f7ff f9fa 	bl	8001eb0 <HAL_GetTick>
 8002abc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d008      	beq.n	8002adc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2280      	movs	r2, #128	; 0x80
 8002ace:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e052      	b.n	8002b82 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f022 0216 	bic.w	r2, r2, #22
 8002aea:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	695a      	ldr	r2, [r3, #20]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002afa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d103      	bne.n	8002b0c <HAL_DMA_Abort+0x62>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d007      	beq.n	8002b1c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f022 0208 	bic.w	r2, r2, #8
 8002b1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f022 0201 	bic.w	r2, r2, #1
 8002b2a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b2c:	e013      	b.n	8002b56 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b2e:	f7ff f9bf 	bl	8001eb0 <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b05      	cmp	r3, #5
 8002b3a:	d90c      	bls.n	8002b56 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2220      	movs	r2, #32
 8002b40:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2203      	movs	r2, #3
 8002b46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e015      	b.n	8002b82 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0301 	and.w	r3, r3, #1
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1e4      	bne.n	8002b2e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b68:	223f      	movs	r2, #63	; 0x3f
 8002b6a:	409a      	lsls	r2, r3
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3710      	adds	r7, #16
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d004      	beq.n	8002ba8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2280      	movs	r2, #128	; 0x80
 8002ba2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e00c      	b.n	8002bc2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2205      	movs	r2, #5
 8002bac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f022 0201 	bic.w	r2, r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
	...

08002bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b089      	sub	sp, #36	; 0x24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bde:	2300      	movs	r3, #0
 8002be0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002be2:	2300      	movs	r3, #0
 8002be4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002be6:	2300      	movs	r3, #0
 8002be8:	61fb      	str	r3, [r7, #28]
 8002bea:	e165      	b.n	8002eb8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bec:	2201      	movs	r2, #1
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c00:	693a      	ldr	r2, [r7, #16]
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	f040 8154 	bne.w	8002eb2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f003 0303 	and.w	r3, r3, #3
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d005      	beq.n	8002c22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d130      	bne.n	8002c84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	2203      	movs	r2, #3
 8002c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c32:	43db      	mvns	r3, r3
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	4013      	ands	r3, r2
 8002c38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	68da      	ldr	r2, [r3, #12]
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c58:	2201      	movs	r2, #1
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	43db      	mvns	r3, r3
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	4013      	ands	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	091b      	lsrs	r3, r3, #4
 8002c6e:	f003 0201 	and.w	r2, r3, #1
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f003 0303 	and.w	r3, r3, #3
 8002c8c:	2b03      	cmp	r3, #3
 8002c8e:	d017      	beq.n	8002cc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	2203      	movs	r2, #3
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f003 0303 	and.w	r3, r3, #3
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d123      	bne.n	8002d14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	08da      	lsrs	r2, r3, #3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3208      	adds	r2, #8
 8002cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	f003 0307 	and.w	r3, r3, #7
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	220f      	movs	r2, #15
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	4013      	ands	r3, r2
 8002cee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	691a      	ldr	r2, [r3, #16]
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	f003 0307 	and.w	r3, r3, #7
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	08da      	lsrs	r2, r3, #3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	3208      	adds	r2, #8
 8002d0e:	69b9      	ldr	r1, [r7, #24]
 8002d10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	2203      	movs	r2, #3
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	43db      	mvns	r3, r3
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f003 0203 	and.w	r2, r3, #3
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f000 80ae 	beq.w	8002eb2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]
 8002d5a:	4b5d      	ldr	r3, [pc, #372]	; (8002ed0 <HAL_GPIO_Init+0x300>)
 8002d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d5e:	4a5c      	ldr	r2, [pc, #368]	; (8002ed0 <HAL_GPIO_Init+0x300>)
 8002d60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d64:	6453      	str	r3, [r2, #68]	; 0x44
 8002d66:	4b5a      	ldr	r3, [pc, #360]	; (8002ed0 <HAL_GPIO_Init+0x300>)
 8002d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d6e:	60fb      	str	r3, [r7, #12]
 8002d70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d72:	4a58      	ldr	r2, [pc, #352]	; (8002ed4 <HAL_GPIO_Init+0x304>)
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	089b      	lsrs	r3, r3, #2
 8002d78:	3302      	adds	r3, #2
 8002d7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	f003 0303 	and.w	r3, r3, #3
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	220f      	movs	r2, #15
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	43db      	mvns	r3, r3
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	4013      	ands	r3, r2
 8002d94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a4f      	ldr	r2, [pc, #316]	; (8002ed8 <HAL_GPIO_Init+0x308>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d025      	beq.n	8002dea <HAL_GPIO_Init+0x21a>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a4e      	ldr	r2, [pc, #312]	; (8002edc <HAL_GPIO_Init+0x30c>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d01f      	beq.n	8002de6 <HAL_GPIO_Init+0x216>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a4d      	ldr	r2, [pc, #308]	; (8002ee0 <HAL_GPIO_Init+0x310>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d019      	beq.n	8002de2 <HAL_GPIO_Init+0x212>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a4c      	ldr	r2, [pc, #304]	; (8002ee4 <HAL_GPIO_Init+0x314>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d013      	beq.n	8002dde <HAL_GPIO_Init+0x20e>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a4b      	ldr	r2, [pc, #300]	; (8002ee8 <HAL_GPIO_Init+0x318>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d00d      	beq.n	8002dda <HAL_GPIO_Init+0x20a>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a4a      	ldr	r2, [pc, #296]	; (8002eec <HAL_GPIO_Init+0x31c>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d007      	beq.n	8002dd6 <HAL_GPIO_Init+0x206>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a49      	ldr	r2, [pc, #292]	; (8002ef0 <HAL_GPIO_Init+0x320>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d101      	bne.n	8002dd2 <HAL_GPIO_Init+0x202>
 8002dce:	2306      	movs	r3, #6
 8002dd0:	e00c      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002dd2:	2307      	movs	r3, #7
 8002dd4:	e00a      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002dd6:	2305      	movs	r3, #5
 8002dd8:	e008      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002dda:	2304      	movs	r3, #4
 8002ddc:	e006      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002dde:	2303      	movs	r3, #3
 8002de0:	e004      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002de2:	2302      	movs	r3, #2
 8002de4:	e002      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002de6:	2301      	movs	r3, #1
 8002de8:	e000      	b.n	8002dec <HAL_GPIO_Init+0x21c>
 8002dea:	2300      	movs	r3, #0
 8002dec:	69fa      	ldr	r2, [r7, #28]
 8002dee:	f002 0203 	and.w	r2, r2, #3
 8002df2:	0092      	lsls	r2, r2, #2
 8002df4:	4093      	lsls	r3, r2
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002dfc:	4935      	ldr	r1, [pc, #212]	; (8002ed4 <HAL_GPIO_Init+0x304>)
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	089b      	lsrs	r3, r3, #2
 8002e02:	3302      	adds	r3, #2
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e0a:	4b3a      	ldr	r3, [pc, #232]	; (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	43db      	mvns	r3, r3
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	4013      	ands	r3, r2
 8002e18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e2e:	4a31      	ldr	r2, [pc, #196]	; (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002e34:	4b2f      	ldr	r3, [pc, #188]	; (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	69ba      	ldr	r2, [r7, #24]
 8002e40:	4013      	ands	r3, r2
 8002e42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d003      	beq.n	8002e58 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e58:	4a26      	ldr	r2, [pc, #152]	; (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e5e:	4b25      	ldr	r3, [pc, #148]	; (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	43db      	mvns	r3, r3
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e82:	4a1c      	ldr	r2, [pc, #112]	; (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e88:	4b1a      	ldr	r3, [pc, #104]	; (8002ef4 <HAL_GPIO_Init+0x324>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	43db      	mvns	r3, r3
 8002e92:	69ba      	ldr	r2, [r7, #24]
 8002e94:	4013      	ands	r3, r2
 8002e96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d003      	beq.n	8002eac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002eac:	4a11      	ldr	r2, [pc, #68]	; (8002ef4 <HAL_GPIO_Init+0x324>)
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	61fb      	str	r3, [r7, #28]
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	2b0f      	cmp	r3, #15
 8002ebc:	f67f ae96 	bls.w	8002bec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ec0:	bf00      	nop
 8002ec2:	bf00      	nop
 8002ec4:	3724      	adds	r7, #36	; 0x24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	40023800 	.word	0x40023800
 8002ed4:	40013800 	.word	0x40013800
 8002ed8:	40020000 	.word	0x40020000
 8002edc:	40020400 	.word	0x40020400
 8002ee0:	40020800 	.word	0x40020800
 8002ee4:	40020c00 	.word	0x40020c00
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	40021400 	.word	0x40021400
 8002ef0:	40021800 	.word	0x40021800
 8002ef4:	40013c00 	.word	0x40013c00

08002ef8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	460b      	mov	r3, r1
 8002f02:	807b      	strh	r3, [r7, #2]
 8002f04:	4613      	mov	r3, r2
 8002f06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f08:	787b      	ldrb	r3, [r7, #1]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d003      	beq.n	8002f16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f0e:	887a      	ldrh	r2, [r7, #2]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f14:	e003      	b.n	8002f1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f16:	887b      	ldrh	r3, [r7, #2]
 8002f18:	041a      	lsls	r2, r3, #16
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	619a      	str	r2, [r3, #24]
}
 8002f1e:	bf00      	nop
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
	...

08002f2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d101      	bne.n	8002f40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e0cc      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f40:	4b68      	ldr	r3, [pc, #416]	; (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 030f 	and.w	r3, r3, #15
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d90c      	bls.n	8002f68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f4e:	4b65      	ldr	r3, [pc, #404]	; (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	b2d2      	uxtb	r2, r2
 8002f54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f56:	4b63      	ldr	r3, [pc, #396]	; (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d001      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e0b8      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d020      	beq.n	8002fb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0304 	and.w	r3, r3, #4
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d005      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f80:	4b59      	ldr	r3, [pc, #356]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	4a58      	ldr	r2, [pc, #352]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0308 	and.w	r3, r3, #8
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d005      	beq.n	8002fa4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f98:	4b53      	ldr	r3, [pc, #332]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	4a52      	ldr	r2, [pc, #328]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002fa2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fa4:	4b50      	ldr	r3, [pc, #320]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	494d      	ldr	r1, [pc, #308]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d044      	beq.n	800304c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d107      	bne.n	8002fda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fca:	4b47      	ldr	r3, [pc, #284]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d119      	bne.n	800300a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e07f      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d003      	beq.n	8002fea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fe6:	2b03      	cmp	r3, #3
 8002fe8:	d107      	bne.n	8002ffa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fea:	4b3f      	ldr	r3, [pc, #252]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d109      	bne.n	800300a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e06f      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ffa:	4b3b      	ldr	r3, [pc, #236]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e067      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800300a:	4b37      	ldr	r3, [pc, #220]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f023 0203 	bic.w	r2, r3, #3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	4934      	ldr	r1, [pc, #208]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003018:	4313      	orrs	r3, r2
 800301a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800301c:	f7fe ff48 	bl	8001eb0 <HAL_GetTick>
 8003020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003022:	e00a      	b.n	800303a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003024:	f7fe ff44 	bl	8001eb0 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003032:	4293      	cmp	r3, r2
 8003034:	d901      	bls.n	800303a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e04f      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303a:	4b2b      	ldr	r3, [pc, #172]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 020c 	and.w	r2, r3, #12
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	429a      	cmp	r2, r3
 800304a:	d1eb      	bne.n	8003024 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800304c:	4b25      	ldr	r3, [pc, #148]	; (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 030f 	and.w	r3, r3, #15
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d20c      	bcs.n	8003074 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305a:	4b22      	ldr	r3, [pc, #136]	; (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	b2d2      	uxtb	r2, r2
 8003060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003062:	4b20      	ldr	r3, [pc, #128]	; (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 030f 	and.w	r3, r3, #15
 800306a:	683a      	ldr	r2, [r7, #0]
 800306c:	429a      	cmp	r2, r3
 800306e:	d001      	beq.n	8003074 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e032      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003080:	4b19      	ldr	r3, [pc, #100]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	4916      	ldr	r1, [pc, #88]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 800308e:	4313      	orrs	r3, r2
 8003090:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0308 	and.w	r3, r3, #8
 800309a:	2b00      	cmp	r3, #0
 800309c:	d009      	beq.n	80030b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800309e:	4b12      	ldr	r3, [pc, #72]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	490e      	ldr	r1, [pc, #56]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030b2:	f000 f855 	bl	8003160 <HAL_RCC_GetSysClockFreq>
 80030b6:	4602      	mov	r2, r0
 80030b8:	4b0b      	ldr	r3, [pc, #44]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	091b      	lsrs	r3, r3, #4
 80030be:	f003 030f 	and.w	r3, r3, #15
 80030c2:	490a      	ldr	r1, [pc, #40]	; (80030ec <HAL_RCC_ClockConfig+0x1c0>)
 80030c4:	5ccb      	ldrb	r3, [r1, r3]
 80030c6:	fa22 f303 	lsr.w	r3, r2, r3
 80030ca:	4a09      	ldr	r2, [pc, #36]	; (80030f0 <HAL_RCC_ClockConfig+0x1c4>)
 80030cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80030ce:	4b09      	ldr	r3, [pc, #36]	; (80030f4 <HAL_RCC_ClockConfig+0x1c8>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fe fea8 	bl	8001e28 <HAL_InitTick>

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40023c00 	.word	0x40023c00
 80030e8:	40023800 	.word	0x40023800
 80030ec:	08008874 	.word	0x08008874
 80030f0:	20000000 	.word	0x20000000
 80030f4:	20000004 	.word	0x20000004

080030f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030fc:	4b03      	ldr	r3, [pc, #12]	; (800310c <HAL_RCC_GetHCLKFreq+0x14>)
 80030fe:	681b      	ldr	r3, [r3, #0]
}
 8003100:	4618      	mov	r0, r3
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	20000000 	.word	0x20000000

08003110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003114:	f7ff fff0 	bl	80030f8 <HAL_RCC_GetHCLKFreq>
 8003118:	4602      	mov	r2, r0
 800311a:	4b05      	ldr	r3, [pc, #20]	; (8003130 <HAL_RCC_GetPCLK1Freq+0x20>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	0a9b      	lsrs	r3, r3, #10
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	4903      	ldr	r1, [pc, #12]	; (8003134 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003126:	5ccb      	ldrb	r3, [r1, r3]
 8003128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800312c:	4618      	mov	r0, r3
 800312e:	bd80      	pop	{r7, pc}
 8003130:	40023800 	.word	0x40023800
 8003134:	08008884 	.word	0x08008884

08003138 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800313c:	f7ff ffdc 	bl	80030f8 <HAL_RCC_GetHCLKFreq>
 8003140:	4602      	mov	r2, r0
 8003142:	4b05      	ldr	r3, [pc, #20]	; (8003158 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	0b5b      	lsrs	r3, r3, #13
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	4903      	ldr	r1, [pc, #12]	; (800315c <HAL_RCC_GetPCLK2Freq+0x24>)
 800314e:	5ccb      	ldrb	r3, [r1, r3]
 8003150:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003154:	4618      	mov	r0, r3
 8003156:	bd80      	pop	{r7, pc}
 8003158:	40023800 	.word	0x40023800
 800315c:	08008884 	.word	0x08008884

08003160 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003160:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003164:	b088      	sub	sp, #32
 8003166:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003168:	2300      	movs	r3, #0
 800316a:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 800316c:	2300      	movs	r3, #0
 800316e:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8003170:	2300      	movs	r3, #0
 8003172:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8003174:	2300      	movs	r3, #0
 8003176:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8003178:	2300      	movs	r3, #0
 800317a:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800317c:	4bce      	ldr	r3, [pc, #824]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x358>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f003 030c 	and.w	r3, r3, #12
 8003184:	2b0c      	cmp	r3, #12
 8003186:	f200 818d 	bhi.w	80034a4 <HAL_RCC_GetSysClockFreq+0x344>
 800318a:	a201      	add	r2, pc, #4	; (adr r2, 8003190 <HAL_RCC_GetSysClockFreq+0x30>)
 800318c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003190:	080031c5 	.word	0x080031c5
 8003194:	080034a5 	.word	0x080034a5
 8003198:	080034a5 	.word	0x080034a5
 800319c:	080034a5 	.word	0x080034a5
 80031a0:	080031cb 	.word	0x080031cb
 80031a4:	080034a5 	.word	0x080034a5
 80031a8:	080034a5 	.word	0x080034a5
 80031ac:	080034a5 	.word	0x080034a5
 80031b0:	080031d1 	.word	0x080031d1
 80031b4:	080034a5 	.word	0x080034a5
 80031b8:	080034a5 	.word	0x080034a5
 80031bc:	080034a5 	.word	0x080034a5
 80031c0:	08003345 	.word	0x08003345
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031c4:	4bbd      	ldr	r3, [pc, #756]	; (80034bc <HAL_RCC_GetSysClockFreq+0x35c>)
 80031c6:	61bb      	str	r3, [r7, #24]
       break;
 80031c8:	e16f      	b.n	80034aa <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031ca:	4bbd      	ldr	r3, [pc, #756]	; (80034c0 <HAL_RCC_GetSysClockFreq+0x360>)
 80031cc:	61bb      	str	r3, [r7, #24]
      break;
 80031ce:	e16c      	b.n	80034aa <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031d0:	4bb9      	ldr	r3, [pc, #740]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x358>)
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031d8:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031da:	4bb7      	ldr	r3, [pc, #732]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x358>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d053      	beq.n	800328e <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031e6:	4bb4      	ldr	r3, [pc, #720]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x358>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	099b      	lsrs	r3, r3, #6
 80031ec:	461a      	mov	r2, r3
 80031ee:	f04f 0300 	mov.w	r3, #0
 80031f2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80031f6:	f04f 0100 	mov.w	r1, #0
 80031fa:	ea02 0400 	and.w	r4, r2, r0
 80031fe:	603c      	str	r4, [r7, #0]
 8003200:	400b      	ands	r3, r1
 8003202:	607b      	str	r3, [r7, #4]
 8003204:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003208:	4620      	mov	r0, r4
 800320a:	4629      	mov	r1, r5
 800320c:	f04f 0200 	mov.w	r2, #0
 8003210:	f04f 0300 	mov.w	r3, #0
 8003214:	014b      	lsls	r3, r1, #5
 8003216:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800321a:	0142      	lsls	r2, r0, #5
 800321c:	4610      	mov	r0, r2
 800321e:	4619      	mov	r1, r3
 8003220:	4623      	mov	r3, r4
 8003222:	1ac0      	subs	r0, r0, r3
 8003224:	462b      	mov	r3, r5
 8003226:	eb61 0103 	sbc.w	r1, r1, r3
 800322a:	f04f 0200 	mov.w	r2, #0
 800322e:	f04f 0300 	mov.w	r3, #0
 8003232:	018b      	lsls	r3, r1, #6
 8003234:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003238:	0182      	lsls	r2, r0, #6
 800323a:	1a12      	subs	r2, r2, r0
 800323c:	eb63 0301 	sbc.w	r3, r3, r1
 8003240:	f04f 0000 	mov.w	r0, #0
 8003244:	f04f 0100 	mov.w	r1, #0
 8003248:	00d9      	lsls	r1, r3, #3
 800324a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800324e:	00d0      	lsls	r0, r2, #3
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	4621      	mov	r1, r4
 8003256:	1852      	adds	r2, r2, r1
 8003258:	4629      	mov	r1, r5
 800325a:	eb43 0101 	adc.w	r1, r3, r1
 800325e:	460b      	mov	r3, r1
 8003260:	f04f 0000 	mov.w	r0, #0
 8003264:	f04f 0100 	mov.w	r1, #0
 8003268:	0259      	lsls	r1, r3, #9
 800326a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800326e:	0250      	lsls	r0, r2, #9
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	4610      	mov	r0, r2
 8003276:	4619      	mov	r1, r3
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	461a      	mov	r2, r3
 800327c:	f04f 0300 	mov.w	r3, #0
 8003280:	f7fd fcb2 	bl	8000be8 <__aeabi_uldivmod>
 8003284:	4602      	mov	r2, r0
 8003286:	460b      	mov	r3, r1
 8003288:	4613      	mov	r3, r2
 800328a:	61fb      	str	r3, [r7, #28]
 800328c:	e04c      	b.n	8003328 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800328e:	4b8a      	ldr	r3, [pc, #552]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x358>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	099b      	lsrs	r3, r3, #6
 8003294:	461a      	mov	r2, r3
 8003296:	f04f 0300 	mov.w	r3, #0
 800329a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800329e:	f04f 0100 	mov.w	r1, #0
 80032a2:	ea02 0a00 	and.w	sl, r2, r0
 80032a6:	ea03 0b01 	and.w	fp, r3, r1
 80032aa:	4650      	mov	r0, sl
 80032ac:	4659      	mov	r1, fp
 80032ae:	f04f 0200 	mov.w	r2, #0
 80032b2:	f04f 0300 	mov.w	r3, #0
 80032b6:	014b      	lsls	r3, r1, #5
 80032b8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80032bc:	0142      	lsls	r2, r0, #5
 80032be:	4610      	mov	r0, r2
 80032c0:	4619      	mov	r1, r3
 80032c2:	ebb0 000a 	subs.w	r0, r0, sl
 80032c6:	eb61 010b 	sbc.w	r1, r1, fp
 80032ca:	f04f 0200 	mov.w	r2, #0
 80032ce:	f04f 0300 	mov.w	r3, #0
 80032d2:	018b      	lsls	r3, r1, #6
 80032d4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80032d8:	0182      	lsls	r2, r0, #6
 80032da:	1a12      	subs	r2, r2, r0
 80032dc:	eb63 0301 	sbc.w	r3, r3, r1
 80032e0:	f04f 0000 	mov.w	r0, #0
 80032e4:	f04f 0100 	mov.w	r1, #0
 80032e8:	00d9      	lsls	r1, r3, #3
 80032ea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80032ee:	00d0      	lsls	r0, r2, #3
 80032f0:	4602      	mov	r2, r0
 80032f2:	460b      	mov	r3, r1
 80032f4:	eb12 020a 	adds.w	r2, r2, sl
 80032f8:	eb43 030b 	adc.w	r3, r3, fp
 80032fc:	f04f 0000 	mov.w	r0, #0
 8003300:	f04f 0100 	mov.w	r1, #0
 8003304:	0299      	lsls	r1, r3, #10
 8003306:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800330a:	0290      	lsls	r0, r2, #10
 800330c:	4602      	mov	r2, r0
 800330e:	460b      	mov	r3, r1
 8003310:	4610      	mov	r0, r2
 8003312:	4619      	mov	r1, r3
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	461a      	mov	r2, r3
 8003318:	f04f 0300 	mov.w	r3, #0
 800331c:	f7fd fc64 	bl	8000be8 <__aeabi_uldivmod>
 8003320:	4602      	mov	r2, r0
 8003322:	460b      	mov	r3, r1
 8003324:	4613      	mov	r3, r2
 8003326:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003328:	4b63      	ldr	r3, [pc, #396]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x358>)
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	0c1b      	lsrs	r3, r3, #16
 800332e:	f003 0303 	and.w	r3, r3, #3
 8003332:	3301      	adds	r3, #1
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8003338:	69fa      	ldr	r2, [r7, #28]
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003340:	61bb      	str	r3, [r7, #24]
      break;
 8003342:	e0b2      	b.n	80034aa <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003344:	4b5c      	ldr	r3, [pc, #368]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x358>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800334c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800334e:	4b5a      	ldr	r3, [pc, #360]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x358>)
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d04d      	beq.n	80033f6 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800335a:	4b57      	ldr	r3, [pc, #348]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x358>)
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	099b      	lsrs	r3, r3, #6
 8003360:	461a      	mov	r2, r3
 8003362:	f04f 0300 	mov.w	r3, #0
 8003366:	f240 10ff 	movw	r0, #511	; 0x1ff
 800336a:	f04f 0100 	mov.w	r1, #0
 800336e:	ea02 0800 	and.w	r8, r2, r0
 8003372:	ea03 0901 	and.w	r9, r3, r1
 8003376:	4640      	mov	r0, r8
 8003378:	4649      	mov	r1, r9
 800337a:	f04f 0200 	mov.w	r2, #0
 800337e:	f04f 0300 	mov.w	r3, #0
 8003382:	014b      	lsls	r3, r1, #5
 8003384:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003388:	0142      	lsls	r2, r0, #5
 800338a:	4610      	mov	r0, r2
 800338c:	4619      	mov	r1, r3
 800338e:	ebb0 0008 	subs.w	r0, r0, r8
 8003392:	eb61 0109 	sbc.w	r1, r1, r9
 8003396:	f04f 0200 	mov.w	r2, #0
 800339a:	f04f 0300 	mov.w	r3, #0
 800339e:	018b      	lsls	r3, r1, #6
 80033a0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80033a4:	0182      	lsls	r2, r0, #6
 80033a6:	1a12      	subs	r2, r2, r0
 80033a8:	eb63 0301 	sbc.w	r3, r3, r1
 80033ac:	f04f 0000 	mov.w	r0, #0
 80033b0:	f04f 0100 	mov.w	r1, #0
 80033b4:	00d9      	lsls	r1, r3, #3
 80033b6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80033ba:	00d0      	lsls	r0, r2, #3
 80033bc:	4602      	mov	r2, r0
 80033be:	460b      	mov	r3, r1
 80033c0:	eb12 0208 	adds.w	r2, r2, r8
 80033c4:	eb43 0309 	adc.w	r3, r3, r9
 80033c8:	f04f 0000 	mov.w	r0, #0
 80033cc:	f04f 0100 	mov.w	r1, #0
 80033d0:	0259      	lsls	r1, r3, #9
 80033d2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80033d6:	0250      	lsls	r0, r2, #9
 80033d8:	4602      	mov	r2, r0
 80033da:	460b      	mov	r3, r1
 80033dc:	4610      	mov	r0, r2
 80033de:	4619      	mov	r1, r3
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	461a      	mov	r2, r3
 80033e4:	f04f 0300 	mov.w	r3, #0
 80033e8:	f7fd fbfe 	bl	8000be8 <__aeabi_uldivmod>
 80033ec:	4602      	mov	r2, r0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4613      	mov	r3, r2
 80033f2:	61fb      	str	r3, [r7, #28]
 80033f4:	e04a      	b.n	800348c <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033f6:	4b30      	ldr	r3, [pc, #192]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x358>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	099b      	lsrs	r3, r3, #6
 80033fc:	461a      	mov	r2, r3
 80033fe:	f04f 0300 	mov.w	r3, #0
 8003402:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003406:	f04f 0100 	mov.w	r1, #0
 800340a:	ea02 0400 	and.w	r4, r2, r0
 800340e:	ea03 0501 	and.w	r5, r3, r1
 8003412:	4620      	mov	r0, r4
 8003414:	4629      	mov	r1, r5
 8003416:	f04f 0200 	mov.w	r2, #0
 800341a:	f04f 0300 	mov.w	r3, #0
 800341e:	014b      	lsls	r3, r1, #5
 8003420:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003424:	0142      	lsls	r2, r0, #5
 8003426:	4610      	mov	r0, r2
 8003428:	4619      	mov	r1, r3
 800342a:	1b00      	subs	r0, r0, r4
 800342c:	eb61 0105 	sbc.w	r1, r1, r5
 8003430:	f04f 0200 	mov.w	r2, #0
 8003434:	f04f 0300 	mov.w	r3, #0
 8003438:	018b      	lsls	r3, r1, #6
 800343a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800343e:	0182      	lsls	r2, r0, #6
 8003440:	1a12      	subs	r2, r2, r0
 8003442:	eb63 0301 	sbc.w	r3, r3, r1
 8003446:	f04f 0000 	mov.w	r0, #0
 800344a:	f04f 0100 	mov.w	r1, #0
 800344e:	00d9      	lsls	r1, r3, #3
 8003450:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003454:	00d0      	lsls	r0, r2, #3
 8003456:	4602      	mov	r2, r0
 8003458:	460b      	mov	r3, r1
 800345a:	1912      	adds	r2, r2, r4
 800345c:	eb45 0303 	adc.w	r3, r5, r3
 8003460:	f04f 0000 	mov.w	r0, #0
 8003464:	f04f 0100 	mov.w	r1, #0
 8003468:	0299      	lsls	r1, r3, #10
 800346a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800346e:	0290      	lsls	r0, r2, #10
 8003470:	4602      	mov	r2, r0
 8003472:	460b      	mov	r3, r1
 8003474:	4610      	mov	r0, r2
 8003476:	4619      	mov	r1, r3
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	461a      	mov	r2, r3
 800347c:	f04f 0300 	mov.w	r3, #0
 8003480:	f7fd fbb2 	bl	8000be8 <__aeabi_uldivmod>
 8003484:	4602      	mov	r2, r0
 8003486:	460b      	mov	r3, r1
 8003488:	4613      	mov	r3, r2
 800348a:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800348c:	4b0a      	ldr	r3, [pc, #40]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x358>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	0f1b      	lsrs	r3, r3, #28
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8003498:	69fa      	ldr	r2, [r7, #28]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a0:	61bb      	str	r3, [r7, #24]
      break;
 80034a2:	e002      	b.n	80034aa <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034a4:	4b05      	ldr	r3, [pc, #20]	; (80034bc <HAL_RCC_GetSysClockFreq+0x35c>)
 80034a6:	61bb      	str	r3, [r7, #24]
      break;
 80034a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034aa:	69bb      	ldr	r3, [r7, #24]
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3720      	adds	r7, #32
 80034b0:	46bd      	mov	sp, r7
 80034b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034b6:	bf00      	nop
 80034b8:	40023800 	.word	0x40023800
 80034bc:	00f42400 	.word	0x00f42400
 80034c0:	007a1200 	.word	0x007a1200

080034c4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e28d      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0301 	and.w	r3, r3, #1
 80034de:	2b00      	cmp	r3, #0
 80034e0:	f000 8083 	beq.w	80035ea <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80034e4:	4b94      	ldr	r3, [pc, #592]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f003 030c 	and.w	r3, r3, #12
 80034ec:	2b04      	cmp	r3, #4
 80034ee:	d019      	beq.n	8003524 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80034f0:	4b91      	ldr	r3, [pc, #580]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80034f8:	2b08      	cmp	r3, #8
 80034fa:	d106      	bne.n	800350a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80034fc:	4b8e      	ldr	r3, [pc, #568]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003504:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003508:	d00c      	beq.n	8003524 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800350a:	4b8b      	ldr	r3, [pc, #556]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003512:	2b0c      	cmp	r3, #12
 8003514:	d112      	bne.n	800353c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003516:	4b88      	ldr	r3, [pc, #544]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800351e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003522:	d10b      	bne.n	800353c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003524:	4b84      	ldr	r3, [pc, #528]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d05b      	beq.n	80035e8 <HAL_RCC_OscConfig+0x124>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d157      	bne.n	80035e8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e25a      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003544:	d106      	bne.n	8003554 <HAL_RCC_OscConfig+0x90>
 8003546:	4b7c      	ldr	r3, [pc, #496]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a7b      	ldr	r2, [pc, #492]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 800354c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003550:	6013      	str	r3, [r2, #0]
 8003552:	e01d      	b.n	8003590 <HAL_RCC_OscConfig+0xcc>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800355c:	d10c      	bne.n	8003578 <HAL_RCC_OscConfig+0xb4>
 800355e:	4b76      	ldr	r3, [pc, #472]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a75      	ldr	r2, [pc, #468]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 8003564:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003568:	6013      	str	r3, [r2, #0]
 800356a:	4b73      	ldr	r3, [pc, #460]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a72      	ldr	r2, [pc, #456]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 8003570:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003574:	6013      	str	r3, [r2, #0]
 8003576:	e00b      	b.n	8003590 <HAL_RCC_OscConfig+0xcc>
 8003578:	4b6f      	ldr	r3, [pc, #444]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a6e      	ldr	r2, [pc, #440]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 800357e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003582:	6013      	str	r3, [r2, #0]
 8003584:	4b6c      	ldr	r3, [pc, #432]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a6b      	ldr	r2, [pc, #428]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 800358a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800358e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d013      	beq.n	80035c0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003598:	f7fe fc8a 	bl	8001eb0 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035a0:	f7fe fc86 	bl	8001eb0 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b64      	cmp	r3, #100	; 0x64
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e21f      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035b2:	4b61      	ldr	r3, [pc, #388]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d0f0      	beq.n	80035a0 <HAL_RCC_OscConfig+0xdc>
 80035be:	e014      	b.n	80035ea <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c0:	f7fe fc76 	bl	8001eb0 <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035c6:	e008      	b.n	80035da <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035c8:	f7fe fc72 	bl	8001eb0 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b64      	cmp	r3, #100	; 0x64
 80035d4:	d901      	bls.n	80035da <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e20b      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035da:	4b57      	ldr	r3, [pc, #348]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1f0      	bne.n	80035c8 <HAL_RCC_OscConfig+0x104>
 80035e6:	e000      	b.n	80035ea <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d06f      	beq.n	80036d6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80035f6:	4b50      	ldr	r3, [pc, #320]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f003 030c 	and.w	r3, r3, #12
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d017      	beq.n	8003632 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003602:	4b4d      	ldr	r3, [pc, #308]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800360a:	2b08      	cmp	r3, #8
 800360c:	d105      	bne.n	800361a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800360e:	4b4a      	ldr	r3, [pc, #296]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d00b      	beq.n	8003632 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800361a:	4b47      	ldr	r3, [pc, #284]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003622:	2b0c      	cmp	r3, #12
 8003624:	d11c      	bne.n	8003660 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003626:	4b44      	ldr	r3, [pc, #272]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d116      	bne.n	8003660 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003632:	4b41      	ldr	r3, [pc, #260]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d005      	beq.n	800364a <HAL_RCC_OscConfig+0x186>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d001      	beq.n	800364a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e1d3      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800364a:	4b3b      	ldr	r3, [pc, #236]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	4937      	ldr	r1, [pc, #220]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 800365a:	4313      	orrs	r3, r2
 800365c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800365e:	e03a      	b.n	80036d6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d020      	beq.n	80036aa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003668:	4b34      	ldr	r3, [pc, #208]	; (800373c <HAL_RCC_OscConfig+0x278>)
 800366a:	2201      	movs	r2, #1
 800366c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800366e:	f7fe fc1f 	bl	8001eb0 <HAL_GetTick>
 8003672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003674:	e008      	b.n	8003688 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003676:	f7fe fc1b 	bl	8001eb0 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	2b02      	cmp	r3, #2
 8003682:	d901      	bls.n	8003688 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e1b4      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003688:	4b2b      	ldr	r3, [pc, #172]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0302 	and.w	r3, r3, #2
 8003690:	2b00      	cmp	r3, #0
 8003692:	d0f0      	beq.n	8003676 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003694:	4b28      	ldr	r3, [pc, #160]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	691b      	ldr	r3, [r3, #16]
 80036a0:	00db      	lsls	r3, r3, #3
 80036a2:	4925      	ldr	r1, [pc, #148]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 80036a4:	4313      	orrs	r3, r2
 80036a6:	600b      	str	r3, [r1, #0]
 80036a8:	e015      	b.n	80036d6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036aa:	4b24      	ldr	r3, [pc, #144]	; (800373c <HAL_RCC_OscConfig+0x278>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b0:	f7fe fbfe 	bl	8001eb0 <HAL_GetTick>
 80036b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036b6:	e008      	b.n	80036ca <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036b8:	f7fe fbfa 	bl	8001eb0 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e193      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ca:	4b1b      	ldr	r3, [pc, #108]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1f0      	bne.n	80036b8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0308 	and.w	r3, r3, #8
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d036      	beq.n	8003750 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d016      	beq.n	8003718 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036ea:	4b15      	ldr	r3, [pc, #84]	; (8003740 <HAL_RCC_OscConfig+0x27c>)
 80036ec:	2201      	movs	r2, #1
 80036ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f0:	f7fe fbde 	bl	8001eb0 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036f8:	f7fe fbda 	bl	8001eb0 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e173      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800370a:	4b0b      	ldr	r3, [pc, #44]	; (8003738 <HAL_RCC_OscConfig+0x274>)
 800370c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0x234>
 8003716:	e01b      	b.n	8003750 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003718:	4b09      	ldr	r3, [pc, #36]	; (8003740 <HAL_RCC_OscConfig+0x27c>)
 800371a:	2200      	movs	r2, #0
 800371c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800371e:	f7fe fbc7 	bl	8001eb0 <HAL_GetTick>
 8003722:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003724:	e00e      	b.n	8003744 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003726:	f7fe fbc3 	bl	8001eb0 <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d907      	bls.n	8003744 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	e15c      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
 8003738:	40023800 	.word	0x40023800
 800373c:	42470000 	.word	0x42470000
 8003740:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003744:	4b8a      	ldr	r3, [pc, #552]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003746:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d1ea      	bne.n	8003726 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0304 	and.w	r3, r3, #4
 8003758:	2b00      	cmp	r3, #0
 800375a:	f000 8097 	beq.w	800388c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800375e:	2300      	movs	r3, #0
 8003760:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003762:	4b83      	ldr	r3, [pc, #524]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d10f      	bne.n	800378e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800376e:	2300      	movs	r3, #0
 8003770:	60bb      	str	r3, [r7, #8]
 8003772:	4b7f      	ldr	r3, [pc, #508]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003776:	4a7e      	ldr	r2, [pc, #504]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003778:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800377c:	6413      	str	r3, [r2, #64]	; 0x40
 800377e:	4b7c      	ldr	r3, [pc, #496]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003786:	60bb      	str	r3, [r7, #8]
 8003788:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800378a:	2301      	movs	r3, #1
 800378c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800378e:	4b79      	ldr	r3, [pc, #484]	; (8003974 <HAL_RCC_OscConfig+0x4b0>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003796:	2b00      	cmp	r3, #0
 8003798:	d118      	bne.n	80037cc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800379a:	4b76      	ldr	r3, [pc, #472]	; (8003974 <HAL_RCC_OscConfig+0x4b0>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a75      	ldr	r2, [pc, #468]	; (8003974 <HAL_RCC_OscConfig+0x4b0>)
 80037a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037a6:	f7fe fb83 	bl	8001eb0 <HAL_GetTick>
 80037aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ac:	e008      	b.n	80037c0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ae:	f7fe fb7f 	bl	8001eb0 <HAL_GetTick>
 80037b2:	4602      	mov	r2, r0
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d901      	bls.n	80037c0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e118      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c0:	4b6c      	ldr	r3, [pc, #432]	; (8003974 <HAL_RCC_OscConfig+0x4b0>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d0f0      	beq.n	80037ae <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d106      	bne.n	80037e2 <HAL_RCC_OscConfig+0x31e>
 80037d4:	4b66      	ldr	r3, [pc, #408]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 80037d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037d8:	4a65      	ldr	r2, [pc, #404]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 80037da:	f043 0301 	orr.w	r3, r3, #1
 80037de:	6713      	str	r3, [r2, #112]	; 0x70
 80037e0:	e01c      	b.n	800381c <HAL_RCC_OscConfig+0x358>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	2b05      	cmp	r3, #5
 80037e8:	d10c      	bne.n	8003804 <HAL_RCC_OscConfig+0x340>
 80037ea:	4b61      	ldr	r3, [pc, #388]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 80037ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ee:	4a60      	ldr	r2, [pc, #384]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 80037f0:	f043 0304 	orr.w	r3, r3, #4
 80037f4:	6713      	str	r3, [r2, #112]	; 0x70
 80037f6:	4b5e      	ldr	r3, [pc, #376]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 80037f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037fa:	4a5d      	ldr	r2, [pc, #372]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 80037fc:	f043 0301 	orr.w	r3, r3, #1
 8003800:	6713      	str	r3, [r2, #112]	; 0x70
 8003802:	e00b      	b.n	800381c <HAL_RCC_OscConfig+0x358>
 8003804:	4b5a      	ldr	r3, [pc, #360]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003808:	4a59      	ldr	r2, [pc, #356]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 800380a:	f023 0301 	bic.w	r3, r3, #1
 800380e:	6713      	str	r3, [r2, #112]	; 0x70
 8003810:	4b57      	ldr	r3, [pc, #348]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003814:	4a56      	ldr	r2, [pc, #344]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003816:	f023 0304 	bic.w	r3, r3, #4
 800381a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d015      	beq.n	8003850 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003824:	f7fe fb44 	bl	8001eb0 <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800382a:	e00a      	b.n	8003842 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800382c:	f7fe fb40 	bl	8001eb0 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	f241 3288 	movw	r2, #5000	; 0x1388
 800383a:	4293      	cmp	r3, r2
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e0d7      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003842:	4b4b      	ldr	r3, [pc, #300]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003846:	f003 0302 	and.w	r3, r3, #2
 800384a:	2b00      	cmp	r3, #0
 800384c:	d0ee      	beq.n	800382c <HAL_RCC_OscConfig+0x368>
 800384e:	e014      	b.n	800387a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003850:	f7fe fb2e 	bl	8001eb0 <HAL_GetTick>
 8003854:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003856:	e00a      	b.n	800386e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003858:	f7fe fb2a 	bl	8001eb0 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	f241 3288 	movw	r2, #5000	; 0x1388
 8003866:	4293      	cmp	r3, r2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e0c1      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800386e:	4b40      	ldr	r3, [pc, #256]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1ee      	bne.n	8003858 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800387a:	7dfb      	ldrb	r3, [r7, #23]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d105      	bne.n	800388c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003880:	4b3b      	ldr	r3, [pc, #236]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003884:	4a3a      	ldr	r2, [pc, #232]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003886:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800388a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	2b00      	cmp	r3, #0
 8003892:	f000 80ad 	beq.w	80039f0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003896:	4b36      	ldr	r3, [pc, #216]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 030c 	and.w	r3, r3, #12
 800389e:	2b08      	cmp	r3, #8
 80038a0:	d060      	beq.n	8003964 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d145      	bne.n	8003936 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038aa:	4b33      	ldr	r3, [pc, #204]	; (8003978 <HAL_RCC_OscConfig+0x4b4>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b0:	f7fe fafe 	bl	8001eb0 <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038b6:	e008      	b.n	80038ca <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038b8:	f7fe fafa 	bl	8001eb0 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e093      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ca:	4b29      	ldr	r3, [pc, #164]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1f0      	bne.n	80038b8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	69da      	ldr	r2, [r3, #28]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	431a      	orrs	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e4:	019b      	lsls	r3, r3, #6
 80038e6:	431a      	orrs	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ec:	085b      	lsrs	r3, r3, #1
 80038ee:	3b01      	subs	r3, #1
 80038f0:	041b      	lsls	r3, r3, #16
 80038f2:	431a      	orrs	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f8:	061b      	lsls	r3, r3, #24
 80038fa:	431a      	orrs	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003900:	071b      	lsls	r3, r3, #28
 8003902:	491b      	ldr	r1, [pc, #108]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003904:	4313      	orrs	r3, r2
 8003906:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003908:	4b1b      	ldr	r3, [pc, #108]	; (8003978 <HAL_RCC_OscConfig+0x4b4>)
 800390a:	2201      	movs	r2, #1
 800390c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800390e:	f7fe facf 	bl	8001eb0 <HAL_GetTick>
 8003912:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003914:	e008      	b.n	8003928 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003916:	f7fe facb 	bl	8001eb0 <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	2b02      	cmp	r3, #2
 8003922:	d901      	bls.n	8003928 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e064      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003928:	4b11      	ldr	r3, [pc, #68]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d0f0      	beq.n	8003916 <HAL_RCC_OscConfig+0x452>
 8003934:	e05c      	b.n	80039f0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003936:	4b10      	ldr	r3, [pc, #64]	; (8003978 <HAL_RCC_OscConfig+0x4b4>)
 8003938:	2200      	movs	r2, #0
 800393a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800393c:	f7fe fab8 	bl	8001eb0 <HAL_GetTick>
 8003940:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003942:	e008      	b.n	8003956 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003944:	f7fe fab4 	bl	8001eb0 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b02      	cmp	r3, #2
 8003950:	d901      	bls.n	8003956 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e04d      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003956:	4b06      	ldr	r3, [pc, #24]	; (8003970 <HAL_RCC_OscConfig+0x4ac>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1f0      	bne.n	8003944 <HAL_RCC_OscConfig+0x480>
 8003962:	e045      	b.n	80039f0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	2b01      	cmp	r3, #1
 800396a:	d107      	bne.n	800397c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e040      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
 8003970:	40023800 	.word	0x40023800
 8003974:	40007000 	.word	0x40007000
 8003978:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800397c:	4b1f      	ldr	r3, [pc, #124]	; (80039fc <HAL_RCC_OscConfig+0x538>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d030      	beq.n	80039ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003994:	429a      	cmp	r2, r3
 8003996:	d129      	bne.n	80039ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d122      	bne.n	80039ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80039ac:	4013      	ands	r3, r2
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80039b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d119      	bne.n	80039ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c2:	085b      	lsrs	r3, r3, #1
 80039c4:	3b01      	subs	r3, #1
 80039c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d10f      	bne.n	80039ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039d8:	429a      	cmp	r2, r3
 80039da:	d107      	bne.n	80039ec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d001      	beq.n	80039f0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e000      	b.n	80039f2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3718      	adds	r7, #24
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	40023800 	.word	0x40023800

08003a00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e041      	b.n	8003a96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d106      	bne.n	8003a2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f7fe f87a 	bl	8001b20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2202      	movs	r2, #2
 8003a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	3304      	adds	r3, #4
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	4610      	mov	r0, r2
 8003a40:	f000 fdae 	bl	80045a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3708      	adds	r7, #8
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
	...

08003aa0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b085      	sub	sp, #20
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d001      	beq.n	8003ab8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e04e      	b.n	8003b56 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2202      	movs	r2, #2
 8003abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68da      	ldr	r2, [r3, #12]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f042 0201 	orr.w	r2, r2, #1
 8003ace:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a23      	ldr	r2, [pc, #140]	; (8003b64 <HAL_TIM_Base_Start_IT+0xc4>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d022      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x80>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ae2:	d01d      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x80>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a1f      	ldr	r2, [pc, #124]	; (8003b68 <HAL_TIM_Base_Start_IT+0xc8>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d018      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x80>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a1e      	ldr	r2, [pc, #120]	; (8003b6c <HAL_TIM_Base_Start_IT+0xcc>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d013      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x80>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a1c      	ldr	r2, [pc, #112]	; (8003b70 <HAL_TIM_Base_Start_IT+0xd0>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d00e      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x80>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a1b      	ldr	r2, [pc, #108]	; (8003b74 <HAL_TIM_Base_Start_IT+0xd4>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d009      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x80>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a19      	ldr	r2, [pc, #100]	; (8003b78 <HAL_TIM_Base_Start_IT+0xd8>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d004      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x80>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a18      	ldr	r2, [pc, #96]	; (8003b7c <HAL_TIM_Base_Start_IT+0xdc>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d111      	bne.n	8003b44 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 0307 	and.w	r3, r3, #7
 8003b2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b06      	cmp	r3, #6
 8003b30:	d010      	beq.n	8003b54 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f042 0201 	orr.w	r2, r2, #1
 8003b40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b42:	e007      	b.n	8003b54 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f042 0201 	orr.w	r2, r2, #1
 8003b52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3714      	adds	r7, #20
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	40010000 	.word	0x40010000
 8003b68:	40000400 	.word	0x40000400
 8003b6c:	40000800 	.word	0x40000800
 8003b70:	40000c00 	.word	0x40000c00
 8003b74:	40010400 	.word	0x40010400
 8003b78:	40014000 	.word	0x40014000
 8003b7c:	40001800 	.word	0x40001800

08003b80 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d101      	bne.n	8003b92 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e041      	b.n	8003c16 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d106      	bne.n	8003bac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 f839 	bl	8003c1e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2202      	movs	r2, #2
 8003bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	3304      	adds	r3, #4
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	4610      	mov	r0, r2
 8003bc0:	f000 fcee 	bl	80045a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003c1e:	b480      	push	{r7}
 8003c20:	b083      	sub	sp, #12
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003c26:	bf00      	nop
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
	...

08003c34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d109      	bne.n	8003c58 <HAL_TIM_PWM_Start+0x24>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	bf14      	ite	ne
 8003c50:	2301      	movne	r3, #1
 8003c52:	2300      	moveq	r3, #0
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	e022      	b.n	8003c9e <HAL_TIM_PWM_Start+0x6a>
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	2b04      	cmp	r3, #4
 8003c5c:	d109      	bne.n	8003c72 <HAL_TIM_PWM_Start+0x3e>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	bf14      	ite	ne
 8003c6a:	2301      	movne	r3, #1
 8003c6c:	2300      	moveq	r3, #0
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	e015      	b.n	8003c9e <HAL_TIM_PWM_Start+0x6a>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	2b08      	cmp	r3, #8
 8003c76:	d109      	bne.n	8003c8c <HAL_TIM_PWM_Start+0x58>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	bf14      	ite	ne
 8003c84:	2301      	movne	r3, #1
 8003c86:	2300      	moveq	r3, #0
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	e008      	b.n	8003c9e <HAL_TIM_PWM_Start+0x6a>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	bf14      	ite	ne
 8003c98:	2301      	movne	r3, #1
 8003c9a:	2300      	moveq	r3, #0
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e07c      	b.n	8003da0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d104      	bne.n	8003cb6 <HAL_TIM_PWM_Start+0x82>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2202      	movs	r2, #2
 8003cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cb4:	e013      	b.n	8003cde <HAL_TIM_PWM_Start+0xaa>
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	2b04      	cmp	r3, #4
 8003cba:	d104      	bne.n	8003cc6 <HAL_TIM_PWM_Start+0x92>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cc4:	e00b      	b.n	8003cde <HAL_TIM_PWM_Start+0xaa>
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	2b08      	cmp	r3, #8
 8003cca:	d104      	bne.n	8003cd6 <HAL_TIM_PWM_Start+0xa2>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003cd4:	e003      	b.n	8003cde <HAL_TIM_PWM_Start+0xaa>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2202      	movs	r2, #2
 8003cda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	6839      	ldr	r1, [r7, #0]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 ff44 	bl	8004b74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a2d      	ldr	r2, [pc, #180]	; (8003da8 <HAL_TIM_PWM_Start+0x174>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d004      	beq.n	8003d00 <HAL_TIM_PWM_Start+0xcc>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a2c      	ldr	r2, [pc, #176]	; (8003dac <HAL_TIM_PWM_Start+0x178>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d101      	bne.n	8003d04 <HAL_TIM_PWM_Start+0xd0>
 8003d00:	2301      	movs	r3, #1
 8003d02:	e000      	b.n	8003d06 <HAL_TIM_PWM_Start+0xd2>
 8003d04:	2300      	movs	r3, #0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d007      	beq.n	8003d1a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d18:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a22      	ldr	r2, [pc, #136]	; (8003da8 <HAL_TIM_PWM_Start+0x174>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d022      	beq.n	8003d6a <HAL_TIM_PWM_Start+0x136>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d2c:	d01d      	beq.n	8003d6a <HAL_TIM_PWM_Start+0x136>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a1f      	ldr	r2, [pc, #124]	; (8003db0 <HAL_TIM_PWM_Start+0x17c>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d018      	beq.n	8003d6a <HAL_TIM_PWM_Start+0x136>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a1d      	ldr	r2, [pc, #116]	; (8003db4 <HAL_TIM_PWM_Start+0x180>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d013      	beq.n	8003d6a <HAL_TIM_PWM_Start+0x136>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a1c      	ldr	r2, [pc, #112]	; (8003db8 <HAL_TIM_PWM_Start+0x184>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d00e      	beq.n	8003d6a <HAL_TIM_PWM_Start+0x136>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a16      	ldr	r2, [pc, #88]	; (8003dac <HAL_TIM_PWM_Start+0x178>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d009      	beq.n	8003d6a <HAL_TIM_PWM_Start+0x136>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a18      	ldr	r2, [pc, #96]	; (8003dbc <HAL_TIM_PWM_Start+0x188>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d004      	beq.n	8003d6a <HAL_TIM_PWM_Start+0x136>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a16      	ldr	r2, [pc, #88]	; (8003dc0 <HAL_TIM_PWM_Start+0x18c>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d111      	bne.n	8003d8e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2b06      	cmp	r3, #6
 8003d7a:	d010      	beq.n	8003d9e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 0201 	orr.w	r2, r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d8c:	e007      	b.n	8003d9e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f042 0201 	orr.w	r2, r2, #1
 8003d9c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	40010000 	.word	0x40010000
 8003dac:	40010400 	.word	0x40010400
 8003db0:	40000400 	.word	0x40000400
 8003db4:	40000800 	.word	0x40000800
 8003db8:	40000c00 	.word	0x40000c00
 8003dbc:	40014000 	.word	0x40014000
 8003dc0:	40001800 	.word	0x40001800

08003dc4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b086      	sub	sp, #24
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d101      	bne.n	8003dd8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e097      	b.n	8003f08 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d106      	bne.n	8003df2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f7fd fed5 	bl	8001b9c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2202      	movs	r2, #2
 8003df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	6812      	ldr	r2, [r2, #0]
 8003e04:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e08:	f023 0307 	bic.w	r3, r3, #7
 8003e0c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	3304      	adds	r3, #4
 8003e16:	4619      	mov	r1, r3
 8003e18:	4610      	mov	r0, r2
 8003e1a:	f000 fbc1 	bl	80045a0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	699b      	ldr	r3, [r3, #24]
 8003e2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6a1b      	ldr	r3, [r3, #32]
 8003e34:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e46:	f023 0303 	bic.w	r3, r3, #3
 8003e4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	699b      	ldr	r3, [r3, #24]
 8003e54:	021b      	lsls	r3, r3, #8
 8003e56:	4313      	orrs	r3, r2
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003e64:	f023 030c 	bic.w	r3, r3, #12
 8003e68:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	68da      	ldr	r2, [r3, #12]
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	69db      	ldr	r3, [r3, #28]
 8003e7e:	021b      	lsls	r3, r3, #8
 8003e80:	4313      	orrs	r3, r2
 8003e82:	693a      	ldr	r2, [r7, #16]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	011a      	lsls	r2, r3, #4
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	6a1b      	ldr	r3, [r3, #32]
 8003e92:	031b      	lsls	r3, r3, #12
 8003e94:	4313      	orrs	r3, r2
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003ea2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003eaa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	011b      	lsls	r3, r3, #4
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f20:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003f28:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003f30:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003f38:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d110      	bne.n	8003f62 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f40:	7bfb      	ldrb	r3, [r7, #15]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d102      	bne.n	8003f4c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f46:	7b7b      	ldrb	r3, [r7, #13]
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d001      	beq.n	8003f50 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e069      	b.n	8004024 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f60:	e031      	b.n	8003fc6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	2b04      	cmp	r3, #4
 8003f66:	d110      	bne.n	8003f8a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f68:	7bbb      	ldrb	r3, [r7, #14]
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d102      	bne.n	8003f74 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f6e:	7b3b      	ldrb	r3, [r7, #12]
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d001      	beq.n	8003f78 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e055      	b.n	8004024 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f88:	e01d      	b.n	8003fc6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f8a:	7bfb      	ldrb	r3, [r7, #15]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d108      	bne.n	8003fa2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f90:	7bbb      	ldrb	r3, [r7, #14]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d105      	bne.n	8003fa2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f96:	7b7b      	ldrb	r3, [r7, #13]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d102      	bne.n	8003fa2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f9c:	7b3b      	ldrb	r3, [r7, #12]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d001      	beq.n	8003fa6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e03e      	b.n	8004024 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2202      	movs	r2, #2
 8003faa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2202      	movs	r2, #2
 8003fb2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2202      	movs	r2, #2
 8003fba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d003      	beq.n	8003fd4 <HAL_TIM_Encoder_Start+0xc4>
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d008      	beq.n	8003fe4 <HAL_TIM_Encoder_Start+0xd4>
 8003fd2:	e00f      	b.n	8003ff4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	2100      	movs	r1, #0
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f000 fdc9 	bl	8004b74 <TIM_CCxChannelCmd>
      break;
 8003fe2:	e016      	b.n	8004012 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	2104      	movs	r1, #4
 8003fec:	4618      	mov	r0, r3
 8003fee:	f000 fdc1 	bl	8004b74 <TIM_CCxChannelCmd>
      break;
 8003ff2:	e00e      	b.n	8004012 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f000 fdb9 	bl	8004b74 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	2201      	movs	r2, #1
 8004008:	2104      	movs	r1, #4
 800400a:	4618      	mov	r0, r3
 800400c:	f000 fdb2 	bl	8004b74 <TIM_CCxChannelCmd>
      break;
 8004010:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f042 0201 	orr.w	r2, r2, #1
 8004020:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	f003 0302 	and.w	r3, r3, #2
 800403e:	2b02      	cmp	r3, #2
 8004040:	d122      	bne.n	8004088 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b02      	cmp	r3, #2
 800404e:	d11b      	bne.n	8004088 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f06f 0202 	mvn.w	r2, #2
 8004058:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2201      	movs	r2, #1
 800405e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	f003 0303 	and.w	r3, r3, #3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d003      	beq.n	8004076 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 fa77 	bl	8004562 <HAL_TIM_IC_CaptureCallback>
 8004074:	e005      	b.n	8004082 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 fa69 	bl	800454e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 fa7a 	bl	8004576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	f003 0304 	and.w	r3, r3, #4
 8004092:	2b04      	cmp	r3, #4
 8004094:	d122      	bne.n	80040dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	f003 0304 	and.w	r3, r3, #4
 80040a0:	2b04      	cmp	r3, #4
 80040a2:	d11b      	bne.n	80040dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f06f 0204 	mvn.w	r2, #4
 80040ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2202      	movs	r2, #2
 80040b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d003      	beq.n	80040ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 fa4d 	bl	8004562 <HAL_TIM_IC_CaptureCallback>
 80040c8:	e005      	b.n	80040d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f000 fa3f 	bl	800454e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 fa50 	bl	8004576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	f003 0308 	and.w	r3, r3, #8
 80040e6:	2b08      	cmp	r3, #8
 80040e8:	d122      	bne.n	8004130 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	f003 0308 	and.w	r3, r3, #8
 80040f4:	2b08      	cmp	r3, #8
 80040f6:	d11b      	bne.n	8004130 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f06f 0208 	mvn.w	r2, #8
 8004100:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2204      	movs	r2, #4
 8004106:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	f003 0303 	and.w	r3, r3, #3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d003      	beq.n	800411e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f000 fa23 	bl	8004562 <HAL_TIM_IC_CaptureCallback>
 800411c:	e005      	b.n	800412a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 fa15 	bl	800454e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 fa26 	bl	8004576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	f003 0310 	and.w	r3, r3, #16
 800413a:	2b10      	cmp	r3, #16
 800413c:	d122      	bne.n	8004184 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	f003 0310 	and.w	r3, r3, #16
 8004148:	2b10      	cmp	r3, #16
 800414a:	d11b      	bne.n	8004184 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f06f 0210 	mvn.w	r2, #16
 8004154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2208      	movs	r2, #8
 800415a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004166:	2b00      	cmp	r3, #0
 8004168:	d003      	beq.n	8004172 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 f9f9 	bl	8004562 <HAL_TIM_IC_CaptureCallback>
 8004170:	e005      	b.n	800417e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 f9eb 	bl	800454e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f000 f9fc 	bl	8004576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b01      	cmp	r3, #1
 8004190:	d10e      	bne.n	80041b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	f003 0301 	and.w	r3, r3, #1
 800419c:	2b01      	cmp	r3, #1
 800419e:	d107      	bne.n	80041b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f06f 0201 	mvn.w	r2, #1
 80041a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f7fd f9fe 	bl	80015ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041ba:	2b80      	cmp	r3, #128	; 0x80
 80041bc:	d10e      	bne.n	80041dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041c8:	2b80      	cmp	r3, #128	; 0x80
 80041ca:	d107      	bne.n	80041dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 fdca 	bl	8004d70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e6:	2b40      	cmp	r3, #64	; 0x40
 80041e8:	d10e      	bne.n	8004208 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041f4:	2b40      	cmp	r3, #64	; 0x40
 80041f6:	d107      	bne.n	8004208 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004200:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 f9c1 	bl	800458a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	691b      	ldr	r3, [r3, #16]
 800420e:	f003 0320 	and.w	r3, r3, #32
 8004212:	2b20      	cmp	r3, #32
 8004214:	d10e      	bne.n	8004234 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f003 0320 	and.w	r3, r3, #32
 8004220:	2b20      	cmp	r3, #32
 8004222:	d107      	bne.n	8004234 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f06f 0220 	mvn.w	r2, #32
 800422c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 fd94 	bl	8004d5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004234:	bf00      	nop
 8004236:	3708      	adds	r7, #8
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004248:	2300      	movs	r3, #0
 800424a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004252:	2b01      	cmp	r3, #1
 8004254:	d101      	bne.n	800425a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004256:	2302      	movs	r3, #2
 8004258:	e0ae      	b.n	80043b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2b0c      	cmp	r3, #12
 8004266:	f200 809f 	bhi.w	80043a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800426a:	a201      	add	r2, pc, #4	; (adr r2, 8004270 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800426c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004270:	080042a5 	.word	0x080042a5
 8004274:	080043a9 	.word	0x080043a9
 8004278:	080043a9 	.word	0x080043a9
 800427c:	080043a9 	.word	0x080043a9
 8004280:	080042e5 	.word	0x080042e5
 8004284:	080043a9 	.word	0x080043a9
 8004288:	080043a9 	.word	0x080043a9
 800428c:	080043a9 	.word	0x080043a9
 8004290:	08004327 	.word	0x08004327
 8004294:	080043a9 	.word	0x080043a9
 8004298:	080043a9 	.word	0x080043a9
 800429c:	080043a9 	.word	0x080043a9
 80042a0:	08004367 	.word	0x08004367
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68b9      	ldr	r1, [r7, #8]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f000 fa18 	bl	80046e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	699a      	ldr	r2, [r3, #24]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0208 	orr.w	r2, r2, #8
 80042be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	699a      	ldr	r2, [r3, #24]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f022 0204 	bic.w	r2, r2, #4
 80042ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6999      	ldr	r1, [r3, #24]
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	691a      	ldr	r2, [r3, #16]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	619a      	str	r2, [r3, #24]
      break;
 80042e2:	e064      	b.n	80043ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68b9      	ldr	r1, [r7, #8]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f000 fa68 	bl	80047c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	699a      	ldr	r2, [r3, #24]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	699a      	ldr	r2, [r3, #24]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800430e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	6999      	ldr	r1, [r3, #24]
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	021a      	lsls	r2, r3, #8
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	430a      	orrs	r2, r1
 8004322:	619a      	str	r2, [r3, #24]
      break;
 8004324:	e043      	b.n	80043ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	68b9      	ldr	r1, [r7, #8]
 800432c:	4618      	mov	r0, r3
 800432e:	f000 fabd 	bl	80048ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	69da      	ldr	r2, [r3, #28]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f042 0208 	orr.w	r2, r2, #8
 8004340:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	69da      	ldr	r2, [r3, #28]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f022 0204 	bic.w	r2, r2, #4
 8004350:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	69d9      	ldr	r1, [r3, #28]
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	691a      	ldr	r2, [r3, #16]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	430a      	orrs	r2, r1
 8004362:	61da      	str	r2, [r3, #28]
      break;
 8004364:	e023      	b.n	80043ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68b9      	ldr	r1, [r7, #8]
 800436c:	4618      	mov	r0, r3
 800436e:	f000 fb11 	bl	8004994 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	69da      	ldr	r2, [r3, #28]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004380:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	69da      	ldr	r2, [r3, #28]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004390:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	69d9      	ldr	r1, [r3, #28]
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	691b      	ldr	r3, [r3, #16]
 800439c:	021a      	lsls	r2, r3, #8
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	61da      	str	r2, [r3, #28]
      break;
 80043a6:	e002      	b.n	80043ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	75fb      	strb	r3, [r7, #23]
      break;
 80043ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80043b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3718      	adds	r7, #24
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043ca:	2300      	movs	r3, #0
 80043cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d101      	bne.n	80043dc <HAL_TIM_ConfigClockSource+0x1c>
 80043d8:	2302      	movs	r3, #2
 80043da:	e0b4      	b.n	8004546 <HAL_TIM_ConfigClockSource+0x186>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2202      	movs	r2, #2
 80043e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80043fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004402:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004414:	d03e      	beq.n	8004494 <HAL_TIM_ConfigClockSource+0xd4>
 8004416:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800441a:	f200 8087 	bhi.w	800452c <HAL_TIM_ConfigClockSource+0x16c>
 800441e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004422:	f000 8086 	beq.w	8004532 <HAL_TIM_ConfigClockSource+0x172>
 8004426:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800442a:	d87f      	bhi.n	800452c <HAL_TIM_ConfigClockSource+0x16c>
 800442c:	2b70      	cmp	r3, #112	; 0x70
 800442e:	d01a      	beq.n	8004466 <HAL_TIM_ConfigClockSource+0xa6>
 8004430:	2b70      	cmp	r3, #112	; 0x70
 8004432:	d87b      	bhi.n	800452c <HAL_TIM_ConfigClockSource+0x16c>
 8004434:	2b60      	cmp	r3, #96	; 0x60
 8004436:	d050      	beq.n	80044da <HAL_TIM_ConfigClockSource+0x11a>
 8004438:	2b60      	cmp	r3, #96	; 0x60
 800443a:	d877      	bhi.n	800452c <HAL_TIM_ConfigClockSource+0x16c>
 800443c:	2b50      	cmp	r3, #80	; 0x50
 800443e:	d03c      	beq.n	80044ba <HAL_TIM_ConfigClockSource+0xfa>
 8004440:	2b50      	cmp	r3, #80	; 0x50
 8004442:	d873      	bhi.n	800452c <HAL_TIM_ConfigClockSource+0x16c>
 8004444:	2b40      	cmp	r3, #64	; 0x40
 8004446:	d058      	beq.n	80044fa <HAL_TIM_ConfigClockSource+0x13a>
 8004448:	2b40      	cmp	r3, #64	; 0x40
 800444a:	d86f      	bhi.n	800452c <HAL_TIM_ConfigClockSource+0x16c>
 800444c:	2b30      	cmp	r3, #48	; 0x30
 800444e:	d064      	beq.n	800451a <HAL_TIM_ConfigClockSource+0x15a>
 8004450:	2b30      	cmp	r3, #48	; 0x30
 8004452:	d86b      	bhi.n	800452c <HAL_TIM_ConfigClockSource+0x16c>
 8004454:	2b20      	cmp	r3, #32
 8004456:	d060      	beq.n	800451a <HAL_TIM_ConfigClockSource+0x15a>
 8004458:	2b20      	cmp	r3, #32
 800445a:	d867      	bhi.n	800452c <HAL_TIM_ConfigClockSource+0x16c>
 800445c:	2b00      	cmp	r3, #0
 800445e:	d05c      	beq.n	800451a <HAL_TIM_ConfigClockSource+0x15a>
 8004460:	2b10      	cmp	r3, #16
 8004462:	d05a      	beq.n	800451a <HAL_TIM_ConfigClockSource+0x15a>
 8004464:	e062      	b.n	800452c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6818      	ldr	r0, [r3, #0]
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	6899      	ldr	r1, [r3, #8]
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f000 fb5d 	bl	8004b34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004488:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68ba      	ldr	r2, [r7, #8]
 8004490:	609a      	str	r2, [r3, #8]
      break;
 8004492:	e04f      	b.n	8004534 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6818      	ldr	r0, [r3, #0]
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	6899      	ldr	r1, [r3, #8]
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685a      	ldr	r2, [r3, #4]
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	f000 fb46 	bl	8004b34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689a      	ldr	r2, [r3, #8]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044b6:	609a      	str	r2, [r3, #8]
      break;
 80044b8:	e03c      	b.n	8004534 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6818      	ldr	r0, [r3, #0]
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	6859      	ldr	r1, [r3, #4]
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	461a      	mov	r2, r3
 80044c8:	f000 faba 	bl	8004a40 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2150      	movs	r1, #80	; 0x50
 80044d2:	4618      	mov	r0, r3
 80044d4:	f000 fb13 	bl	8004afe <TIM_ITRx_SetConfig>
      break;
 80044d8:	e02c      	b.n	8004534 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6818      	ldr	r0, [r3, #0]
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	6859      	ldr	r1, [r3, #4]
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	461a      	mov	r2, r3
 80044e8:	f000 fad9 	bl	8004a9e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2160      	movs	r1, #96	; 0x60
 80044f2:	4618      	mov	r0, r3
 80044f4:	f000 fb03 	bl	8004afe <TIM_ITRx_SetConfig>
      break;
 80044f8:	e01c      	b.n	8004534 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6818      	ldr	r0, [r3, #0]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	6859      	ldr	r1, [r3, #4]
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	461a      	mov	r2, r3
 8004508:	f000 fa9a 	bl	8004a40 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2140      	movs	r1, #64	; 0x40
 8004512:	4618      	mov	r0, r3
 8004514:	f000 faf3 	bl	8004afe <TIM_ITRx_SetConfig>
      break;
 8004518:	e00c      	b.n	8004534 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4619      	mov	r1, r3
 8004524:	4610      	mov	r0, r2
 8004526:	f000 faea 	bl	8004afe <TIM_ITRx_SetConfig>
      break;
 800452a:	e003      	b.n	8004534 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	73fb      	strb	r3, [r7, #15]
      break;
 8004530:	e000      	b.n	8004534 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004532:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004544:	7bfb      	ldrb	r3, [r7, #15]
}
 8004546:	4618      	mov	r0, r3
 8004548:	3710      	adds	r7, #16
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}

0800454e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800454e:	b480      	push	{r7}
 8004550:	b083      	sub	sp, #12
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr

08004562 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004562:	b480      	push	{r7}
 8004564:	b083      	sub	sp, #12
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004576:	b480      	push	{r7}
 8004578:	b083      	sub	sp, #12
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800457e:	bf00      	nop
 8004580:	370c      	adds	r7, #12
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr

0800458a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800458a:	b480      	push	{r7}
 800458c:	b083      	sub	sp, #12
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004592:	bf00      	nop
 8004594:	370c      	adds	r7, #12
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
	...

080045a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b085      	sub	sp, #20
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a40      	ldr	r2, [pc, #256]	; (80046b4 <TIM_Base_SetConfig+0x114>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d013      	beq.n	80045e0 <TIM_Base_SetConfig+0x40>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045be:	d00f      	beq.n	80045e0 <TIM_Base_SetConfig+0x40>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a3d      	ldr	r2, [pc, #244]	; (80046b8 <TIM_Base_SetConfig+0x118>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d00b      	beq.n	80045e0 <TIM_Base_SetConfig+0x40>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a3c      	ldr	r2, [pc, #240]	; (80046bc <TIM_Base_SetConfig+0x11c>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d007      	beq.n	80045e0 <TIM_Base_SetConfig+0x40>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a3b      	ldr	r2, [pc, #236]	; (80046c0 <TIM_Base_SetConfig+0x120>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d003      	beq.n	80045e0 <TIM_Base_SetConfig+0x40>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4a3a      	ldr	r2, [pc, #232]	; (80046c4 <TIM_Base_SetConfig+0x124>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d108      	bne.n	80045f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	68fa      	ldr	r2, [r7, #12]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a2f      	ldr	r2, [pc, #188]	; (80046b4 <TIM_Base_SetConfig+0x114>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d02b      	beq.n	8004652 <TIM_Base_SetConfig+0xb2>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004600:	d027      	beq.n	8004652 <TIM_Base_SetConfig+0xb2>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a2c      	ldr	r2, [pc, #176]	; (80046b8 <TIM_Base_SetConfig+0x118>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d023      	beq.n	8004652 <TIM_Base_SetConfig+0xb2>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a2b      	ldr	r2, [pc, #172]	; (80046bc <TIM_Base_SetConfig+0x11c>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d01f      	beq.n	8004652 <TIM_Base_SetConfig+0xb2>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a2a      	ldr	r2, [pc, #168]	; (80046c0 <TIM_Base_SetConfig+0x120>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d01b      	beq.n	8004652 <TIM_Base_SetConfig+0xb2>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a29      	ldr	r2, [pc, #164]	; (80046c4 <TIM_Base_SetConfig+0x124>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d017      	beq.n	8004652 <TIM_Base_SetConfig+0xb2>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a28      	ldr	r2, [pc, #160]	; (80046c8 <TIM_Base_SetConfig+0x128>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d013      	beq.n	8004652 <TIM_Base_SetConfig+0xb2>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a27      	ldr	r2, [pc, #156]	; (80046cc <TIM_Base_SetConfig+0x12c>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d00f      	beq.n	8004652 <TIM_Base_SetConfig+0xb2>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a26      	ldr	r2, [pc, #152]	; (80046d0 <TIM_Base_SetConfig+0x130>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d00b      	beq.n	8004652 <TIM_Base_SetConfig+0xb2>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a25      	ldr	r2, [pc, #148]	; (80046d4 <TIM_Base_SetConfig+0x134>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d007      	beq.n	8004652 <TIM_Base_SetConfig+0xb2>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a24      	ldr	r2, [pc, #144]	; (80046d8 <TIM_Base_SetConfig+0x138>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d003      	beq.n	8004652 <TIM_Base_SetConfig+0xb2>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a23      	ldr	r2, [pc, #140]	; (80046dc <TIM_Base_SetConfig+0x13c>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d108      	bne.n	8004664 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004658:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	4313      	orrs	r3, r2
 8004662:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	4313      	orrs	r3, r2
 8004670:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	689a      	ldr	r2, [r3, #8]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	4a0a      	ldr	r2, [pc, #40]	; (80046b4 <TIM_Base_SetConfig+0x114>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d003      	beq.n	8004698 <TIM_Base_SetConfig+0xf8>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a0c      	ldr	r2, [pc, #48]	; (80046c4 <TIM_Base_SetConfig+0x124>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d103      	bne.n	80046a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	691a      	ldr	r2, [r3, #16]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	615a      	str	r2, [r3, #20]
}
 80046a6:	bf00      	nop
 80046a8:	3714      	adds	r7, #20
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr
 80046b2:	bf00      	nop
 80046b4:	40010000 	.word	0x40010000
 80046b8:	40000400 	.word	0x40000400
 80046bc:	40000800 	.word	0x40000800
 80046c0:	40000c00 	.word	0x40000c00
 80046c4:	40010400 	.word	0x40010400
 80046c8:	40014000 	.word	0x40014000
 80046cc:	40014400 	.word	0x40014400
 80046d0:	40014800 	.word	0x40014800
 80046d4:	40001800 	.word	0x40001800
 80046d8:	40001c00 	.word	0x40001c00
 80046dc:	40002000 	.word	0x40002000

080046e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	f023 0201 	bic.w	r2, r3, #1
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800470e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f023 0303 	bic.w	r3, r3, #3
 8004716:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	4313      	orrs	r3, r2
 8004720:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	f023 0302 	bic.w	r3, r3, #2
 8004728:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	4313      	orrs	r3, r2
 8004732:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a20      	ldr	r2, [pc, #128]	; (80047b8 <TIM_OC1_SetConfig+0xd8>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d003      	beq.n	8004744 <TIM_OC1_SetConfig+0x64>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a1f      	ldr	r2, [pc, #124]	; (80047bc <TIM_OC1_SetConfig+0xdc>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d10c      	bne.n	800475e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	f023 0308 	bic.w	r3, r3, #8
 800474a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	697a      	ldr	r2, [r7, #20]
 8004752:	4313      	orrs	r3, r2
 8004754:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f023 0304 	bic.w	r3, r3, #4
 800475c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a15      	ldr	r2, [pc, #84]	; (80047b8 <TIM_OC1_SetConfig+0xd8>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d003      	beq.n	800476e <TIM_OC1_SetConfig+0x8e>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a14      	ldr	r2, [pc, #80]	; (80047bc <TIM_OC1_SetConfig+0xdc>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d111      	bne.n	8004792 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004774:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800477c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	693a      	ldr	r2, [r7, #16]
 8004784:	4313      	orrs	r3, r2
 8004786:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	4313      	orrs	r3, r2
 8004790:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	693a      	ldr	r2, [r7, #16]
 8004796:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	68fa      	ldr	r2, [r7, #12]
 800479c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685a      	ldr	r2, [r3, #4]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	697a      	ldr	r2, [r7, #20]
 80047aa:	621a      	str	r2, [r3, #32]
}
 80047ac:	bf00      	nop
 80047ae:	371c      	adds	r7, #28
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr
 80047b8:	40010000 	.word	0x40010000
 80047bc:	40010400 	.word	0x40010400

080047c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b087      	sub	sp, #28
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	f023 0210 	bic.w	r2, r3, #16
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	021b      	lsls	r3, r3, #8
 80047fe:	68fa      	ldr	r2, [r7, #12]
 8004800:	4313      	orrs	r3, r2
 8004802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	f023 0320 	bic.w	r3, r3, #32
 800480a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	011b      	lsls	r3, r3, #4
 8004812:	697a      	ldr	r2, [r7, #20]
 8004814:	4313      	orrs	r3, r2
 8004816:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a22      	ldr	r2, [pc, #136]	; (80048a4 <TIM_OC2_SetConfig+0xe4>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d003      	beq.n	8004828 <TIM_OC2_SetConfig+0x68>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a21      	ldr	r2, [pc, #132]	; (80048a8 <TIM_OC2_SetConfig+0xe8>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d10d      	bne.n	8004844 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800482e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	011b      	lsls	r3, r3, #4
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	4313      	orrs	r3, r2
 800483a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004842:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a17      	ldr	r2, [pc, #92]	; (80048a4 <TIM_OC2_SetConfig+0xe4>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d003      	beq.n	8004854 <TIM_OC2_SetConfig+0x94>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	4a16      	ldr	r2, [pc, #88]	; (80048a8 <TIM_OC2_SetConfig+0xe8>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d113      	bne.n	800487c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800485a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004862:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	695b      	ldr	r3, [r3, #20]
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	693a      	ldr	r2, [r7, #16]
 800486c:	4313      	orrs	r3, r2
 800486e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	4313      	orrs	r3, r2
 800487a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	697a      	ldr	r2, [r7, #20]
 8004894:	621a      	str	r2, [r3, #32]
}
 8004896:	bf00      	nop
 8004898:	371c      	adds	r7, #28
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	40010000 	.word	0x40010000
 80048a8:	40010400 	.word	0x40010400

080048ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b087      	sub	sp, #28
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a1b      	ldr	r3, [r3, #32]
 80048c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	69db      	ldr	r3, [r3, #28]
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f023 0303 	bic.w	r3, r3, #3
 80048e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80048f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	021b      	lsls	r3, r3, #8
 80048fc:	697a      	ldr	r2, [r7, #20]
 80048fe:	4313      	orrs	r3, r2
 8004900:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a21      	ldr	r2, [pc, #132]	; (800498c <TIM_OC3_SetConfig+0xe0>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d003      	beq.n	8004912 <TIM_OC3_SetConfig+0x66>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a20      	ldr	r2, [pc, #128]	; (8004990 <TIM_OC3_SetConfig+0xe4>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d10d      	bne.n	800492e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004918:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	021b      	lsls	r3, r3, #8
 8004920:	697a      	ldr	r2, [r7, #20]
 8004922:	4313      	orrs	r3, r2
 8004924:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800492c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a16      	ldr	r2, [pc, #88]	; (800498c <TIM_OC3_SetConfig+0xe0>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d003      	beq.n	800493e <TIM_OC3_SetConfig+0x92>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a15      	ldr	r2, [pc, #84]	; (8004990 <TIM_OC3_SetConfig+0xe4>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d113      	bne.n	8004966 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004944:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800494c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	011b      	lsls	r3, r3, #4
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	4313      	orrs	r3, r2
 8004958:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	011b      	lsls	r3, r3, #4
 8004960:	693a      	ldr	r2, [r7, #16]
 8004962:	4313      	orrs	r3, r2
 8004964:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	693a      	ldr	r2, [r7, #16]
 800496a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	68fa      	ldr	r2, [r7, #12]
 8004970:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	685a      	ldr	r2, [r3, #4]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	697a      	ldr	r2, [r7, #20]
 800497e:	621a      	str	r2, [r3, #32]
}
 8004980:	bf00      	nop
 8004982:	371c      	adds	r7, #28
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr
 800498c:	40010000 	.word	0x40010000
 8004990:	40010400 	.word	0x40010400

08004994 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004994:	b480      	push	{r7}
 8004996:	b087      	sub	sp, #28
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a1b      	ldr	r3, [r3, #32]
 80049ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	021b      	lsls	r3, r3, #8
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	031b      	lsls	r3, r3, #12
 80049e6:	693a      	ldr	r2, [r7, #16]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a12      	ldr	r2, [pc, #72]	; (8004a38 <TIM_OC4_SetConfig+0xa4>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d003      	beq.n	80049fc <TIM_OC4_SetConfig+0x68>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a11      	ldr	r2, [pc, #68]	; (8004a3c <TIM_OC4_SetConfig+0xa8>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d109      	bne.n	8004a10 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a02:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	695b      	ldr	r3, [r3, #20]
 8004a08:	019b      	lsls	r3, r3, #6
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	685a      	ldr	r2, [r3, #4]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	621a      	str	r2, [r3, #32]
}
 8004a2a:	bf00      	nop
 8004a2c:	371c      	adds	r7, #28
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	40010000 	.word	0x40010000
 8004a3c:	40010400 	.word	0x40010400

08004a40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b087      	sub	sp, #28
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60f8      	str	r0, [r7, #12]
 8004a48:	60b9      	str	r1, [r7, #8]
 8004a4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a1b      	ldr	r3, [r3, #32]
 8004a50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	f023 0201 	bic.w	r2, r3, #1
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	011b      	lsls	r3, r3, #4
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	f023 030a 	bic.w	r3, r3, #10
 8004a7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	693a      	ldr	r2, [r7, #16]
 8004a8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	697a      	ldr	r2, [r7, #20]
 8004a90:	621a      	str	r2, [r3, #32]
}
 8004a92:	bf00      	nop
 8004a94:	371c      	adds	r7, #28
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr

08004a9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	b087      	sub	sp, #28
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	60f8      	str	r0, [r7, #12]
 8004aa6:	60b9      	str	r1, [r7, #8]
 8004aa8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	f023 0210 	bic.w	r2, r3, #16
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6a1b      	ldr	r3, [r3, #32]
 8004ac0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ac8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	031b      	lsls	r3, r3, #12
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ada:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	011b      	lsls	r3, r3, #4
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	693a      	ldr	r2, [r7, #16]
 8004af0:	621a      	str	r2, [r3, #32]
}
 8004af2:	bf00      	nop
 8004af4:	371c      	adds	r7, #28
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr

08004afe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004afe:	b480      	push	{r7}
 8004b00:	b085      	sub	sp, #20
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
 8004b06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	f043 0307 	orr.w	r3, r3, #7
 8004b20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	609a      	str	r2, [r3, #8]
}
 8004b28:	bf00      	nop
 8004b2a:	3714      	adds	r7, #20
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b087      	sub	sp, #28
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	607a      	str	r2, [r7, #4]
 8004b40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	021a      	lsls	r2, r3, #8
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	431a      	orrs	r2, r3
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	697a      	ldr	r2, [r7, #20]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	609a      	str	r2, [r3, #8]
}
 8004b68:	bf00      	nop
 8004b6a:	371c      	adds	r7, #28
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b087      	sub	sp, #28
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	f003 031f 	and.w	r3, r3, #31
 8004b86:	2201      	movs	r2, #1
 8004b88:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6a1a      	ldr	r2, [r3, #32]
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	43db      	mvns	r3, r3
 8004b96:	401a      	ands	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6a1a      	ldr	r2, [r3, #32]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	f003 031f 	and.w	r3, r3, #31
 8004ba6:	6879      	ldr	r1, [r7, #4]
 8004ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bac:	431a      	orrs	r2, r3
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	621a      	str	r2, [r3, #32]
}
 8004bb2:	bf00      	nop
 8004bb4:	371c      	adds	r7, #28
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr
	...

08004bc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d101      	bne.n	8004bd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	e05a      	b.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2202      	movs	r2, #2
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68fa      	ldr	r2, [r7, #12]
 8004c10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a21      	ldr	r2, [pc, #132]	; (8004c9c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d022      	beq.n	8004c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c24:	d01d      	beq.n	8004c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a1d      	ldr	r2, [pc, #116]	; (8004ca0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d018      	beq.n	8004c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a1b      	ldr	r2, [pc, #108]	; (8004ca4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d013      	beq.n	8004c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a1a      	ldr	r2, [pc, #104]	; (8004ca8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d00e      	beq.n	8004c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a18      	ldr	r2, [pc, #96]	; (8004cac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d009      	beq.n	8004c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a17      	ldr	r2, [pc, #92]	; (8004cb0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d004      	beq.n	8004c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a15      	ldr	r2, [pc, #84]	; (8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d10c      	bne.n	8004c7c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	68ba      	ldr	r2, [r7, #8]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68ba      	ldr	r2, [r7, #8]
 8004c7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	40010000 	.word	0x40010000
 8004ca0:	40000400 	.word	0x40000400
 8004ca4:	40000800 	.word	0x40000800
 8004ca8:	40000c00 	.word	0x40000c00
 8004cac:	40010400 	.word	0x40010400
 8004cb0:	40014000 	.word	0x40014000
 8004cb4:	40001800 	.word	0x40001800

08004cb8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b085      	sub	sp, #20
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d101      	bne.n	8004cd4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	e03d      	b.n	8004d50 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	691b      	ldr	r3, [r3, #16]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	69db      	ldr	r3, [r3, #28]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68fa      	ldr	r2, [r7, #12]
 8004d44:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d4e:	2300      	movs	r3, #0
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3714      	adds	r7, #20
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b083      	sub	sp, #12
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d78:	bf00      	nop
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e03f      	b.n	8004e16 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d106      	bne.n	8004db0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f7fc ffa0 	bl	8001cf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2224      	movs	r2, #36	; 0x24
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68da      	ldr	r2, [r3, #12]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004dc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f000 fddb 	bl	8005984 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	691a      	ldr	r2, [r3, #16]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ddc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	695a      	ldr	r2, [r3, #20]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004dec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	68da      	ldr	r2, [r3, #12]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004dfc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2220      	movs	r2, #32
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2220      	movs	r2, #32
 8004e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b08a      	sub	sp, #40	; 0x28
 8004e22:	af02      	add	r7, sp, #8
 8004e24:	60f8      	str	r0, [r7, #12]
 8004e26:	60b9      	str	r1, [r7, #8]
 8004e28:	603b      	str	r3, [r7, #0]
 8004e2a:	4613      	mov	r3, r2
 8004e2c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b20      	cmp	r3, #32
 8004e3c:	d17c      	bne.n	8004f38 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d002      	beq.n	8004e4a <HAL_UART_Transmit+0x2c>
 8004e44:	88fb      	ldrh	r3, [r7, #6]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d101      	bne.n	8004e4e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e075      	b.n	8004f3a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d101      	bne.n	8004e5c <HAL_UART_Transmit+0x3e>
 8004e58:	2302      	movs	r3, #2
 8004e5a:	e06e      	b.n	8004f3a <HAL_UART_Transmit+0x11c>
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2200      	movs	r2, #0
 8004e68:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2221      	movs	r2, #33	; 0x21
 8004e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e72:	f7fd f81d 	bl	8001eb0 <HAL_GetTick>
 8004e76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	88fa      	ldrh	r2, [r7, #6]
 8004e7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	88fa      	ldrh	r2, [r7, #6]
 8004e82:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e8c:	d108      	bne.n	8004ea0 <HAL_UART_Transmit+0x82>
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d104      	bne.n	8004ea0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004e96:	2300      	movs	r3, #0
 8004e98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	61bb      	str	r3, [r7, #24]
 8004e9e:	e003      	b.n	8004ea8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004eb0:	e02a      	b.n	8004f08 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	9300      	str	r3, [sp, #0]
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	2180      	movs	r1, #128	; 0x80
 8004ebc:	68f8      	ldr	r0, [r7, #12]
 8004ebe:	f000 fb1f 	bl	8005500 <UART_WaitOnFlagUntilTimeout>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d001      	beq.n	8004ecc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e036      	b.n	8004f3a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10b      	bne.n	8004eea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	881b      	ldrh	r3, [r3, #0]
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ee0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	3302      	adds	r3, #2
 8004ee6:	61bb      	str	r3, [r7, #24]
 8004ee8:	e007      	b.n	8004efa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	781a      	ldrb	r2, [r3, #0]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	3b01      	subs	r3, #1
 8004f02:	b29a      	uxth	r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1cf      	bne.n	8004eb2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	9300      	str	r3, [sp, #0]
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	2140      	movs	r1, #64	; 0x40
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f000 faef 	bl	8005500 <UART_WaitOnFlagUntilTimeout>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e006      	b.n	8004f3a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2220      	movs	r2, #32
 8004f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004f34:	2300      	movs	r3, #0
 8004f36:	e000      	b.n	8004f3a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004f38:	2302      	movs	r3, #2
  }
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3720      	adds	r7, #32
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}

08004f42 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f42:	b580      	push	{r7, lr}
 8004f44:	b084      	sub	sp, #16
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	60f8      	str	r0, [r7, #12]
 8004f4a:	60b9      	str	r1, [r7, #8]
 8004f4c:	4613      	mov	r3, r2
 8004f4e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	2b20      	cmp	r3, #32
 8004f5a:	d11d      	bne.n	8004f98 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d002      	beq.n	8004f68 <HAL_UART_Receive_IT+0x26>
 8004f62:	88fb      	ldrh	r3, [r7, #6]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d101      	bne.n	8004f6c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e016      	b.n	8004f9a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d101      	bne.n	8004f7a <HAL_UART_Receive_IT+0x38>
 8004f76:	2302      	movs	r3, #2
 8004f78:	e00f      	b.n	8004f9a <HAL_UART_Receive_IT+0x58>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2200      	movs	r2, #0
 8004f86:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004f88:	88fb      	ldrh	r3, [r7, #6]
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	68b9      	ldr	r1, [r7, #8]
 8004f8e:	68f8      	ldr	r0, [r7, #12]
 8004f90:	f000 fb24 	bl	80055dc <UART_Start_Receive_IT>
 8004f94:	4603      	mov	r3, r0
 8004f96:	e000      	b.n	8004f9a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004f98:	2302      	movs	r3, #2
  }
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
	...

08004fa4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b0ba      	sub	sp, #232	; 0xe8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	695b      	ldr	r3, [r3, #20]
 8004fc6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fda:	f003 030f 	and.w	r3, r3, #15
 8004fde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004fe2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d10f      	bne.n	800500a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fee:	f003 0320 	and.w	r3, r3, #32
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d009      	beq.n	800500a <HAL_UART_IRQHandler+0x66>
 8004ff6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ffa:	f003 0320 	and.w	r3, r3, #32
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d003      	beq.n	800500a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 fc03 	bl	800580e <UART_Receive_IT>
      return;
 8005008:	e256      	b.n	80054b8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800500a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800500e:	2b00      	cmp	r3, #0
 8005010:	f000 80de 	beq.w	80051d0 <HAL_UART_IRQHandler+0x22c>
 8005014:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	2b00      	cmp	r3, #0
 800501e:	d106      	bne.n	800502e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005020:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005024:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005028:	2b00      	cmp	r3, #0
 800502a:	f000 80d1 	beq.w	80051d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800502e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00b      	beq.n	8005052 <HAL_UART_IRQHandler+0xae>
 800503a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800503e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005042:	2b00      	cmp	r3, #0
 8005044:	d005      	beq.n	8005052 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504a:	f043 0201 	orr.w	r2, r3, #1
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005052:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005056:	f003 0304 	and.w	r3, r3, #4
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00b      	beq.n	8005076 <HAL_UART_IRQHandler+0xd2>
 800505e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b00      	cmp	r3, #0
 8005068:	d005      	beq.n	8005076 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506e:	f043 0202 	orr.w	r2, r3, #2
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005076:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800507a:	f003 0302 	and.w	r3, r3, #2
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00b      	beq.n	800509a <HAL_UART_IRQHandler+0xf6>
 8005082:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	d005      	beq.n	800509a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005092:	f043 0204 	orr.w	r2, r3, #4
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800509a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800509e:	f003 0308 	and.w	r3, r3, #8
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d011      	beq.n	80050ca <HAL_UART_IRQHandler+0x126>
 80050a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050aa:	f003 0320 	and.w	r3, r3, #32
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d105      	bne.n	80050be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80050b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050b6:	f003 0301 	and.w	r3, r3, #1
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d005      	beq.n	80050ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c2:	f043 0208 	orr.w	r2, r3, #8
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	f000 81ed 	beq.w	80054ae <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050d8:	f003 0320 	and.w	r3, r3, #32
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d008      	beq.n	80050f2 <HAL_UART_IRQHandler+0x14e>
 80050e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050e4:	f003 0320 	and.w	r3, r3, #32
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d002      	beq.n	80050f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 fb8e 	bl	800580e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	695b      	ldr	r3, [r3, #20]
 80050f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050fc:	2b40      	cmp	r3, #64	; 0x40
 80050fe:	bf0c      	ite	eq
 8005100:	2301      	moveq	r3, #1
 8005102:	2300      	movne	r3, #0
 8005104:	b2db      	uxtb	r3, r3
 8005106:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510e:	f003 0308 	and.w	r3, r3, #8
 8005112:	2b00      	cmp	r3, #0
 8005114:	d103      	bne.n	800511e <HAL_UART_IRQHandler+0x17a>
 8005116:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800511a:	2b00      	cmp	r3, #0
 800511c:	d04f      	beq.n	80051be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 fa96 	bl	8005650 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800512e:	2b40      	cmp	r3, #64	; 0x40
 8005130:	d141      	bne.n	80051b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	3314      	adds	r3, #20
 8005138:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005140:	e853 3f00 	ldrex	r3, [r3]
 8005144:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005148:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800514c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005150:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	3314      	adds	r3, #20
 800515a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800515e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005162:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005166:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800516a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800516e:	e841 2300 	strex	r3, r2, [r1]
 8005172:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005176:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1d9      	bne.n	8005132 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005182:	2b00      	cmp	r3, #0
 8005184:	d013      	beq.n	80051ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800518a:	4a7d      	ldr	r2, [pc, #500]	; (8005380 <HAL_UART_IRQHandler+0x3dc>)
 800518c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005192:	4618      	mov	r0, r3
 8005194:	f7fd fcf9 	bl	8002b8a <HAL_DMA_Abort_IT>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d016      	beq.n	80051cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80051a8:	4610      	mov	r0, r2
 80051aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051ac:	e00e      	b.n	80051cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 f990 	bl	80054d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051b4:	e00a      	b.n	80051cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f000 f98c 	bl	80054d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051bc:	e006      	b.n	80051cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 f988 	bl	80054d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80051ca:	e170      	b.n	80054ae <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051cc:	bf00      	nop
    return;
 80051ce:	e16e      	b.n	80054ae <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	f040 814a 	bne.w	800546e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80051da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051de:	f003 0310 	and.w	r3, r3, #16
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	f000 8143 	beq.w	800546e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80051e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051ec:	f003 0310 	and.w	r3, r3, #16
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	f000 813c 	beq.w	800546e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051f6:	2300      	movs	r3, #0
 80051f8:	60bb      	str	r3, [r7, #8]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	60bb      	str	r3, [r7, #8]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	60bb      	str	r3, [r7, #8]
 800520a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005216:	2b40      	cmp	r3, #64	; 0x40
 8005218:	f040 80b4 	bne.w	8005384 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005228:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800522c:	2b00      	cmp	r3, #0
 800522e:	f000 8140 	beq.w	80054b2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005236:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800523a:	429a      	cmp	r2, r3
 800523c:	f080 8139 	bcs.w	80054b2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005246:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800524c:	69db      	ldr	r3, [r3, #28]
 800524e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005252:	f000 8088 	beq.w	8005366 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	330c      	adds	r3, #12
 800525c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005260:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005264:	e853 3f00 	ldrex	r3, [r3]
 8005268:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800526c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005270:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005274:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	330c      	adds	r3, #12
 800527e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005282:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005286:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800528a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800528e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005292:	e841 2300 	strex	r3, r2, [r1]
 8005296:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800529a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d1d9      	bne.n	8005256 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	3314      	adds	r3, #20
 80052a8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80052ac:	e853 3f00 	ldrex	r3, [r3]
 80052b0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80052b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80052b4:	f023 0301 	bic.w	r3, r3, #1
 80052b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	3314      	adds	r3, #20
 80052c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80052c6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80052ca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052cc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80052ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80052d2:	e841 2300 	strex	r3, r2, [r1]
 80052d6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80052d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d1e1      	bne.n	80052a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	3314      	adds	r3, #20
 80052e4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052e8:	e853 3f00 	ldrex	r3, [r3]
 80052ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80052ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	3314      	adds	r3, #20
 80052fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005302:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005304:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005306:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005308:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800530a:	e841 2300 	strex	r3, r2, [r1]
 800530e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005310:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005312:	2b00      	cmp	r3, #0
 8005314:	d1e3      	bne.n	80052de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2220      	movs	r2, #32
 800531a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	330c      	adds	r3, #12
 800532a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800532c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800532e:	e853 3f00 	ldrex	r3, [r3]
 8005332:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005334:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005336:	f023 0310 	bic.w	r3, r3, #16
 800533a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	330c      	adds	r3, #12
 8005344:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005348:	65ba      	str	r2, [r7, #88]	; 0x58
 800534a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800534c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800534e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005350:	e841 2300 	strex	r3, r2, [r1]
 8005354:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005356:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1e3      	bne.n	8005324 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005360:	4618      	mov	r0, r3
 8005362:	f7fd fba2 	bl	8002aaa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800536e:	b29b      	uxth	r3, r3
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	b29b      	uxth	r3, r3
 8005374:	4619      	mov	r1, r3
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 f8b6 	bl	80054e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800537c:	e099      	b.n	80054b2 <HAL_UART_IRQHandler+0x50e>
 800537e:	bf00      	nop
 8005380:	08005717 	.word	0x08005717
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800538c:	b29b      	uxth	r3, r3
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005398:	b29b      	uxth	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	f000 808b 	beq.w	80054b6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80053a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f000 8086 	beq.w	80054b6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	330c      	adds	r3, #12
 80053b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053b4:	e853 3f00 	ldrex	r3, [r3]
 80053b8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80053ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80053c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	330c      	adds	r3, #12
 80053ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80053ce:	647a      	str	r2, [r7, #68]	; 0x44
 80053d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80053d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80053d6:	e841 2300 	strex	r3, r2, [r1]
 80053da:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80053dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1e3      	bne.n	80053aa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	3314      	adds	r3, #20
 80053e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ec:	e853 3f00 	ldrex	r3, [r3]
 80053f0:	623b      	str	r3, [r7, #32]
   return(result);
 80053f2:	6a3b      	ldr	r3, [r7, #32]
 80053f4:	f023 0301 	bic.w	r3, r3, #1
 80053f8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	3314      	adds	r3, #20
 8005402:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005406:	633a      	str	r2, [r7, #48]	; 0x30
 8005408:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800540c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800540e:	e841 2300 	strex	r3, r2, [r1]
 8005412:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1e3      	bne.n	80053e2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2220      	movs	r2, #32
 800541e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	330c      	adds	r3, #12
 800542e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	e853 3f00 	ldrex	r3, [r3]
 8005436:	60fb      	str	r3, [r7, #12]
   return(result);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f023 0310 	bic.w	r3, r3, #16
 800543e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	330c      	adds	r3, #12
 8005448:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800544c:	61fa      	str	r2, [r7, #28]
 800544e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005450:	69b9      	ldr	r1, [r7, #24]
 8005452:	69fa      	ldr	r2, [r7, #28]
 8005454:	e841 2300 	strex	r3, r2, [r1]
 8005458:	617b      	str	r3, [r7, #20]
   return(result);
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d1e3      	bne.n	8005428 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005460:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005464:	4619      	mov	r1, r3
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 f83e 	bl	80054e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800546c:	e023      	b.n	80054b6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800546e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005476:	2b00      	cmp	r3, #0
 8005478:	d009      	beq.n	800548e <HAL_UART_IRQHandler+0x4ea>
 800547a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800547e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005482:	2b00      	cmp	r3, #0
 8005484:	d003      	beq.n	800548e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 f959 	bl	800573e <UART_Transmit_IT>
    return;
 800548c:	e014      	b.n	80054b8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800548e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00e      	beq.n	80054b8 <HAL_UART_IRQHandler+0x514>
 800549a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800549e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d008      	beq.n	80054b8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f999 	bl	80057de <UART_EndTransmit_IT>
    return;
 80054ac:	e004      	b.n	80054b8 <HAL_UART_IRQHandler+0x514>
    return;
 80054ae:	bf00      	nop
 80054b0:	e002      	b.n	80054b8 <HAL_UART_IRQHandler+0x514>
      return;
 80054b2:	bf00      	nop
 80054b4:	e000      	b.n	80054b8 <HAL_UART_IRQHandler+0x514>
      return;
 80054b6:	bf00      	nop
  }
}
 80054b8:	37e8      	adds	r7, #232	; 0xe8
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop

080054c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80054c8:	bf00      	nop
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80054dc:	bf00      	nop
 80054de:	370c      	adds	r7, #12
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	460b      	mov	r3, r1
 80054f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80054f4:	bf00      	nop
 80054f6:	370c      	adds	r7, #12
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b090      	sub	sp, #64	; 0x40
 8005504:	af00      	add	r7, sp, #0
 8005506:	60f8      	str	r0, [r7, #12]
 8005508:	60b9      	str	r1, [r7, #8]
 800550a:	603b      	str	r3, [r7, #0]
 800550c:	4613      	mov	r3, r2
 800550e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005510:	e050      	b.n	80055b4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005512:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005518:	d04c      	beq.n	80055b4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800551a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800551c:	2b00      	cmp	r3, #0
 800551e:	d007      	beq.n	8005530 <UART_WaitOnFlagUntilTimeout+0x30>
 8005520:	f7fc fcc6 	bl	8001eb0 <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800552c:	429a      	cmp	r2, r3
 800552e:	d241      	bcs.n	80055b4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	330c      	adds	r3, #12
 8005536:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800553a:	e853 3f00 	ldrex	r3, [r3]
 800553e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005542:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005546:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	330c      	adds	r3, #12
 800554e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005550:	637a      	str	r2, [r7, #52]	; 0x34
 8005552:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005554:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005556:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005558:	e841 2300 	strex	r3, r2, [r1]
 800555c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800555e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1e5      	bne.n	8005530 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	3314      	adds	r3, #20
 800556a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	e853 3f00 	ldrex	r3, [r3]
 8005572:	613b      	str	r3, [r7, #16]
   return(result);
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	f023 0301 	bic.w	r3, r3, #1
 800557a:	63bb      	str	r3, [r7, #56]	; 0x38
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	3314      	adds	r3, #20
 8005582:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005584:	623a      	str	r2, [r7, #32]
 8005586:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005588:	69f9      	ldr	r1, [r7, #28]
 800558a:	6a3a      	ldr	r2, [r7, #32]
 800558c:	e841 2300 	strex	r3, r2, [r1]
 8005590:	61bb      	str	r3, [r7, #24]
   return(result);
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d1e5      	bne.n	8005564 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2220      	movs	r2, #32
 800559c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2220      	movs	r2, #32
 80055a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e00f      	b.n	80055d4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	4013      	ands	r3, r2
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	429a      	cmp	r2, r3
 80055c2:	bf0c      	ite	eq
 80055c4:	2301      	moveq	r3, #1
 80055c6:	2300      	movne	r3, #0
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	461a      	mov	r2, r3
 80055cc:	79fb      	ldrb	r3, [r7, #7]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d09f      	beq.n	8005512 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80055d2:	2300      	movs	r3, #0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3740      	adds	r7, #64	; 0x40
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055dc:	b480      	push	{r7}
 80055de:	b085      	sub	sp, #20
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	4613      	mov	r3, r2
 80055e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	88fa      	ldrh	r2, [r7, #6]
 80055f4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	88fa      	ldrh	r2, [r7, #6]
 80055fa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2222      	movs	r2, #34	; 0x22
 8005606:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68da      	ldr	r2, [r3, #12]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005620:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	695a      	ldr	r2, [r3, #20]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f042 0201 	orr.w	r2, r2, #1
 8005630:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68da      	ldr	r2, [r3, #12]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f042 0220 	orr.w	r2, r2, #32
 8005640:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005650:	b480      	push	{r7}
 8005652:	b095      	sub	sp, #84	; 0x54
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	330c      	adds	r3, #12
 800565e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005662:	e853 3f00 	ldrex	r3, [r3]
 8005666:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800566a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800566e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	330c      	adds	r3, #12
 8005676:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005678:	643a      	str	r2, [r7, #64]	; 0x40
 800567a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800567e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005680:	e841 2300 	strex	r3, r2, [r1]
 8005684:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1e5      	bne.n	8005658 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	3314      	adds	r3, #20
 8005692:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005694:	6a3b      	ldr	r3, [r7, #32]
 8005696:	e853 3f00 	ldrex	r3, [r3]
 800569a:	61fb      	str	r3, [r7, #28]
   return(result);
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	f023 0301 	bic.w	r3, r3, #1
 80056a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	3314      	adds	r3, #20
 80056aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80056ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056b4:	e841 2300 	strex	r3, r2, [r1]
 80056b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1e5      	bne.n	800568c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d119      	bne.n	80056fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	330c      	adds	r3, #12
 80056ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	e853 3f00 	ldrex	r3, [r3]
 80056d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	f023 0310 	bic.w	r3, r3, #16
 80056de:	647b      	str	r3, [r7, #68]	; 0x44
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	330c      	adds	r3, #12
 80056e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80056e8:	61ba      	str	r2, [r7, #24]
 80056ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ec:	6979      	ldr	r1, [r7, #20]
 80056ee:	69ba      	ldr	r2, [r7, #24]
 80056f0:	e841 2300 	strex	r3, r2, [r1]
 80056f4:	613b      	str	r3, [r7, #16]
   return(result);
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d1e5      	bne.n	80056c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2220      	movs	r2, #32
 8005700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	631a      	str	r2, [r3, #48]	; 0x30
}
 800570a:	bf00      	nop
 800570c:	3754      	adds	r7, #84	; 0x54
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr

08005716 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005716:	b580      	push	{r7, lr}
 8005718:	b084      	sub	sp, #16
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005722:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2200      	movs	r2, #0
 800572e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f7ff fecf 	bl	80054d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005736:	bf00      	nop
 8005738:	3710      	adds	r7, #16
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}

0800573e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800573e:	b480      	push	{r7}
 8005740:	b085      	sub	sp, #20
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b21      	cmp	r3, #33	; 0x21
 8005750:	d13e      	bne.n	80057d0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800575a:	d114      	bne.n	8005786 <UART_Transmit_IT+0x48>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	691b      	ldr	r3, [r3, #16]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d110      	bne.n	8005786 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a1b      	ldr	r3, [r3, #32]
 8005768:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	881b      	ldrh	r3, [r3, #0]
 800576e:	461a      	mov	r2, r3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005778:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	1c9a      	adds	r2, r3, #2
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	621a      	str	r2, [r3, #32]
 8005784:	e008      	b.n	8005798 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6a1b      	ldr	r3, [r3, #32]
 800578a:	1c59      	adds	r1, r3, #1
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	6211      	str	r1, [r2, #32]
 8005790:	781a      	ldrb	r2, [r3, #0]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800579c:	b29b      	uxth	r3, r3
 800579e:	3b01      	subs	r3, #1
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	4619      	mov	r1, r3
 80057a6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d10f      	bne.n	80057cc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68da      	ldr	r2, [r3, #12]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057ba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68da      	ldr	r2, [r3, #12]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80057cc:	2300      	movs	r3, #0
 80057ce:	e000      	b.n	80057d2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80057d0:	2302      	movs	r3, #2
  }
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3714      	adds	r7, #20
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr

080057de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80057de:	b580      	push	{r7, lr}
 80057e0:	b082      	sub	sp, #8
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68da      	ldr	r2, [r3, #12]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2220      	movs	r2, #32
 80057fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f7ff fe5e 	bl	80054c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3708      	adds	r7, #8
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}

0800580e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800580e:	b580      	push	{r7, lr}
 8005810:	b08c      	sub	sp, #48	; 0x30
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b22      	cmp	r3, #34	; 0x22
 8005820:	f040 80ab 	bne.w	800597a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800582c:	d117      	bne.n	800585e <UART_Receive_IT+0x50>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	691b      	ldr	r3, [r3, #16]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d113      	bne.n	800585e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005836:	2300      	movs	r3, #0
 8005838:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800583e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	b29b      	uxth	r3, r3
 8005848:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800584c:	b29a      	uxth	r2, r3
 800584e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005850:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005856:	1c9a      	adds	r2, r3, #2
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	629a      	str	r2, [r3, #40]	; 0x28
 800585c:	e026      	b.n	80058ac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005862:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005864:	2300      	movs	r3, #0
 8005866:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005870:	d007      	beq.n	8005882 <UART_Receive_IT+0x74>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d10a      	bne.n	8005890 <UART_Receive_IT+0x82>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d106      	bne.n	8005890 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	b2da      	uxtb	r2, r3
 800588a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800588c:	701a      	strb	r2, [r3, #0]
 800588e:	e008      	b.n	80058a2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	b2db      	uxtb	r3, r3
 8005898:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800589c:	b2da      	uxtb	r2, r3
 800589e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058a0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a6:	1c5a      	adds	r2, r3, #1
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	3b01      	subs	r3, #1
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	4619      	mov	r1, r3
 80058ba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d15a      	bne.n	8005976 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	68da      	ldr	r2, [r3, #12]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f022 0220 	bic.w	r2, r2, #32
 80058ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68da      	ldr	r2, [r3, #12]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80058de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	695a      	ldr	r2, [r3, #20]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f022 0201 	bic.w	r2, r2, #1
 80058ee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2220      	movs	r2, #32
 80058f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d135      	bne.n	800596c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	330c      	adds	r3, #12
 800590c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	e853 3f00 	ldrex	r3, [r3]
 8005914:	613b      	str	r3, [r7, #16]
   return(result);
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	f023 0310 	bic.w	r3, r3, #16
 800591c:	627b      	str	r3, [r7, #36]	; 0x24
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	330c      	adds	r3, #12
 8005924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005926:	623a      	str	r2, [r7, #32]
 8005928:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592a:	69f9      	ldr	r1, [r7, #28]
 800592c:	6a3a      	ldr	r2, [r7, #32]
 800592e:	e841 2300 	strex	r3, r2, [r1]
 8005932:	61bb      	str	r3, [r7, #24]
   return(result);
 8005934:	69bb      	ldr	r3, [r7, #24]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1e5      	bne.n	8005906 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0310 	and.w	r3, r3, #16
 8005944:	2b10      	cmp	r3, #16
 8005946:	d10a      	bne.n	800595e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005948:	2300      	movs	r3, #0
 800594a:	60fb      	str	r3, [r7, #12]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	60fb      	str	r3, [r7, #12]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	60fb      	str	r3, [r7, #12]
 800595c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005962:	4619      	mov	r1, r3
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f7ff fdbf 	bl	80054e8 <HAL_UARTEx_RxEventCallback>
 800596a:	e002      	b.n	8005972 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f7fb fe05 	bl	800157c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005972:	2300      	movs	r3, #0
 8005974:	e002      	b.n	800597c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005976:	2300      	movs	r3, #0
 8005978:	e000      	b.n	800597c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800597a:	2302      	movs	r3, #2
  }
}
 800597c:	4618      	mov	r0, r3
 800597e:	3730      	adds	r7, #48	; 0x30
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005988:	b09f      	sub	sp, #124	; 0x7c
 800598a:	af00      	add	r7, sp, #0
 800598c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800598e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005998:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800599a:	68d9      	ldr	r1, [r3, #12]
 800599c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	ea40 0301 	orr.w	r3, r0, r1
 80059a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059a8:	689a      	ldr	r2, [r3, #8]
 80059aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	431a      	orrs	r2, r3
 80059b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	431a      	orrs	r2, r3
 80059b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059b8:	69db      	ldr	r3, [r3, #28]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80059be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80059c8:	f021 010c 	bic.w	r1, r1, #12
 80059cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80059d2:	430b      	orrs	r3, r1
 80059d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	695b      	ldr	r3, [r3, #20]
 80059dc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80059e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e2:	6999      	ldr	r1, [r3, #24]
 80059e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	ea40 0301 	orr.w	r3, r0, r1
 80059ec:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80059ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	4bc5      	ldr	r3, [pc, #788]	; (8005d08 <UART_SetConfig+0x384>)
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d004      	beq.n	8005a02 <UART_SetConfig+0x7e>
 80059f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	4bc3      	ldr	r3, [pc, #780]	; (8005d0c <UART_SetConfig+0x388>)
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d103      	bne.n	8005a0a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a02:	f7fd fb99 	bl	8003138 <HAL_RCC_GetPCLK2Freq>
 8005a06:	6778      	str	r0, [r7, #116]	; 0x74
 8005a08:	e002      	b.n	8005a10 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a0a:	f7fd fb81 	bl	8003110 <HAL_RCC_GetPCLK1Freq>
 8005a0e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a12:	69db      	ldr	r3, [r3, #28]
 8005a14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a18:	f040 80b6 	bne.w	8005b88 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a1e:	461c      	mov	r4, r3
 8005a20:	f04f 0500 	mov.w	r5, #0
 8005a24:	4622      	mov	r2, r4
 8005a26:	462b      	mov	r3, r5
 8005a28:	1891      	adds	r1, r2, r2
 8005a2a:	6439      	str	r1, [r7, #64]	; 0x40
 8005a2c:	415b      	adcs	r3, r3
 8005a2e:	647b      	str	r3, [r7, #68]	; 0x44
 8005a30:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a34:	1912      	adds	r2, r2, r4
 8005a36:	eb45 0303 	adc.w	r3, r5, r3
 8005a3a:	f04f 0000 	mov.w	r0, #0
 8005a3e:	f04f 0100 	mov.w	r1, #0
 8005a42:	00d9      	lsls	r1, r3, #3
 8005a44:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a48:	00d0      	lsls	r0, r2, #3
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	1911      	adds	r1, r2, r4
 8005a50:	6639      	str	r1, [r7, #96]	; 0x60
 8005a52:	416b      	adcs	r3, r5
 8005a54:	667b      	str	r3, [r7, #100]	; 0x64
 8005a56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	f04f 0300 	mov.w	r3, #0
 8005a60:	1891      	adds	r1, r2, r2
 8005a62:	63b9      	str	r1, [r7, #56]	; 0x38
 8005a64:	415b      	adcs	r3, r3
 8005a66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005a6c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005a70:	f7fb f8ba 	bl	8000be8 <__aeabi_uldivmod>
 8005a74:	4602      	mov	r2, r0
 8005a76:	460b      	mov	r3, r1
 8005a78:	4ba5      	ldr	r3, [pc, #660]	; (8005d10 <UART_SetConfig+0x38c>)
 8005a7a:	fba3 2302 	umull	r2, r3, r3, r2
 8005a7e:	095b      	lsrs	r3, r3, #5
 8005a80:	011e      	lsls	r6, r3, #4
 8005a82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a84:	461c      	mov	r4, r3
 8005a86:	f04f 0500 	mov.w	r5, #0
 8005a8a:	4622      	mov	r2, r4
 8005a8c:	462b      	mov	r3, r5
 8005a8e:	1891      	adds	r1, r2, r2
 8005a90:	6339      	str	r1, [r7, #48]	; 0x30
 8005a92:	415b      	adcs	r3, r3
 8005a94:	637b      	str	r3, [r7, #52]	; 0x34
 8005a96:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005a9a:	1912      	adds	r2, r2, r4
 8005a9c:	eb45 0303 	adc.w	r3, r5, r3
 8005aa0:	f04f 0000 	mov.w	r0, #0
 8005aa4:	f04f 0100 	mov.w	r1, #0
 8005aa8:	00d9      	lsls	r1, r3, #3
 8005aaa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005aae:	00d0      	lsls	r0, r2, #3
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	1911      	adds	r1, r2, r4
 8005ab6:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ab8:	416b      	adcs	r3, r5
 8005aba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005abc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	f04f 0300 	mov.w	r3, #0
 8005ac6:	1891      	adds	r1, r2, r2
 8005ac8:	62b9      	str	r1, [r7, #40]	; 0x28
 8005aca:	415b      	adcs	r3, r3
 8005acc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ace:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005ad2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005ad6:	f7fb f887 	bl	8000be8 <__aeabi_uldivmod>
 8005ada:	4602      	mov	r2, r0
 8005adc:	460b      	mov	r3, r1
 8005ade:	4b8c      	ldr	r3, [pc, #560]	; (8005d10 <UART_SetConfig+0x38c>)
 8005ae0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ae4:	095b      	lsrs	r3, r3, #5
 8005ae6:	2164      	movs	r1, #100	; 0x64
 8005ae8:	fb01 f303 	mul.w	r3, r1, r3
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	00db      	lsls	r3, r3, #3
 8005af0:	3332      	adds	r3, #50	; 0x32
 8005af2:	4a87      	ldr	r2, [pc, #540]	; (8005d10 <UART_SetConfig+0x38c>)
 8005af4:	fba2 2303 	umull	r2, r3, r2, r3
 8005af8:	095b      	lsrs	r3, r3, #5
 8005afa:	005b      	lsls	r3, r3, #1
 8005afc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b00:	441e      	add	r6, r3
 8005b02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b04:	4618      	mov	r0, r3
 8005b06:	f04f 0100 	mov.w	r1, #0
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	460b      	mov	r3, r1
 8005b0e:	1894      	adds	r4, r2, r2
 8005b10:	623c      	str	r4, [r7, #32]
 8005b12:	415b      	adcs	r3, r3
 8005b14:	627b      	str	r3, [r7, #36]	; 0x24
 8005b16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b1a:	1812      	adds	r2, r2, r0
 8005b1c:	eb41 0303 	adc.w	r3, r1, r3
 8005b20:	f04f 0400 	mov.w	r4, #0
 8005b24:	f04f 0500 	mov.w	r5, #0
 8005b28:	00dd      	lsls	r5, r3, #3
 8005b2a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005b2e:	00d4      	lsls	r4, r2, #3
 8005b30:	4622      	mov	r2, r4
 8005b32:	462b      	mov	r3, r5
 8005b34:	1814      	adds	r4, r2, r0
 8005b36:	653c      	str	r4, [r7, #80]	; 0x50
 8005b38:	414b      	adcs	r3, r1
 8005b3a:	657b      	str	r3, [r7, #84]	; 0x54
 8005b3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	461a      	mov	r2, r3
 8005b42:	f04f 0300 	mov.w	r3, #0
 8005b46:	1891      	adds	r1, r2, r2
 8005b48:	61b9      	str	r1, [r7, #24]
 8005b4a:	415b      	adcs	r3, r3
 8005b4c:	61fb      	str	r3, [r7, #28]
 8005b4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b52:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005b56:	f7fb f847 	bl	8000be8 <__aeabi_uldivmod>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	4b6c      	ldr	r3, [pc, #432]	; (8005d10 <UART_SetConfig+0x38c>)
 8005b60:	fba3 1302 	umull	r1, r3, r3, r2
 8005b64:	095b      	lsrs	r3, r3, #5
 8005b66:	2164      	movs	r1, #100	; 0x64
 8005b68:	fb01 f303 	mul.w	r3, r1, r3
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	00db      	lsls	r3, r3, #3
 8005b70:	3332      	adds	r3, #50	; 0x32
 8005b72:	4a67      	ldr	r2, [pc, #412]	; (8005d10 <UART_SetConfig+0x38c>)
 8005b74:	fba2 2303 	umull	r2, r3, r2, r3
 8005b78:	095b      	lsrs	r3, r3, #5
 8005b7a:	f003 0207 	and.w	r2, r3, #7
 8005b7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4432      	add	r2, r6
 8005b84:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b86:	e0b9      	b.n	8005cfc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b8a:	461c      	mov	r4, r3
 8005b8c:	f04f 0500 	mov.w	r5, #0
 8005b90:	4622      	mov	r2, r4
 8005b92:	462b      	mov	r3, r5
 8005b94:	1891      	adds	r1, r2, r2
 8005b96:	6139      	str	r1, [r7, #16]
 8005b98:	415b      	adcs	r3, r3
 8005b9a:	617b      	str	r3, [r7, #20]
 8005b9c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005ba0:	1912      	adds	r2, r2, r4
 8005ba2:	eb45 0303 	adc.w	r3, r5, r3
 8005ba6:	f04f 0000 	mov.w	r0, #0
 8005baa:	f04f 0100 	mov.w	r1, #0
 8005bae:	00d9      	lsls	r1, r3, #3
 8005bb0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005bb4:	00d0      	lsls	r0, r2, #3
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	460b      	mov	r3, r1
 8005bba:	eb12 0804 	adds.w	r8, r2, r4
 8005bbe:	eb43 0905 	adc.w	r9, r3, r5
 8005bc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f04f 0100 	mov.w	r1, #0
 8005bcc:	f04f 0200 	mov.w	r2, #0
 8005bd0:	f04f 0300 	mov.w	r3, #0
 8005bd4:	008b      	lsls	r3, r1, #2
 8005bd6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005bda:	0082      	lsls	r2, r0, #2
 8005bdc:	4640      	mov	r0, r8
 8005bde:	4649      	mov	r1, r9
 8005be0:	f7fb f802 	bl	8000be8 <__aeabi_uldivmod>
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	4b49      	ldr	r3, [pc, #292]	; (8005d10 <UART_SetConfig+0x38c>)
 8005bea:	fba3 2302 	umull	r2, r3, r3, r2
 8005bee:	095b      	lsrs	r3, r3, #5
 8005bf0:	011e      	lsls	r6, r3, #4
 8005bf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f04f 0100 	mov.w	r1, #0
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	1894      	adds	r4, r2, r2
 8005c00:	60bc      	str	r4, [r7, #8]
 8005c02:	415b      	adcs	r3, r3
 8005c04:	60fb      	str	r3, [r7, #12]
 8005c06:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c0a:	1812      	adds	r2, r2, r0
 8005c0c:	eb41 0303 	adc.w	r3, r1, r3
 8005c10:	f04f 0400 	mov.w	r4, #0
 8005c14:	f04f 0500 	mov.w	r5, #0
 8005c18:	00dd      	lsls	r5, r3, #3
 8005c1a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005c1e:	00d4      	lsls	r4, r2, #3
 8005c20:	4622      	mov	r2, r4
 8005c22:	462b      	mov	r3, r5
 8005c24:	1814      	adds	r4, r2, r0
 8005c26:	64bc      	str	r4, [r7, #72]	; 0x48
 8005c28:	414b      	adcs	r3, r1
 8005c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	4618      	mov	r0, r3
 8005c32:	f04f 0100 	mov.w	r1, #0
 8005c36:	f04f 0200 	mov.w	r2, #0
 8005c3a:	f04f 0300 	mov.w	r3, #0
 8005c3e:	008b      	lsls	r3, r1, #2
 8005c40:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005c44:	0082      	lsls	r2, r0, #2
 8005c46:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005c4a:	f7fa ffcd 	bl	8000be8 <__aeabi_uldivmod>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	460b      	mov	r3, r1
 8005c52:	4b2f      	ldr	r3, [pc, #188]	; (8005d10 <UART_SetConfig+0x38c>)
 8005c54:	fba3 1302 	umull	r1, r3, r3, r2
 8005c58:	095b      	lsrs	r3, r3, #5
 8005c5a:	2164      	movs	r1, #100	; 0x64
 8005c5c:	fb01 f303 	mul.w	r3, r1, r3
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	011b      	lsls	r3, r3, #4
 8005c64:	3332      	adds	r3, #50	; 0x32
 8005c66:	4a2a      	ldr	r2, [pc, #168]	; (8005d10 <UART_SetConfig+0x38c>)
 8005c68:	fba2 2303 	umull	r2, r3, r2, r3
 8005c6c:	095b      	lsrs	r3, r3, #5
 8005c6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c72:	441e      	add	r6, r3
 8005c74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c76:	4618      	mov	r0, r3
 8005c78:	f04f 0100 	mov.w	r1, #0
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	460b      	mov	r3, r1
 8005c80:	1894      	adds	r4, r2, r2
 8005c82:	603c      	str	r4, [r7, #0]
 8005c84:	415b      	adcs	r3, r3
 8005c86:	607b      	str	r3, [r7, #4]
 8005c88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c8c:	1812      	adds	r2, r2, r0
 8005c8e:	eb41 0303 	adc.w	r3, r1, r3
 8005c92:	f04f 0400 	mov.w	r4, #0
 8005c96:	f04f 0500 	mov.w	r5, #0
 8005c9a:	00dd      	lsls	r5, r3, #3
 8005c9c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005ca0:	00d4      	lsls	r4, r2, #3
 8005ca2:	4622      	mov	r2, r4
 8005ca4:	462b      	mov	r3, r5
 8005ca6:	eb12 0a00 	adds.w	sl, r2, r0
 8005caa:	eb43 0b01 	adc.w	fp, r3, r1
 8005cae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f04f 0100 	mov.w	r1, #0
 8005cb8:	f04f 0200 	mov.w	r2, #0
 8005cbc:	f04f 0300 	mov.w	r3, #0
 8005cc0:	008b      	lsls	r3, r1, #2
 8005cc2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005cc6:	0082      	lsls	r2, r0, #2
 8005cc8:	4650      	mov	r0, sl
 8005cca:	4659      	mov	r1, fp
 8005ccc:	f7fa ff8c 	bl	8000be8 <__aeabi_uldivmod>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	4b0e      	ldr	r3, [pc, #56]	; (8005d10 <UART_SetConfig+0x38c>)
 8005cd6:	fba3 1302 	umull	r1, r3, r3, r2
 8005cda:	095b      	lsrs	r3, r3, #5
 8005cdc:	2164      	movs	r1, #100	; 0x64
 8005cde:	fb01 f303 	mul.w	r3, r1, r3
 8005ce2:	1ad3      	subs	r3, r2, r3
 8005ce4:	011b      	lsls	r3, r3, #4
 8005ce6:	3332      	adds	r3, #50	; 0x32
 8005ce8:	4a09      	ldr	r2, [pc, #36]	; (8005d10 <UART_SetConfig+0x38c>)
 8005cea:	fba2 2303 	umull	r2, r3, r2, r3
 8005cee:	095b      	lsrs	r3, r3, #5
 8005cf0:	f003 020f 	and.w	r2, r3, #15
 8005cf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4432      	add	r2, r6
 8005cfa:	609a      	str	r2, [r3, #8]
}
 8005cfc:	bf00      	nop
 8005cfe:	377c      	adds	r7, #124	; 0x7c
 8005d00:	46bd      	mov	sp, r7
 8005d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d06:	bf00      	nop
 8005d08:	40011000 	.word	0x40011000
 8005d0c:	40011400 	.word	0x40011400
 8005d10:	51eb851f 	.word	0x51eb851f

08005d14 <__errno>:
 8005d14:	4b01      	ldr	r3, [pc, #4]	; (8005d1c <__errno+0x8>)
 8005d16:	6818      	ldr	r0, [r3, #0]
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	2000000c 	.word	0x2000000c

08005d20 <__libc_init_array>:
 8005d20:	b570      	push	{r4, r5, r6, lr}
 8005d22:	4d0d      	ldr	r5, [pc, #52]	; (8005d58 <__libc_init_array+0x38>)
 8005d24:	4c0d      	ldr	r4, [pc, #52]	; (8005d5c <__libc_init_array+0x3c>)
 8005d26:	1b64      	subs	r4, r4, r5
 8005d28:	10a4      	asrs	r4, r4, #2
 8005d2a:	2600      	movs	r6, #0
 8005d2c:	42a6      	cmp	r6, r4
 8005d2e:	d109      	bne.n	8005d44 <__libc_init_array+0x24>
 8005d30:	4d0b      	ldr	r5, [pc, #44]	; (8005d60 <__libc_init_array+0x40>)
 8005d32:	4c0c      	ldr	r4, [pc, #48]	; (8005d64 <__libc_init_array+0x44>)
 8005d34:	f002 fd7e 	bl	8008834 <_init>
 8005d38:	1b64      	subs	r4, r4, r5
 8005d3a:	10a4      	asrs	r4, r4, #2
 8005d3c:	2600      	movs	r6, #0
 8005d3e:	42a6      	cmp	r6, r4
 8005d40:	d105      	bne.n	8005d4e <__libc_init_array+0x2e>
 8005d42:	bd70      	pop	{r4, r5, r6, pc}
 8005d44:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d48:	4798      	blx	r3
 8005d4a:	3601      	adds	r6, #1
 8005d4c:	e7ee      	b.n	8005d2c <__libc_init_array+0xc>
 8005d4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d52:	4798      	blx	r3
 8005d54:	3601      	adds	r6, #1
 8005d56:	e7f2      	b.n	8005d3e <__libc_init_array+0x1e>
 8005d58:	08008c74 	.word	0x08008c74
 8005d5c:	08008c74 	.word	0x08008c74
 8005d60:	08008c74 	.word	0x08008c74
 8005d64:	08008c78 	.word	0x08008c78

08005d68 <memset>:
 8005d68:	4402      	add	r2, r0
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d100      	bne.n	8005d72 <memset+0xa>
 8005d70:	4770      	bx	lr
 8005d72:	f803 1b01 	strb.w	r1, [r3], #1
 8005d76:	e7f9      	b.n	8005d6c <memset+0x4>

08005d78 <__cvt>:
 8005d78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d7c:	ec55 4b10 	vmov	r4, r5, d0
 8005d80:	2d00      	cmp	r5, #0
 8005d82:	460e      	mov	r6, r1
 8005d84:	4619      	mov	r1, r3
 8005d86:	462b      	mov	r3, r5
 8005d88:	bfbb      	ittet	lt
 8005d8a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005d8e:	461d      	movlt	r5, r3
 8005d90:	2300      	movge	r3, #0
 8005d92:	232d      	movlt	r3, #45	; 0x2d
 8005d94:	700b      	strb	r3, [r1, #0]
 8005d96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d98:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005d9c:	4691      	mov	r9, r2
 8005d9e:	f023 0820 	bic.w	r8, r3, #32
 8005da2:	bfbc      	itt	lt
 8005da4:	4622      	movlt	r2, r4
 8005da6:	4614      	movlt	r4, r2
 8005da8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005dac:	d005      	beq.n	8005dba <__cvt+0x42>
 8005dae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005db2:	d100      	bne.n	8005db6 <__cvt+0x3e>
 8005db4:	3601      	adds	r6, #1
 8005db6:	2102      	movs	r1, #2
 8005db8:	e000      	b.n	8005dbc <__cvt+0x44>
 8005dba:	2103      	movs	r1, #3
 8005dbc:	ab03      	add	r3, sp, #12
 8005dbe:	9301      	str	r3, [sp, #4]
 8005dc0:	ab02      	add	r3, sp, #8
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	ec45 4b10 	vmov	d0, r4, r5
 8005dc8:	4653      	mov	r3, sl
 8005dca:	4632      	mov	r2, r6
 8005dcc:	f000 fe18 	bl	8006a00 <_dtoa_r>
 8005dd0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005dd4:	4607      	mov	r7, r0
 8005dd6:	d102      	bne.n	8005dde <__cvt+0x66>
 8005dd8:	f019 0f01 	tst.w	r9, #1
 8005ddc:	d022      	beq.n	8005e24 <__cvt+0xac>
 8005dde:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005de2:	eb07 0906 	add.w	r9, r7, r6
 8005de6:	d110      	bne.n	8005e0a <__cvt+0x92>
 8005de8:	783b      	ldrb	r3, [r7, #0]
 8005dea:	2b30      	cmp	r3, #48	; 0x30
 8005dec:	d10a      	bne.n	8005e04 <__cvt+0x8c>
 8005dee:	2200      	movs	r2, #0
 8005df0:	2300      	movs	r3, #0
 8005df2:	4620      	mov	r0, r4
 8005df4:	4629      	mov	r1, r5
 8005df6:	f7fa fe87 	bl	8000b08 <__aeabi_dcmpeq>
 8005dfa:	b918      	cbnz	r0, 8005e04 <__cvt+0x8c>
 8005dfc:	f1c6 0601 	rsb	r6, r6, #1
 8005e00:	f8ca 6000 	str.w	r6, [sl]
 8005e04:	f8da 3000 	ldr.w	r3, [sl]
 8005e08:	4499      	add	r9, r3
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	4620      	mov	r0, r4
 8005e10:	4629      	mov	r1, r5
 8005e12:	f7fa fe79 	bl	8000b08 <__aeabi_dcmpeq>
 8005e16:	b108      	cbz	r0, 8005e1c <__cvt+0xa4>
 8005e18:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e1c:	2230      	movs	r2, #48	; 0x30
 8005e1e:	9b03      	ldr	r3, [sp, #12]
 8005e20:	454b      	cmp	r3, r9
 8005e22:	d307      	bcc.n	8005e34 <__cvt+0xbc>
 8005e24:	9b03      	ldr	r3, [sp, #12]
 8005e26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e28:	1bdb      	subs	r3, r3, r7
 8005e2a:	4638      	mov	r0, r7
 8005e2c:	6013      	str	r3, [r2, #0]
 8005e2e:	b004      	add	sp, #16
 8005e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e34:	1c59      	adds	r1, r3, #1
 8005e36:	9103      	str	r1, [sp, #12]
 8005e38:	701a      	strb	r2, [r3, #0]
 8005e3a:	e7f0      	b.n	8005e1e <__cvt+0xa6>

08005e3c <__exponent>:
 8005e3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2900      	cmp	r1, #0
 8005e42:	bfb8      	it	lt
 8005e44:	4249      	neglt	r1, r1
 8005e46:	f803 2b02 	strb.w	r2, [r3], #2
 8005e4a:	bfb4      	ite	lt
 8005e4c:	222d      	movlt	r2, #45	; 0x2d
 8005e4e:	222b      	movge	r2, #43	; 0x2b
 8005e50:	2909      	cmp	r1, #9
 8005e52:	7042      	strb	r2, [r0, #1]
 8005e54:	dd2a      	ble.n	8005eac <__exponent+0x70>
 8005e56:	f10d 0407 	add.w	r4, sp, #7
 8005e5a:	46a4      	mov	ip, r4
 8005e5c:	270a      	movs	r7, #10
 8005e5e:	46a6      	mov	lr, r4
 8005e60:	460a      	mov	r2, r1
 8005e62:	fb91 f6f7 	sdiv	r6, r1, r7
 8005e66:	fb07 1516 	mls	r5, r7, r6, r1
 8005e6a:	3530      	adds	r5, #48	; 0x30
 8005e6c:	2a63      	cmp	r2, #99	; 0x63
 8005e6e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005e72:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005e76:	4631      	mov	r1, r6
 8005e78:	dcf1      	bgt.n	8005e5e <__exponent+0x22>
 8005e7a:	3130      	adds	r1, #48	; 0x30
 8005e7c:	f1ae 0502 	sub.w	r5, lr, #2
 8005e80:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005e84:	1c44      	adds	r4, r0, #1
 8005e86:	4629      	mov	r1, r5
 8005e88:	4561      	cmp	r1, ip
 8005e8a:	d30a      	bcc.n	8005ea2 <__exponent+0x66>
 8005e8c:	f10d 0209 	add.w	r2, sp, #9
 8005e90:	eba2 020e 	sub.w	r2, r2, lr
 8005e94:	4565      	cmp	r5, ip
 8005e96:	bf88      	it	hi
 8005e98:	2200      	movhi	r2, #0
 8005e9a:	4413      	add	r3, r2
 8005e9c:	1a18      	subs	r0, r3, r0
 8005e9e:	b003      	add	sp, #12
 8005ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ea2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ea6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005eaa:	e7ed      	b.n	8005e88 <__exponent+0x4c>
 8005eac:	2330      	movs	r3, #48	; 0x30
 8005eae:	3130      	adds	r1, #48	; 0x30
 8005eb0:	7083      	strb	r3, [r0, #2]
 8005eb2:	70c1      	strb	r1, [r0, #3]
 8005eb4:	1d03      	adds	r3, r0, #4
 8005eb6:	e7f1      	b.n	8005e9c <__exponent+0x60>

08005eb8 <_printf_float>:
 8005eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ebc:	ed2d 8b02 	vpush	{d8}
 8005ec0:	b08d      	sub	sp, #52	; 0x34
 8005ec2:	460c      	mov	r4, r1
 8005ec4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005ec8:	4616      	mov	r6, r2
 8005eca:	461f      	mov	r7, r3
 8005ecc:	4605      	mov	r5, r0
 8005ece:	f001 fd3b 	bl	8007948 <_localeconv_r>
 8005ed2:	f8d0 a000 	ldr.w	sl, [r0]
 8005ed6:	4650      	mov	r0, sl
 8005ed8:	f7fa f99a 	bl	8000210 <strlen>
 8005edc:	2300      	movs	r3, #0
 8005ede:	930a      	str	r3, [sp, #40]	; 0x28
 8005ee0:	6823      	ldr	r3, [r4, #0]
 8005ee2:	9305      	str	r3, [sp, #20]
 8005ee4:	f8d8 3000 	ldr.w	r3, [r8]
 8005ee8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005eec:	3307      	adds	r3, #7
 8005eee:	f023 0307 	bic.w	r3, r3, #7
 8005ef2:	f103 0208 	add.w	r2, r3, #8
 8005ef6:	f8c8 2000 	str.w	r2, [r8]
 8005efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005efe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005f02:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005f06:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005f0a:	9307      	str	r3, [sp, #28]
 8005f0c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f10:	ee08 0a10 	vmov	s16, r0
 8005f14:	4b9f      	ldr	r3, [pc, #636]	; (8006194 <_printf_float+0x2dc>)
 8005f16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f1e:	f7fa fe25 	bl	8000b6c <__aeabi_dcmpun>
 8005f22:	bb88      	cbnz	r0, 8005f88 <_printf_float+0xd0>
 8005f24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f28:	4b9a      	ldr	r3, [pc, #616]	; (8006194 <_printf_float+0x2dc>)
 8005f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f2e:	f7fa fdff 	bl	8000b30 <__aeabi_dcmple>
 8005f32:	bb48      	cbnz	r0, 8005f88 <_printf_float+0xd0>
 8005f34:	2200      	movs	r2, #0
 8005f36:	2300      	movs	r3, #0
 8005f38:	4640      	mov	r0, r8
 8005f3a:	4649      	mov	r1, r9
 8005f3c:	f7fa fdee 	bl	8000b1c <__aeabi_dcmplt>
 8005f40:	b110      	cbz	r0, 8005f48 <_printf_float+0x90>
 8005f42:	232d      	movs	r3, #45	; 0x2d
 8005f44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f48:	4b93      	ldr	r3, [pc, #588]	; (8006198 <_printf_float+0x2e0>)
 8005f4a:	4894      	ldr	r0, [pc, #592]	; (800619c <_printf_float+0x2e4>)
 8005f4c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005f50:	bf94      	ite	ls
 8005f52:	4698      	movls	r8, r3
 8005f54:	4680      	movhi	r8, r0
 8005f56:	2303      	movs	r3, #3
 8005f58:	6123      	str	r3, [r4, #16]
 8005f5a:	9b05      	ldr	r3, [sp, #20]
 8005f5c:	f023 0204 	bic.w	r2, r3, #4
 8005f60:	6022      	str	r2, [r4, #0]
 8005f62:	f04f 0900 	mov.w	r9, #0
 8005f66:	9700      	str	r7, [sp, #0]
 8005f68:	4633      	mov	r3, r6
 8005f6a:	aa0b      	add	r2, sp, #44	; 0x2c
 8005f6c:	4621      	mov	r1, r4
 8005f6e:	4628      	mov	r0, r5
 8005f70:	f000 f9d8 	bl	8006324 <_printf_common>
 8005f74:	3001      	adds	r0, #1
 8005f76:	f040 8090 	bne.w	800609a <_printf_float+0x1e2>
 8005f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f7e:	b00d      	add	sp, #52	; 0x34
 8005f80:	ecbd 8b02 	vpop	{d8}
 8005f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f88:	4642      	mov	r2, r8
 8005f8a:	464b      	mov	r3, r9
 8005f8c:	4640      	mov	r0, r8
 8005f8e:	4649      	mov	r1, r9
 8005f90:	f7fa fdec 	bl	8000b6c <__aeabi_dcmpun>
 8005f94:	b140      	cbz	r0, 8005fa8 <_printf_float+0xf0>
 8005f96:	464b      	mov	r3, r9
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	bfbc      	itt	lt
 8005f9c:	232d      	movlt	r3, #45	; 0x2d
 8005f9e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005fa2:	487f      	ldr	r0, [pc, #508]	; (80061a0 <_printf_float+0x2e8>)
 8005fa4:	4b7f      	ldr	r3, [pc, #508]	; (80061a4 <_printf_float+0x2ec>)
 8005fa6:	e7d1      	b.n	8005f4c <_printf_float+0x94>
 8005fa8:	6863      	ldr	r3, [r4, #4]
 8005faa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005fae:	9206      	str	r2, [sp, #24]
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	d13f      	bne.n	8006034 <_printf_float+0x17c>
 8005fb4:	2306      	movs	r3, #6
 8005fb6:	6063      	str	r3, [r4, #4]
 8005fb8:	9b05      	ldr	r3, [sp, #20]
 8005fba:	6861      	ldr	r1, [r4, #4]
 8005fbc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	9303      	str	r3, [sp, #12]
 8005fc4:	ab0a      	add	r3, sp, #40	; 0x28
 8005fc6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005fca:	ab09      	add	r3, sp, #36	; 0x24
 8005fcc:	ec49 8b10 	vmov	d0, r8, r9
 8005fd0:	9300      	str	r3, [sp, #0]
 8005fd2:	6022      	str	r2, [r4, #0]
 8005fd4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005fd8:	4628      	mov	r0, r5
 8005fda:	f7ff fecd 	bl	8005d78 <__cvt>
 8005fde:	9b06      	ldr	r3, [sp, #24]
 8005fe0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fe2:	2b47      	cmp	r3, #71	; 0x47
 8005fe4:	4680      	mov	r8, r0
 8005fe6:	d108      	bne.n	8005ffa <_printf_float+0x142>
 8005fe8:	1cc8      	adds	r0, r1, #3
 8005fea:	db02      	blt.n	8005ff2 <_printf_float+0x13a>
 8005fec:	6863      	ldr	r3, [r4, #4]
 8005fee:	4299      	cmp	r1, r3
 8005ff0:	dd41      	ble.n	8006076 <_printf_float+0x1be>
 8005ff2:	f1ab 0b02 	sub.w	fp, fp, #2
 8005ff6:	fa5f fb8b 	uxtb.w	fp, fp
 8005ffa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005ffe:	d820      	bhi.n	8006042 <_printf_float+0x18a>
 8006000:	3901      	subs	r1, #1
 8006002:	465a      	mov	r2, fp
 8006004:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006008:	9109      	str	r1, [sp, #36]	; 0x24
 800600a:	f7ff ff17 	bl	8005e3c <__exponent>
 800600e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006010:	1813      	adds	r3, r2, r0
 8006012:	2a01      	cmp	r2, #1
 8006014:	4681      	mov	r9, r0
 8006016:	6123      	str	r3, [r4, #16]
 8006018:	dc02      	bgt.n	8006020 <_printf_float+0x168>
 800601a:	6822      	ldr	r2, [r4, #0]
 800601c:	07d2      	lsls	r2, r2, #31
 800601e:	d501      	bpl.n	8006024 <_printf_float+0x16c>
 8006020:	3301      	adds	r3, #1
 8006022:	6123      	str	r3, [r4, #16]
 8006024:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006028:	2b00      	cmp	r3, #0
 800602a:	d09c      	beq.n	8005f66 <_printf_float+0xae>
 800602c:	232d      	movs	r3, #45	; 0x2d
 800602e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006032:	e798      	b.n	8005f66 <_printf_float+0xae>
 8006034:	9a06      	ldr	r2, [sp, #24]
 8006036:	2a47      	cmp	r2, #71	; 0x47
 8006038:	d1be      	bne.n	8005fb8 <_printf_float+0x100>
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1bc      	bne.n	8005fb8 <_printf_float+0x100>
 800603e:	2301      	movs	r3, #1
 8006040:	e7b9      	b.n	8005fb6 <_printf_float+0xfe>
 8006042:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006046:	d118      	bne.n	800607a <_printf_float+0x1c2>
 8006048:	2900      	cmp	r1, #0
 800604a:	6863      	ldr	r3, [r4, #4]
 800604c:	dd0b      	ble.n	8006066 <_printf_float+0x1ae>
 800604e:	6121      	str	r1, [r4, #16]
 8006050:	b913      	cbnz	r3, 8006058 <_printf_float+0x1a0>
 8006052:	6822      	ldr	r2, [r4, #0]
 8006054:	07d0      	lsls	r0, r2, #31
 8006056:	d502      	bpl.n	800605e <_printf_float+0x1a6>
 8006058:	3301      	adds	r3, #1
 800605a:	440b      	add	r3, r1
 800605c:	6123      	str	r3, [r4, #16]
 800605e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006060:	f04f 0900 	mov.w	r9, #0
 8006064:	e7de      	b.n	8006024 <_printf_float+0x16c>
 8006066:	b913      	cbnz	r3, 800606e <_printf_float+0x1b6>
 8006068:	6822      	ldr	r2, [r4, #0]
 800606a:	07d2      	lsls	r2, r2, #31
 800606c:	d501      	bpl.n	8006072 <_printf_float+0x1ba>
 800606e:	3302      	adds	r3, #2
 8006070:	e7f4      	b.n	800605c <_printf_float+0x1a4>
 8006072:	2301      	movs	r3, #1
 8006074:	e7f2      	b.n	800605c <_printf_float+0x1a4>
 8006076:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800607a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800607c:	4299      	cmp	r1, r3
 800607e:	db05      	blt.n	800608c <_printf_float+0x1d4>
 8006080:	6823      	ldr	r3, [r4, #0]
 8006082:	6121      	str	r1, [r4, #16]
 8006084:	07d8      	lsls	r0, r3, #31
 8006086:	d5ea      	bpl.n	800605e <_printf_float+0x1a6>
 8006088:	1c4b      	adds	r3, r1, #1
 800608a:	e7e7      	b.n	800605c <_printf_float+0x1a4>
 800608c:	2900      	cmp	r1, #0
 800608e:	bfd4      	ite	le
 8006090:	f1c1 0202 	rsble	r2, r1, #2
 8006094:	2201      	movgt	r2, #1
 8006096:	4413      	add	r3, r2
 8006098:	e7e0      	b.n	800605c <_printf_float+0x1a4>
 800609a:	6823      	ldr	r3, [r4, #0]
 800609c:	055a      	lsls	r2, r3, #21
 800609e:	d407      	bmi.n	80060b0 <_printf_float+0x1f8>
 80060a0:	6923      	ldr	r3, [r4, #16]
 80060a2:	4642      	mov	r2, r8
 80060a4:	4631      	mov	r1, r6
 80060a6:	4628      	mov	r0, r5
 80060a8:	47b8      	blx	r7
 80060aa:	3001      	adds	r0, #1
 80060ac:	d12c      	bne.n	8006108 <_printf_float+0x250>
 80060ae:	e764      	b.n	8005f7a <_printf_float+0xc2>
 80060b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80060b4:	f240 80e0 	bls.w	8006278 <_printf_float+0x3c0>
 80060b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80060bc:	2200      	movs	r2, #0
 80060be:	2300      	movs	r3, #0
 80060c0:	f7fa fd22 	bl	8000b08 <__aeabi_dcmpeq>
 80060c4:	2800      	cmp	r0, #0
 80060c6:	d034      	beq.n	8006132 <_printf_float+0x27a>
 80060c8:	4a37      	ldr	r2, [pc, #220]	; (80061a8 <_printf_float+0x2f0>)
 80060ca:	2301      	movs	r3, #1
 80060cc:	4631      	mov	r1, r6
 80060ce:	4628      	mov	r0, r5
 80060d0:	47b8      	blx	r7
 80060d2:	3001      	adds	r0, #1
 80060d4:	f43f af51 	beq.w	8005f7a <_printf_float+0xc2>
 80060d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060dc:	429a      	cmp	r2, r3
 80060de:	db02      	blt.n	80060e6 <_printf_float+0x22e>
 80060e0:	6823      	ldr	r3, [r4, #0]
 80060e2:	07d8      	lsls	r0, r3, #31
 80060e4:	d510      	bpl.n	8006108 <_printf_float+0x250>
 80060e6:	ee18 3a10 	vmov	r3, s16
 80060ea:	4652      	mov	r2, sl
 80060ec:	4631      	mov	r1, r6
 80060ee:	4628      	mov	r0, r5
 80060f0:	47b8      	blx	r7
 80060f2:	3001      	adds	r0, #1
 80060f4:	f43f af41 	beq.w	8005f7a <_printf_float+0xc2>
 80060f8:	f04f 0800 	mov.w	r8, #0
 80060fc:	f104 091a 	add.w	r9, r4, #26
 8006100:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006102:	3b01      	subs	r3, #1
 8006104:	4543      	cmp	r3, r8
 8006106:	dc09      	bgt.n	800611c <_printf_float+0x264>
 8006108:	6823      	ldr	r3, [r4, #0]
 800610a:	079b      	lsls	r3, r3, #30
 800610c:	f100 8105 	bmi.w	800631a <_printf_float+0x462>
 8006110:	68e0      	ldr	r0, [r4, #12]
 8006112:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006114:	4298      	cmp	r0, r3
 8006116:	bfb8      	it	lt
 8006118:	4618      	movlt	r0, r3
 800611a:	e730      	b.n	8005f7e <_printf_float+0xc6>
 800611c:	2301      	movs	r3, #1
 800611e:	464a      	mov	r2, r9
 8006120:	4631      	mov	r1, r6
 8006122:	4628      	mov	r0, r5
 8006124:	47b8      	blx	r7
 8006126:	3001      	adds	r0, #1
 8006128:	f43f af27 	beq.w	8005f7a <_printf_float+0xc2>
 800612c:	f108 0801 	add.w	r8, r8, #1
 8006130:	e7e6      	b.n	8006100 <_printf_float+0x248>
 8006132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006134:	2b00      	cmp	r3, #0
 8006136:	dc39      	bgt.n	80061ac <_printf_float+0x2f4>
 8006138:	4a1b      	ldr	r2, [pc, #108]	; (80061a8 <_printf_float+0x2f0>)
 800613a:	2301      	movs	r3, #1
 800613c:	4631      	mov	r1, r6
 800613e:	4628      	mov	r0, r5
 8006140:	47b8      	blx	r7
 8006142:	3001      	adds	r0, #1
 8006144:	f43f af19 	beq.w	8005f7a <_printf_float+0xc2>
 8006148:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800614c:	4313      	orrs	r3, r2
 800614e:	d102      	bne.n	8006156 <_printf_float+0x29e>
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	07d9      	lsls	r1, r3, #31
 8006154:	d5d8      	bpl.n	8006108 <_printf_float+0x250>
 8006156:	ee18 3a10 	vmov	r3, s16
 800615a:	4652      	mov	r2, sl
 800615c:	4631      	mov	r1, r6
 800615e:	4628      	mov	r0, r5
 8006160:	47b8      	blx	r7
 8006162:	3001      	adds	r0, #1
 8006164:	f43f af09 	beq.w	8005f7a <_printf_float+0xc2>
 8006168:	f04f 0900 	mov.w	r9, #0
 800616c:	f104 0a1a 	add.w	sl, r4, #26
 8006170:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006172:	425b      	negs	r3, r3
 8006174:	454b      	cmp	r3, r9
 8006176:	dc01      	bgt.n	800617c <_printf_float+0x2c4>
 8006178:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800617a:	e792      	b.n	80060a2 <_printf_float+0x1ea>
 800617c:	2301      	movs	r3, #1
 800617e:	4652      	mov	r2, sl
 8006180:	4631      	mov	r1, r6
 8006182:	4628      	mov	r0, r5
 8006184:	47b8      	blx	r7
 8006186:	3001      	adds	r0, #1
 8006188:	f43f aef7 	beq.w	8005f7a <_printf_float+0xc2>
 800618c:	f109 0901 	add.w	r9, r9, #1
 8006190:	e7ee      	b.n	8006170 <_printf_float+0x2b8>
 8006192:	bf00      	nop
 8006194:	7fefffff 	.word	0x7fefffff
 8006198:	08008890 	.word	0x08008890
 800619c:	08008894 	.word	0x08008894
 80061a0:	0800889c 	.word	0x0800889c
 80061a4:	08008898 	.word	0x08008898
 80061a8:	080088a0 	.word	0x080088a0
 80061ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80061b0:	429a      	cmp	r2, r3
 80061b2:	bfa8      	it	ge
 80061b4:	461a      	movge	r2, r3
 80061b6:	2a00      	cmp	r2, #0
 80061b8:	4691      	mov	r9, r2
 80061ba:	dc37      	bgt.n	800622c <_printf_float+0x374>
 80061bc:	f04f 0b00 	mov.w	fp, #0
 80061c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061c4:	f104 021a 	add.w	r2, r4, #26
 80061c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80061ca:	9305      	str	r3, [sp, #20]
 80061cc:	eba3 0309 	sub.w	r3, r3, r9
 80061d0:	455b      	cmp	r3, fp
 80061d2:	dc33      	bgt.n	800623c <_printf_float+0x384>
 80061d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061d8:	429a      	cmp	r2, r3
 80061da:	db3b      	blt.n	8006254 <_printf_float+0x39c>
 80061dc:	6823      	ldr	r3, [r4, #0]
 80061de:	07da      	lsls	r2, r3, #31
 80061e0:	d438      	bmi.n	8006254 <_printf_float+0x39c>
 80061e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061e4:	9b05      	ldr	r3, [sp, #20]
 80061e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	eba2 0901 	sub.w	r9, r2, r1
 80061ee:	4599      	cmp	r9, r3
 80061f0:	bfa8      	it	ge
 80061f2:	4699      	movge	r9, r3
 80061f4:	f1b9 0f00 	cmp.w	r9, #0
 80061f8:	dc35      	bgt.n	8006266 <_printf_float+0x3ae>
 80061fa:	f04f 0800 	mov.w	r8, #0
 80061fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006202:	f104 0a1a 	add.w	sl, r4, #26
 8006206:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800620a:	1a9b      	subs	r3, r3, r2
 800620c:	eba3 0309 	sub.w	r3, r3, r9
 8006210:	4543      	cmp	r3, r8
 8006212:	f77f af79 	ble.w	8006108 <_printf_float+0x250>
 8006216:	2301      	movs	r3, #1
 8006218:	4652      	mov	r2, sl
 800621a:	4631      	mov	r1, r6
 800621c:	4628      	mov	r0, r5
 800621e:	47b8      	blx	r7
 8006220:	3001      	adds	r0, #1
 8006222:	f43f aeaa 	beq.w	8005f7a <_printf_float+0xc2>
 8006226:	f108 0801 	add.w	r8, r8, #1
 800622a:	e7ec      	b.n	8006206 <_printf_float+0x34e>
 800622c:	4613      	mov	r3, r2
 800622e:	4631      	mov	r1, r6
 8006230:	4642      	mov	r2, r8
 8006232:	4628      	mov	r0, r5
 8006234:	47b8      	blx	r7
 8006236:	3001      	adds	r0, #1
 8006238:	d1c0      	bne.n	80061bc <_printf_float+0x304>
 800623a:	e69e      	b.n	8005f7a <_printf_float+0xc2>
 800623c:	2301      	movs	r3, #1
 800623e:	4631      	mov	r1, r6
 8006240:	4628      	mov	r0, r5
 8006242:	9205      	str	r2, [sp, #20]
 8006244:	47b8      	blx	r7
 8006246:	3001      	adds	r0, #1
 8006248:	f43f ae97 	beq.w	8005f7a <_printf_float+0xc2>
 800624c:	9a05      	ldr	r2, [sp, #20]
 800624e:	f10b 0b01 	add.w	fp, fp, #1
 8006252:	e7b9      	b.n	80061c8 <_printf_float+0x310>
 8006254:	ee18 3a10 	vmov	r3, s16
 8006258:	4652      	mov	r2, sl
 800625a:	4631      	mov	r1, r6
 800625c:	4628      	mov	r0, r5
 800625e:	47b8      	blx	r7
 8006260:	3001      	adds	r0, #1
 8006262:	d1be      	bne.n	80061e2 <_printf_float+0x32a>
 8006264:	e689      	b.n	8005f7a <_printf_float+0xc2>
 8006266:	9a05      	ldr	r2, [sp, #20]
 8006268:	464b      	mov	r3, r9
 800626a:	4442      	add	r2, r8
 800626c:	4631      	mov	r1, r6
 800626e:	4628      	mov	r0, r5
 8006270:	47b8      	blx	r7
 8006272:	3001      	adds	r0, #1
 8006274:	d1c1      	bne.n	80061fa <_printf_float+0x342>
 8006276:	e680      	b.n	8005f7a <_printf_float+0xc2>
 8006278:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800627a:	2a01      	cmp	r2, #1
 800627c:	dc01      	bgt.n	8006282 <_printf_float+0x3ca>
 800627e:	07db      	lsls	r3, r3, #31
 8006280:	d538      	bpl.n	80062f4 <_printf_float+0x43c>
 8006282:	2301      	movs	r3, #1
 8006284:	4642      	mov	r2, r8
 8006286:	4631      	mov	r1, r6
 8006288:	4628      	mov	r0, r5
 800628a:	47b8      	blx	r7
 800628c:	3001      	adds	r0, #1
 800628e:	f43f ae74 	beq.w	8005f7a <_printf_float+0xc2>
 8006292:	ee18 3a10 	vmov	r3, s16
 8006296:	4652      	mov	r2, sl
 8006298:	4631      	mov	r1, r6
 800629a:	4628      	mov	r0, r5
 800629c:	47b8      	blx	r7
 800629e:	3001      	adds	r0, #1
 80062a0:	f43f ae6b 	beq.w	8005f7a <_printf_float+0xc2>
 80062a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062a8:	2200      	movs	r2, #0
 80062aa:	2300      	movs	r3, #0
 80062ac:	f7fa fc2c 	bl	8000b08 <__aeabi_dcmpeq>
 80062b0:	b9d8      	cbnz	r0, 80062ea <_printf_float+0x432>
 80062b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062b4:	f108 0201 	add.w	r2, r8, #1
 80062b8:	3b01      	subs	r3, #1
 80062ba:	4631      	mov	r1, r6
 80062bc:	4628      	mov	r0, r5
 80062be:	47b8      	blx	r7
 80062c0:	3001      	adds	r0, #1
 80062c2:	d10e      	bne.n	80062e2 <_printf_float+0x42a>
 80062c4:	e659      	b.n	8005f7a <_printf_float+0xc2>
 80062c6:	2301      	movs	r3, #1
 80062c8:	4652      	mov	r2, sl
 80062ca:	4631      	mov	r1, r6
 80062cc:	4628      	mov	r0, r5
 80062ce:	47b8      	blx	r7
 80062d0:	3001      	adds	r0, #1
 80062d2:	f43f ae52 	beq.w	8005f7a <_printf_float+0xc2>
 80062d6:	f108 0801 	add.w	r8, r8, #1
 80062da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062dc:	3b01      	subs	r3, #1
 80062de:	4543      	cmp	r3, r8
 80062e0:	dcf1      	bgt.n	80062c6 <_printf_float+0x40e>
 80062e2:	464b      	mov	r3, r9
 80062e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80062e8:	e6dc      	b.n	80060a4 <_printf_float+0x1ec>
 80062ea:	f04f 0800 	mov.w	r8, #0
 80062ee:	f104 0a1a 	add.w	sl, r4, #26
 80062f2:	e7f2      	b.n	80062da <_printf_float+0x422>
 80062f4:	2301      	movs	r3, #1
 80062f6:	4642      	mov	r2, r8
 80062f8:	e7df      	b.n	80062ba <_printf_float+0x402>
 80062fa:	2301      	movs	r3, #1
 80062fc:	464a      	mov	r2, r9
 80062fe:	4631      	mov	r1, r6
 8006300:	4628      	mov	r0, r5
 8006302:	47b8      	blx	r7
 8006304:	3001      	adds	r0, #1
 8006306:	f43f ae38 	beq.w	8005f7a <_printf_float+0xc2>
 800630a:	f108 0801 	add.w	r8, r8, #1
 800630e:	68e3      	ldr	r3, [r4, #12]
 8006310:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006312:	1a5b      	subs	r3, r3, r1
 8006314:	4543      	cmp	r3, r8
 8006316:	dcf0      	bgt.n	80062fa <_printf_float+0x442>
 8006318:	e6fa      	b.n	8006110 <_printf_float+0x258>
 800631a:	f04f 0800 	mov.w	r8, #0
 800631e:	f104 0919 	add.w	r9, r4, #25
 8006322:	e7f4      	b.n	800630e <_printf_float+0x456>

08006324 <_printf_common>:
 8006324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006328:	4616      	mov	r6, r2
 800632a:	4699      	mov	r9, r3
 800632c:	688a      	ldr	r2, [r1, #8]
 800632e:	690b      	ldr	r3, [r1, #16]
 8006330:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006334:	4293      	cmp	r3, r2
 8006336:	bfb8      	it	lt
 8006338:	4613      	movlt	r3, r2
 800633a:	6033      	str	r3, [r6, #0]
 800633c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006340:	4607      	mov	r7, r0
 8006342:	460c      	mov	r4, r1
 8006344:	b10a      	cbz	r2, 800634a <_printf_common+0x26>
 8006346:	3301      	adds	r3, #1
 8006348:	6033      	str	r3, [r6, #0]
 800634a:	6823      	ldr	r3, [r4, #0]
 800634c:	0699      	lsls	r1, r3, #26
 800634e:	bf42      	ittt	mi
 8006350:	6833      	ldrmi	r3, [r6, #0]
 8006352:	3302      	addmi	r3, #2
 8006354:	6033      	strmi	r3, [r6, #0]
 8006356:	6825      	ldr	r5, [r4, #0]
 8006358:	f015 0506 	ands.w	r5, r5, #6
 800635c:	d106      	bne.n	800636c <_printf_common+0x48>
 800635e:	f104 0a19 	add.w	sl, r4, #25
 8006362:	68e3      	ldr	r3, [r4, #12]
 8006364:	6832      	ldr	r2, [r6, #0]
 8006366:	1a9b      	subs	r3, r3, r2
 8006368:	42ab      	cmp	r3, r5
 800636a:	dc26      	bgt.n	80063ba <_printf_common+0x96>
 800636c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006370:	1e13      	subs	r3, r2, #0
 8006372:	6822      	ldr	r2, [r4, #0]
 8006374:	bf18      	it	ne
 8006376:	2301      	movne	r3, #1
 8006378:	0692      	lsls	r2, r2, #26
 800637a:	d42b      	bmi.n	80063d4 <_printf_common+0xb0>
 800637c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006380:	4649      	mov	r1, r9
 8006382:	4638      	mov	r0, r7
 8006384:	47c0      	blx	r8
 8006386:	3001      	adds	r0, #1
 8006388:	d01e      	beq.n	80063c8 <_printf_common+0xa4>
 800638a:	6823      	ldr	r3, [r4, #0]
 800638c:	68e5      	ldr	r5, [r4, #12]
 800638e:	6832      	ldr	r2, [r6, #0]
 8006390:	f003 0306 	and.w	r3, r3, #6
 8006394:	2b04      	cmp	r3, #4
 8006396:	bf08      	it	eq
 8006398:	1aad      	subeq	r5, r5, r2
 800639a:	68a3      	ldr	r3, [r4, #8]
 800639c:	6922      	ldr	r2, [r4, #16]
 800639e:	bf0c      	ite	eq
 80063a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063a4:	2500      	movne	r5, #0
 80063a6:	4293      	cmp	r3, r2
 80063a8:	bfc4      	itt	gt
 80063aa:	1a9b      	subgt	r3, r3, r2
 80063ac:	18ed      	addgt	r5, r5, r3
 80063ae:	2600      	movs	r6, #0
 80063b0:	341a      	adds	r4, #26
 80063b2:	42b5      	cmp	r5, r6
 80063b4:	d11a      	bne.n	80063ec <_printf_common+0xc8>
 80063b6:	2000      	movs	r0, #0
 80063b8:	e008      	b.n	80063cc <_printf_common+0xa8>
 80063ba:	2301      	movs	r3, #1
 80063bc:	4652      	mov	r2, sl
 80063be:	4649      	mov	r1, r9
 80063c0:	4638      	mov	r0, r7
 80063c2:	47c0      	blx	r8
 80063c4:	3001      	adds	r0, #1
 80063c6:	d103      	bne.n	80063d0 <_printf_common+0xac>
 80063c8:	f04f 30ff 	mov.w	r0, #4294967295
 80063cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063d0:	3501      	adds	r5, #1
 80063d2:	e7c6      	b.n	8006362 <_printf_common+0x3e>
 80063d4:	18e1      	adds	r1, r4, r3
 80063d6:	1c5a      	adds	r2, r3, #1
 80063d8:	2030      	movs	r0, #48	; 0x30
 80063da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80063de:	4422      	add	r2, r4
 80063e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80063e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063e8:	3302      	adds	r3, #2
 80063ea:	e7c7      	b.n	800637c <_printf_common+0x58>
 80063ec:	2301      	movs	r3, #1
 80063ee:	4622      	mov	r2, r4
 80063f0:	4649      	mov	r1, r9
 80063f2:	4638      	mov	r0, r7
 80063f4:	47c0      	blx	r8
 80063f6:	3001      	adds	r0, #1
 80063f8:	d0e6      	beq.n	80063c8 <_printf_common+0xa4>
 80063fa:	3601      	adds	r6, #1
 80063fc:	e7d9      	b.n	80063b2 <_printf_common+0x8e>
	...

08006400 <_printf_i>:
 8006400:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006404:	460c      	mov	r4, r1
 8006406:	4691      	mov	r9, r2
 8006408:	7e27      	ldrb	r7, [r4, #24]
 800640a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800640c:	2f78      	cmp	r7, #120	; 0x78
 800640e:	4680      	mov	r8, r0
 8006410:	469a      	mov	sl, r3
 8006412:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006416:	d807      	bhi.n	8006428 <_printf_i+0x28>
 8006418:	2f62      	cmp	r7, #98	; 0x62
 800641a:	d80a      	bhi.n	8006432 <_printf_i+0x32>
 800641c:	2f00      	cmp	r7, #0
 800641e:	f000 80d8 	beq.w	80065d2 <_printf_i+0x1d2>
 8006422:	2f58      	cmp	r7, #88	; 0x58
 8006424:	f000 80a3 	beq.w	800656e <_printf_i+0x16e>
 8006428:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800642c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006430:	e03a      	b.n	80064a8 <_printf_i+0xa8>
 8006432:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006436:	2b15      	cmp	r3, #21
 8006438:	d8f6      	bhi.n	8006428 <_printf_i+0x28>
 800643a:	a001      	add	r0, pc, #4	; (adr r0, 8006440 <_printf_i+0x40>)
 800643c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006440:	08006499 	.word	0x08006499
 8006444:	080064ad 	.word	0x080064ad
 8006448:	08006429 	.word	0x08006429
 800644c:	08006429 	.word	0x08006429
 8006450:	08006429 	.word	0x08006429
 8006454:	08006429 	.word	0x08006429
 8006458:	080064ad 	.word	0x080064ad
 800645c:	08006429 	.word	0x08006429
 8006460:	08006429 	.word	0x08006429
 8006464:	08006429 	.word	0x08006429
 8006468:	08006429 	.word	0x08006429
 800646c:	080065b9 	.word	0x080065b9
 8006470:	080064dd 	.word	0x080064dd
 8006474:	0800659b 	.word	0x0800659b
 8006478:	08006429 	.word	0x08006429
 800647c:	08006429 	.word	0x08006429
 8006480:	080065db 	.word	0x080065db
 8006484:	08006429 	.word	0x08006429
 8006488:	080064dd 	.word	0x080064dd
 800648c:	08006429 	.word	0x08006429
 8006490:	08006429 	.word	0x08006429
 8006494:	080065a3 	.word	0x080065a3
 8006498:	680b      	ldr	r3, [r1, #0]
 800649a:	1d1a      	adds	r2, r3, #4
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	600a      	str	r2, [r1, #0]
 80064a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80064a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064a8:	2301      	movs	r3, #1
 80064aa:	e0a3      	b.n	80065f4 <_printf_i+0x1f4>
 80064ac:	6825      	ldr	r5, [r4, #0]
 80064ae:	6808      	ldr	r0, [r1, #0]
 80064b0:	062e      	lsls	r6, r5, #24
 80064b2:	f100 0304 	add.w	r3, r0, #4
 80064b6:	d50a      	bpl.n	80064ce <_printf_i+0xce>
 80064b8:	6805      	ldr	r5, [r0, #0]
 80064ba:	600b      	str	r3, [r1, #0]
 80064bc:	2d00      	cmp	r5, #0
 80064be:	da03      	bge.n	80064c8 <_printf_i+0xc8>
 80064c0:	232d      	movs	r3, #45	; 0x2d
 80064c2:	426d      	negs	r5, r5
 80064c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064c8:	485e      	ldr	r0, [pc, #376]	; (8006644 <_printf_i+0x244>)
 80064ca:	230a      	movs	r3, #10
 80064cc:	e019      	b.n	8006502 <_printf_i+0x102>
 80064ce:	f015 0f40 	tst.w	r5, #64	; 0x40
 80064d2:	6805      	ldr	r5, [r0, #0]
 80064d4:	600b      	str	r3, [r1, #0]
 80064d6:	bf18      	it	ne
 80064d8:	b22d      	sxthne	r5, r5
 80064da:	e7ef      	b.n	80064bc <_printf_i+0xbc>
 80064dc:	680b      	ldr	r3, [r1, #0]
 80064de:	6825      	ldr	r5, [r4, #0]
 80064e0:	1d18      	adds	r0, r3, #4
 80064e2:	6008      	str	r0, [r1, #0]
 80064e4:	0628      	lsls	r0, r5, #24
 80064e6:	d501      	bpl.n	80064ec <_printf_i+0xec>
 80064e8:	681d      	ldr	r5, [r3, #0]
 80064ea:	e002      	b.n	80064f2 <_printf_i+0xf2>
 80064ec:	0669      	lsls	r1, r5, #25
 80064ee:	d5fb      	bpl.n	80064e8 <_printf_i+0xe8>
 80064f0:	881d      	ldrh	r5, [r3, #0]
 80064f2:	4854      	ldr	r0, [pc, #336]	; (8006644 <_printf_i+0x244>)
 80064f4:	2f6f      	cmp	r7, #111	; 0x6f
 80064f6:	bf0c      	ite	eq
 80064f8:	2308      	moveq	r3, #8
 80064fa:	230a      	movne	r3, #10
 80064fc:	2100      	movs	r1, #0
 80064fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006502:	6866      	ldr	r6, [r4, #4]
 8006504:	60a6      	str	r6, [r4, #8]
 8006506:	2e00      	cmp	r6, #0
 8006508:	bfa2      	ittt	ge
 800650a:	6821      	ldrge	r1, [r4, #0]
 800650c:	f021 0104 	bicge.w	r1, r1, #4
 8006510:	6021      	strge	r1, [r4, #0]
 8006512:	b90d      	cbnz	r5, 8006518 <_printf_i+0x118>
 8006514:	2e00      	cmp	r6, #0
 8006516:	d04d      	beq.n	80065b4 <_printf_i+0x1b4>
 8006518:	4616      	mov	r6, r2
 800651a:	fbb5 f1f3 	udiv	r1, r5, r3
 800651e:	fb03 5711 	mls	r7, r3, r1, r5
 8006522:	5dc7      	ldrb	r7, [r0, r7]
 8006524:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006528:	462f      	mov	r7, r5
 800652a:	42bb      	cmp	r3, r7
 800652c:	460d      	mov	r5, r1
 800652e:	d9f4      	bls.n	800651a <_printf_i+0x11a>
 8006530:	2b08      	cmp	r3, #8
 8006532:	d10b      	bne.n	800654c <_printf_i+0x14c>
 8006534:	6823      	ldr	r3, [r4, #0]
 8006536:	07df      	lsls	r7, r3, #31
 8006538:	d508      	bpl.n	800654c <_printf_i+0x14c>
 800653a:	6923      	ldr	r3, [r4, #16]
 800653c:	6861      	ldr	r1, [r4, #4]
 800653e:	4299      	cmp	r1, r3
 8006540:	bfde      	ittt	le
 8006542:	2330      	movle	r3, #48	; 0x30
 8006544:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006548:	f106 36ff 	addle.w	r6, r6, #4294967295
 800654c:	1b92      	subs	r2, r2, r6
 800654e:	6122      	str	r2, [r4, #16]
 8006550:	f8cd a000 	str.w	sl, [sp]
 8006554:	464b      	mov	r3, r9
 8006556:	aa03      	add	r2, sp, #12
 8006558:	4621      	mov	r1, r4
 800655a:	4640      	mov	r0, r8
 800655c:	f7ff fee2 	bl	8006324 <_printf_common>
 8006560:	3001      	adds	r0, #1
 8006562:	d14c      	bne.n	80065fe <_printf_i+0x1fe>
 8006564:	f04f 30ff 	mov.w	r0, #4294967295
 8006568:	b004      	add	sp, #16
 800656a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800656e:	4835      	ldr	r0, [pc, #212]	; (8006644 <_printf_i+0x244>)
 8006570:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006574:	6823      	ldr	r3, [r4, #0]
 8006576:	680e      	ldr	r6, [r1, #0]
 8006578:	061f      	lsls	r7, r3, #24
 800657a:	f856 5b04 	ldr.w	r5, [r6], #4
 800657e:	600e      	str	r6, [r1, #0]
 8006580:	d514      	bpl.n	80065ac <_printf_i+0x1ac>
 8006582:	07d9      	lsls	r1, r3, #31
 8006584:	bf44      	itt	mi
 8006586:	f043 0320 	orrmi.w	r3, r3, #32
 800658a:	6023      	strmi	r3, [r4, #0]
 800658c:	b91d      	cbnz	r5, 8006596 <_printf_i+0x196>
 800658e:	6823      	ldr	r3, [r4, #0]
 8006590:	f023 0320 	bic.w	r3, r3, #32
 8006594:	6023      	str	r3, [r4, #0]
 8006596:	2310      	movs	r3, #16
 8006598:	e7b0      	b.n	80064fc <_printf_i+0xfc>
 800659a:	6823      	ldr	r3, [r4, #0]
 800659c:	f043 0320 	orr.w	r3, r3, #32
 80065a0:	6023      	str	r3, [r4, #0]
 80065a2:	2378      	movs	r3, #120	; 0x78
 80065a4:	4828      	ldr	r0, [pc, #160]	; (8006648 <_printf_i+0x248>)
 80065a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80065aa:	e7e3      	b.n	8006574 <_printf_i+0x174>
 80065ac:	065e      	lsls	r6, r3, #25
 80065ae:	bf48      	it	mi
 80065b0:	b2ad      	uxthmi	r5, r5
 80065b2:	e7e6      	b.n	8006582 <_printf_i+0x182>
 80065b4:	4616      	mov	r6, r2
 80065b6:	e7bb      	b.n	8006530 <_printf_i+0x130>
 80065b8:	680b      	ldr	r3, [r1, #0]
 80065ba:	6826      	ldr	r6, [r4, #0]
 80065bc:	6960      	ldr	r0, [r4, #20]
 80065be:	1d1d      	adds	r5, r3, #4
 80065c0:	600d      	str	r5, [r1, #0]
 80065c2:	0635      	lsls	r5, r6, #24
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	d501      	bpl.n	80065cc <_printf_i+0x1cc>
 80065c8:	6018      	str	r0, [r3, #0]
 80065ca:	e002      	b.n	80065d2 <_printf_i+0x1d2>
 80065cc:	0671      	lsls	r1, r6, #25
 80065ce:	d5fb      	bpl.n	80065c8 <_printf_i+0x1c8>
 80065d0:	8018      	strh	r0, [r3, #0]
 80065d2:	2300      	movs	r3, #0
 80065d4:	6123      	str	r3, [r4, #16]
 80065d6:	4616      	mov	r6, r2
 80065d8:	e7ba      	b.n	8006550 <_printf_i+0x150>
 80065da:	680b      	ldr	r3, [r1, #0]
 80065dc:	1d1a      	adds	r2, r3, #4
 80065de:	600a      	str	r2, [r1, #0]
 80065e0:	681e      	ldr	r6, [r3, #0]
 80065e2:	6862      	ldr	r2, [r4, #4]
 80065e4:	2100      	movs	r1, #0
 80065e6:	4630      	mov	r0, r6
 80065e8:	f7f9 fe1a 	bl	8000220 <memchr>
 80065ec:	b108      	cbz	r0, 80065f2 <_printf_i+0x1f2>
 80065ee:	1b80      	subs	r0, r0, r6
 80065f0:	6060      	str	r0, [r4, #4]
 80065f2:	6863      	ldr	r3, [r4, #4]
 80065f4:	6123      	str	r3, [r4, #16]
 80065f6:	2300      	movs	r3, #0
 80065f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065fc:	e7a8      	b.n	8006550 <_printf_i+0x150>
 80065fe:	6923      	ldr	r3, [r4, #16]
 8006600:	4632      	mov	r2, r6
 8006602:	4649      	mov	r1, r9
 8006604:	4640      	mov	r0, r8
 8006606:	47d0      	blx	sl
 8006608:	3001      	adds	r0, #1
 800660a:	d0ab      	beq.n	8006564 <_printf_i+0x164>
 800660c:	6823      	ldr	r3, [r4, #0]
 800660e:	079b      	lsls	r3, r3, #30
 8006610:	d413      	bmi.n	800663a <_printf_i+0x23a>
 8006612:	68e0      	ldr	r0, [r4, #12]
 8006614:	9b03      	ldr	r3, [sp, #12]
 8006616:	4298      	cmp	r0, r3
 8006618:	bfb8      	it	lt
 800661a:	4618      	movlt	r0, r3
 800661c:	e7a4      	b.n	8006568 <_printf_i+0x168>
 800661e:	2301      	movs	r3, #1
 8006620:	4632      	mov	r2, r6
 8006622:	4649      	mov	r1, r9
 8006624:	4640      	mov	r0, r8
 8006626:	47d0      	blx	sl
 8006628:	3001      	adds	r0, #1
 800662a:	d09b      	beq.n	8006564 <_printf_i+0x164>
 800662c:	3501      	adds	r5, #1
 800662e:	68e3      	ldr	r3, [r4, #12]
 8006630:	9903      	ldr	r1, [sp, #12]
 8006632:	1a5b      	subs	r3, r3, r1
 8006634:	42ab      	cmp	r3, r5
 8006636:	dcf2      	bgt.n	800661e <_printf_i+0x21e>
 8006638:	e7eb      	b.n	8006612 <_printf_i+0x212>
 800663a:	2500      	movs	r5, #0
 800663c:	f104 0619 	add.w	r6, r4, #25
 8006640:	e7f5      	b.n	800662e <_printf_i+0x22e>
 8006642:	bf00      	nop
 8006644:	080088a2 	.word	0x080088a2
 8006648:	080088b3 	.word	0x080088b3

0800664c <iprintf>:
 800664c:	b40f      	push	{r0, r1, r2, r3}
 800664e:	4b0a      	ldr	r3, [pc, #40]	; (8006678 <iprintf+0x2c>)
 8006650:	b513      	push	{r0, r1, r4, lr}
 8006652:	681c      	ldr	r4, [r3, #0]
 8006654:	b124      	cbz	r4, 8006660 <iprintf+0x14>
 8006656:	69a3      	ldr	r3, [r4, #24]
 8006658:	b913      	cbnz	r3, 8006660 <iprintf+0x14>
 800665a:	4620      	mov	r0, r4
 800665c:	f001 f8d6 	bl	800780c <__sinit>
 8006660:	ab05      	add	r3, sp, #20
 8006662:	9a04      	ldr	r2, [sp, #16]
 8006664:	68a1      	ldr	r1, [r4, #8]
 8006666:	9301      	str	r3, [sp, #4]
 8006668:	4620      	mov	r0, r4
 800666a:	f001 fe51 	bl	8008310 <_vfiprintf_r>
 800666e:	b002      	add	sp, #8
 8006670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006674:	b004      	add	sp, #16
 8006676:	4770      	bx	lr
 8006678:	2000000c 	.word	0x2000000c

0800667c <_puts_r>:
 800667c:	b570      	push	{r4, r5, r6, lr}
 800667e:	460e      	mov	r6, r1
 8006680:	4605      	mov	r5, r0
 8006682:	b118      	cbz	r0, 800668c <_puts_r+0x10>
 8006684:	6983      	ldr	r3, [r0, #24]
 8006686:	b90b      	cbnz	r3, 800668c <_puts_r+0x10>
 8006688:	f001 f8c0 	bl	800780c <__sinit>
 800668c:	69ab      	ldr	r3, [r5, #24]
 800668e:	68ac      	ldr	r4, [r5, #8]
 8006690:	b913      	cbnz	r3, 8006698 <_puts_r+0x1c>
 8006692:	4628      	mov	r0, r5
 8006694:	f001 f8ba 	bl	800780c <__sinit>
 8006698:	4b2c      	ldr	r3, [pc, #176]	; (800674c <_puts_r+0xd0>)
 800669a:	429c      	cmp	r4, r3
 800669c:	d120      	bne.n	80066e0 <_puts_r+0x64>
 800669e:	686c      	ldr	r4, [r5, #4]
 80066a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80066a2:	07db      	lsls	r3, r3, #31
 80066a4:	d405      	bmi.n	80066b2 <_puts_r+0x36>
 80066a6:	89a3      	ldrh	r3, [r4, #12]
 80066a8:	0598      	lsls	r0, r3, #22
 80066aa:	d402      	bmi.n	80066b2 <_puts_r+0x36>
 80066ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066ae:	f001 f950 	bl	8007952 <__retarget_lock_acquire_recursive>
 80066b2:	89a3      	ldrh	r3, [r4, #12]
 80066b4:	0719      	lsls	r1, r3, #28
 80066b6:	d51d      	bpl.n	80066f4 <_puts_r+0x78>
 80066b8:	6923      	ldr	r3, [r4, #16]
 80066ba:	b1db      	cbz	r3, 80066f4 <_puts_r+0x78>
 80066bc:	3e01      	subs	r6, #1
 80066be:	68a3      	ldr	r3, [r4, #8]
 80066c0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80066c4:	3b01      	subs	r3, #1
 80066c6:	60a3      	str	r3, [r4, #8]
 80066c8:	bb39      	cbnz	r1, 800671a <_puts_r+0x9e>
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	da38      	bge.n	8006740 <_puts_r+0xc4>
 80066ce:	4622      	mov	r2, r4
 80066d0:	210a      	movs	r1, #10
 80066d2:	4628      	mov	r0, r5
 80066d4:	f000 f848 	bl	8006768 <__swbuf_r>
 80066d8:	3001      	adds	r0, #1
 80066da:	d011      	beq.n	8006700 <_puts_r+0x84>
 80066dc:	250a      	movs	r5, #10
 80066de:	e011      	b.n	8006704 <_puts_r+0x88>
 80066e0:	4b1b      	ldr	r3, [pc, #108]	; (8006750 <_puts_r+0xd4>)
 80066e2:	429c      	cmp	r4, r3
 80066e4:	d101      	bne.n	80066ea <_puts_r+0x6e>
 80066e6:	68ac      	ldr	r4, [r5, #8]
 80066e8:	e7da      	b.n	80066a0 <_puts_r+0x24>
 80066ea:	4b1a      	ldr	r3, [pc, #104]	; (8006754 <_puts_r+0xd8>)
 80066ec:	429c      	cmp	r4, r3
 80066ee:	bf08      	it	eq
 80066f0:	68ec      	ldreq	r4, [r5, #12]
 80066f2:	e7d5      	b.n	80066a0 <_puts_r+0x24>
 80066f4:	4621      	mov	r1, r4
 80066f6:	4628      	mov	r0, r5
 80066f8:	f000 f888 	bl	800680c <__swsetup_r>
 80066fc:	2800      	cmp	r0, #0
 80066fe:	d0dd      	beq.n	80066bc <_puts_r+0x40>
 8006700:	f04f 35ff 	mov.w	r5, #4294967295
 8006704:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006706:	07da      	lsls	r2, r3, #31
 8006708:	d405      	bmi.n	8006716 <_puts_r+0x9a>
 800670a:	89a3      	ldrh	r3, [r4, #12]
 800670c:	059b      	lsls	r3, r3, #22
 800670e:	d402      	bmi.n	8006716 <_puts_r+0x9a>
 8006710:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006712:	f001 f91f 	bl	8007954 <__retarget_lock_release_recursive>
 8006716:	4628      	mov	r0, r5
 8006718:	bd70      	pop	{r4, r5, r6, pc}
 800671a:	2b00      	cmp	r3, #0
 800671c:	da04      	bge.n	8006728 <_puts_r+0xac>
 800671e:	69a2      	ldr	r2, [r4, #24]
 8006720:	429a      	cmp	r2, r3
 8006722:	dc06      	bgt.n	8006732 <_puts_r+0xb6>
 8006724:	290a      	cmp	r1, #10
 8006726:	d004      	beq.n	8006732 <_puts_r+0xb6>
 8006728:	6823      	ldr	r3, [r4, #0]
 800672a:	1c5a      	adds	r2, r3, #1
 800672c:	6022      	str	r2, [r4, #0]
 800672e:	7019      	strb	r1, [r3, #0]
 8006730:	e7c5      	b.n	80066be <_puts_r+0x42>
 8006732:	4622      	mov	r2, r4
 8006734:	4628      	mov	r0, r5
 8006736:	f000 f817 	bl	8006768 <__swbuf_r>
 800673a:	3001      	adds	r0, #1
 800673c:	d1bf      	bne.n	80066be <_puts_r+0x42>
 800673e:	e7df      	b.n	8006700 <_puts_r+0x84>
 8006740:	6823      	ldr	r3, [r4, #0]
 8006742:	250a      	movs	r5, #10
 8006744:	1c5a      	adds	r2, r3, #1
 8006746:	6022      	str	r2, [r4, #0]
 8006748:	701d      	strb	r5, [r3, #0]
 800674a:	e7db      	b.n	8006704 <_puts_r+0x88>
 800674c:	08008978 	.word	0x08008978
 8006750:	08008998 	.word	0x08008998
 8006754:	08008958 	.word	0x08008958

08006758 <puts>:
 8006758:	4b02      	ldr	r3, [pc, #8]	; (8006764 <puts+0xc>)
 800675a:	4601      	mov	r1, r0
 800675c:	6818      	ldr	r0, [r3, #0]
 800675e:	f7ff bf8d 	b.w	800667c <_puts_r>
 8006762:	bf00      	nop
 8006764:	2000000c 	.word	0x2000000c

08006768 <__swbuf_r>:
 8006768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676a:	460e      	mov	r6, r1
 800676c:	4614      	mov	r4, r2
 800676e:	4605      	mov	r5, r0
 8006770:	b118      	cbz	r0, 800677a <__swbuf_r+0x12>
 8006772:	6983      	ldr	r3, [r0, #24]
 8006774:	b90b      	cbnz	r3, 800677a <__swbuf_r+0x12>
 8006776:	f001 f849 	bl	800780c <__sinit>
 800677a:	4b21      	ldr	r3, [pc, #132]	; (8006800 <__swbuf_r+0x98>)
 800677c:	429c      	cmp	r4, r3
 800677e:	d12b      	bne.n	80067d8 <__swbuf_r+0x70>
 8006780:	686c      	ldr	r4, [r5, #4]
 8006782:	69a3      	ldr	r3, [r4, #24]
 8006784:	60a3      	str	r3, [r4, #8]
 8006786:	89a3      	ldrh	r3, [r4, #12]
 8006788:	071a      	lsls	r2, r3, #28
 800678a:	d52f      	bpl.n	80067ec <__swbuf_r+0x84>
 800678c:	6923      	ldr	r3, [r4, #16]
 800678e:	b36b      	cbz	r3, 80067ec <__swbuf_r+0x84>
 8006790:	6923      	ldr	r3, [r4, #16]
 8006792:	6820      	ldr	r0, [r4, #0]
 8006794:	1ac0      	subs	r0, r0, r3
 8006796:	6963      	ldr	r3, [r4, #20]
 8006798:	b2f6      	uxtb	r6, r6
 800679a:	4283      	cmp	r3, r0
 800679c:	4637      	mov	r7, r6
 800679e:	dc04      	bgt.n	80067aa <__swbuf_r+0x42>
 80067a0:	4621      	mov	r1, r4
 80067a2:	4628      	mov	r0, r5
 80067a4:	f000 ff9e 	bl	80076e4 <_fflush_r>
 80067a8:	bb30      	cbnz	r0, 80067f8 <__swbuf_r+0x90>
 80067aa:	68a3      	ldr	r3, [r4, #8]
 80067ac:	3b01      	subs	r3, #1
 80067ae:	60a3      	str	r3, [r4, #8]
 80067b0:	6823      	ldr	r3, [r4, #0]
 80067b2:	1c5a      	adds	r2, r3, #1
 80067b4:	6022      	str	r2, [r4, #0]
 80067b6:	701e      	strb	r6, [r3, #0]
 80067b8:	6963      	ldr	r3, [r4, #20]
 80067ba:	3001      	adds	r0, #1
 80067bc:	4283      	cmp	r3, r0
 80067be:	d004      	beq.n	80067ca <__swbuf_r+0x62>
 80067c0:	89a3      	ldrh	r3, [r4, #12]
 80067c2:	07db      	lsls	r3, r3, #31
 80067c4:	d506      	bpl.n	80067d4 <__swbuf_r+0x6c>
 80067c6:	2e0a      	cmp	r6, #10
 80067c8:	d104      	bne.n	80067d4 <__swbuf_r+0x6c>
 80067ca:	4621      	mov	r1, r4
 80067cc:	4628      	mov	r0, r5
 80067ce:	f000 ff89 	bl	80076e4 <_fflush_r>
 80067d2:	b988      	cbnz	r0, 80067f8 <__swbuf_r+0x90>
 80067d4:	4638      	mov	r0, r7
 80067d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067d8:	4b0a      	ldr	r3, [pc, #40]	; (8006804 <__swbuf_r+0x9c>)
 80067da:	429c      	cmp	r4, r3
 80067dc:	d101      	bne.n	80067e2 <__swbuf_r+0x7a>
 80067de:	68ac      	ldr	r4, [r5, #8]
 80067e0:	e7cf      	b.n	8006782 <__swbuf_r+0x1a>
 80067e2:	4b09      	ldr	r3, [pc, #36]	; (8006808 <__swbuf_r+0xa0>)
 80067e4:	429c      	cmp	r4, r3
 80067e6:	bf08      	it	eq
 80067e8:	68ec      	ldreq	r4, [r5, #12]
 80067ea:	e7ca      	b.n	8006782 <__swbuf_r+0x1a>
 80067ec:	4621      	mov	r1, r4
 80067ee:	4628      	mov	r0, r5
 80067f0:	f000 f80c 	bl	800680c <__swsetup_r>
 80067f4:	2800      	cmp	r0, #0
 80067f6:	d0cb      	beq.n	8006790 <__swbuf_r+0x28>
 80067f8:	f04f 37ff 	mov.w	r7, #4294967295
 80067fc:	e7ea      	b.n	80067d4 <__swbuf_r+0x6c>
 80067fe:	bf00      	nop
 8006800:	08008978 	.word	0x08008978
 8006804:	08008998 	.word	0x08008998
 8006808:	08008958 	.word	0x08008958

0800680c <__swsetup_r>:
 800680c:	4b32      	ldr	r3, [pc, #200]	; (80068d8 <__swsetup_r+0xcc>)
 800680e:	b570      	push	{r4, r5, r6, lr}
 8006810:	681d      	ldr	r5, [r3, #0]
 8006812:	4606      	mov	r6, r0
 8006814:	460c      	mov	r4, r1
 8006816:	b125      	cbz	r5, 8006822 <__swsetup_r+0x16>
 8006818:	69ab      	ldr	r3, [r5, #24]
 800681a:	b913      	cbnz	r3, 8006822 <__swsetup_r+0x16>
 800681c:	4628      	mov	r0, r5
 800681e:	f000 fff5 	bl	800780c <__sinit>
 8006822:	4b2e      	ldr	r3, [pc, #184]	; (80068dc <__swsetup_r+0xd0>)
 8006824:	429c      	cmp	r4, r3
 8006826:	d10f      	bne.n	8006848 <__swsetup_r+0x3c>
 8006828:	686c      	ldr	r4, [r5, #4]
 800682a:	89a3      	ldrh	r3, [r4, #12]
 800682c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006830:	0719      	lsls	r1, r3, #28
 8006832:	d42c      	bmi.n	800688e <__swsetup_r+0x82>
 8006834:	06dd      	lsls	r5, r3, #27
 8006836:	d411      	bmi.n	800685c <__swsetup_r+0x50>
 8006838:	2309      	movs	r3, #9
 800683a:	6033      	str	r3, [r6, #0]
 800683c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006840:	81a3      	strh	r3, [r4, #12]
 8006842:	f04f 30ff 	mov.w	r0, #4294967295
 8006846:	e03e      	b.n	80068c6 <__swsetup_r+0xba>
 8006848:	4b25      	ldr	r3, [pc, #148]	; (80068e0 <__swsetup_r+0xd4>)
 800684a:	429c      	cmp	r4, r3
 800684c:	d101      	bne.n	8006852 <__swsetup_r+0x46>
 800684e:	68ac      	ldr	r4, [r5, #8]
 8006850:	e7eb      	b.n	800682a <__swsetup_r+0x1e>
 8006852:	4b24      	ldr	r3, [pc, #144]	; (80068e4 <__swsetup_r+0xd8>)
 8006854:	429c      	cmp	r4, r3
 8006856:	bf08      	it	eq
 8006858:	68ec      	ldreq	r4, [r5, #12]
 800685a:	e7e6      	b.n	800682a <__swsetup_r+0x1e>
 800685c:	0758      	lsls	r0, r3, #29
 800685e:	d512      	bpl.n	8006886 <__swsetup_r+0x7a>
 8006860:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006862:	b141      	cbz	r1, 8006876 <__swsetup_r+0x6a>
 8006864:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006868:	4299      	cmp	r1, r3
 800686a:	d002      	beq.n	8006872 <__swsetup_r+0x66>
 800686c:	4630      	mov	r0, r6
 800686e:	f001 fc7b 	bl	8008168 <_free_r>
 8006872:	2300      	movs	r3, #0
 8006874:	6363      	str	r3, [r4, #52]	; 0x34
 8006876:	89a3      	ldrh	r3, [r4, #12]
 8006878:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800687c:	81a3      	strh	r3, [r4, #12]
 800687e:	2300      	movs	r3, #0
 8006880:	6063      	str	r3, [r4, #4]
 8006882:	6923      	ldr	r3, [r4, #16]
 8006884:	6023      	str	r3, [r4, #0]
 8006886:	89a3      	ldrh	r3, [r4, #12]
 8006888:	f043 0308 	orr.w	r3, r3, #8
 800688c:	81a3      	strh	r3, [r4, #12]
 800688e:	6923      	ldr	r3, [r4, #16]
 8006890:	b94b      	cbnz	r3, 80068a6 <__swsetup_r+0x9a>
 8006892:	89a3      	ldrh	r3, [r4, #12]
 8006894:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006898:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800689c:	d003      	beq.n	80068a6 <__swsetup_r+0x9a>
 800689e:	4621      	mov	r1, r4
 80068a0:	4630      	mov	r0, r6
 80068a2:	f001 f87d 	bl	80079a0 <__smakebuf_r>
 80068a6:	89a0      	ldrh	r0, [r4, #12]
 80068a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80068ac:	f010 0301 	ands.w	r3, r0, #1
 80068b0:	d00a      	beq.n	80068c8 <__swsetup_r+0xbc>
 80068b2:	2300      	movs	r3, #0
 80068b4:	60a3      	str	r3, [r4, #8]
 80068b6:	6963      	ldr	r3, [r4, #20]
 80068b8:	425b      	negs	r3, r3
 80068ba:	61a3      	str	r3, [r4, #24]
 80068bc:	6923      	ldr	r3, [r4, #16]
 80068be:	b943      	cbnz	r3, 80068d2 <__swsetup_r+0xc6>
 80068c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80068c4:	d1ba      	bne.n	800683c <__swsetup_r+0x30>
 80068c6:	bd70      	pop	{r4, r5, r6, pc}
 80068c8:	0781      	lsls	r1, r0, #30
 80068ca:	bf58      	it	pl
 80068cc:	6963      	ldrpl	r3, [r4, #20]
 80068ce:	60a3      	str	r3, [r4, #8]
 80068d0:	e7f4      	b.n	80068bc <__swsetup_r+0xb0>
 80068d2:	2000      	movs	r0, #0
 80068d4:	e7f7      	b.n	80068c6 <__swsetup_r+0xba>
 80068d6:	bf00      	nop
 80068d8:	2000000c 	.word	0x2000000c
 80068dc:	08008978 	.word	0x08008978
 80068e0:	08008998 	.word	0x08008998
 80068e4:	08008958 	.word	0x08008958

080068e8 <quorem>:
 80068e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068ec:	6903      	ldr	r3, [r0, #16]
 80068ee:	690c      	ldr	r4, [r1, #16]
 80068f0:	42a3      	cmp	r3, r4
 80068f2:	4607      	mov	r7, r0
 80068f4:	f2c0 8081 	blt.w	80069fa <quorem+0x112>
 80068f8:	3c01      	subs	r4, #1
 80068fa:	f101 0814 	add.w	r8, r1, #20
 80068fe:	f100 0514 	add.w	r5, r0, #20
 8006902:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006906:	9301      	str	r3, [sp, #4]
 8006908:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800690c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006910:	3301      	adds	r3, #1
 8006912:	429a      	cmp	r2, r3
 8006914:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006918:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800691c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006920:	d331      	bcc.n	8006986 <quorem+0x9e>
 8006922:	f04f 0e00 	mov.w	lr, #0
 8006926:	4640      	mov	r0, r8
 8006928:	46ac      	mov	ip, r5
 800692a:	46f2      	mov	sl, lr
 800692c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006930:	b293      	uxth	r3, r2
 8006932:	fb06 e303 	mla	r3, r6, r3, lr
 8006936:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800693a:	b29b      	uxth	r3, r3
 800693c:	ebaa 0303 	sub.w	r3, sl, r3
 8006940:	0c12      	lsrs	r2, r2, #16
 8006942:	f8dc a000 	ldr.w	sl, [ip]
 8006946:	fb06 e202 	mla	r2, r6, r2, lr
 800694a:	fa13 f38a 	uxtah	r3, r3, sl
 800694e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006952:	fa1f fa82 	uxth.w	sl, r2
 8006956:	f8dc 2000 	ldr.w	r2, [ip]
 800695a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800695e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006962:	b29b      	uxth	r3, r3
 8006964:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006968:	4581      	cmp	r9, r0
 800696a:	f84c 3b04 	str.w	r3, [ip], #4
 800696e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006972:	d2db      	bcs.n	800692c <quorem+0x44>
 8006974:	f855 300b 	ldr.w	r3, [r5, fp]
 8006978:	b92b      	cbnz	r3, 8006986 <quorem+0x9e>
 800697a:	9b01      	ldr	r3, [sp, #4]
 800697c:	3b04      	subs	r3, #4
 800697e:	429d      	cmp	r5, r3
 8006980:	461a      	mov	r2, r3
 8006982:	d32e      	bcc.n	80069e2 <quorem+0xfa>
 8006984:	613c      	str	r4, [r7, #16]
 8006986:	4638      	mov	r0, r7
 8006988:	f001 fade 	bl	8007f48 <__mcmp>
 800698c:	2800      	cmp	r0, #0
 800698e:	db24      	blt.n	80069da <quorem+0xf2>
 8006990:	3601      	adds	r6, #1
 8006992:	4628      	mov	r0, r5
 8006994:	f04f 0c00 	mov.w	ip, #0
 8006998:	f858 2b04 	ldr.w	r2, [r8], #4
 800699c:	f8d0 e000 	ldr.w	lr, [r0]
 80069a0:	b293      	uxth	r3, r2
 80069a2:	ebac 0303 	sub.w	r3, ip, r3
 80069a6:	0c12      	lsrs	r2, r2, #16
 80069a8:	fa13 f38e 	uxtah	r3, r3, lr
 80069ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80069b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069ba:	45c1      	cmp	r9, r8
 80069bc:	f840 3b04 	str.w	r3, [r0], #4
 80069c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80069c4:	d2e8      	bcs.n	8006998 <quorem+0xb0>
 80069c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069ce:	b922      	cbnz	r2, 80069da <quorem+0xf2>
 80069d0:	3b04      	subs	r3, #4
 80069d2:	429d      	cmp	r5, r3
 80069d4:	461a      	mov	r2, r3
 80069d6:	d30a      	bcc.n	80069ee <quorem+0x106>
 80069d8:	613c      	str	r4, [r7, #16]
 80069da:	4630      	mov	r0, r6
 80069dc:	b003      	add	sp, #12
 80069de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e2:	6812      	ldr	r2, [r2, #0]
 80069e4:	3b04      	subs	r3, #4
 80069e6:	2a00      	cmp	r2, #0
 80069e8:	d1cc      	bne.n	8006984 <quorem+0x9c>
 80069ea:	3c01      	subs	r4, #1
 80069ec:	e7c7      	b.n	800697e <quorem+0x96>
 80069ee:	6812      	ldr	r2, [r2, #0]
 80069f0:	3b04      	subs	r3, #4
 80069f2:	2a00      	cmp	r2, #0
 80069f4:	d1f0      	bne.n	80069d8 <quorem+0xf0>
 80069f6:	3c01      	subs	r4, #1
 80069f8:	e7eb      	b.n	80069d2 <quorem+0xea>
 80069fa:	2000      	movs	r0, #0
 80069fc:	e7ee      	b.n	80069dc <quorem+0xf4>
	...

08006a00 <_dtoa_r>:
 8006a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a04:	ed2d 8b02 	vpush	{d8}
 8006a08:	ec57 6b10 	vmov	r6, r7, d0
 8006a0c:	b095      	sub	sp, #84	; 0x54
 8006a0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006a10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006a14:	9105      	str	r1, [sp, #20]
 8006a16:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006a1a:	4604      	mov	r4, r0
 8006a1c:	9209      	str	r2, [sp, #36]	; 0x24
 8006a1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a20:	b975      	cbnz	r5, 8006a40 <_dtoa_r+0x40>
 8006a22:	2010      	movs	r0, #16
 8006a24:	f000 fffc 	bl	8007a20 <malloc>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	6260      	str	r0, [r4, #36]	; 0x24
 8006a2c:	b920      	cbnz	r0, 8006a38 <_dtoa_r+0x38>
 8006a2e:	4bb2      	ldr	r3, [pc, #712]	; (8006cf8 <_dtoa_r+0x2f8>)
 8006a30:	21ea      	movs	r1, #234	; 0xea
 8006a32:	48b2      	ldr	r0, [pc, #712]	; (8006cfc <_dtoa_r+0x2fc>)
 8006a34:	f001 fe02 	bl	800863c <__assert_func>
 8006a38:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006a3c:	6005      	str	r5, [r0, #0]
 8006a3e:	60c5      	str	r5, [r0, #12]
 8006a40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a42:	6819      	ldr	r1, [r3, #0]
 8006a44:	b151      	cbz	r1, 8006a5c <_dtoa_r+0x5c>
 8006a46:	685a      	ldr	r2, [r3, #4]
 8006a48:	604a      	str	r2, [r1, #4]
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	4093      	lsls	r3, r2
 8006a4e:	608b      	str	r3, [r1, #8]
 8006a50:	4620      	mov	r0, r4
 8006a52:	f001 f83b 	bl	8007acc <_Bfree>
 8006a56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a58:	2200      	movs	r2, #0
 8006a5a:	601a      	str	r2, [r3, #0]
 8006a5c:	1e3b      	subs	r3, r7, #0
 8006a5e:	bfb9      	ittee	lt
 8006a60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006a64:	9303      	strlt	r3, [sp, #12]
 8006a66:	2300      	movge	r3, #0
 8006a68:	f8c8 3000 	strge.w	r3, [r8]
 8006a6c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006a70:	4ba3      	ldr	r3, [pc, #652]	; (8006d00 <_dtoa_r+0x300>)
 8006a72:	bfbc      	itt	lt
 8006a74:	2201      	movlt	r2, #1
 8006a76:	f8c8 2000 	strlt.w	r2, [r8]
 8006a7a:	ea33 0309 	bics.w	r3, r3, r9
 8006a7e:	d11b      	bne.n	8006ab8 <_dtoa_r+0xb8>
 8006a80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006a82:	f242 730f 	movw	r3, #9999	; 0x270f
 8006a86:	6013      	str	r3, [r2, #0]
 8006a88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a8c:	4333      	orrs	r3, r6
 8006a8e:	f000 857a 	beq.w	8007586 <_dtoa_r+0xb86>
 8006a92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a94:	b963      	cbnz	r3, 8006ab0 <_dtoa_r+0xb0>
 8006a96:	4b9b      	ldr	r3, [pc, #620]	; (8006d04 <_dtoa_r+0x304>)
 8006a98:	e024      	b.n	8006ae4 <_dtoa_r+0xe4>
 8006a9a:	4b9b      	ldr	r3, [pc, #620]	; (8006d08 <_dtoa_r+0x308>)
 8006a9c:	9300      	str	r3, [sp, #0]
 8006a9e:	3308      	adds	r3, #8
 8006aa0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006aa2:	6013      	str	r3, [r2, #0]
 8006aa4:	9800      	ldr	r0, [sp, #0]
 8006aa6:	b015      	add	sp, #84	; 0x54
 8006aa8:	ecbd 8b02 	vpop	{d8}
 8006aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab0:	4b94      	ldr	r3, [pc, #592]	; (8006d04 <_dtoa_r+0x304>)
 8006ab2:	9300      	str	r3, [sp, #0]
 8006ab4:	3303      	adds	r3, #3
 8006ab6:	e7f3      	b.n	8006aa0 <_dtoa_r+0xa0>
 8006ab8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006abc:	2200      	movs	r2, #0
 8006abe:	ec51 0b17 	vmov	r0, r1, d7
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006ac8:	f7fa f81e 	bl	8000b08 <__aeabi_dcmpeq>
 8006acc:	4680      	mov	r8, r0
 8006ace:	b158      	cbz	r0, 8006ae8 <_dtoa_r+0xe8>
 8006ad0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	6013      	str	r3, [r2, #0]
 8006ad6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	f000 8551 	beq.w	8007580 <_dtoa_r+0xb80>
 8006ade:	488b      	ldr	r0, [pc, #556]	; (8006d0c <_dtoa_r+0x30c>)
 8006ae0:	6018      	str	r0, [r3, #0]
 8006ae2:	1e43      	subs	r3, r0, #1
 8006ae4:	9300      	str	r3, [sp, #0]
 8006ae6:	e7dd      	b.n	8006aa4 <_dtoa_r+0xa4>
 8006ae8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006aec:	aa12      	add	r2, sp, #72	; 0x48
 8006aee:	a913      	add	r1, sp, #76	; 0x4c
 8006af0:	4620      	mov	r0, r4
 8006af2:	f001 facd 	bl	8008090 <__d2b>
 8006af6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006afa:	4683      	mov	fp, r0
 8006afc:	2d00      	cmp	r5, #0
 8006afe:	d07c      	beq.n	8006bfa <_dtoa_r+0x1fa>
 8006b00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b02:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006b06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b0a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006b0e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006b12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006b16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006b1a:	4b7d      	ldr	r3, [pc, #500]	; (8006d10 <_dtoa_r+0x310>)
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	4630      	mov	r0, r6
 8006b20:	4639      	mov	r1, r7
 8006b22:	f7f9 fbd1 	bl	80002c8 <__aeabi_dsub>
 8006b26:	a36e      	add	r3, pc, #440	; (adr r3, 8006ce0 <_dtoa_r+0x2e0>)
 8006b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b2c:	f7f9 fd84 	bl	8000638 <__aeabi_dmul>
 8006b30:	a36d      	add	r3, pc, #436	; (adr r3, 8006ce8 <_dtoa_r+0x2e8>)
 8006b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b36:	f7f9 fbc9 	bl	80002cc <__adddf3>
 8006b3a:	4606      	mov	r6, r0
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	460f      	mov	r7, r1
 8006b40:	f7f9 fd10 	bl	8000564 <__aeabi_i2d>
 8006b44:	a36a      	add	r3, pc, #424	; (adr r3, 8006cf0 <_dtoa_r+0x2f0>)
 8006b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b4a:	f7f9 fd75 	bl	8000638 <__aeabi_dmul>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	460b      	mov	r3, r1
 8006b52:	4630      	mov	r0, r6
 8006b54:	4639      	mov	r1, r7
 8006b56:	f7f9 fbb9 	bl	80002cc <__adddf3>
 8006b5a:	4606      	mov	r6, r0
 8006b5c:	460f      	mov	r7, r1
 8006b5e:	f7fa f81b 	bl	8000b98 <__aeabi_d2iz>
 8006b62:	2200      	movs	r2, #0
 8006b64:	4682      	mov	sl, r0
 8006b66:	2300      	movs	r3, #0
 8006b68:	4630      	mov	r0, r6
 8006b6a:	4639      	mov	r1, r7
 8006b6c:	f7f9 ffd6 	bl	8000b1c <__aeabi_dcmplt>
 8006b70:	b148      	cbz	r0, 8006b86 <_dtoa_r+0x186>
 8006b72:	4650      	mov	r0, sl
 8006b74:	f7f9 fcf6 	bl	8000564 <__aeabi_i2d>
 8006b78:	4632      	mov	r2, r6
 8006b7a:	463b      	mov	r3, r7
 8006b7c:	f7f9 ffc4 	bl	8000b08 <__aeabi_dcmpeq>
 8006b80:	b908      	cbnz	r0, 8006b86 <_dtoa_r+0x186>
 8006b82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b86:	f1ba 0f16 	cmp.w	sl, #22
 8006b8a:	d854      	bhi.n	8006c36 <_dtoa_r+0x236>
 8006b8c:	4b61      	ldr	r3, [pc, #388]	; (8006d14 <_dtoa_r+0x314>)
 8006b8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b9a:	f7f9 ffbf 	bl	8000b1c <__aeabi_dcmplt>
 8006b9e:	2800      	cmp	r0, #0
 8006ba0:	d04b      	beq.n	8006c3a <_dtoa_r+0x23a>
 8006ba2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	930e      	str	r3, [sp, #56]	; 0x38
 8006baa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006bac:	1b5d      	subs	r5, r3, r5
 8006bae:	1e6b      	subs	r3, r5, #1
 8006bb0:	9304      	str	r3, [sp, #16]
 8006bb2:	bf43      	ittte	mi
 8006bb4:	2300      	movmi	r3, #0
 8006bb6:	f1c5 0801 	rsbmi	r8, r5, #1
 8006bba:	9304      	strmi	r3, [sp, #16]
 8006bbc:	f04f 0800 	movpl.w	r8, #0
 8006bc0:	f1ba 0f00 	cmp.w	sl, #0
 8006bc4:	db3b      	blt.n	8006c3e <_dtoa_r+0x23e>
 8006bc6:	9b04      	ldr	r3, [sp, #16]
 8006bc8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006bcc:	4453      	add	r3, sl
 8006bce:	9304      	str	r3, [sp, #16]
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	9306      	str	r3, [sp, #24]
 8006bd4:	9b05      	ldr	r3, [sp, #20]
 8006bd6:	2b09      	cmp	r3, #9
 8006bd8:	d869      	bhi.n	8006cae <_dtoa_r+0x2ae>
 8006bda:	2b05      	cmp	r3, #5
 8006bdc:	bfc4      	itt	gt
 8006bde:	3b04      	subgt	r3, #4
 8006be0:	9305      	strgt	r3, [sp, #20]
 8006be2:	9b05      	ldr	r3, [sp, #20]
 8006be4:	f1a3 0302 	sub.w	r3, r3, #2
 8006be8:	bfcc      	ite	gt
 8006bea:	2500      	movgt	r5, #0
 8006bec:	2501      	movle	r5, #1
 8006bee:	2b03      	cmp	r3, #3
 8006bf0:	d869      	bhi.n	8006cc6 <_dtoa_r+0x2c6>
 8006bf2:	e8df f003 	tbb	[pc, r3]
 8006bf6:	4e2c      	.short	0x4e2c
 8006bf8:	5a4c      	.short	0x5a4c
 8006bfa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006bfe:	441d      	add	r5, r3
 8006c00:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006c04:	2b20      	cmp	r3, #32
 8006c06:	bfc1      	itttt	gt
 8006c08:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006c0c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006c10:	fa09 f303 	lslgt.w	r3, r9, r3
 8006c14:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006c18:	bfda      	itte	le
 8006c1a:	f1c3 0320 	rsble	r3, r3, #32
 8006c1e:	fa06 f003 	lslle.w	r0, r6, r3
 8006c22:	4318      	orrgt	r0, r3
 8006c24:	f7f9 fc8e 	bl	8000544 <__aeabi_ui2d>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	4606      	mov	r6, r0
 8006c2c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006c30:	3d01      	subs	r5, #1
 8006c32:	9310      	str	r3, [sp, #64]	; 0x40
 8006c34:	e771      	b.n	8006b1a <_dtoa_r+0x11a>
 8006c36:	2301      	movs	r3, #1
 8006c38:	e7b6      	b.n	8006ba8 <_dtoa_r+0x1a8>
 8006c3a:	900e      	str	r0, [sp, #56]	; 0x38
 8006c3c:	e7b5      	b.n	8006baa <_dtoa_r+0x1aa>
 8006c3e:	f1ca 0300 	rsb	r3, sl, #0
 8006c42:	9306      	str	r3, [sp, #24]
 8006c44:	2300      	movs	r3, #0
 8006c46:	eba8 080a 	sub.w	r8, r8, sl
 8006c4a:	930d      	str	r3, [sp, #52]	; 0x34
 8006c4c:	e7c2      	b.n	8006bd4 <_dtoa_r+0x1d4>
 8006c4e:	2300      	movs	r3, #0
 8006c50:	9308      	str	r3, [sp, #32]
 8006c52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	dc39      	bgt.n	8006ccc <_dtoa_r+0x2cc>
 8006c58:	f04f 0901 	mov.w	r9, #1
 8006c5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006c60:	464b      	mov	r3, r9
 8006c62:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006c66:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006c68:	2200      	movs	r2, #0
 8006c6a:	6042      	str	r2, [r0, #4]
 8006c6c:	2204      	movs	r2, #4
 8006c6e:	f102 0614 	add.w	r6, r2, #20
 8006c72:	429e      	cmp	r6, r3
 8006c74:	6841      	ldr	r1, [r0, #4]
 8006c76:	d92f      	bls.n	8006cd8 <_dtoa_r+0x2d8>
 8006c78:	4620      	mov	r0, r4
 8006c7a:	f000 fee7 	bl	8007a4c <_Balloc>
 8006c7e:	9000      	str	r0, [sp, #0]
 8006c80:	2800      	cmp	r0, #0
 8006c82:	d14b      	bne.n	8006d1c <_dtoa_r+0x31c>
 8006c84:	4b24      	ldr	r3, [pc, #144]	; (8006d18 <_dtoa_r+0x318>)
 8006c86:	4602      	mov	r2, r0
 8006c88:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006c8c:	e6d1      	b.n	8006a32 <_dtoa_r+0x32>
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e7de      	b.n	8006c50 <_dtoa_r+0x250>
 8006c92:	2300      	movs	r3, #0
 8006c94:	9308      	str	r3, [sp, #32]
 8006c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c98:	eb0a 0903 	add.w	r9, sl, r3
 8006c9c:	f109 0301 	add.w	r3, r9, #1
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	9301      	str	r3, [sp, #4]
 8006ca4:	bfb8      	it	lt
 8006ca6:	2301      	movlt	r3, #1
 8006ca8:	e7dd      	b.n	8006c66 <_dtoa_r+0x266>
 8006caa:	2301      	movs	r3, #1
 8006cac:	e7f2      	b.n	8006c94 <_dtoa_r+0x294>
 8006cae:	2501      	movs	r5, #1
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	9305      	str	r3, [sp, #20]
 8006cb4:	9508      	str	r5, [sp, #32]
 8006cb6:	f04f 39ff 	mov.w	r9, #4294967295
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006cc0:	2312      	movs	r3, #18
 8006cc2:	9209      	str	r2, [sp, #36]	; 0x24
 8006cc4:	e7cf      	b.n	8006c66 <_dtoa_r+0x266>
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	9308      	str	r3, [sp, #32]
 8006cca:	e7f4      	b.n	8006cb6 <_dtoa_r+0x2b6>
 8006ccc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006cd0:	f8cd 9004 	str.w	r9, [sp, #4]
 8006cd4:	464b      	mov	r3, r9
 8006cd6:	e7c6      	b.n	8006c66 <_dtoa_r+0x266>
 8006cd8:	3101      	adds	r1, #1
 8006cda:	6041      	str	r1, [r0, #4]
 8006cdc:	0052      	lsls	r2, r2, #1
 8006cde:	e7c6      	b.n	8006c6e <_dtoa_r+0x26e>
 8006ce0:	636f4361 	.word	0x636f4361
 8006ce4:	3fd287a7 	.word	0x3fd287a7
 8006ce8:	8b60c8b3 	.word	0x8b60c8b3
 8006cec:	3fc68a28 	.word	0x3fc68a28
 8006cf0:	509f79fb 	.word	0x509f79fb
 8006cf4:	3fd34413 	.word	0x3fd34413
 8006cf8:	080088d1 	.word	0x080088d1
 8006cfc:	080088e8 	.word	0x080088e8
 8006d00:	7ff00000 	.word	0x7ff00000
 8006d04:	080088cd 	.word	0x080088cd
 8006d08:	080088c4 	.word	0x080088c4
 8006d0c:	080088a1 	.word	0x080088a1
 8006d10:	3ff80000 	.word	0x3ff80000
 8006d14:	08008a40 	.word	0x08008a40
 8006d18:	08008947 	.word	0x08008947
 8006d1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d1e:	9a00      	ldr	r2, [sp, #0]
 8006d20:	601a      	str	r2, [r3, #0]
 8006d22:	9b01      	ldr	r3, [sp, #4]
 8006d24:	2b0e      	cmp	r3, #14
 8006d26:	f200 80ad 	bhi.w	8006e84 <_dtoa_r+0x484>
 8006d2a:	2d00      	cmp	r5, #0
 8006d2c:	f000 80aa 	beq.w	8006e84 <_dtoa_r+0x484>
 8006d30:	f1ba 0f00 	cmp.w	sl, #0
 8006d34:	dd36      	ble.n	8006da4 <_dtoa_r+0x3a4>
 8006d36:	4ac3      	ldr	r2, [pc, #780]	; (8007044 <_dtoa_r+0x644>)
 8006d38:	f00a 030f 	and.w	r3, sl, #15
 8006d3c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006d40:	ed93 7b00 	vldr	d7, [r3]
 8006d44:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006d48:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006d4c:	eeb0 8a47 	vmov.f32	s16, s14
 8006d50:	eef0 8a67 	vmov.f32	s17, s15
 8006d54:	d016      	beq.n	8006d84 <_dtoa_r+0x384>
 8006d56:	4bbc      	ldr	r3, [pc, #752]	; (8007048 <_dtoa_r+0x648>)
 8006d58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006d5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d60:	f7f9 fd94 	bl	800088c <__aeabi_ddiv>
 8006d64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d68:	f007 070f 	and.w	r7, r7, #15
 8006d6c:	2503      	movs	r5, #3
 8006d6e:	4eb6      	ldr	r6, [pc, #728]	; (8007048 <_dtoa_r+0x648>)
 8006d70:	b957      	cbnz	r7, 8006d88 <_dtoa_r+0x388>
 8006d72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d76:	ec53 2b18 	vmov	r2, r3, d8
 8006d7a:	f7f9 fd87 	bl	800088c <__aeabi_ddiv>
 8006d7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d82:	e029      	b.n	8006dd8 <_dtoa_r+0x3d8>
 8006d84:	2502      	movs	r5, #2
 8006d86:	e7f2      	b.n	8006d6e <_dtoa_r+0x36e>
 8006d88:	07f9      	lsls	r1, r7, #31
 8006d8a:	d508      	bpl.n	8006d9e <_dtoa_r+0x39e>
 8006d8c:	ec51 0b18 	vmov	r0, r1, d8
 8006d90:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006d94:	f7f9 fc50 	bl	8000638 <__aeabi_dmul>
 8006d98:	ec41 0b18 	vmov	d8, r0, r1
 8006d9c:	3501      	adds	r5, #1
 8006d9e:	107f      	asrs	r7, r7, #1
 8006da0:	3608      	adds	r6, #8
 8006da2:	e7e5      	b.n	8006d70 <_dtoa_r+0x370>
 8006da4:	f000 80a6 	beq.w	8006ef4 <_dtoa_r+0x4f4>
 8006da8:	f1ca 0600 	rsb	r6, sl, #0
 8006dac:	4ba5      	ldr	r3, [pc, #660]	; (8007044 <_dtoa_r+0x644>)
 8006dae:	4fa6      	ldr	r7, [pc, #664]	; (8007048 <_dtoa_r+0x648>)
 8006db0:	f006 020f 	and.w	r2, r6, #15
 8006db4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dbc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006dc0:	f7f9 fc3a 	bl	8000638 <__aeabi_dmul>
 8006dc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dc8:	1136      	asrs	r6, r6, #4
 8006dca:	2300      	movs	r3, #0
 8006dcc:	2502      	movs	r5, #2
 8006dce:	2e00      	cmp	r6, #0
 8006dd0:	f040 8085 	bne.w	8006ede <_dtoa_r+0x4de>
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d1d2      	bne.n	8006d7e <_dtoa_r+0x37e>
 8006dd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f000 808c 	beq.w	8006ef8 <_dtoa_r+0x4f8>
 8006de0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006de4:	4b99      	ldr	r3, [pc, #612]	; (800704c <_dtoa_r+0x64c>)
 8006de6:	2200      	movs	r2, #0
 8006de8:	4630      	mov	r0, r6
 8006dea:	4639      	mov	r1, r7
 8006dec:	f7f9 fe96 	bl	8000b1c <__aeabi_dcmplt>
 8006df0:	2800      	cmp	r0, #0
 8006df2:	f000 8081 	beq.w	8006ef8 <_dtoa_r+0x4f8>
 8006df6:	9b01      	ldr	r3, [sp, #4]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d07d      	beq.n	8006ef8 <_dtoa_r+0x4f8>
 8006dfc:	f1b9 0f00 	cmp.w	r9, #0
 8006e00:	dd3c      	ble.n	8006e7c <_dtoa_r+0x47c>
 8006e02:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006e06:	9307      	str	r3, [sp, #28]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	4b91      	ldr	r3, [pc, #580]	; (8007050 <_dtoa_r+0x650>)
 8006e0c:	4630      	mov	r0, r6
 8006e0e:	4639      	mov	r1, r7
 8006e10:	f7f9 fc12 	bl	8000638 <__aeabi_dmul>
 8006e14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e18:	3501      	adds	r5, #1
 8006e1a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006e1e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006e22:	4628      	mov	r0, r5
 8006e24:	f7f9 fb9e 	bl	8000564 <__aeabi_i2d>
 8006e28:	4632      	mov	r2, r6
 8006e2a:	463b      	mov	r3, r7
 8006e2c:	f7f9 fc04 	bl	8000638 <__aeabi_dmul>
 8006e30:	4b88      	ldr	r3, [pc, #544]	; (8007054 <_dtoa_r+0x654>)
 8006e32:	2200      	movs	r2, #0
 8006e34:	f7f9 fa4a 	bl	80002cc <__adddf3>
 8006e38:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006e3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e40:	9303      	str	r3, [sp, #12]
 8006e42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d15c      	bne.n	8006f02 <_dtoa_r+0x502>
 8006e48:	4b83      	ldr	r3, [pc, #524]	; (8007058 <_dtoa_r+0x658>)
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	4630      	mov	r0, r6
 8006e4e:	4639      	mov	r1, r7
 8006e50:	f7f9 fa3a 	bl	80002c8 <__aeabi_dsub>
 8006e54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e58:	4606      	mov	r6, r0
 8006e5a:	460f      	mov	r7, r1
 8006e5c:	f7f9 fe7c 	bl	8000b58 <__aeabi_dcmpgt>
 8006e60:	2800      	cmp	r0, #0
 8006e62:	f040 8296 	bne.w	8007392 <_dtoa_r+0x992>
 8006e66:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006e6a:	4630      	mov	r0, r6
 8006e6c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006e70:	4639      	mov	r1, r7
 8006e72:	f7f9 fe53 	bl	8000b1c <__aeabi_dcmplt>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	f040 8288 	bne.w	800738c <_dtoa_r+0x98c>
 8006e7c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006e80:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	f2c0 8158 	blt.w	800713c <_dtoa_r+0x73c>
 8006e8c:	f1ba 0f0e 	cmp.w	sl, #14
 8006e90:	f300 8154 	bgt.w	800713c <_dtoa_r+0x73c>
 8006e94:	4b6b      	ldr	r3, [pc, #428]	; (8007044 <_dtoa_r+0x644>)
 8006e96:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006e9a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f280 80e3 	bge.w	800706c <_dtoa_r+0x66c>
 8006ea6:	9b01      	ldr	r3, [sp, #4]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	f300 80df 	bgt.w	800706c <_dtoa_r+0x66c>
 8006eae:	f040 826d 	bne.w	800738c <_dtoa_r+0x98c>
 8006eb2:	4b69      	ldr	r3, [pc, #420]	; (8007058 <_dtoa_r+0x658>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	4640      	mov	r0, r8
 8006eb8:	4649      	mov	r1, r9
 8006eba:	f7f9 fbbd 	bl	8000638 <__aeabi_dmul>
 8006ebe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ec2:	f7f9 fe3f 	bl	8000b44 <__aeabi_dcmpge>
 8006ec6:	9e01      	ldr	r6, [sp, #4]
 8006ec8:	4637      	mov	r7, r6
 8006eca:	2800      	cmp	r0, #0
 8006ecc:	f040 8243 	bne.w	8007356 <_dtoa_r+0x956>
 8006ed0:	9d00      	ldr	r5, [sp, #0]
 8006ed2:	2331      	movs	r3, #49	; 0x31
 8006ed4:	f805 3b01 	strb.w	r3, [r5], #1
 8006ed8:	f10a 0a01 	add.w	sl, sl, #1
 8006edc:	e23f      	b.n	800735e <_dtoa_r+0x95e>
 8006ede:	07f2      	lsls	r2, r6, #31
 8006ee0:	d505      	bpl.n	8006eee <_dtoa_r+0x4ee>
 8006ee2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ee6:	f7f9 fba7 	bl	8000638 <__aeabi_dmul>
 8006eea:	3501      	adds	r5, #1
 8006eec:	2301      	movs	r3, #1
 8006eee:	1076      	asrs	r6, r6, #1
 8006ef0:	3708      	adds	r7, #8
 8006ef2:	e76c      	b.n	8006dce <_dtoa_r+0x3ce>
 8006ef4:	2502      	movs	r5, #2
 8006ef6:	e76f      	b.n	8006dd8 <_dtoa_r+0x3d8>
 8006ef8:	9b01      	ldr	r3, [sp, #4]
 8006efa:	f8cd a01c 	str.w	sl, [sp, #28]
 8006efe:	930c      	str	r3, [sp, #48]	; 0x30
 8006f00:	e78d      	b.n	8006e1e <_dtoa_r+0x41e>
 8006f02:	9900      	ldr	r1, [sp, #0]
 8006f04:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006f06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f08:	4b4e      	ldr	r3, [pc, #312]	; (8007044 <_dtoa_r+0x644>)
 8006f0a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f0e:	4401      	add	r1, r0
 8006f10:	9102      	str	r1, [sp, #8]
 8006f12:	9908      	ldr	r1, [sp, #32]
 8006f14:	eeb0 8a47 	vmov.f32	s16, s14
 8006f18:	eef0 8a67 	vmov.f32	s17, s15
 8006f1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006f24:	2900      	cmp	r1, #0
 8006f26:	d045      	beq.n	8006fb4 <_dtoa_r+0x5b4>
 8006f28:	494c      	ldr	r1, [pc, #304]	; (800705c <_dtoa_r+0x65c>)
 8006f2a:	2000      	movs	r0, #0
 8006f2c:	f7f9 fcae 	bl	800088c <__aeabi_ddiv>
 8006f30:	ec53 2b18 	vmov	r2, r3, d8
 8006f34:	f7f9 f9c8 	bl	80002c8 <__aeabi_dsub>
 8006f38:	9d00      	ldr	r5, [sp, #0]
 8006f3a:	ec41 0b18 	vmov	d8, r0, r1
 8006f3e:	4639      	mov	r1, r7
 8006f40:	4630      	mov	r0, r6
 8006f42:	f7f9 fe29 	bl	8000b98 <__aeabi_d2iz>
 8006f46:	900c      	str	r0, [sp, #48]	; 0x30
 8006f48:	f7f9 fb0c 	bl	8000564 <__aeabi_i2d>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	460b      	mov	r3, r1
 8006f50:	4630      	mov	r0, r6
 8006f52:	4639      	mov	r1, r7
 8006f54:	f7f9 f9b8 	bl	80002c8 <__aeabi_dsub>
 8006f58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f5a:	3330      	adds	r3, #48	; 0x30
 8006f5c:	f805 3b01 	strb.w	r3, [r5], #1
 8006f60:	ec53 2b18 	vmov	r2, r3, d8
 8006f64:	4606      	mov	r6, r0
 8006f66:	460f      	mov	r7, r1
 8006f68:	f7f9 fdd8 	bl	8000b1c <__aeabi_dcmplt>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	d165      	bne.n	800703c <_dtoa_r+0x63c>
 8006f70:	4632      	mov	r2, r6
 8006f72:	463b      	mov	r3, r7
 8006f74:	4935      	ldr	r1, [pc, #212]	; (800704c <_dtoa_r+0x64c>)
 8006f76:	2000      	movs	r0, #0
 8006f78:	f7f9 f9a6 	bl	80002c8 <__aeabi_dsub>
 8006f7c:	ec53 2b18 	vmov	r2, r3, d8
 8006f80:	f7f9 fdcc 	bl	8000b1c <__aeabi_dcmplt>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	f040 80b9 	bne.w	80070fc <_dtoa_r+0x6fc>
 8006f8a:	9b02      	ldr	r3, [sp, #8]
 8006f8c:	429d      	cmp	r5, r3
 8006f8e:	f43f af75 	beq.w	8006e7c <_dtoa_r+0x47c>
 8006f92:	4b2f      	ldr	r3, [pc, #188]	; (8007050 <_dtoa_r+0x650>)
 8006f94:	ec51 0b18 	vmov	r0, r1, d8
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f7f9 fb4d 	bl	8000638 <__aeabi_dmul>
 8006f9e:	4b2c      	ldr	r3, [pc, #176]	; (8007050 <_dtoa_r+0x650>)
 8006fa0:	ec41 0b18 	vmov	d8, r0, r1
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	4630      	mov	r0, r6
 8006fa8:	4639      	mov	r1, r7
 8006faa:	f7f9 fb45 	bl	8000638 <__aeabi_dmul>
 8006fae:	4606      	mov	r6, r0
 8006fb0:	460f      	mov	r7, r1
 8006fb2:	e7c4      	b.n	8006f3e <_dtoa_r+0x53e>
 8006fb4:	ec51 0b17 	vmov	r0, r1, d7
 8006fb8:	f7f9 fb3e 	bl	8000638 <__aeabi_dmul>
 8006fbc:	9b02      	ldr	r3, [sp, #8]
 8006fbe:	9d00      	ldr	r5, [sp, #0]
 8006fc0:	930c      	str	r3, [sp, #48]	; 0x30
 8006fc2:	ec41 0b18 	vmov	d8, r0, r1
 8006fc6:	4639      	mov	r1, r7
 8006fc8:	4630      	mov	r0, r6
 8006fca:	f7f9 fde5 	bl	8000b98 <__aeabi_d2iz>
 8006fce:	9011      	str	r0, [sp, #68]	; 0x44
 8006fd0:	f7f9 fac8 	bl	8000564 <__aeabi_i2d>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	460b      	mov	r3, r1
 8006fd8:	4630      	mov	r0, r6
 8006fda:	4639      	mov	r1, r7
 8006fdc:	f7f9 f974 	bl	80002c8 <__aeabi_dsub>
 8006fe0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fe2:	3330      	adds	r3, #48	; 0x30
 8006fe4:	f805 3b01 	strb.w	r3, [r5], #1
 8006fe8:	9b02      	ldr	r3, [sp, #8]
 8006fea:	429d      	cmp	r5, r3
 8006fec:	4606      	mov	r6, r0
 8006fee:	460f      	mov	r7, r1
 8006ff0:	f04f 0200 	mov.w	r2, #0
 8006ff4:	d134      	bne.n	8007060 <_dtoa_r+0x660>
 8006ff6:	4b19      	ldr	r3, [pc, #100]	; (800705c <_dtoa_r+0x65c>)
 8006ff8:	ec51 0b18 	vmov	r0, r1, d8
 8006ffc:	f7f9 f966 	bl	80002cc <__adddf3>
 8007000:	4602      	mov	r2, r0
 8007002:	460b      	mov	r3, r1
 8007004:	4630      	mov	r0, r6
 8007006:	4639      	mov	r1, r7
 8007008:	f7f9 fda6 	bl	8000b58 <__aeabi_dcmpgt>
 800700c:	2800      	cmp	r0, #0
 800700e:	d175      	bne.n	80070fc <_dtoa_r+0x6fc>
 8007010:	ec53 2b18 	vmov	r2, r3, d8
 8007014:	4911      	ldr	r1, [pc, #68]	; (800705c <_dtoa_r+0x65c>)
 8007016:	2000      	movs	r0, #0
 8007018:	f7f9 f956 	bl	80002c8 <__aeabi_dsub>
 800701c:	4602      	mov	r2, r0
 800701e:	460b      	mov	r3, r1
 8007020:	4630      	mov	r0, r6
 8007022:	4639      	mov	r1, r7
 8007024:	f7f9 fd7a 	bl	8000b1c <__aeabi_dcmplt>
 8007028:	2800      	cmp	r0, #0
 800702a:	f43f af27 	beq.w	8006e7c <_dtoa_r+0x47c>
 800702e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007030:	1e6b      	subs	r3, r5, #1
 8007032:	930c      	str	r3, [sp, #48]	; 0x30
 8007034:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007038:	2b30      	cmp	r3, #48	; 0x30
 800703a:	d0f8      	beq.n	800702e <_dtoa_r+0x62e>
 800703c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007040:	e04a      	b.n	80070d8 <_dtoa_r+0x6d8>
 8007042:	bf00      	nop
 8007044:	08008a40 	.word	0x08008a40
 8007048:	08008a18 	.word	0x08008a18
 800704c:	3ff00000 	.word	0x3ff00000
 8007050:	40240000 	.word	0x40240000
 8007054:	401c0000 	.word	0x401c0000
 8007058:	40140000 	.word	0x40140000
 800705c:	3fe00000 	.word	0x3fe00000
 8007060:	4baf      	ldr	r3, [pc, #700]	; (8007320 <_dtoa_r+0x920>)
 8007062:	f7f9 fae9 	bl	8000638 <__aeabi_dmul>
 8007066:	4606      	mov	r6, r0
 8007068:	460f      	mov	r7, r1
 800706a:	e7ac      	b.n	8006fc6 <_dtoa_r+0x5c6>
 800706c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007070:	9d00      	ldr	r5, [sp, #0]
 8007072:	4642      	mov	r2, r8
 8007074:	464b      	mov	r3, r9
 8007076:	4630      	mov	r0, r6
 8007078:	4639      	mov	r1, r7
 800707a:	f7f9 fc07 	bl	800088c <__aeabi_ddiv>
 800707e:	f7f9 fd8b 	bl	8000b98 <__aeabi_d2iz>
 8007082:	9002      	str	r0, [sp, #8]
 8007084:	f7f9 fa6e 	bl	8000564 <__aeabi_i2d>
 8007088:	4642      	mov	r2, r8
 800708a:	464b      	mov	r3, r9
 800708c:	f7f9 fad4 	bl	8000638 <__aeabi_dmul>
 8007090:	4602      	mov	r2, r0
 8007092:	460b      	mov	r3, r1
 8007094:	4630      	mov	r0, r6
 8007096:	4639      	mov	r1, r7
 8007098:	f7f9 f916 	bl	80002c8 <__aeabi_dsub>
 800709c:	9e02      	ldr	r6, [sp, #8]
 800709e:	9f01      	ldr	r7, [sp, #4]
 80070a0:	3630      	adds	r6, #48	; 0x30
 80070a2:	f805 6b01 	strb.w	r6, [r5], #1
 80070a6:	9e00      	ldr	r6, [sp, #0]
 80070a8:	1bae      	subs	r6, r5, r6
 80070aa:	42b7      	cmp	r7, r6
 80070ac:	4602      	mov	r2, r0
 80070ae:	460b      	mov	r3, r1
 80070b0:	d137      	bne.n	8007122 <_dtoa_r+0x722>
 80070b2:	f7f9 f90b 	bl	80002cc <__adddf3>
 80070b6:	4642      	mov	r2, r8
 80070b8:	464b      	mov	r3, r9
 80070ba:	4606      	mov	r6, r0
 80070bc:	460f      	mov	r7, r1
 80070be:	f7f9 fd4b 	bl	8000b58 <__aeabi_dcmpgt>
 80070c2:	b9c8      	cbnz	r0, 80070f8 <_dtoa_r+0x6f8>
 80070c4:	4642      	mov	r2, r8
 80070c6:	464b      	mov	r3, r9
 80070c8:	4630      	mov	r0, r6
 80070ca:	4639      	mov	r1, r7
 80070cc:	f7f9 fd1c 	bl	8000b08 <__aeabi_dcmpeq>
 80070d0:	b110      	cbz	r0, 80070d8 <_dtoa_r+0x6d8>
 80070d2:	9b02      	ldr	r3, [sp, #8]
 80070d4:	07d9      	lsls	r1, r3, #31
 80070d6:	d40f      	bmi.n	80070f8 <_dtoa_r+0x6f8>
 80070d8:	4620      	mov	r0, r4
 80070da:	4659      	mov	r1, fp
 80070dc:	f000 fcf6 	bl	8007acc <_Bfree>
 80070e0:	2300      	movs	r3, #0
 80070e2:	702b      	strb	r3, [r5, #0]
 80070e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070e6:	f10a 0001 	add.w	r0, sl, #1
 80070ea:	6018      	str	r0, [r3, #0]
 80070ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	f43f acd8 	beq.w	8006aa4 <_dtoa_r+0xa4>
 80070f4:	601d      	str	r5, [r3, #0]
 80070f6:	e4d5      	b.n	8006aa4 <_dtoa_r+0xa4>
 80070f8:	f8cd a01c 	str.w	sl, [sp, #28]
 80070fc:	462b      	mov	r3, r5
 80070fe:	461d      	mov	r5, r3
 8007100:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007104:	2a39      	cmp	r2, #57	; 0x39
 8007106:	d108      	bne.n	800711a <_dtoa_r+0x71a>
 8007108:	9a00      	ldr	r2, [sp, #0]
 800710a:	429a      	cmp	r2, r3
 800710c:	d1f7      	bne.n	80070fe <_dtoa_r+0x6fe>
 800710e:	9a07      	ldr	r2, [sp, #28]
 8007110:	9900      	ldr	r1, [sp, #0]
 8007112:	3201      	adds	r2, #1
 8007114:	9207      	str	r2, [sp, #28]
 8007116:	2230      	movs	r2, #48	; 0x30
 8007118:	700a      	strb	r2, [r1, #0]
 800711a:	781a      	ldrb	r2, [r3, #0]
 800711c:	3201      	adds	r2, #1
 800711e:	701a      	strb	r2, [r3, #0]
 8007120:	e78c      	b.n	800703c <_dtoa_r+0x63c>
 8007122:	4b7f      	ldr	r3, [pc, #508]	; (8007320 <_dtoa_r+0x920>)
 8007124:	2200      	movs	r2, #0
 8007126:	f7f9 fa87 	bl	8000638 <__aeabi_dmul>
 800712a:	2200      	movs	r2, #0
 800712c:	2300      	movs	r3, #0
 800712e:	4606      	mov	r6, r0
 8007130:	460f      	mov	r7, r1
 8007132:	f7f9 fce9 	bl	8000b08 <__aeabi_dcmpeq>
 8007136:	2800      	cmp	r0, #0
 8007138:	d09b      	beq.n	8007072 <_dtoa_r+0x672>
 800713a:	e7cd      	b.n	80070d8 <_dtoa_r+0x6d8>
 800713c:	9a08      	ldr	r2, [sp, #32]
 800713e:	2a00      	cmp	r2, #0
 8007140:	f000 80c4 	beq.w	80072cc <_dtoa_r+0x8cc>
 8007144:	9a05      	ldr	r2, [sp, #20]
 8007146:	2a01      	cmp	r2, #1
 8007148:	f300 80a8 	bgt.w	800729c <_dtoa_r+0x89c>
 800714c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800714e:	2a00      	cmp	r2, #0
 8007150:	f000 80a0 	beq.w	8007294 <_dtoa_r+0x894>
 8007154:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007158:	9e06      	ldr	r6, [sp, #24]
 800715a:	4645      	mov	r5, r8
 800715c:	9a04      	ldr	r2, [sp, #16]
 800715e:	2101      	movs	r1, #1
 8007160:	441a      	add	r2, r3
 8007162:	4620      	mov	r0, r4
 8007164:	4498      	add	r8, r3
 8007166:	9204      	str	r2, [sp, #16]
 8007168:	f000 fd6c 	bl	8007c44 <__i2b>
 800716c:	4607      	mov	r7, r0
 800716e:	2d00      	cmp	r5, #0
 8007170:	dd0b      	ble.n	800718a <_dtoa_r+0x78a>
 8007172:	9b04      	ldr	r3, [sp, #16]
 8007174:	2b00      	cmp	r3, #0
 8007176:	dd08      	ble.n	800718a <_dtoa_r+0x78a>
 8007178:	42ab      	cmp	r3, r5
 800717a:	9a04      	ldr	r2, [sp, #16]
 800717c:	bfa8      	it	ge
 800717e:	462b      	movge	r3, r5
 8007180:	eba8 0803 	sub.w	r8, r8, r3
 8007184:	1aed      	subs	r5, r5, r3
 8007186:	1ad3      	subs	r3, r2, r3
 8007188:	9304      	str	r3, [sp, #16]
 800718a:	9b06      	ldr	r3, [sp, #24]
 800718c:	b1fb      	cbz	r3, 80071ce <_dtoa_r+0x7ce>
 800718e:	9b08      	ldr	r3, [sp, #32]
 8007190:	2b00      	cmp	r3, #0
 8007192:	f000 809f 	beq.w	80072d4 <_dtoa_r+0x8d4>
 8007196:	2e00      	cmp	r6, #0
 8007198:	dd11      	ble.n	80071be <_dtoa_r+0x7be>
 800719a:	4639      	mov	r1, r7
 800719c:	4632      	mov	r2, r6
 800719e:	4620      	mov	r0, r4
 80071a0:	f000 fe0c 	bl	8007dbc <__pow5mult>
 80071a4:	465a      	mov	r2, fp
 80071a6:	4601      	mov	r1, r0
 80071a8:	4607      	mov	r7, r0
 80071aa:	4620      	mov	r0, r4
 80071ac:	f000 fd60 	bl	8007c70 <__multiply>
 80071b0:	4659      	mov	r1, fp
 80071b2:	9007      	str	r0, [sp, #28]
 80071b4:	4620      	mov	r0, r4
 80071b6:	f000 fc89 	bl	8007acc <_Bfree>
 80071ba:	9b07      	ldr	r3, [sp, #28]
 80071bc:	469b      	mov	fp, r3
 80071be:	9b06      	ldr	r3, [sp, #24]
 80071c0:	1b9a      	subs	r2, r3, r6
 80071c2:	d004      	beq.n	80071ce <_dtoa_r+0x7ce>
 80071c4:	4659      	mov	r1, fp
 80071c6:	4620      	mov	r0, r4
 80071c8:	f000 fdf8 	bl	8007dbc <__pow5mult>
 80071cc:	4683      	mov	fp, r0
 80071ce:	2101      	movs	r1, #1
 80071d0:	4620      	mov	r0, r4
 80071d2:	f000 fd37 	bl	8007c44 <__i2b>
 80071d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071d8:	2b00      	cmp	r3, #0
 80071da:	4606      	mov	r6, r0
 80071dc:	dd7c      	ble.n	80072d8 <_dtoa_r+0x8d8>
 80071de:	461a      	mov	r2, r3
 80071e0:	4601      	mov	r1, r0
 80071e2:	4620      	mov	r0, r4
 80071e4:	f000 fdea 	bl	8007dbc <__pow5mult>
 80071e8:	9b05      	ldr	r3, [sp, #20]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	4606      	mov	r6, r0
 80071ee:	dd76      	ble.n	80072de <_dtoa_r+0x8de>
 80071f0:	2300      	movs	r3, #0
 80071f2:	9306      	str	r3, [sp, #24]
 80071f4:	6933      	ldr	r3, [r6, #16]
 80071f6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80071fa:	6918      	ldr	r0, [r3, #16]
 80071fc:	f000 fcd2 	bl	8007ba4 <__hi0bits>
 8007200:	f1c0 0020 	rsb	r0, r0, #32
 8007204:	9b04      	ldr	r3, [sp, #16]
 8007206:	4418      	add	r0, r3
 8007208:	f010 001f 	ands.w	r0, r0, #31
 800720c:	f000 8086 	beq.w	800731c <_dtoa_r+0x91c>
 8007210:	f1c0 0320 	rsb	r3, r0, #32
 8007214:	2b04      	cmp	r3, #4
 8007216:	dd7f      	ble.n	8007318 <_dtoa_r+0x918>
 8007218:	f1c0 001c 	rsb	r0, r0, #28
 800721c:	9b04      	ldr	r3, [sp, #16]
 800721e:	4403      	add	r3, r0
 8007220:	4480      	add	r8, r0
 8007222:	4405      	add	r5, r0
 8007224:	9304      	str	r3, [sp, #16]
 8007226:	f1b8 0f00 	cmp.w	r8, #0
 800722a:	dd05      	ble.n	8007238 <_dtoa_r+0x838>
 800722c:	4659      	mov	r1, fp
 800722e:	4642      	mov	r2, r8
 8007230:	4620      	mov	r0, r4
 8007232:	f000 fe1d 	bl	8007e70 <__lshift>
 8007236:	4683      	mov	fp, r0
 8007238:	9b04      	ldr	r3, [sp, #16]
 800723a:	2b00      	cmp	r3, #0
 800723c:	dd05      	ble.n	800724a <_dtoa_r+0x84a>
 800723e:	4631      	mov	r1, r6
 8007240:	461a      	mov	r2, r3
 8007242:	4620      	mov	r0, r4
 8007244:	f000 fe14 	bl	8007e70 <__lshift>
 8007248:	4606      	mov	r6, r0
 800724a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800724c:	2b00      	cmp	r3, #0
 800724e:	d069      	beq.n	8007324 <_dtoa_r+0x924>
 8007250:	4631      	mov	r1, r6
 8007252:	4658      	mov	r0, fp
 8007254:	f000 fe78 	bl	8007f48 <__mcmp>
 8007258:	2800      	cmp	r0, #0
 800725a:	da63      	bge.n	8007324 <_dtoa_r+0x924>
 800725c:	2300      	movs	r3, #0
 800725e:	4659      	mov	r1, fp
 8007260:	220a      	movs	r2, #10
 8007262:	4620      	mov	r0, r4
 8007264:	f000 fc54 	bl	8007b10 <__multadd>
 8007268:	9b08      	ldr	r3, [sp, #32]
 800726a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800726e:	4683      	mov	fp, r0
 8007270:	2b00      	cmp	r3, #0
 8007272:	f000 818f 	beq.w	8007594 <_dtoa_r+0xb94>
 8007276:	4639      	mov	r1, r7
 8007278:	2300      	movs	r3, #0
 800727a:	220a      	movs	r2, #10
 800727c:	4620      	mov	r0, r4
 800727e:	f000 fc47 	bl	8007b10 <__multadd>
 8007282:	f1b9 0f00 	cmp.w	r9, #0
 8007286:	4607      	mov	r7, r0
 8007288:	f300 808e 	bgt.w	80073a8 <_dtoa_r+0x9a8>
 800728c:	9b05      	ldr	r3, [sp, #20]
 800728e:	2b02      	cmp	r3, #2
 8007290:	dc50      	bgt.n	8007334 <_dtoa_r+0x934>
 8007292:	e089      	b.n	80073a8 <_dtoa_r+0x9a8>
 8007294:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007296:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800729a:	e75d      	b.n	8007158 <_dtoa_r+0x758>
 800729c:	9b01      	ldr	r3, [sp, #4]
 800729e:	1e5e      	subs	r6, r3, #1
 80072a0:	9b06      	ldr	r3, [sp, #24]
 80072a2:	42b3      	cmp	r3, r6
 80072a4:	bfbf      	itttt	lt
 80072a6:	9b06      	ldrlt	r3, [sp, #24]
 80072a8:	9606      	strlt	r6, [sp, #24]
 80072aa:	1af2      	sublt	r2, r6, r3
 80072ac:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80072ae:	bfb6      	itet	lt
 80072b0:	189b      	addlt	r3, r3, r2
 80072b2:	1b9e      	subge	r6, r3, r6
 80072b4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80072b6:	9b01      	ldr	r3, [sp, #4]
 80072b8:	bfb8      	it	lt
 80072ba:	2600      	movlt	r6, #0
 80072bc:	2b00      	cmp	r3, #0
 80072be:	bfb5      	itete	lt
 80072c0:	eba8 0503 	sublt.w	r5, r8, r3
 80072c4:	9b01      	ldrge	r3, [sp, #4]
 80072c6:	2300      	movlt	r3, #0
 80072c8:	4645      	movge	r5, r8
 80072ca:	e747      	b.n	800715c <_dtoa_r+0x75c>
 80072cc:	9e06      	ldr	r6, [sp, #24]
 80072ce:	9f08      	ldr	r7, [sp, #32]
 80072d0:	4645      	mov	r5, r8
 80072d2:	e74c      	b.n	800716e <_dtoa_r+0x76e>
 80072d4:	9a06      	ldr	r2, [sp, #24]
 80072d6:	e775      	b.n	80071c4 <_dtoa_r+0x7c4>
 80072d8:	9b05      	ldr	r3, [sp, #20]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	dc18      	bgt.n	8007310 <_dtoa_r+0x910>
 80072de:	9b02      	ldr	r3, [sp, #8]
 80072e0:	b9b3      	cbnz	r3, 8007310 <_dtoa_r+0x910>
 80072e2:	9b03      	ldr	r3, [sp, #12]
 80072e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072e8:	b9a3      	cbnz	r3, 8007314 <_dtoa_r+0x914>
 80072ea:	9b03      	ldr	r3, [sp, #12]
 80072ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80072f0:	0d1b      	lsrs	r3, r3, #20
 80072f2:	051b      	lsls	r3, r3, #20
 80072f4:	b12b      	cbz	r3, 8007302 <_dtoa_r+0x902>
 80072f6:	9b04      	ldr	r3, [sp, #16]
 80072f8:	3301      	adds	r3, #1
 80072fa:	9304      	str	r3, [sp, #16]
 80072fc:	f108 0801 	add.w	r8, r8, #1
 8007300:	2301      	movs	r3, #1
 8007302:	9306      	str	r3, [sp, #24]
 8007304:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007306:	2b00      	cmp	r3, #0
 8007308:	f47f af74 	bne.w	80071f4 <_dtoa_r+0x7f4>
 800730c:	2001      	movs	r0, #1
 800730e:	e779      	b.n	8007204 <_dtoa_r+0x804>
 8007310:	2300      	movs	r3, #0
 8007312:	e7f6      	b.n	8007302 <_dtoa_r+0x902>
 8007314:	9b02      	ldr	r3, [sp, #8]
 8007316:	e7f4      	b.n	8007302 <_dtoa_r+0x902>
 8007318:	d085      	beq.n	8007226 <_dtoa_r+0x826>
 800731a:	4618      	mov	r0, r3
 800731c:	301c      	adds	r0, #28
 800731e:	e77d      	b.n	800721c <_dtoa_r+0x81c>
 8007320:	40240000 	.word	0x40240000
 8007324:	9b01      	ldr	r3, [sp, #4]
 8007326:	2b00      	cmp	r3, #0
 8007328:	dc38      	bgt.n	800739c <_dtoa_r+0x99c>
 800732a:	9b05      	ldr	r3, [sp, #20]
 800732c:	2b02      	cmp	r3, #2
 800732e:	dd35      	ble.n	800739c <_dtoa_r+0x99c>
 8007330:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007334:	f1b9 0f00 	cmp.w	r9, #0
 8007338:	d10d      	bne.n	8007356 <_dtoa_r+0x956>
 800733a:	4631      	mov	r1, r6
 800733c:	464b      	mov	r3, r9
 800733e:	2205      	movs	r2, #5
 8007340:	4620      	mov	r0, r4
 8007342:	f000 fbe5 	bl	8007b10 <__multadd>
 8007346:	4601      	mov	r1, r0
 8007348:	4606      	mov	r6, r0
 800734a:	4658      	mov	r0, fp
 800734c:	f000 fdfc 	bl	8007f48 <__mcmp>
 8007350:	2800      	cmp	r0, #0
 8007352:	f73f adbd 	bgt.w	8006ed0 <_dtoa_r+0x4d0>
 8007356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007358:	9d00      	ldr	r5, [sp, #0]
 800735a:	ea6f 0a03 	mvn.w	sl, r3
 800735e:	f04f 0800 	mov.w	r8, #0
 8007362:	4631      	mov	r1, r6
 8007364:	4620      	mov	r0, r4
 8007366:	f000 fbb1 	bl	8007acc <_Bfree>
 800736a:	2f00      	cmp	r7, #0
 800736c:	f43f aeb4 	beq.w	80070d8 <_dtoa_r+0x6d8>
 8007370:	f1b8 0f00 	cmp.w	r8, #0
 8007374:	d005      	beq.n	8007382 <_dtoa_r+0x982>
 8007376:	45b8      	cmp	r8, r7
 8007378:	d003      	beq.n	8007382 <_dtoa_r+0x982>
 800737a:	4641      	mov	r1, r8
 800737c:	4620      	mov	r0, r4
 800737e:	f000 fba5 	bl	8007acc <_Bfree>
 8007382:	4639      	mov	r1, r7
 8007384:	4620      	mov	r0, r4
 8007386:	f000 fba1 	bl	8007acc <_Bfree>
 800738a:	e6a5      	b.n	80070d8 <_dtoa_r+0x6d8>
 800738c:	2600      	movs	r6, #0
 800738e:	4637      	mov	r7, r6
 8007390:	e7e1      	b.n	8007356 <_dtoa_r+0x956>
 8007392:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007394:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007398:	4637      	mov	r7, r6
 800739a:	e599      	b.n	8006ed0 <_dtoa_r+0x4d0>
 800739c:	9b08      	ldr	r3, [sp, #32]
 800739e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f000 80fd 	beq.w	80075a2 <_dtoa_r+0xba2>
 80073a8:	2d00      	cmp	r5, #0
 80073aa:	dd05      	ble.n	80073b8 <_dtoa_r+0x9b8>
 80073ac:	4639      	mov	r1, r7
 80073ae:	462a      	mov	r2, r5
 80073b0:	4620      	mov	r0, r4
 80073b2:	f000 fd5d 	bl	8007e70 <__lshift>
 80073b6:	4607      	mov	r7, r0
 80073b8:	9b06      	ldr	r3, [sp, #24]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d05c      	beq.n	8007478 <_dtoa_r+0xa78>
 80073be:	6879      	ldr	r1, [r7, #4]
 80073c0:	4620      	mov	r0, r4
 80073c2:	f000 fb43 	bl	8007a4c <_Balloc>
 80073c6:	4605      	mov	r5, r0
 80073c8:	b928      	cbnz	r0, 80073d6 <_dtoa_r+0x9d6>
 80073ca:	4b80      	ldr	r3, [pc, #512]	; (80075cc <_dtoa_r+0xbcc>)
 80073cc:	4602      	mov	r2, r0
 80073ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 80073d2:	f7ff bb2e 	b.w	8006a32 <_dtoa_r+0x32>
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	3202      	adds	r2, #2
 80073da:	0092      	lsls	r2, r2, #2
 80073dc:	f107 010c 	add.w	r1, r7, #12
 80073e0:	300c      	adds	r0, #12
 80073e2:	f000 fb25 	bl	8007a30 <memcpy>
 80073e6:	2201      	movs	r2, #1
 80073e8:	4629      	mov	r1, r5
 80073ea:	4620      	mov	r0, r4
 80073ec:	f000 fd40 	bl	8007e70 <__lshift>
 80073f0:	9b00      	ldr	r3, [sp, #0]
 80073f2:	3301      	adds	r3, #1
 80073f4:	9301      	str	r3, [sp, #4]
 80073f6:	9b00      	ldr	r3, [sp, #0]
 80073f8:	444b      	add	r3, r9
 80073fa:	9307      	str	r3, [sp, #28]
 80073fc:	9b02      	ldr	r3, [sp, #8]
 80073fe:	f003 0301 	and.w	r3, r3, #1
 8007402:	46b8      	mov	r8, r7
 8007404:	9306      	str	r3, [sp, #24]
 8007406:	4607      	mov	r7, r0
 8007408:	9b01      	ldr	r3, [sp, #4]
 800740a:	4631      	mov	r1, r6
 800740c:	3b01      	subs	r3, #1
 800740e:	4658      	mov	r0, fp
 8007410:	9302      	str	r3, [sp, #8]
 8007412:	f7ff fa69 	bl	80068e8 <quorem>
 8007416:	4603      	mov	r3, r0
 8007418:	3330      	adds	r3, #48	; 0x30
 800741a:	9004      	str	r0, [sp, #16]
 800741c:	4641      	mov	r1, r8
 800741e:	4658      	mov	r0, fp
 8007420:	9308      	str	r3, [sp, #32]
 8007422:	f000 fd91 	bl	8007f48 <__mcmp>
 8007426:	463a      	mov	r2, r7
 8007428:	4681      	mov	r9, r0
 800742a:	4631      	mov	r1, r6
 800742c:	4620      	mov	r0, r4
 800742e:	f000 fda7 	bl	8007f80 <__mdiff>
 8007432:	68c2      	ldr	r2, [r0, #12]
 8007434:	9b08      	ldr	r3, [sp, #32]
 8007436:	4605      	mov	r5, r0
 8007438:	bb02      	cbnz	r2, 800747c <_dtoa_r+0xa7c>
 800743a:	4601      	mov	r1, r0
 800743c:	4658      	mov	r0, fp
 800743e:	f000 fd83 	bl	8007f48 <__mcmp>
 8007442:	9b08      	ldr	r3, [sp, #32]
 8007444:	4602      	mov	r2, r0
 8007446:	4629      	mov	r1, r5
 8007448:	4620      	mov	r0, r4
 800744a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800744e:	f000 fb3d 	bl	8007acc <_Bfree>
 8007452:	9b05      	ldr	r3, [sp, #20]
 8007454:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007456:	9d01      	ldr	r5, [sp, #4]
 8007458:	ea43 0102 	orr.w	r1, r3, r2
 800745c:	9b06      	ldr	r3, [sp, #24]
 800745e:	430b      	orrs	r3, r1
 8007460:	9b08      	ldr	r3, [sp, #32]
 8007462:	d10d      	bne.n	8007480 <_dtoa_r+0xa80>
 8007464:	2b39      	cmp	r3, #57	; 0x39
 8007466:	d029      	beq.n	80074bc <_dtoa_r+0xabc>
 8007468:	f1b9 0f00 	cmp.w	r9, #0
 800746c:	dd01      	ble.n	8007472 <_dtoa_r+0xa72>
 800746e:	9b04      	ldr	r3, [sp, #16]
 8007470:	3331      	adds	r3, #49	; 0x31
 8007472:	9a02      	ldr	r2, [sp, #8]
 8007474:	7013      	strb	r3, [r2, #0]
 8007476:	e774      	b.n	8007362 <_dtoa_r+0x962>
 8007478:	4638      	mov	r0, r7
 800747a:	e7b9      	b.n	80073f0 <_dtoa_r+0x9f0>
 800747c:	2201      	movs	r2, #1
 800747e:	e7e2      	b.n	8007446 <_dtoa_r+0xa46>
 8007480:	f1b9 0f00 	cmp.w	r9, #0
 8007484:	db06      	blt.n	8007494 <_dtoa_r+0xa94>
 8007486:	9905      	ldr	r1, [sp, #20]
 8007488:	ea41 0909 	orr.w	r9, r1, r9
 800748c:	9906      	ldr	r1, [sp, #24]
 800748e:	ea59 0101 	orrs.w	r1, r9, r1
 8007492:	d120      	bne.n	80074d6 <_dtoa_r+0xad6>
 8007494:	2a00      	cmp	r2, #0
 8007496:	ddec      	ble.n	8007472 <_dtoa_r+0xa72>
 8007498:	4659      	mov	r1, fp
 800749a:	2201      	movs	r2, #1
 800749c:	4620      	mov	r0, r4
 800749e:	9301      	str	r3, [sp, #4]
 80074a0:	f000 fce6 	bl	8007e70 <__lshift>
 80074a4:	4631      	mov	r1, r6
 80074a6:	4683      	mov	fp, r0
 80074a8:	f000 fd4e 	bl	8007f48 <__mcmp>
 80074ac:	2800      	cmp	r0, #0
 80074ae:	9b01      	ldr	r3, [sp, #4]
 80074b0:	dc02      	bgt.n	80074b8 <_dtoa_r+0xab8>
 80074b2:	d1de      	bne.n	8007472 <_dtoa_r+0xa72>
 80074b4:	07da      	lsls	r2, r3, #31
 80074b6:	d5dc      	bpl.n	8007472 <_dtoa_r+0xa72>
 80074b8:	2b39      	cmp	r3, #57	; 0x39
 80074ba:	d1d8      	bne.n	800746e <_dtoa_r+0xa6e>
 80074bc:	9a02      	ldr	r2, [sp, #8]
 80074be:	2339      	movs	r3, #57	; 0x39
 80074c0:	7013      	strb	r3, [r2, #0]
 80074c2:	462b      	mov	r3, r5
 80074c4:	461d      	mov	r5, r3
 80074c6:	3b01      	subs	r3, #1
 80074c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80074cc:	2a39      	cmp	r2, #57	; 0x39
 80074ce:	d050      	beq.n	8007572 <_dtoa_r+0xb72>
 80074d0:	3201      	adds	r2, #1
 80074d2:	701a      	strb	r2, [r3, #0]
 80074d4:	e745      	b.n	8007362 <_dtoa_r+0x962>
 80074d6:	2a00      	cmp	r2, #0
 80074d8:	dd03      	ble.n	80074e2 <_dtoa_r+0xae2>
 80074da:	2b39      	cmp	r3, #57	; 0x39
 80074dc:	d0ee      	beq.n	80074bc <_dtoa_r+0xabc>
 80074de:	3301      	adds	r3, #1
 80074e0:	e7c7      	b.n	8007472 <_dtoa_r+0xa72>
 80074e2:	9a01      	ldr	r2, [sp, #4]
 80074e4:	9907      	ldr	r1, [sp, #28]
 80074e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80074ea:	428a      	cmp	r2, r1
 80074ec:	d02a      	beq.n	8007544 <_dtoa_r+0xb44>
 80074ee:	4659      	mov	r1, fp
 80074f0:	2300      	movs	r3, #0
 80074f2:	220a      	movs	r2, #10
 80074f4:	4620      	mov	r0, r4
 80074f6:	f000 fb0b 	bl	8007b10 <__multadd>
 80074fa:	45b8      	cmp	r8, r7
 80074fc:	4683      	mov	fp, r0
 80074fe:	f04f 0300 	mov.w	r3, #0
 8007502:	f04f 020a 	mov.w	r2, #10
 8007506:	4641      	mov	r1, r8
 8007508:	4620      	mov	r0, r4
 800750a:	d107      	bne.n	800751c <_dtoa_r+0xb1c>
 800750c:	f000 fb00 	bl	8007b10 <__multadd>
 8007510:	4680      	mov	r8, r0
 8007512:	4607      	mov	r7, r0
 8007514:	9b01      	ldr	r3, [sp, #4]
 8007516:	3301      	adds	r3, #1
 8007518:	9301      	str	r3, [sp, #4]
 800751a:	e775      	b.n	8007408 <_dtoa_r+0xa08>
 800751c:	f000 faf8 	bl	8007b10 <__multadd>
 8007520:	4639      	mov	r1, r7
 8007522:	4680      	mov	r8, r0
 8007524:	2300      	movs	r3, #0
 8007526:	220a      	movs	r2, #10
 8007528:	4620      	mov	r0, r4
 800752a:	f000 faf1 	bl	8007b10 <__multadd>
 800752e:	4607      	mov	r7, r0
 8007530:	e7f0      	b.n	8007514 <_dtoa_r+0xb14>
 8007532:	f1b9 0f00 	cmp.w	r9, #0
 8007536:	9a00      	ldr	r2, [sp, #0]
 8007538:	bfcc      	ite	gt
 800753a:	464d      	movgt	r5, r9
 800753c:	2501      	movle	r5, #1
 800753e:	4415      	add	r5, r2
 8007540:	f04f 0800 	mov.w	r8, #0
 8007544:	4659      	mov	r1, fp
 8007546:	2201      	movs	r2, #1
 8007548:	4620      	mov	r0, r4
 800754a:	9301      	str	r3, [sp, #4]
 800754c:	f000 fc90 	bl	8007e70 <__lshift>
 8007550:	4631      	mov	r1, r6
 8007552:	4683      	mov	fp, r0
 8007554:	f000 fcf8 	bl	8007f48 <__mcmp>
 8007558:	2800      	cmp	r0, #0
 800755a:	dcb2      	bgt.n	80074c2 <_dtoa_r+0xac2>
 800755c:	d102      	bne.n	8007564 <_dtoa_r+0xb64>
 800755e:	9b01      	ldr	r3, [sp, #4]
 8007560:	07db      	lsls	r3, r3, #31
 8007562:	d4ae      	bmi.n	80074c2 <_dtoa_r+0xac2>
 8007564:	462b      	mov	r3, r5
 8007566:	461d      	mov	r5, r3
 8007568:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800756c:	2a30      	cmp	r2, #48	; 0x30
 800756e:	d0fa      	beq.n	8007566 <_dtoa_r+0xb66>
 8007570:	e6f7      	b.n	8007362 <_dtoa_r+0x962>
 8007572:	9a00      	ldr	r2, [sp, #0]
 8007574:	429a      	cmp	r2, r3
 8007576:	d1a5      	bne.n	80074c4 <_dtoa_r+0xac4>
 8007578:	f10a 0a01 	add.w	sl, sl, #1
 800757c:	2331      	movs	r3, #49	; 0x31
 800757e:	e779      	b.n	8007474 <_dtoa_r+0xa74>
 8007580:	4b13      	ldr	r3, [pc, #76]	; (80075d0 <_dtoa_r+0xbd0>)
 8007582:	f7ff baaf 	b.w	8006ae4 <_dtoa_r+0xe4>
 8007586:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007588:	2b00      	cmp	r3, #0
 800758a:	f47f aa86 	bne.w	8006a9a <_dtoa_r+0x9a>
 800758e:	4b11      	ldr	r3, [pc, #68]	; (80075d4 <_dtoa_r+0xbd4>)
 8007590:	f7ff baa8 	b.w	8006ae4 <_dtoa_r+0xe4>
 8007594:	f1b9 0f00 	cmp.w	r9, #0
 8007598:	dc03      	bgt.n	80075a2 <_dtoa_r+0xba2>
 800759a:	9b05      	ldr	r3, [sp, #20]
 800759c:	2b02      	cmp	r3, #2
 800759e:	f73f aec9 	bgt.w	8007334 <_dtoa_r+0x934>
 80075a2:	9d00      	ldr	r5, [sp, #0]
 80075a4:	4631      	mov	r1, r6
 80075a6:	4658      	mov	r0, fp
 80075a8:	f7ff f99e 	bl	80068e8 <quorem>
 80075ac:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80075b0:	f805 3b01 	strb.w	r3, [r5], #1
 80075b4:	9a00      	ldr	r2, [sp, #0]
 80075b6:	1aaa      	subs	r2, r5, r2
 80075b8:	4591      	cmp	r9, r2
 80075ba:	ddba      	ble.n	8007532 <_dtoa_r+0xb32>
 80075bc:	4659      	mov	r1, fp
 80075be:	2300      	movs	r3, #0
 80075c0:	220a      	movs	r2, #10
 80075c2:	4620      	mov	r0, r4
 80075c4:	f000 faa4 	bl	8007b10 <__multadd>
 80075c8:	4683      	mov	fp, r0
 80075ca:	e7eb      	b.n	80075a4 <_dtoa_r+0xba4>
 80075cc:	08008947 	.word	0x08008947
 80075d0:	080088a0 	.word	0x080088a0
 80075d4:	080088c4 	.word	0x080088c4

080075d8 <__sflush_r>:
 80075d8:	898a      	ldrh	r2, [r1, #12]
 80075da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075de:	4605      	mov	r5, r0
 80075e0:	0710      	lsls	r0, r2, #28
 80075e2:	460c      	mov	r4, r1
 80075e4:	d458      	bmi.n	8007698 <__sflush_r+0xc0>
 80075e6:	684b      	ldr	r3, [r1, #4]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	dc05      	bgt.n	80075f8 <__sflush_r+0x20>
 80075ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	dc02      	bgt.n	80075f8 <__sflush_r+0x20>
 80075f2:	2000      	movs	r0, #0
 80075f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80075fa:	2e00      	cmp	r6, #0
 80075fc:	d0f9      	beq.n	80075f2 <__sflush_r+0x1a>
 80075fe:	2300      	movs	r3, #0
 8007600:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007604:	682f      	ldr	r7, [r5, #0]
 8007606:	602b      	str	r3, [r5, #0]
 8007608:	d032      	beq.n	8007670 <__sflush_r+0x98>
 800760a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800760c:	89a3      	ldrh	r3, [r4, #12]
 800760e:	075a      	lsls	r2, r3, #29
 8007610:	d505      	bpl.n	800761e <__sflush_r+0x46>
 8007612:	6863      	ldr	r3, [r4, #4]
 8007614:	1ac0      	subs	r0, r0, r3
 8007616:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007618:	b10b      	cbz	r3, 800761e <__sflush_r+0x46>
 800761a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800761c:	1ac0      	subs	r0, r0, r3
 800761e:	2300      	movs	r3, #0
 8007620:	4602      	mov	r2, r0
 8007622:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007624:	6a21      	ldr	r1, [r4, #32]
 8007626:	4628      	mov	r0, r5
 8007628:	47b0      	blx	r6
 800762a:	1c43      	adds	r3, r0, #1
 800762c:	89a3      	ldrh	r3, [r4, #12]
 800762e:	d106      	bne.n	800763e <__sflush_r+0x66>
 8007630:	6829      	ldr	r1, [r5, #0]
 8007632:	291d      	cmp	r1, #29
 8007634:	d82c      	bhi.n	8007690 <__sflush_r+0xb8>
 8007636:	4a2a      	ldr	r2, [pc, #168]	; (80076e0 <__sflush_r+0x108>)
 8007638:	40ca      	lsrs	r2, r1
 800763a:	07d6      	lsls	r6, r2, #31
 800763c:	d528      	bpl.n	8007690 <__sflush_r+0xb8>
 800763e:	2200      	movs	r2, #0
 8007640:	6062      	str	r2, [r4, #4]
 8007642:	04d9      	lsls	r1, r3, #19
 8007644:	6922      	ldr	r2, [r4, #16]
 8007646:	6022      	str	r2, [r4, #0]
 8007648:	d504      	bpl.n	8007654 <__sflush_r+0x7c>
 800764a:	1c42      	adds	r2, r0, #1
 800764c:	d101      	bne.n	8007652 <__sflush_r+0x7a>
 800764e:	682b      	ldr	r3, [r5, #0]
 8007650:	b903      	cbnz	r3, 8007654 <__sflush_r+0x7c>
 8007652:	6560      	str	r0, [r4, #84]	; 0x54
 8007654:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007656:	602f      	str	r7, [r5, #0]
 8007658:	2900      	cmp	r1, #0
 800765a:	d0ca      	beq.n	80075f2 <__sflush_r+0x1a>
 800765c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007660:	4299      	cmp	r1, r3
 8007662:	d002      	beq.n	800766a <__sflush_r+0x92>
 8007664:	4628      	mov	r0, r5
 8007666:	f000 fd7f 	bl	8008168 <_free_r>
 800766a:	2000      	movs	r0, #0
 800766c:	6360      	str	r0, [r4, #52]	; 0x34
 800766e:	e7c1      	b.n	80075f4 <__sflush_r+0x1c>
 8007670:	6a21      	ldr	r1, [r4, #32]
 8007672:	2301      	movs	r3, #1
 8007674:	4628      	mov	r0, r5
 8007676:	47b0      	blx	r6
 8007678:	1c41      	adds	r1, r0, #1
 800767a:	d1c7      	bne.n	800760c <__sflush_r+0x34>
 800767c:	682b      	ldr	r3, [r5, #0]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d0c4      	beq.n	800760c <__sflush_r+0x34>
 8007682:	2b1d      	cmp	r3, #29
 8007684:	d001      	beq.n	800768a <__sflush_r+0xb2>
 8007686:	2b16      	cmp	r3, #22
 8007688:	d101      	bne.n	800768e <__sflush_r+0xb6>
 800768a:	602f      	str	r7, [r5, #0]
 800768c:	e7b1      	b.n	80075f2 <__sflush_r+0x1a>
 800768e:	89a3      	ldrh	r3, [r4, #12]
 8007690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007694:	81a3      	strh	r3, [r4, #12]
 8007696:	e7ad      	b.n	80075f4 <__sflush_r+0x1c>
 8007698:	690f      	ldr	r7, [r1, #16]
 800769a:	2f00      	cmp	r7, #0
 800769c:	d0a9      	beq.n	80075f2 <__sflush_r+0x1a>
 800769e:	0793      	lsls	r3, r2, #30
 80076a0:	680e      	ldr	r6, [r1, #0]
 80076a2:	bf08      	it	eq
 80076a4:	694b      	ldreq	r3, [r1, #20]
 80076a6:	600f      	str	r7, [r1, #0]
 80076a8:	bf18      	it	ne
 80076aa:	2300      	movne	r3, #0
 80076ac:	eba6 0807 	sub.w	r8, r6, r7
 80076b0:	608b      	str	r3, [r1, #8]
 80076b2:	f1b8 0f00 	cmp.w	r8, #0
 80076b6:	dd9c      	ble.n	80075f2 <__sflush_r+0x1a>
 80076b8:	6a21      	ldr	r1, [r4, #32]
 80076ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80076bc:	4643      	mov	r3, r8
 80076be:	463a      	mov	r2, r7
 80076c0:	4628      	mov	r0, r5
 80076c2:	47b0      	blx	r6
 80076c4:	2800      	cmp	r0, #0
 80076c6:	dc06      	bgt.n	80076d6 <__sflush_r+0xfe>
 80076c8:	89a3      	ldrh	r3, [r4, #12]
 80076ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076ce:	81a3      	strh	r3, [r4, #12]
 80076d0:	f04f 30ff 	mov.w	r0, #4294967295
 80076d4:	e78e      	b.n	80075f4 <__sflush_r+0x1c>
 80076d6:	4407      	add	r7, r0
 80076d8:	eba8 0800 	sub.w	r8, r8, r0
 80076dc:	e7e9      	b.n	80076b2 <__sflush_r+0xda>
 80076de:	bf00      	nop
 80076e0:	20400001 	.word	0x20400001

080076e4 <_fflush_r>:
 80076e4:	b538      	push	{r3, r4, r5, lr}
 80076e6:	690b      	ldr	r3, [r1, #16]
 80076e8:	4605      	mov	r5, r0
 80076ea:	460c      	mov	r4, r1
 80076ec:	b913      	cbnz	r3, 80076f4 <_fflush_r+0x10>
 80076ee:	2500      	movs	r5, #0
 80076f0:	4628      	mov	r0, r5
 80076f2:	bd38      	pop	{r3, r4, r5, pc}
 80076f4:	b118      	cbz	r0, 80076fe <_fflush_r+0x1a>
 80076f6:	6983      	ldr	r3, [r0, #24]
 80076f8:	b90b      	cbnz	r3, 80076fe <_fflush_r+0x1a>
 80076fa:	f000 f887 	bl	800780c <__sinit>
 80076fe:	4b14      	ldr	r3, [pc, #80]	; (8007750 <_fflush_r+0x6c>)
 8007700:	429c      	cmp	r4, r3
 8007702:	d11b      	bne.n	800773c <_fflush_r+0x58>
 8007704:	686c      	ldr	r4, [r5, #4]
 8007706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d0ef      	beq.n	80076ee <_fflush_r+0xa>
 800770e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007710:	07d0      	lsls	r0, r2, #31
 8007712:	d404      	bmi.n	800771e <_fflush_r+0x3a>
 8007714:	0599      	lsls	r1, r3, #22
 8007716:	d402      	bmi.n	800771e <_fflush_r+0x3a>
 8007718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800771a:	f000 f91a 	bl	8007952 <__retarget_lock_acquire_recursive>
 800771e:	4628      	mov	r0, r5
 8007720:	4621      	mov	r1, r4
 8007722:	f7ff ff59 	bl	80075d8 <__sflush_r>
 8007726:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007728:	07da      	lsls	r2, r3, #31
 800772a:	4605      	mov	r5, r0
 800772c:	d4e0      	bmi.n	80076f0 <_fflush_r+0xc>
 800772e:	89a3      	ldrh	r3, [r4, #12]
 8007730:	059b      	lsls	r3, r3, #22
 8007732:	d4dd      	bmi.n	80076f0 <_fflush_r+0xc>
 8007734:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007736:	f000 f90d 	bl	8007954 <__retarget_lock_release_recursive>
 800773a:	e7d9      	b.n	80076f0 <_fflush_r+0xc>
 800773c:	4b05      	ldr	r3, [pc, #20]	; (8007754 <_fflush_r+0x70>)
 800773e:	429c      	cmp	r4, r3
 8007740:	d101      	bne.n	8007746 <_fflush_r+0x62>
 8007742:	68ac      	ldr	r4, [r5, #8]
 8007744:	e7df      	b.n	8007706 <_fflush_r+0x22>
 8007746:	4b04      	ldr	r3, [pc, #16]	; (8007758 <_fflush_r+0x74>)
 8007748:	429c      	cmp	r4, r3
 800774a:	bf08      	it	eq
 800774c:	68ec      	ldreq	r4, [r5, #12]
 800774e:	e7da      	b.n	8007706 <_fflush_r+0x22>
 8007750:	08008978 	.word	0x08008978
 8007754:	08008998 	.word	0x08008998
 8007758:	08008958 	.word	0x08008958

0800775c <std>:
 800775c:	2300      	movs	r3, #0
 800775e:	b510      	push	{r4, lr}
 8007760:	4604      	mov	r4, r0
 8007762:	e9c0 3300 	strd	r3, r3, [r0]
 8007766:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800776a:	6083      	str	r3, [r0, #8]
 800776c:	8181      	strh	r1, [r0, #12]
 800776e:	6643      	str	r3, [r0, #100]	; 0x64
 8007770:	81c2      	strh	r2, [r0, #14]
 8007772:	6183      	str	r3, [r0, #24]
 8007774:	4619      	mov	r1, r3
 8007776:	2208      	movs	r2, #8
 8007778:	305c      	adds	r0, #92	; 0x5c
 800777a:	f7fe faf5 	bl	8005d68 <memset>
 800777e:	4b05      	ldr	r3, [pc, #20]	; (8007794 <std+0x38>)
 8007780:	6263      	str	r3, [r4, #36]	; 0x24
 8007782:	4b05      	ldr	r3, [pc, #20]	; (8007798 <std+0x3c>)
 8007784:	62a3      	str	r3, [r4, #40]	; 0x28
 8007786:	4b05      	ldr	r3, [pc, #20]	; (800779c <std+0x40>)
 8007788:	62e3      	str	r3, [r4, #44]	; 0x2c
 800778a:	4b05      	ldr	r3, [pc, #20]	; (80077a0 <std+0x44>)
 800778c:	6224      	str	r4, [r4, #32]
 800778e:	6323      	str	r3, [r4, #48]	; 0x30
 8007790:	bd10      	pop	{r4, pc}
 8007792:	bf00      	nop
 8007794:	08008591 	.word	0x08008591
 8007798:	080085b3 	.word	0x080085b3
 800779c:	080085eb 	.word	0x080085eb
 80077a0:	0800860f 	.word	0x0800860f

080077a4 <_cleanup_r>:
 80077a4:	4901      	ldr	r1, [pc, #4]	; (80077ac <_cleanup_r+0x8>)
 80077a6:	f000 b8af 	b.w	8007908 <_fwalk_reent>
 80077aa:	bf00      	nop
 80077ac:	080076e5 	.word	0x080076e5

080077b0 <__sfmoreglue>:
 80077b0:	b570      	push	{r4, r5, r6, lr}
 80077b2:	1e4a      	subs	r2, r1, #1
 80077b4:	2568      	movs	r5, #104	; 0x68
 80077b6:	4355      	muls	r5, r2
 80077b8:	460e      	mov	r6, r1
 80077ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80077be:	f000 fd23 	bl	8008208 <_malloc_r>
 80077c2:	4604      	mov	r4, r0
 80077c4:	b140      	cbz	r0, 80077d8 <__sfmoreglue+0x28>
 80077c6:	2100      	movs	r1, #0
 80077c8:	e9c0 1600 	strd	r1, r6, [r0]
 80077cc:	300c      	adds	r0, #12
 80077ce:	60a0      	str	r0, [r4, #8]
 80077d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80077d4:	f7fe fac8 	bl	8005d68 <memset>
 80077d8:	4620      	mov	r0, r4
 80077da:	bd70      	pop	{r4, r5, r6, pc}

080077dc <__sfp_lock_acquire>:
 80077dc:	4801      	ldr	r0, [pc, #4]	; (80077e4 <__sfp_lock_acquire+0x8>)
 80077de:	f000 b8b8 	b.w	8007952 <__retarget_lock_acquire_recursive>
 80077e2:	bf00      	nop
 80077e4:	20000394 	.word	0x20000394

080077e8 <__sfp_lock_release>:
 80077e8:	4801      	ldr	r0, [pc, #4]	; (80077f0 <__sfp_lock_release+0x8>)
 80077ea:	f000 b8b3 	b.w	8007954 <__retarget_lock_release_recursive>
 80077ee:	bf00      	nop
 80077f0:	20000394 	.word	0x20000394

080077f4 <__sinit_lock_acquire>:
 80077f4:	4801      	ldr	r0, [pc, #4]	; (80077fc <__sinit_lock_acquire+0x8>)
 80077f6:	f000 b8ac 	b.w	8007952 <__retarget_lock_acquire_recursive>
 80077fa:	bf00      	nop
 80077fc:	2000038f 	.word	0x2000038f

08007800 <__sinit_lock_release>:
 8007800:	4801      	ldr	r0, [pc, #4]	; (8007808 <__sinit_lock_release+0x8>)
 8007802:	f000 b8a7 	b.w	8007954 <__retarget_lock_release_recursive>
 8007806:	bf00      	nop
 8007808:	2000038f 	.word	0x2000038f

0800780c <__sinit>:
 800780c:	b510      	push	{r4, lr}
 800780e:	4604      	mov	r4, r0
 8007810:	f7ff fff0 	bl	80077f4 <__sinit_lock_acquire>
 8007814:	69a3      	ldr	r3, [r4, #24]
 8007816:	b11b      	cbz	r3, 8007820 <__sinit+0x14>
 8007818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800781c:	f7ff bff0 	b.w	8007800 <__sinit_lock_release>
 8007820:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007824:	6523      	str	r3, [r4, #80]	; 0x50
 8007826:	4b13      	ldr	r3, [pc, #76]	; (8007874 <__sinit+0x68>)
 8007828:	4a13      	ldr	r2, [pc, #76]	; (8007878 <__sinit+0x6c>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	62a2      	str	r2, [r4, #40]	; 0x28
 800782e:	42a3      	cmp	r3, r4
 8007830:	bf04      	itt	eq
 8007832:	2301      	moveq	r3, #1
 8007834:	61a3      	streq	r3, [r4, #24]
 8007836:	4620      	mov	r0, r4
 8007838:	f000 f820 	bl	800787c <__sfp>
 800783c:	6060      	str	r0, [r4, #4]
 800783e:	4620      	mov	r0, r4
 8007840:	f000 f81c 	bl	800787c <__sfp>
 8007844:	60a0      	str	r0, [r4, #8]
 8007846:	4620      	mov	r0, r4
 8007848:	f000 f818 	bl	800787c <__sfp>
 800784c:	2200      	movs	r2, #0
 800784e:	60e0      	str	r0, [r4, #12]
 8007850:	2104      	movs	r1, #4
 8007852:	6860      	ldr	r0, [r4, #4]
 8007854:	f7ff ff82 	bl	800775c <std>
 8007858:	68a0      	ldr	r0, [r4, #8]
 800785a:	2201      	movs	r2, #1
 800785c:	2109      	movs	r1, #9
 800785e:	f7ff ff7d 	bl	800775c <std>
 8007862:	68e0      	ldr	r0, [r4, #12]
 8007864:	2202      	movs	r2, #2
 8007866:	2112      	movs	r1, #18
 8007868:	f7ff ff78 	bl	800775c <std>
 800786c:	2301      	movs	r3, #1
 800786e:	61a3      	str	r3, [r4, #24]
 8007870:	e7d2      	b.n	8007818 <__sinit+0xc>
 8007872:	bf00      	nop
 8007874:	0800888c 	.word	0x0800888c
 8007878:	080077a5 	.word	0x080077a5

0800787c <__sfp>:
 800787c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800787e:	4607      	mov	r7, r0
 8007880:	f7ff ffac 	bl	80077dc <__sfp_lock_acquire>
 8007884:	4b1e      	ldr	r3, [pc, #120]	; (8007900 <__sfp+0x84>)
 8007886:	681e      	ldr	r6, [r3, #0]
 8007888:	69b3      	ldr	r3, [r6, #24]
 800788a:	b913      	cbnz	r3, 8007892 <__sfp+0x16>
 800788c:	4630      	mov	r0, r6
 800788e:	f7ff ffbd 	bl	800780c <__sinit>
 8007892:	3648      	adds	r6, #72	; 0x48
 8007894:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007898:	3b01      	subs	r3, #1
 800789a:	d503      	bpl.n	80078a4 <__sfp+0x28>
 800789c:	6833      	ldr	r3, [r6, #0]
 800789e:	b30b      	cbz	r3, 80078e4 <__sfp+0x68>
 80078a0:	6836      	ldr	r6, [r6, #0]
 80078a2:	e7f7      	b.n	8007894 <__sfp+0x18>
 80078a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80078a8:	b9d5      	cbnz	r5, 80078e0 <__sfp+0x64>
 80078aa:	4b16      	ldr	r3, [pc, #88]	; (8007904 <__sfp+0x88>)
 80078ac:	60e3      	str	r3, [r4, #12]
 80078ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80078b2:	6665      	str	r5, [r4, #100]	; 0x64
 80078b4:	f000 f84c 	bl	8007950 <__retarget_lock_init_recursive>
 80078b8:	f7ff ff96 	bl	80077e8 <__sfp_lock_release>
 80078bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80078c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80078c4:	6025      	str	r5, [r4, #0]
 80078c6:	61a5      	str	r5, [r4, #24]
 80078c8:	2208      	movs	r2, #8
 80078ca:	4629      	mov	r1, r5
 80078cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80078d0:	f7fe fa4a 	bl	8005d68 <memset>
 80078d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80078d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80078dc:	4620      	mov	r0, r4
 80078de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078e0:	3468      	adds	r4, #104	; 0x68
 80078e2:	e7d9      	b.n	8007898 <__sfp+0x1c>
 80078e4:	2104      	movs	r1, #4
 80078e6:	4638      	mov	r0, r7
 80078e8:	f7ff ff62 	bl	80077b0 <__sfmoreglue>
 80078ec:	4604      	mov	r4, r0
 80078ee:	6030      	str	r0, [r6, #0]
 80078f0:	2800      	cmp	r0, #0
 80078f2:	d1d5      	bne.n	80078a0 <__sfp+0x24>
 80078f4:	f7ff ff78 	bl	80077e8 <__sfp_lock_release>
 80078f8:	230c      	movs	r3, #12
 80078fa:	603b      	str	r3, [r7, #0]
 80078fc:	e7ee      	b.n	80078dc <__sfp+0x60>
 80078fe:	bf00      	nop
 8007900:	0800888c 	.word	0x0800888c
 8007904:	ffff0001 	.word	0xffff0001

08007908 <_fwalk_reent>:
 8007908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800790c:	4606      	mov	r6, r0
 800790e:	4688      	mov	r8, r1
 8007910:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007914:	2700      	movs	r7, #0
 8007916:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800791a:	f1b9 0901 	subs.w	r9, r9, #1
 800791e:	d505      	bpl.n	800792c <_fwalk_reent+0x24>
 8007920:	6824      	ldr	r4, [r4, #0]
 8007922:	2c00      	cmp	r4, #0
 8007924:	d1f7      	bne.n	8007916 <_fwalk_reent+0xe>
 8007926:	4638      	mov	r0, r7
 8007928:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800792c:	89ab      	ldrh	r3, [r5, #12]
 800792e:	2b01      	cmp	r3, #1
 8007930:	d907      	bls.n	8007942 <_fwalk_reent+0x3a>
 8007932:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007936:	3301      	adds	r3, #1
 8007938:	d003      	beq.n	8007942 <_fwalk_reent+0x3a>
 800793a:	4629      	mov	r1, r5
 800793c:	4630      	mov	r0, r6
 800793e:	47c0      	blx	r8
 8007940:	4307      	orrs	r7, r0
 8007942:	3568      	adds	r5, #104	; 0x68
 8007944:	e7e9      	b.n	800791a <_fwalk_reent+0x12>
	...

08007948 <_localeconv_r>:
 8007948:	4800      	ldr	r0, [pc, #0]	; (800794c <_localeconv_r+0x4>)
 800794a:	4770      	bx	lr
 800794c:	20000160 	.word	0x20000160

08007950 <__retarget_lock_init_recursive>:
 8007950:	4770      	bx	lr

08007952 <__retarget_lock_acquire_recursive>:
 8007952:	4770      	bx	lr

08007954 <__retarget_lock_release_recursive>:
 8007954:	4770      	bx	lr

08007956 <__swhatbuf_r>:
 8007956:	b570      	push	{r4, r5, r6, lr}
 8007958:	460e      	mov	r6, r1
 800795a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800795e:	2900      	cmp	r1, #0
 8007960:	b096      	sub	sp, #88	; 0x58
 8007962:	4614      	mov	r4, r2
 8007964:	461d      	mov	r5, r3
 8007966:	da07      	bge.n	8007978 <__swhatbuf_r+0x22>
 8007968:	2300      	movs	r3, #0
 800796a:	602b      	str	r3, [r5, #0]
 800796c:	89b3      	ldrh	r3, [r6, #12]
 800796e:	061a      	lsls	r2, r3, #24
 8007970:	d410      	bmi.n	8007994 <__swhatbuf_r+0x3e>
 8007972:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007976:	e00e      	b.n	8007996 <__swhatbuf_r+0x40>
 8007978:	466a      	mov	r2, sp
 800797a:	f000 fe9f 	bl	80086bc <_fstat_r>
 800797e:	2800      	cmp	r0, #0
 8007980:	dbf2      	blt.n	8007968 <__swhatbuf_r+0x12>
 8007982:	9a01      	ldr	r2, [sp, #4]
 8007984:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007988:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800798c:	425a      	negs	r2, r3
 800798e:	415a      	adcs	r2, r3
 8007990:	602a      	str	r2, [r5, #0]
 8007992:	e7ee      	b.n	8007972 <__swhatbuf_r+0x1c>
 8007994:	2340      	movs	r3, #64	; 0x40
 8007996:	2000      	movs	r0, #0
 8007998:	6023      	str	r3, [r4, #0]
 800799a:	b016      	add	sp, #88	; 0x58
 800799c:	bd70      	pop	{r4, r5, r6, pc}
	...

080079a0 <__smakebuf_r>:
 80079a0:	898b      	ldrh	r3, [r1, #12]
 80079a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80079a4:	079d      	lsls	r5, r3, #30
 80079a6:	4606      	mov	r6, r0
 80079a8:	460c      	mov	r4, r1
 80079aa:	d507      	bpl.n	80079bc <__smakebuf_r+0x1c>
 80079ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80079b0:	6023      	str	r3, [r4, #0]
 80079b2:	6123      	str	r3, [r4, #16]
 80079b4:	2301      	movs	r3, #1
 80079b6:	6163      	str	r3, [r4, #20]
 80079b8:	b002      	add	sp, #8
 80079ba:	bd70      	pop	{r4, r5, r6, pc}
 80079bc:	ab01      	add	r3, sp, #4
 80079be:	466a      	mov	r2, sp
 80079c0:	f7ff ffc9 	bl	8007956 <__swhatbuf_r>
 80079c4:	9900      	ldr	r1, [sp, #0]
 80079c6:	4605      	mov	r5, r0
 80079c8:	4630      	mov	r0, r6
 80079ca:	f000 fc1d 	bl	8008208 <_malloc_r>
 80079ce:	b948      	cbnz	r0, 80079e4 <__smakebuf_r+0x44>
 80079d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079d4:	059a      	lsls	r2, r3, #22
 80079d6:	d4ef      	bmi.n	80079b8 <__smakebuf_r+0x18>
 80079d8:	f023 0303 	bic.w	r3, r3, #3
 80079dc:	f043 0302 	orr.w	r3, r3, #2
 80079e0:	81a3      	strh	r3, [r4, #12]
 80079e2:	e7e3      	b.n	80079ac <__smakebuf_r+0xc>
 80079e4:	4b0d      	ldr	r3, [pc, #52]	; (8007a1c <__smakebuf_r+0x7c>)
 80079e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80079e8:	89a3      	ldrh	r3, [r4, #12]
 80079ea:	6020      	str	r0, [r4, #0]
 80079ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079f0:	81a3      	strh	r3, [r4, #12]
 80079f2:	9b00      	ldr	r3, [sp, #0]
 80079f4:	6163      	str	r3, [r4, #20]
 80079f6:	9b01      	ldr	r3, [sp, #4]
 80079f8:	6120      	str	r0, [r4, #16]
 80079fa:	b15b      	cbz	r3, 8007a14 <__smakebuf_r+0x74>
 80079fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a00:	4630      	mov	r0, r6
 8007a02:	f000 fe6d 	bl	80086e0 <_isatty_r>
 8007a06:	b128      	cbz	r0, 8007a14 <__smakebuf_r+0x74>
 8007a08:	89a3      	ldrh	r3, [r4, #12]
 8007a0a:	f023 0303 	bic.w	r3, r3, #3
 8007a0e:	f043 0301 	orr.w	r3, r3, #1
 8007a12:	81a3      	strh	r3, [r4, #12]
 8007a14:	89a0      	ldrh	r0, [r4, #12]
 8007a16:	4305      	orrs	r5, r0
 8007a18:	81a5      	strh	r5, [r4, #12]
 8007a1a:	e7cd      	b.n	80079b8 <__smakebuf_r+0x18>
 8007a1c:	080077a5 	.word	0x080077a5

08007a20 <malloc>:
 8007a20:	4b02      	ldr	r3, [pc, #8]	; (8007a2c <malloc+0xc>)
 8007a22:	4601      	mov	r1, r0
 8007a24:	6818      	ldr	r0, [r3, #0]
 8007a26:	f000 bbef 	b.w	8008208 <_malloc_r>
 8007a2a:	bf00      	nop
 8007a2c:	2000000c 	.word	0x2000000c

08007a30 <memcpy>:
 8007a30:	440a      	add	r2, r1
 8007a32:	4291      	cmp	r1, r2
 8007a34:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a38:	d100      	bne.n	8007a3c <memcpy+0xc>
 8007a3a:	4770      	bx	lr
 8007a3c:	b510      	push	{r4, lr}
 8007a3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a46:	4291      	cmp	r1, r2
 8007a48:	d1f9      	bne.n	8007a3e <memcpy+0xe>
 8007a4a:	bd10      	pop	{r4, pc}

08007a4c <_Balloc>:
 8007a4c:	b570      	push	{r4, r5, r6, lr}
 8007a4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007a50:	4604      	mov	r4, r0
 8007a52:	460d      	mov	r5, r1
 8007a54:	b976      	cbnz	r6, 8007a74 <_Balloc+0x28>
 8007a56:	2010      	movs	r0, #16
 8007a58:	f7ff ffe2 	bl	8007a20 <malloc>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	6260      	str	r0, [r4, #36]	; 0x24
 8007a60:	b920      	cbnz	r0, 8007a6c <_Balloc+0x20>
 8007a62:	4b18      	ldr	r3, [pc, #96]	; (8007ac4 <_Balloc+0x78>)
 8007a64:	4818      	ldr	r0, [pc, #96]	; (8007ac8 <_Balloc+0x7c>)
 8007a66:	2166      	movs	r1, #102	; 0x66
 8007a68:	f000 fde8 	bl	800863c <__assert_func>
 8007a6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a70:	6006      	str	r6, [r0, #0]
 8007a72:	60c6      	str	r6, [r0, #12]
 8007a74:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007a76:	68f3      	ldr	r3, [r6, #12]
 8007a78:	b183      	cbz	r3, 8007a9c <_Balloc+0x50>
 8007a7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a7c:	68db      	ldr	r3, [r3, #12]
 8007a7e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a82:	b9b8      	cbnz	r0, 8007ab4 <_Balloc+0x68>
 8007a84:	2101      	movs	r1, #1
 8007a86:	fa01 f605 	lsl.w	r6, r1, r5
 8007a8a:	1d72      	adds	r2, r6, #5
 8007a8c:	0092      	lsls	r2, r2, #2
 8007a8e:	4620      	mov	r0, r4
 8007a90:	f000 fb5a 	bl	8008148 <_calloc_r>
 8007a94:	b160      	cbz	r0, 8007ab0 <_Balloc+0x64>
 8007a96:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a9a:	e00e      	b.n	8007aba <_Balloc+0x6e>
 8007a9c:	2221      	movs	r2, #33	; 0x21
 8007a9e:	2104      	movs	r1, #4
 8007aa0:	4620      	mov	r0, r4
 8007aa2:	f000 fb51 	bl	8008148 <_calloc_r>
 8007aa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007aa8:	60f0      	str	r0, [r6, #12]
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d1e4      	bne.n	8007a7a <_Balloc+0x2e>
 8007ab0:	2000      	movs	r0, #0
 8007ab2:	bd70      	pop	{r4, r5, r6, pc}
 8007ab4:	6802      	ldr	r2, [r0, #0]
 8007ab6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007aba:	2300      	movs	r3, #0
 8007abc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ac0:	e7f7      	b.n	8007ab2 <_Balloc+0x66>
 8007ac2:	bf00      	nop
 8007ac4:	080088d1 	.word	0x080088d1
 8007ac8:	080089b8 	.word	0x080089b8

08007acc <_Bfree>:
 8007acc:	b570      	push	{r4, r5, r6, lr}
 8007ace:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ad0:	4605      	mov	r5, r0
 8007ad2:	460c      	mov	r4, r1
 8007ad4:	b976      	cbnz	r6, 8007af4 <_Bfree+0x28>
 8007ad6:	2010      	movs	r0, #16
 8007ad8:	f7ff ffa2 	bl	8007a20 <malloc>
 8007adc:	4602      	mov	r2, r0
 8007ade:	6268      	str	r0, [r5, #36]	; 0x24
 8007ae0:	b920      	cbnz	r0, 8007aec <_Bfree+0x20>
 8007ae2:	4b09      	ldr	r3, [pc, #36]	; (8007b08 <_Bfree+0x3c>)
 8007ae4:	4809      	ldr	r0, [pc, #36]	; (8007b0c <_Bfree+0x40>)
 8007ae6:	218a      	movs	r1, #138	; 0x8a
 8007ae8:	f000 fda8 	bl	800863c <__assert_func>
 8007aec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007af0:	6006      	str	r6, [r0, #0]
 8007af2:	60c6      	str	r6, [r0, #12]
 8007af4:	b13c      	cbz	r4, 8007b06 <_Bfree+0x3a>
 8007af6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007af8:	6862      	ldr	r2, [r4, #4]
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b00:	6021      	str	r1, [r4, #0]
 8007b02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b06:	bd70      	pop	{r4, r5, r6, pc}
 8007b08:	080088d1 	.word	0x080088d1
 8007b0c:	080089b8 	.word	0x080089b8

08007b10 <__multadd>:
 8007b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b14:	690e      	ldr	r6, [r1, #16]
 8007b16:	4607      	mov	r7, r0
 8007b18:	4698      	mov	r8, r3
 8007b1a:	460c      	mov	r4, r1
 8007b1c:	f101 0014 	add.w	r0, r1, #20
 8007b20:	2300      	movs	r3, #0
 8007b22:	6805      	ldr	r5, [r0, #0]
 8007b24:	b2a9      	uxth	r1, r5
 8007b26:	fb02 8101 	mla	r1, r2, r1, r8
 8007b2a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007b2e:	0c2d      	lsrs	r5, r5, #16
 8007b30:	fb02 c505 	mla	r5, r2, r5, ip
 8007b34:	b289      	uxth	r1, r1
 8007b36:	3301      	adds	r3, #1
 8007b38:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007b3c:	429e      	cmp	r6, r3
 8007b3e:	f840 1b04 	str.w	r1, [r0], #4
 8007b42:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007b46:	dcec      	bgt.n	8007b22 <__multadd+0x12>
 8007b48:	f1b8 0f00 	cmp.w	r8, #0
 8007b4c:	d022      	beq.n	8007b94 <__multadd+0x84>
 8007b4e:	68a3      	ldr	r3, [r4, #8]
 8007b50:	42b3      	cmp	r3, r6
 8007b52:	dc19      	bgt.n	8007b88 <__multadd+0x78>
 8007b54:	6861      	ldr	r1, [r4, #4]
 8007b56:	4638      	mov	r0, r7
 8007b58:	3101      	adds	r1, #1
 8007b5a:	f7ff ff77 	bl	8007a4c <_Balloc>
 8007b5e:	4605      	mov	r5, r0
 8007b60:	b928      	cbnz	r0, 8007b6e <__multadd+0x5e>
 8007b62:	4602      	mov	r2, r0
 8007b64:	4b0d      	ldr	r3, [pc, #52]	; (8007b9c <__multadd+0x8c>)
 8007b66:	480e      	ldr	r0, [pc, #56]	; (8007ba0 <__multadd+0x90>)
 8007b68:	21b5      	movs	r1, #181	; 0xb5
 8007b6a:	f000 fd67 	bl	800863c <__assert_func>
 8007b6e:	6922      	ldr	r2, [r4, #16]
 8007b70:	3202      	adds	r2, #2
 8007b72:	f104 010c 	add.w	r1, r4, #12
 8007b76:	0092      	lsls	r2, r2, #2
 8007b78:	300c      	adds	r0, #12
 8007b7a:	f7ff ff59 	bl	8007a30 <memcpy>
 8007b7e:	4621      	mov	r1, r4
 8007b80:	4638      	mov	r0, r7
 8007b82:	f7ff ffa3 	bl	8007acc <_Bfree>
 8007b86:	462c      	mov	r4, r5
 8007b88:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007b8c:	3601      	adds	r6, #1
 8007b8e:	f8c3 8014 	str.w	r8, [r3, #20]
 8007b92:	6126      	str	r6, [r4, #16]
 8007b94:	4620      	mov	r0, r4
 8007b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b9a:	bf00      	nop
 8007b9c:	08008947 	.word	0x08008947
 8007ba0:	080089b8 	.word	0x080089b8

08007ba4 <__hi0bits>:
 8007ba4:	0c03      	lsrs	r3, r0, #16
 8007ba6:	041b      	lsls	r3, r3, #16
 8007ba8:	b9d3      	cbnz	r3, 8007be0 <__hi0bits+0x3c>
 8007baa:	0400      	lsls	r0, r0, #16
 8007bac:	2310      	movs	r3, #16
 8007bae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007bb2:	bf04      	itt	eq
 8007bb4:	0200      	lsleq	r0, r0, #8
 8007bb6:	3308      	addeq	r3, #8
 8007bb8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007bbc:	bf04      	itt	eq
 8007bbe:	0100      	lsleq	r0, r0, #4
 8007bc0:	3304      	addeq	r3, #4
 8007bc2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007bc6:	bf04      	itt	eq
 8007bc8:	0080      	lsleq	r0, r0, #2
 8007bca:	3302      	addeq	r3, #2
 8007bcc:	2800      	cmp	r0, #0
 8007bce:	db05      	blt.n	8007bdc <__hi0bits+0x38>
 8007bd0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007bd4:	f103 0301 	add.w	r3, r3, #1
 8007bd8:	bf08      	it	eq
 8007bda:	2320      	moveq	r3, #32
 8007bdc:	4618      	mov	r0, r3
 8007bde:	4770      	bx	lr
 8007be0:	2300      	movs	r3, #0
 8007be2:	e7e4      	b.n	8007bae <__hi0bits+0xa>

08007be4 <__lo0bits>:
 8007be4:	6803      	ldr	r3, [r0, #0]
 8007be6:	f013 0207 	ands.w	r2, r3, #7
 8007bea:	4601      	mov	r1, r0
 8007bec:	d00b      	beq.n	8007c06 <__lo0bits+0x22>
 8007bee:	07da      	lsls	r2, r3, #31
 8007bf0:	d424      	bmi.n	8007c3c <__lo0bits+0x58>
 8007bf2:	0798      	lsls	r0, r3, #30
 8007bf4:	bf49      	itett	mi
 8007bf6:	085b      	lsrmi	r3, r3, #1
 8007bf8:	089b      	lsrpl	r3, r3, #2
 8007bfa:	2001      	movmi	r0, #1
 8007bfc:	600b      	strmi	r3, [r1, #0]
 8007bfe:	bf5c      	itt	pl
 8007c00:	600b      	strpl	r3, [r1, #0]
 8007c02:	2002      	movpl	r0, #2
 8007c04:	4770      	bx	lr
 8007c06:	b298      	uxth	r0, r3
 8007c08:	b9b0      	cbnz	r0, 8007c38 <__lo0bits+0x54>
 8007c0a:	0c1b      	lsrs	r3, r3, #16
 8007c0c:	2010      	movs	r0, #16
 8007c0e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007c12:	bf04      	itt	eq
 8007c14:	0a1b      	lsreq	r3, r3, #8
 8007c16:	3008      	addeq	r0, #8
 8007c18:	071a      	lsls	r2, r3, #28
 8007c1a:	bf04      	itt	eq
 8007c1c:	091b      	lsreq	r3, r3, #4
 8007c1e:	3004      	addeq	r0, #4
 8007c20:	079a      	lsls	r2, r3, #30
 8007c22:	bf04      	itt	eq
 8007c24:	089b      	lsreq	r3, r3, #2
 8007c26:	3002      	addeq	r0, #2
 8007c28:	07da      	lsls	r2, r3, #31
 8007c2a:	d403      	bmi.n	8007c34 <__lo0bits+0x50>
 8007c2c:	085b      	lsrs	r3, r3, #1
 8007c2e:	f100 0001 	add.w	r0, r0, #1
 8007c32:	d005      	beq.n	8007c40 <__lo0bits+0x5c>
 8007c34:	600b      	str	r3, [r1, #0]
 8007c36:	4770      	bx	lr
 8007c38:	4610      	mov	r0, r2
 8007c3a:	e7e8      	b.n	8007c0e <__lo0bits+0x2a>
 8007c3c:	2000      	movs	r0, #0
 8007c3e:	4770      	bx	lr
 8007c40:	2020      	movs	r0, #32
 8007c42:	4770      	bx	lr

08007c44 <__i2b>:
 8007c44:	b510      	push	{r4, lr}
 8007c46:	460c      	mov	r4, r1
 8007c48:	2101      	movs	r1, #1
 8007c4a:	f7ff feff 	bl	8007a4c <_Balloc>
 8007c4e:	4602      	mov	r2, r0
 8007c50:	b928      	cbnz	r0, 8007c5e <__i2b+0x1a>
 8007c52:	4b05      	ldr	r3, [pc, #20]	; (8007c68 <__i2b+0x24>)
 8007c54:	4805      	ldr	r0, [pc, #20]	; (8007c6c <__i2b+0x28>)
 8007c56:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007c5a:	f000 fcef 	bl	800863c <__assert_func>
 8007c5e:	2301      	movs	r3, #1
 8007c60:	6144      	str	r4, [r0, #20]
 8007c62:	6103      	str	r3, [r0, #16]
 8007c64:	bd10      	pop	{r4, pc}
 8007c66:	bf00      	nop
 8007c68:	08008947 	.word	0x08008947
 8007c6c:	080089b8 	.word	0x080089b8

08007c70 <__multiply>:
 8007c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c74:	4614      	mov	r4, r2
 8007c76:	690a      	ldr	r2, [r1, #16]
 8007c78:	6923      	ldr	r3, [r4, #16]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	bfb8      	it	lt
 8007c7e:	460b      	movlt	r3, r1
 8007c80:	460d      	mov	r5, r1
 8007c82:	bfbc      	itt	lt
 8007c84:	4625      	movlt	r5, r4
 8007c86:	461c      	movlt	r4, r3
 8007c88:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007c8c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007c90:	68ab      	ldr	r3, [r5, #8]
 8007c92:	6869      	ldr	r1, [r5, #4]
 8007c94:	eb0a 0709 	add.w	r7, sl, r9
 8007c98:	42bb      	cmp	r3, r7
 8007c9a:	b085      	sub	sp, #20
 8007c9c:	bfb8      	it	lt
 8007c9e:	3101      	addlt	r1, #1
 8007ca0:	f7ff fed4 	bl	8007a4c <_Balloc>
 8007ca4:	b930      	cbnz	r0, 8007cb4 <__multiply+0x44>
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	4b42      	ldr	r3, [pc, #264]	; (8007db4 <__multiply+0x144>)
 8007caa:	4843      	ldr	r0, [pc, #268]	; (8007db8 <__multiply+0x148>)
 8007cac:	f240 115d 	movw	r1, #349	; 0x15d
 8007cb0:	f000 fcc4 	bl	800863c <__assert_func>
 8007cb4:	f100 0614 	add.w	r6, r0, #20
 8007cb8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007cbc:	4633      	mov	r3, r6
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	4543      	cmp	r3, r8
 8007cc2:	d31e      	bcc.n	8007d02 <__multiply+0x92>
 8007cc4:	f105 0c14 	add.w	ip, r5, #20
 8007cc8:	f104 0314 	add.w	r3, r4, #20
 8007ccc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007cd0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007cd4:	9202      	str	r2, [sp, #8]
 8007cd6:	ebac 0205 	sub.w	r2, ip, r5
 8007cda:	3a15      	subs	r2, #21
 8007cdc:	f022 0203 	bic.w	r2, r2, #3
 8007ce0:	3204      	adds	r2, #4
 8007ce2:	f105 0115 	add.w	r1, r5, #21
 8007ce6:	458c      	cmp	ip, r1
 8007ce8:	bf38      	it	cc
 8007cea:	2204      	movcc	r2, #4
 8007cec:	9201      	str	r2, [sp, #4]
 8007cee:	9a02      	ldr	r2, [sp, #8]
 8007cf0:	9303      	str	r3, [sp, #12]
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d808      	bhi.n	8007d08 <__multiply+0x98>
 8007cf6:	2f00      	cmp	r7, #0
 8007cf8:	dc55      	bgt.n	8007da6 <__multiply+0x136>
 8007cfa:	6107      	str	r7, [r0, #16]
 8007cfc:	b005      	add	sp, #20
 8007cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d02:	f843 2b04 	str.w	r2, [r3], #4
 8007d06:	e7db      	b.n	8007cc0 <__multiply+0x50>
 8007d08:	f8b3 a000 	ldrh.w	sl, [r3]
 8007d0c:	f1ba 0f00 	cmp.w	sl, #0
 8007d10:	d020      	beq.n	8007d54 <__multiply+0xe4>
 8007d12:	f105 0e14 	add.w	lr, r5, #20
 8007d16:	46b1      	mov	r9, r6
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007d1e:	f8d9 b000 	ldr.w	fp, [r9]
 8007d22:	b2a1      	uxth	r1, r4
 8007d24:	fa1f fb8b 	uxth.w	fp, fp
 8007d28:	fb0a b101 	mla	r1, sl, r1, fp
 8007d2c:	4411      	add	r1, r2
 8007d2e:	f8d9 2000 	ldr.w	r2, [r9]
 8007d32:	0c24      	lsrs	r4, r4, #16
 8007d34:	0c12      	lsrs	r2, r2, #16
 8007d36:	fb0a 2404 	mla	r4, sl, r4, r2
 8007d3a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007d3e:	b289      	uxth	r1, r1
 8007d40:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007d44:	45f4      	cmp	ip, lr
 8007d46:	f849 1b04 	str.w	r1, [r9], #4
 8007d4a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007d4e:	d8e4      	bhi.n	8007d1a <__multiply+0xaa>
 8007d50:	9901      	ldr	r1, [sp, #4]
 8007d52:	5072      	str	r2, [r6, r1]
 8007d54:	9a03      	ldr	r2, [sp, #12]
 8007d56:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007d5a:	3304      	adds	r3, #4
 8007d5c:	f1b9 0f00 	cmp.w	r9, #0
 8007d60:	d01f      	beq.n	8007da2 <__multiply+0x132>
 8007d62:	6834      	ldr	r4, [r6, #0]
 8007d64:	f105 0114 	add.w	r1, r5, #20
 8007d68:	46b6      	mov	lr, r6
 8007d6a:	f04f 0a00 	mov.w	sl, #0
 8007d6e:	880a      	ldrh	r2, [r1, #0]
 8007d70:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007d74:	fb09 b202 	mla	r2, r9, r2, fp
 8007d78:	4492      	add	sl, r2
 8007d7a:	b2a4      	uxth	r4, r4
 8007d7c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007d80:	f84e 4b04 	str.w	r4, [lr], #4
 8007d84:	f851 4b04 	ldr.w	r4, [r1], #4
 8007d88:	f8be 2000 	ldrh.w	r2, [lr]
 8007d8c:	0c24      	lsrs	r4, r4, #16
 8007d8e:	fb09 2404 	mla	r4, r9, r4, r2
 8007d92:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007d96:	458c      	cmp	ip, r1
 8007d98:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007d9c:	d8e7      	bhi.n	8007d6e <__multiply+0xfe>
 8007d9e:	9a01      	ldr	r2, [sp, #4]
 8007da0:	50b4      	str	r4, [r6, r2]
 8007da2:	3604      	adds	r6, #4
 8007da4:	e7a3      	b.n	8007cee <__multiply+0x7e>
 8007da6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d1a5      	bne.n	8007cfa <__multiply+0x8a>
 8007dae:	3f01      	subs	r7, #1
 8007db0:	e7a1      	b.n	8007cf6 <__multiply+0x86>
 8007db2:	bf00      	nop
 8007db4:	08008947 	.word	0x08008947
 8007db8:	080089b8 	.word	0x080089b8

08007dbc <__pow5mult>:
 8007dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dc0:	4615      	mov	r5, r2
 8007dc2:	f012 0203 	ands.w	r2, r2, #3
 8007dc6:	4606      	mov	r6, r0
 8007dc8:	460f      	mov	r7, r1
 8007dca:	d007      	beq.n	8007ddc <__pow5mult+0x20>
 8007dcc:	4c25      	ldr	r4, [pc, #148]	; (8007e64 <__pow5mult+0xa8>)
 8007dce:	3a01      	subs	r2, #1
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007dd6:	f7ff fe9b 	bl	8007b10 <__multadd>
 8007dda:	4607      	mov	r7, r0
 8007ddc:	10ad      	asrs	r5, r5, #2
 8007dde:	d03d      	beq.n	8007e5c <__pow5mult+0xa0>
 8007de0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007de2:	b97c      	cbnz	r4, 8007e04 <__pow5mult+0x48>
 8007de4:	2010      	movs	r0, #16
 8007de6:	f7ff fe1b 	bl	8007a20 <malloc>
 8007dea:	4602      	mov	r2, r0
 8007dec:	6270      	str	r0, [r6, #36]	; 0x24
 8007dee:	b928      	cbnz	r0, 8007dfc <__pow5mult+0x40>
 8007df0:	4b1d      	ldr	r3, [pc, #116]	; (8007e68 <__pow5mult+0xac>)
 8007df2:	481e      	ldr	r0, [pc, #120]	; (8007e6c <__pow5mult+0xb0>)
 8007df4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007df8:	f000 fc20 	bl	800863c <__assert_func>
 8007dfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e00:	6004      	str	r4, [r0, #0]
 8007e02:	60c4      	str	r4, [r0, #12]
 8007e04:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007e08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e0c:	b94c      	cbnz	r4, 8007e22 <__pow5mult+0x66>
 8007e0e:	f240 2171 	movw	r1, #625	; 0x271
 8007e12:	4630      	mov	r0, r6
 8007e14:	f7ff ff16 	bl	8007c44 <__i2b>
 8007e18:	2300      	movs	r3, #0
 8007e1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e1e:	4604      	mov	r4, r0
 8007e20:	6003      	str	r3, [r0, #0]
 8007e22:	f04f 0900 	mov.w	r9, #0
 8007e26:	07eb      	lsls	r3, r5, #31
 8007e28:	d50a      	bpl.n	8007e40 <__pow5mult+0x84>
 8007e2a:	4639      	mov	r1, r7
 8007e2c:	4622      	mov	r2, r4
 8007e2e:	4630      	mov	r0, r6
 8007e30:	f7ff ff1e 	bl	8007c70 <__multiply>
 8007e34:	4639      	mov	r1, r7
 8007e36:	4680      	mov	r8, r0
 8007e38:	4630      	mov	r0, r6
 8007e3a:	f7ff fe47 	bl	8007acc <_Bfree>
 8007e3e:	4647      	mov	r7, r8
 8007e40:	106d      	asrs	r5, r5, #1
 8007e42:	d00b      	beq.n	8007e5c <__pow5mult+0xa0>
 8007e44:	6820      	ldr	r0, [r4, #0]
 8007e46:	b938      	cbnz	r0, 8007e58 <__pow5mult+0x9c>
 8007e48:	4622      	mov	r2, r4
 8007e4a:	4621      	mov	r1, r4
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	f7ff ff0f 	bl	8007c70 <__multiply>
 8007e52:	6020      	str	r0, [r4, #0]
 8007e54:	f8c0 9000 	str.w	r9, [r0]
 8007e58:	4604      	mov	r4, r0
 8007e5a:	e7e4      	b.n	8007e26 <__pow5mult+0x6a>
 8007e5c:	4638      	mov	r0, r7
 8007e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e62:	bf00      	nop
 8007e64:	08008b08 	.word	0x08008b08
 8007e68:	080088d1 	.word	0x080088d1
 8007e6c:	080089b8 	.word	0x080089b8

08007e70 <__lshift>:
 8007e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e74:	460c      	mov	r4, r1
 8007e76:	6849      	ldr	r1, [r1, #4]
 8007e78:	6923      	ldr	r3, [r4, #16]
 8007e7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e7e:	68a3      	ldr	r3, [r4, #8]
 8007e80:	4607      	mov	r7, r0
 8007e82:	4691      	mov	r9, r2
 8007e84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e88:	f108 0601 	add.w	r6, r8, #1
 8007e8c:	42b3      	cmp	r3, r6
 8007e8e:	db0b      	blt.n	8007ea8 <__lshift+0x38>
 8007e90:	4638      	mov	r0, r7
 8007e92:	f7ff fddb 	bl	8007a4c <_Balloc>
 8007e96:	4605      	mov	r5, r0
 8007e98:	b948      	cbnz	r0, 8007eae <__lshift+0x3e>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	4b28      	ldr	r3, [pc, #160]	; (8007f40 <__lshift+0xd0>)
 8007e9e:	4829      	ldr	r0, [pc, #164]	; (8007f44 <__lshift+0xd4>)
 8007ea0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007ea4:	f000 fbca 	bl	800863c <__assert_func>
 8007ea8:	3101      	adds	r1, #1
 8007eaa:	005b      	lsls	r3, r3, #1
 8007eac:	e7ee      	b.n	8007e8c <__lshift+0x1c>
 8007eae:	2300      	movs	r3, #0
 8007eb0:	f100 0114 	add.w	r1, r0, #20
 8007eb4:	f100 0210 	add.w	r2, r0, #16
 8007eb8:	4618      	mov	r0, r3
 8007eba:	4553      	cmp	r3, sl
 8007ebc:	db33      	blt.n	8007f26 <__lshift+0xb6>
 8007ebe:	6920      	ldr	r0, [r4, #16]
 8007ec0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ec4:	f104 0314 	add.w	r3, r4, #20
 8007ec8:	f019 091f 	ands.w	r9, r9, #31
 8007ecc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ed0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ed4:	d02b      	beq.n	8007f2e <__lshift+0xbe>
 8007ed6:	f1c9 0e20 	rsb	lr, r9, #32
 8007eda:	468a      	mov	sl, r1
 8007edc:	2200      	movs	r2, #0
 8007ede:	6818      	ldr	r0, [r3, #0]
 8007ee0:	fa00 f009 	lsl.w	r0, r0, r9
 8007ee4:	4302      	orrs	r2, r0
 8007ee6:	f84a 2b04 	str.w	r2, [sl], #4
 8007eea:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eee:	459c      	cmp	ip, r3
 8007ef0:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ef4:	d8f3      	bhi.n	8007ede <__lshift+0x6e>
 8007ef6:	ebac 0304 	sub.w	r3, ip, r4
 8007efa:	3b15      	subs	r3, #21
 8007efc:	f023 0303 	bic.w	r3, r3, #3
 8007f00:	3304      	adds	r3, #4
 8007f02:	f104 0015 	add.w	r0, r4, #21
 8007f06:	4584      	cmp	ip, r0
 8007f08:	bf38      	it	cc
 8007f0a:	2304      	movcc	r3, #4
 8007f0c:	50ca      	str	r2, [r1, r3]
 8007f0e:	b10a      	cbz	r2, 8007f14 <__lshift+0xa4>
 8007f10:	f108 0602 	add.w	r6, r8, #2
 8007f14:	3e01      	subs	r6, #1
 8007f16:	4638      	mov	r0, r7
 8007f18:	612e      	str	r6, [r5, #16]
 8007f1a:	4621      	mov	r1, r4
 8007f1c:	f7ff fdd6 	bl	8007acc <_Bfree>
 8007f20:	4628      	mov	r0, r5
 8007f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f26:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f2a:	3301      	adds	r3, #1
 8007f2c:	e7c5      	b.n	8007eba <__lshift+0x4a>
 8007f2e:	3904      	subs	r1, #4
 8007f30:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f34:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f38:	459c      	cmp	ip, r3
 8007f3a:	d8f9      	bhi.n	8007f30 <__lshift+0xc0>
 8007f3c:	e7ea      	b.n	8007f14 <__lshift+0xa4>
 8007f3e:	bf00      	nop
 8007f40:	08008947 	.word	0x08008947
 8007f44:	080089b8 	.word	0x080089b8

08007f48 <__mcmp>:
 8007f48:	b530      	push	{r4, r5, lr}
 8007f4a:	6902      	ldr	r2, [r0, #16]
 8007f4c:	690c      	ldr	r4, [r1, #16]
 8007f4e:	1b12      	subs	r2, r2, r4
 8007f50:	d10e      	bne.n	8007f70 <__mcmp+0x28>
 8007f52:	f100 0314 	add.w	r3, r0, #20
 8007f56:	3114      	adds	r1, #20
 8007f58:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007f5c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007f60:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007f64:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007f68:	42a5      	cmp	r5, r4
 8007f6a:	d003      	beq.n	8007f74 <__mcmp+0x2c>
 8007f6c:	d305      	bcc.n	8007f7a <__mcmp+0x32>
 8007f6e:	2201      	movs	r2, #1
 8007f70:	4610      	mov	r0, r2
 8007f72:	bd30      	pop	{r4, r5, pc}
 8007f74:	4283      	cmp	r3, r0
 8007f76:	d3f3      	bcc.n	8007f60 <__mcmp+0x18>
 8007f78:	e7fa      	b.n	8007f70 <__mcmp+0x28>
 8007f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8007f7e:	e7f7      	b.n	8007f70 <__mcmp+0x28>

08007f80 <__mdiff>:
 8007f80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f84:	460c      	mov	r4, r1
 8007f86:	4606      	mov	r6, r0
 8007f88:	4611      	mov	r1, r2
 8007f8a:	4620      	mov	r0, r4
 8007f8c:	4617      	mov	r7, r2
 8007f8e:	f7ff ffdb 	bl	8007f48 <__mcmp>
 8007f92:	1e05      	subs	r5, r0, #0
 8007f94:	d110      	bne.n	8007fb8 <__mdiff+0x38>
 8007f96:	4629      	mov	r1, r5
 8007f98:	4630      	mov	r0, r6
 8007f9a:	f7ff fd57 	bl	8007a4c <_Balloc>
 8007f9e:	b930      	cbnz	r0, 8007fae <__mdiff+0x2e>
 8007fa0:	4b39      	ldr	r3, [pc, #228]	; (8008088 <__mdiff+0x108>)
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	f240 2132 	movw	r1, #562	; 0x232
 8007fa8:	4838      	ldr	r0, [pc, #224]	; (800808c <__mdiff+0x10c>)
 8007faa:	f000 fb47 	bl	800863c <__assert_func>
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007fb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fb8:	bfa4      	itt	ge
 8007fba:	463b      	movge	r3, r7
 8007fbc:	4627      	movge	r7, r4
 8007fbe:	4630      	mov	r0, r6
 8007fc0:	6879      	ldr	r1, [r7, #4]
 8007fc2:	bfa6      	itte	ge
 8007fc4:	461c      	movge	r4, r3
 8007fc6:	2500      	movge	r5, #0
 8007fc8:	2501      	movlt	r5, #1
 8007fca:	f7ff fd3f 	bl	8007a4c <_Balloc>
 8007fce:	b920      	cbnz	r0, 8007fda <__mdiff+0x5a>
 8007fd0:	4b2d      	ldr	r3, [pc, #180]	; (8008088 <__mdiff+0x108>)
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007fd8:	e7e6      	b.n	8007fa8 <__mdiff+0x28>
 8007fda:	693e      	ldr	r6, [r7, #16]
 8007fdc:	60c5      	str	r5, [r0, #12]
 8007fde:	6925      	ldr	r5, [r4, #16]
 8007fe0:	f107 0114 	add.w	r1, r7, #20
 8007fe4:	f104 0914 	add.w	r9, r4, #20
 8007fe8:	f100 0e14 	add.w	lr, r0, #20
 8007fec:	f107 0210 	add.w	r2, r7, #16
 8007ff0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007ff4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007ff8:	46f2      	mov	sl, lr
 8007ffa:	2700      	movs	r7, #0
 8007ffc:	f859 3b04 	ldr.w	r3, [r9], #4
 8008000:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008004:	fa1f f883 	uxth.w	r8, r3
 8008008:	fa17 f78b 	uxtah	r7, r7, fp
 800800c:	0c1b      	lsrs	r3, r3, #16
 800800e:	eba7 0808 	sub.w	r8, r7, r8
 8008012:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008016:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800801a:	fa1f f888 	uxth.w	r8, r8
 800801e:	141f      	asrs	r7, r3, #16
 8008020:	454d      	cmp	r5, r9
 8008022:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008026:	f84a 3b04 	str.w	r3, [sl], #4
 800802a:	d8e7      	bhi.n	8007ffc <__mdiff+0x7c>
 800802c:	1b2b      	subs	r3, r5, r4
 800802e:	3b15      	subs	r3, #21
 8008030:	f023 0303 	bic.w	r3, r3, #3
 8008034:	3304      	adds	r3, #4
 8008036:	3415      	adds	r4, #21
 8008038:	42a5      	cmp	r5, r4
 800803a:	bf38      	it	cc
 800803c:	2304      	movcc	r3, #4
 800803e:	4419      	add	r1, r3
 8008040:	4473      	add	r3, lr
 8008042:	469e      	mov	lr, r3
 8008044:	460d      	mov	r5, r1
 8008046:	4565      	cmp	r5, ip
 8008048:	d30e      	bcc.n	8008068 <__mdiff+0xe8>
 800804a:	f10c 0203 	add.w	r2, ip, #3
 800804e:	1a52      	subs	r2, r2, r1
 8008050:	f022 0203 	bic.w	r2, r2, #3
 8008054:	3903      	subs	r1, #3
 8008056:	458c      	cmp	ip, r1
 8008058:	bf38      	it	cc
 800805a:	2200      	movcc	r2, #0
 800805c:	441a      	add	r2, r3
 800805e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008062:	b17b      	cbz	r3, 8008084 <__mdiff+0x104>
 8008064:	6106      	str	r6, [r0, #16]
 8008066:	e7a5      	b.n	8007fb4 <__mdiff+0x34>
 8008068:	f855 8b04 	ldr.w	r8, [r5], #4
 800806c:	fa17 f488 	uxtah	r4, r7, r8
 8008070:	1422      	asrs	r2, r4, #16
 8008072:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008076:	b2a4      	uxth	r4, r4
 8008078:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800807c:	f84e 4b04 	str.w	r4, [lr], #4
 8008080:	1417      	asrs	r7, r2, #16
 8008082:	e7e0      	b.n	8008046 <__mdiff+0xc6>
 8008084:	3e01      	subs	r6, #1
 8008086:	e7ea      	b.n	800805e <__mdiff+0xde>
 8008088:	08008947 	.word	0x08008947
 800808c:	080089b8 	.word	0x080089b8

08008090 <__d2b>:
 8008090:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008094:	4689      	mov	r9, r1
 8008096:	2101      	movs	r1, #1
 8008098:	ec57 6b10 	vmov	r6, r7, d0
 800809c:	4690      	mov	r8, r2
 800809e:	f7ff fcd5 	bl	8007a4c <_Balloc>
 80080a2:	4604      	mov	r4, r0
 80080a4:	b930      	cbnz	r0, 80080b4 <__d2b+0x24>
 80080a6:	4602      	mov	r2, r0
 80080a8:	4b25      	ldr	r3, [pc, #148]	; (8008140 <__d2b+0xb0>)
 80080aa:	4826      	ldr	r0, [pc, #152]	; (8008144 <__d2b+0xb4>)
 80080ac:	f240 310a 	movw	r1, #778	; 0x30a
 80080b0:	f000 fac4 	bl	800863c <__assert_func>
 80080b4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80080b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80080bc:	bb35      	cbnz	r5, 800810c <__d2b+0x7c>
 80080be:	2e00      	cmp	r6, #0
 80080c0:	9301      	str	r3, [sp, #4]
 80080c2:	d028      	beq.n	8008116 <__d2b+0x86>
 80080c4:	4668      	mov	r0, sp
 80080c6:	9600      	str	r6, [sp, #0]
 80080c8:	f7ff fd8c 	bl	8007be4 <__lo0bits>
 80080cc:	9900      	ldr	r1, [sp, #0]
 80080ce:	b300      	cbz	r0, 8008112 <__d2b+0x82>
 80080d0:	9a01      	ldr	r2, [sp, #4]
 80080d2:	f1c0 0320 	rsb	r3, r0, #32
 80080d6:	fa02 f303 	lsl.w	r3, r2, r3
 80080da:	430b      	orrs	r3, r1
 80080dc:	40c2      	lsrs	r2, r0
 80080de:	6163      	str	r3, [r4, #20]
 80080e0:	9201      	str	r2, [sp, #4]
 80080e2:	9b01      	ldr	r3, [sp, #4]
 80080e4:	61a3      	str	r3, [r4, #24]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	bf14      	ite	ne
 80080ea:	2202      	movne	r2, #2
 80080ec:	2201      	moveq	r2, #1
 80080ee:	6122      	str	r2, [r4, #16]
 80080f0:	b1d5      	cbz	r5, 8008128 <__d2b+0x98>
 80080f2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80080f6:	4405      	add	r5, r0
 80080f8:	f8c9 5000 	str.w	r5, [r9]
 80080fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008100:	f8c8 0000 	str.w	r0, [r8]
 8008104:	4620      	mov	r0, r4
 8008106:	b003      	add	sp, #12
 8008108:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800810c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008110:	e7d5      	b.n	80080be <__d2b+0x2e>
 8008112:	6161      	str	r1, [r4, #20]
 8008114:	e7e5      	b.n	80080e2 <__d2b+0x52>
 8008116:	a801      	add	r0, sp, #4
 8008118:	f7ff fd64 	bl	8007be4 <__lo0bits>
 800811c:	9b01      	ldr	r3, [sp, #4]
 800811e:	6163      	str	r3, [r4, #20]
 8008120:	2201      	movs	r2, #1
 8008122:	6122      	str	r2, [r4, #16]
 8008124:	3020      	adds	r0, #32
 8008126:	e7e3      	b.n	80080f0 <__d2b+0x60>
 8008128:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800812c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008130:	f8c9 0000 	str.w	r0, [r9]
 8008134:	6918      	ldr	r0, [r3, #16]
 8008136:	f7ff fd35 	bl	8007ba4 <__hi0bits>
 800813a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800813e:	e7df      	b.n	8008100 <__d2b+0x70>
 8008140:	08008947 	.word	0x08008947
 8008144:	080089b8 	.word	0x080089b8

08008148 <_calloc_r>:
 8008148:	b513      	push	{r0, r1, r4, lr}
 800814a:	434a      	muls	r2, r1
 800814c:	4611      	mov	r1, r2
 800814e:	9201      	str	r2, [sp, #4]
 8008150:	f000 f85a 	bl	8008208 <_malloc_r>
 8008154:	4604      	mov	r4, r0
 8008156:	b118      	cbz	r0, 8008160 <_calloc_r+0x18>
 8008158:	9a01      	ldr	r2, [sp, #4]
 800815a:	2100      	movs	r1, #0
 800815c:	f7fd fe04 	bl	8005d68 <memset>
 8008160:	4620      	mov	r0, r4
 8008162:	b002      	add	sp, #8
 8008164:	bd10      	pop	{r4, pc}
	...

08008168 <_free_r>:
 8008168:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800816a:	2900      	cmp	r1, #0
 800816c:	d048      	beq.n	8008200 <_free_r+0x98>
 800816e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008172:	9001      	str	r0, [sp, #4]
 8008174:	2b00      	cmp	r3, #0
 8008176:	f1a1 0404 	sub.w	r4, r1, #4
 800817a:	bfb8      	it	lt
 800817c:	18e4      	addlt	r4, r4, r3
 800817e:	f000 fae3 	bl	8008748 <__malloc_lock>
 8008182:	4a20      	ldr	r2, [pc, #128]	; (8008204 <_free_r+0x9c>)
 8008184:	9801      	ldr	r0, [sp, #4]
 8008186:	6813      	ldr	r3, [r2, #0]
 8008188:	4615      	mov	r5, r2
 800818a:	b933      	cbnz	r3, 800819a <_free_r+0x32>
 800818c:	6063      	str	r3, [r4, #4]
 800818e:	6014      	str	r4, [r2, #0]
 8008190:	b003      	add	sp, #12
 8008192:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008196:	f000 badd 	b.w	8008754 <__malloc_unlock>
 800819a:	42a3      	cmp	r3, r4
 800819c:	d90b      	bls.n	80081b6 <_free_r+0x4e>
 800819e:	6821      	ldr	r1, [r4, #0]
 80081a0:	1862      	adds	r2, r4, r1
 80081a2:	4293      	cmp	r3, r2
 80081a4:	bf04      	itt	eq
 80081a6:	681a      	ldreq	r2, [r3, #0]
 80081a8:	685b      	ldreq	r3, [r3, #4]
 80081aa:	6063      	str	r3, [r4, #4]
 80081ac:	bf04      	itt	eq
 80081ae:	1852      	addeq	r2, r2, r1
 80081b0:	6022      	streq	r2, [r4, #0]
 80081b2:	602c      	str	r4, [r5, #0]
 80081b4:	e7ec      	b.n	8008190 <_free_r+0x28>
 80081b6:	461a      	mov	r2, r3
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	b10b      	cbz	r3, 80081c0 <_free_r+0x58>
 80081bc:	42a3      	cmp	r3, r4
 80081be:	d9fa      	bls.n	80081b6 <_free_r+0x4e>
 80081c0:	6811      	ldr	r1, [r2, #0]
 80081c2:	1855      	adds	r5, r2, r1
 80081c4:	42a5      	cmp	r5, r4
 80081c6:	d10b      	bne.n	80081e0 <_free_r+0x78>
 80081c8:	6824      	ldr	r4, [r4, #0]
 80081ca:	4421      	add	r1, r4
 80081cc:	1854      	adds	r4, r2, r1
 80081ce:	42a3      	cmp	r3, r4
 80081d0:	6011      	str	r1, [r2, #0]
 80081d2:	d1dd      	bne.n	8008190 <_free_r+0x28>
 80081d4:	681c      	ldr	r4, [r3, #0]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	6053      	str	r3, [r2, #4]
 80081da:	4421      	add	r1, r4
 80081dc:	6011      	str	r1, [r2, #0]
 80081de:	e7d7      	b.n	8008190 <_free_r+0x28>
 80081e0:	d902      	bls.n	80081e8 <_free_r+0x80>
 80081e2:	230c      	movs	r3, #12
 80081e4:	6003      	str	r3, [r0, #0]
 80081e6:	e7d3      	b.n	8008190 <_free_r+0x28>
 80081e8:	6825      	ldr	r5, [r4, #0]
 80081ea:	1961      	adds	r1, r4, r5
 80081ec:	428b      	cmp	r3, r1
 80081ee:	bf04      	itt	eq
 80081f0:	6819      	ldreq	r1, [r3, #0]
 80081f2:	685b      	ldreq	r3, [r3, #4]
 80081f4:	6063      	str	r3, [r4, #4]
 80081f6:	bf04      	itt	eq
 80081f8:	1949      	addeq	r1, r1, r5
 80081fa:	6021      	streq	r1, [r4, #0]
 80081fc:	6054      	str	r4, [r2, #4]
 80081fe:	e7c7      	b.n	8008190 <_free_r+0x28>
 8008200:	b003      	add	sp, #12
 8008202:	bd30      	pop	{r4, r5, pc}
 8008204:	200001fc 	.word	0x200001fc

08008208 <_malloc_r>:
 8008208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800820a:	1ccd      	adds	r5, r1, #3
 800820c:	f025 0503 	bic.w	r5, r5, #3
 8008210:	3508      	adds	r5, #8
 8008212:	2d0c      	cmp	r5, #12
 8008214:	bf38      	it	cc
 8008216:	250c      	movcc	r5, #12
 8008218:	2d00      	cmp	r5, #0
 800821a:	4606      	mov	r6, r0
 800821c:	db01      	blt.n	8008222 <_malloc_r+0x1a>
 800821e:	42a9      	cmp	r1, r5
 8008220:	d903      	bls.n	800822a <_malloc_r+0x22>
 8008222:	230c      	movs	r3, #12
 8008224:	6033      	str	r3, [r6, #0]
 8008226:	2000      	movs	r0, #0
 8008228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800822a:	f000 fa8d 	bl	8008748 <__malloc_lock>
 800822e:	4921      	ldr	r1, [pc, #132]	; (80082b4 <_malloc_r+0xac>)
 8008230:	680a      	ldr	r2, [r1, #0]
 8008232:	4614      	mov	r4, r2
 8008234:	b99c      	cbnz	r4, 800825e <_malloc_r+0x56>
 8008236:	4f20      	ldr	r7, [pc, #128]	; (80082b8 <_malloc_r+0xb0>)
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	b923      	cbnz	r3, 8008246 <_malloc_r+0x3e>
 800823c:	4621      	mov	r1, r4
 800823e:	4630      	mov	r0, r6
 8008240:	f000 f996 	bl	8008570 <_sbrk_r>
 8008244:	6038      	str	r0, [r7, #0]
 8008246:	4629      	mov	r1, r5
 8008248:	4630      	mov	r0, r6
 800824a:	f000 f991 	bl	8008570 <_sbrk_r>
 800824e:	1c43      	adds	r3, r0, #1
 8008250:	d123      	bne.n	800829a <_malloc_r+0x92>
 8008252:	230c      	movs	r3, #12
 8008254:	6033      	str	r3, [r6, #0]
 8008256:	4630      	mov	r0, r6
 8008258:	f000 fa7c 	bl	8008754 <__malloc_unlock>
 800825c:	e7e3      	b.n	8008226 <_malloc_r+0x1e>
 800825e:	6823      	ldr	r3, [r4, #0]
 8008260:	1b5b      	subs	r3, r3, r5
 8008262:	d417      	bmi.n	8008294 <_malloc_r+0x8c>
 8008264:	2b0b      	cmp	r3, #11
 8008266:	d903      	bls.n	8008270 <_malloc_r+0x68>
 8008268:	6023      	str	r3, [r4, #0]
 800826a:	441c      	add	r4, r3
 800826c:	6025      	str	r5, [r4, #0]
 800826e:	e004      	b.n	800827a <_malloc_r+0x72>
 8008270:	6863      	ldr	r3, [r4, #4]
 8008272:	42a2      	cmp	r2, r4
 8008274:	bf0c      	ite	eq
 8008276:	600b      	streq	r3, [r1, #0]
 8008278:	6053      	strne	r3, [r2, #4]
 800827a:	4630      	mov	r0, r6
 800827c:	f000 fa6a 	bl	8008754 <__malloc_unlock>
 8008280:	f104 000b 	add.w	r0, r4, #11
 8008284:	1d23      	adds	r3, r4, #4
 8008286:	f020 0007 	bic.w	r0, r0, #7
 800828a:	1ac2      	subs	r2, r0, r3
 800828c:	d0cc      	beq.n	8008228 <_malloc_r+0x20>
 800828e:	1a1b      	subs	r3, r3, r0
 8008290:	50a3      	str	r3, [r4, r2]
 8008292:	e7c9      	b.n	8008228 <_malloc_r+0x20>
 8008294:	4622      	mov	r2, r4
 8008296:	6864      	ldr	r4, [r4, #4]
 8008298:	e7cc      	b.n	8008234 <_malloc_r+0x2c>
 800829a:	1cc4      	adds	r4, r0, #3
 800829c:	f024 0403 	bic.w	r4, r4, #3
 80082a0:	42a0      	cmp	r0, r4
 80082a2:	d0e3      	beq.n	800826c <_malloc_r+0x64>
 80082a4:	1a21      	subs	r1, r4, r0
 80082a6:	4630      	mov	r0, r6
 80082a8:	f000 f962 	bl	8008570 <_sbrk_r>
 80082ac:	3001      	adds	r0, #1
 80082ae:	d1dd      	bne.n	800826c <_malloc_r+0x64>
 80082b0:	e7cf      	b.n	8008252 <_malloc_r+0x4a>
 80082b2:	bf00      	nop
 80082b4:	200001fc 	.word	0x200001fc
 80082b8:	20000200 	.word	0x20000200

080082bc <__sfputc_r>:
 80082bc:	6893      	ldr	r3, [r2, #8]
 80082be:	3b01      	subs	r3, #1
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	b410      	push	{r4}
 80082c4:	6093      	str	r3, [r2, #8]
 80082c6:	da08      	bge.n	80082da <__sfputc_r+0x1e>
 80082c8:	6994      	ldr	r4, [r2, #24]
 80082ca:	42a3      	cmp	r3, r4
 80082cc:	db01      	blt.n	80082d2 <__sfputc_r+0x16>
 80082ce:	290a      	cmp	r1, #10
 80082d0:	d103      	bne.n	80082da <__sfputc_r+0x1e>
 80082d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082d6:	f7fe ba47 	b.w	8006768 <__swbuf_r>
 80082da:	6813      	ldr	r3, [r2, #0]
 80082dc:	1c58      	adds	r0, r3, #1
 80082de:	6010      	str	r0, [r2, #0]
 80082e0:	7019      	strb	r1, [r3, #0]
 80082e2:	4608      	mov	r0, r1
 80082e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082e8:	4770      	bx	lr

080082ea <__sfputs_r>:
 80082ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ec:	4606      	mov	r6, r0
 80082ee:	460f      	mov	r7, r1
 80082f0:	4614      	mov	r4, r2
 80082f2:	18d5      	adds	r5, r2, r3
 80082f4:	42ac      	cmp	r4, r5
 80082f6:	d101      	bne.n	80082fc <__sfputs_r+0x12>
 80082f8:	2000      	movs	r0, #0
 80082fa:	e007      	b.n	800830c <__sfputs_r+0x22>
 80082fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008300:	463a      	mov	r2, r7
 8008302:	4630      	mov	r0, r6
 8008304:	f7ff ffda 	bl	80082bc <__sfputc_r>
 8008308:	1c43      	adds	r3, r0, #1
 800830a:	d1f3      	bne.n	80082f4 <__sfputs_r+0xa>
 800830c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008310 <_vfiprintf_r>:
 8008310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008314:	460d      	mov	r5, r1
 8008316:	b09d      	sub	sp, #116	; 0x74
 8008318:	4614      	mov	r4, r2
 800831a:	4698      	mov	r8, r3
 800831c:	4606      	mov	r6, r0
 800831e:	b118      	cbz	r0, 8008328 <_vfiprintf_r+0x18>
 8008320:	6983      	ldr	r3, [r0, #24]
 8008322:	b90b      	cbnz	r3, 8008328 <_vfiprintf_r+0x18>
 8008324:	f7ff fa72 	bl	800780c <__sinit>
 8008328:	4b89      	ldr	r3, [pc, #548]	; (8008550 <_vfiprintf_r+0x240>)
 800832a:	429d      	cmp	r5, r3
 800832c:	d11b      	bne.n	8008366 <_vfiprintf_r+0x56>
 800832e:	6875      	ldr	r5, [r6, #4]
 8008330:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008332:	07d9      	lsls	r1, r3, #31
 8008334:	d405      	bmi.n	8008342 <_vfiprintf_r+0x32>
 8008336:	89ab      	ldrh	r3, [r5, #12]
 8008338:	059a      	lsls	r2, r3, #22
 800833a:	d402      	bmi.n	8008342 <_vfiprintf_r+0x32>
 800833c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800833e:	f7ff fb08 	bl	8007952 <__retarget_lock_acquire_recursive>
 8008342:	89ab      	ldrh	r3, [r5, #12]
 8008344:	071b      	lsls	r3, r3, #28
 8008346:	d501      	bpl.n	800834c <_vfiprintf_r+0x3c>
 8008348:	692b      	ldr	r3, [r5, #16]
 800834a:	b9eb      	cbnz	r3, 8008388 <_vfiprintf_r+0x78>
 800834c:	4629      	mov	r1, r5
 800834e:	4630      	mov	r0, r6
 8008350:	f7fe fa5c 	bl	800680c <__swsetup_r>
 8008354:	b1c0      	cbz	r0, 8008388 <_vfiprintf_r+0x78>
 8008356:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008358:	07dc      	lsls	r4, r3, #31
 800835a:	d50e      	bpl.n	800837a <_vfiprintf_r+0x6a>
 800835c:	f04f 30ff 	mov.w	r0, #4294967295
 8008360:	b01d      	add	sp, #116	; 0x74
 8008362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008366:	4b7b      	ldr	r3, [pc, #492]	; (8008554 <_vfiprintf_r+0x244>)
 8008368:	429d      	cmp	r5, r3
 800836a:	d101      	bne.n	8008370 <_vfiprintf_r+0x60>
 800836c:	68b5      	ldr	r5, [r6, #8]
 800836e:	e7df      	b.n	8008330 <_vfiprintf_r+0x20>
 8008370:	4b79      	ldr	r3, [pc, #484]	; (8008558 <_vfiprintf_r+0x248>)
 8008372:	429d      	cmp	r5, r3
 8008374:	bf08      	it	eq
 8008376:	68f5      	ldreq	r5, [r6, #12]
 8008378:	e7da      	b.n	8008330 <_vfiprintf_r+0x20>
 800837a:	89ab      	ldrh	r3, [r5, #12]
 800837c:	0598      	lsls	r0, r3, #22
 800837e:	d4ed      	bmi.n	800835c <_vfiprintf_r+0x4c>
 8008380:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008382:	f7ff fae7 	bl	8007954 <__retarget_lock_release_recursive>
 8008386:	e7e9      	b.n	800835c <_vfiprintf_r+0x4c>
 8008388:	2300      	movs	r3, #0
 800838a:	9309      	str	r3, [sp, #36]	; 0x24
 800838c:	2320      	movs	r3, #32
 800838e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008392:	f8cd 800c 	str.w	r8, [sp, #12]
 8008396:	2330      	movs	r3, #48	; 0x30
 8008398:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800855c <_vfiprintf_r+0x24c>
 800839c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80083a0:	f04f 0901 	mov.w	r9, #1
 80083a4:	4623      	mov	r3, r4
 80083a6:	469a      	mov	sl, r3
 80083a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083ac:	b10a      	cbz	r2, 80083b2 <_vfiprintf_r+0xa2>
 80083ae:	2a25      	cmp	r2, #37	; 0x25
 80083b0:	d1f9      	bne.n	80083a6 <_vfiprintf_r+0x96>
 80083b2:	ebba 0b04 	subs.w	fp, sl, r4
 80083b6:	d00b      	beq.n	80083d0 <_vfiprintf_r+0xc0>
 80083b8:	465b      	mov	r3, fp
 80083ba:	4622      	mov	r2, r4
 80083bc:	4629      	mov	r1, r5
 80083be:	4630      	mov	r0, r6
 80083c0:	f7ff ff93 	bl	80082ea <__sfputs_r>
 80083c4:	3001      	adds	r0, #1
 80083c6:	f000 80aa 	beq.w	800851e <_vfiprintf_r+0x20e>
 80083ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083cc:	445a      	add	r2, fp
 80083ce:	9209      	str	r2, [sp, #36]	; 0x24
 80083d0:	f89a 3000 	ldrb.w	r3, [sl]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	f000 80a2 	beq.w	800851e <_vfiprintf_r+0x20e>
 80083da:	2300      	movs	r3, #0
 80083dc:	f04f 32ff 	mov.w	r2, #4294967295
 80083e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083e4:	f10a 0a01 	add.w	sl, sl, #1
 80083e8:	9304      	str	r3, [sp, #16]
 80083ea:	9307      	str	r3, [sp, #28]
 80083ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083f0:	931a      	str	r3, [sp, #104]	; 0x68
 80083f2:	4654      	mov	r4, sl
 80083f4:	2205      	movs	r2, #5
 80083f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083fa:	4858      	ldr	r0, [pc, #352]	; (800855c <_vfiprintf_r+0x24c>)
 80083fc:	f7f7 ff10 	bl	8000220 <memchr>
 8008400:	9a04      	ldr	r2, [sp, #16]
 8008402:	b9d8      	cbnz	r0, 800843c <_vfiprintf_r+0x12c>
 8008404:	06d1      	lsls	r1, r2, #27
 8008406:	bf44      	itt	mi
 8008408:	2320      	movmi	r3, #32
 800840a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800840e:	0713      	lsls	r3, r2, #28
 8008410:	bf44      	itt	mi
 8008412:	232b      	movmi	r3, #43	; 0x2b
 8008414:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008418:	f89a 3000 	ldrb.w	r3, [sl]
 800841c:	2b2a      	cmp	r3, #42	; 0x2a
 800841e:	d015      	beq.n	800844c <_vfiprintf_r+0x13c>
 8008420:	9a07      	ldr	r2, [sp, #28]
 8008422:	4654      	mov	r4, sl
 8008424:	2000      	movs	r0, #0
 8008426:	f04f 0c0a 	mov.w	ip, #10
 800842a:	4621      	mov	r1, r4
 800842c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008430:	3b30      	subs	r3, #48	; 0x30
 8008432:	2b09      	cmp	r3, #9
 8008434:	d94e      	bls.n	80084d4 <_vfiprintf_r+0x1c4>
 8008436:	b1b0      	cbz	r0, 8008466 <_vfiprintf_r+0x156>
 8008438:	9207      	str	r2, [sp, #28]
 800843a:	e014      	b.n	8008466 <_vfiprintf_r+0x156>
 800843c:	eba0 0308 	sub.w	r3, r0, r8
 8008440:	fa09 f303 	lsl.w	r3, r9, r3
 8008444:	4313      	orrs	r3, r2
 8008446:	9304      	str	r3, [sp, #16]
 8008448:	46a2      	mov	sl, r4
 800844a:	e7d2      	b.n	80083f2 <_vfiprintf_r+0xe2>
 800844c:	9b03      	ldr	r3, [sp, #12]
 800844e:	1d19      	adds	r1, r3, #4
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	9103      	str	r1, [sp, #12]
 8008454:	2b00      	cmp	r3, #0
 8008456:	bfbb      	ittet	lt
 8008458:	425b      	neglt	r3, r3
 800845a:	f042 0202 	orrlt.w	r2, r2, #2
 800845e:	9307      	strge	r3, [sp, #28]
 8008460:	9307      	strlt	r3, [sp, #28]
 8008462:	bfb8      	it	lt
 8008464:	9204      	strlt	r2, [sp, #16]
 8008466:	7823      	ldrb	r3, [r4, #0]
 8008468:	2b2e      	cmp	r3, #46	; 0x2e
 800846a:	d10c      	bne.n	8008486 <_vfiprintf_r+0x176>
 800846c:	7863      	ldrb	r3, [r4, #1]
 800846e:	2b2a      	cmp	r3, #42	; 0x2a
 8008470:	d135      	bne.n	80084de <_vfiprintf_r+0x1ce>
 8008472:	9b03      	ldr	r3, [sp, #12]
 8008474:	1d1a      	adds	r2, r3, #4
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	9203      	str	r2, [sp, #12]
 800847a:	2b00      	cmp	r3, #0
 800847c:	bfb8      	it	lt
 800847e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008482:	3402      	adds	r4, #2
 8008484:	9305      	str	r3, [sp, #20]
 8008486:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800856c <_vfiprintf_r+0x25c>
 800848a:	7821      	ldrb	r1, [r4, #0]
 800848c:	2203      	movs	r2, #3
 800848e:	4650      	mov	r0, sl
 8008490:	f7f7 fec6 	bl	8000220 <memchr>
 8008494:	b140      	cbz	r0, 80084a8 <_vfiprintf_r+0x198>
 8008496:	2340      	movs	r3, #64	; 0x40
 8008498:	eba0 000a 	sub.w	r0, r0, sl
 800849c:	fa03 f000 	lsl.w	r0, r3, r0
 80084a0:	9b04      	ldr	r3, [sp, #16]
 80084a2:	4303      	orrs	r3, r0
 80084a4:	3401      	adds	r4, #1
 80084a6:	9304      	str	r3, [sp, #16]
 80084a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084ac:	482c      	ldr	r0, [pc, #176]	; (8008560 <_vfiprintf_r+0x250>)
 80084ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084b2:	2206      	movs	r2, #6
 80084b4:	f7f7 feb4 	bl	8000220 <memchr>
 80084b8:	2800      	cmp	r0, #0
 80084ba:	d03f      	beq.n	800853c <_vfiprintf_r+0x22c>
 80084bc:	4b29      	ldr	r3, [pc, #164]	; (8008564 <_vfiprintf_r+0x254>)
 80084be:	bb1b      	cbnz	r3, 8008508 <_vfiprintf_r+0x1f8>
 80084c0:	9b03      	ldr	r3, [sp, #12]
 80084c2:	3307      	adds	r3, #7
 80084c4:	f023 0307 	bic.w	r3, r3, #7
 80084c8:	3308      	adds	r3, #8
 80084ca:	9303      	str	r3, [sp, #12]
 80084cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084ce:	443b      	add	r3, r7
 80084d0:	9309      	str	r3, [sp, #36]	; 0x24
 80084d2:	e767      	b.n	80083a4 <_vfiprintf_r+0x94>
 80084d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80084d8:	460c      	mov	r4, r1
 80084da:	2001      	movs	r0, #1
 80084dc:	e7a5      	b.n	800842a <_vfiprintf_r+0x11a>
 80084de:	2300      	movs	r3, #0
 80084e0:	3401      	adds	r4, #1
 80084e2:	9305      	str	r3, [sp, #20]
 80084e4:	4619      	mov	r1, r3
 80084e6:	f04f 0c0a 	mov.w	ip, #10
 80084ea:	4620      	mov	r0, r4
 80084ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084f0:	3a30      	subs	r2, #48	; 0x30
 80084f2:	2a09      	cmp	r2, #9
 80084f4:	d903      	bls.n	80084fe <_vfiprintf_r+0x1ee>
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d0c5      	beq.n	8008486 <_vfiprintf_r+0x176>
 80084fa:	9105      	str	r1, [sp, #20]
 80084fc:	e7c3      	b.n	8008486 <_vfiprintf_r+0x176>
 80084fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8008502:	4604      	mov	r4, r0
 8008504:	2301      	movs	r3, #1
 8008506:	e7f0      	b.n	80084ea <_vfiprintf_r+0x1da>
 8008508:	ab03      	add	r3, sp, #12
 800850a:	9300      	str	r3, [sp, #0]
 800850c:	462a      	mov	r2, r5
 800850e:	4b16      	ldr	r3, [pc, #88]	; (8008568 <_vfiprintf_r+0x258>)
 8008510:	a904      	add	r1, sp, #16
 8008512:	4630      	mov	r0, r6
 8008514:	f7fd fcd0 	bl	8005eb8 <_printf_float>
 8008518:	4607      	mov	r7, r0
 800851a:	1c78      	adds	r0, r7, #1
 800851c:	d1d6      	bne.n	80084cc <_vfiprintf_r+0x1bc>
 800851e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008520:	07d9      	lsls	r1, r3, #31
 8008522:	d405      	bmi.n	8008530 <_vfiprintf_r+0x220>
 8008524:	89ab      	ldrh	r3, [r5, #12]
 8008526:	059a      	lsls	r2, r3, #22
 8008528:	d402      	bmi.n	8008530 <_vfiprintf_r+0x220>
 800852a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800852c:	f7ff fa12 	bl	8007954 <__retarget_lock_release_recursive>
 8008530:	89ab      	ldrh	r3, [r5, #12]
 8008532:	065b      	lsls	r3, r3, #25
 8008534:	f53f af12 	bmi.w	800835c <_vfiprintf_r+0x4c>
 8008538:	9809      	ldr	r0, [sp, #36]	; 0x24
 800853a:	e711      	b.n	8008360 <_vfiprintf_r+0x50>
 800853c:	ab03      	add	r3, sp, #12
 800853e:	9300      	str	r3, [sp, #0]
 8008540:	462a      	mov	r2, r5
 8008542:	4b09      	ldr	r3, [pc, #36]	; (8008568 <_vfiprintf_r+0x258>)
 8008544:	a904      	add	r1, sp, #16
 8008546:	4630      	mov	r0, r6
 8008548:	f7fd ff5a 	bl	8006400 <_printf_i>
 800854c:	e7e4      	b.n	8008518 <_vfiprintf_r+0x208>
 800854e:	bf00      	nop
 8008550:	08008978 	.word	0x08008978
 8008554:	08008998 	.word	0x08008998
 8008558:	08008958 	.word	0x08008958
 800855c:	08008b14 	.word	0x08008b14
 8008560:	08008b1e 	.word	0x08008b1e
 8008564:	08005eb9 	.word	0x08005eb9
 8008568:	080082eb 	.word	0x080082eb
 800856c:	08008b1a 	.word	0x08008b1a

08008570 <_sbrk_r>:
 8008570:	b538      	push	{r3, r4, r5, lr}
 8008572:	4d06      	ldr	r5, [pc, #24]	; (800858c <_sbrk_r+0x1c>)
 8008574:	2300      	movs	r3, #0
 8008576:	4604      	mov	r4, r0
 8008578:	4608      	mov	r0, r1
 800857a:	602b      	str	r3, [r5, #0]
 800857c:	f7f9 f95e 	bl	800183c <_sbrk>
 8008580:	1c43      	adds	r3, r0, #1
 8008582:	d102      	bne.n	800858a <_sbrk_r+0x1a>
 8008584:	682b      	ldr	r3, [r5, #0]
 8008586:	b103      	cbz	r3, 800858a <_sbrk_r+0x1a>
 8008588:	6023      	str	r3, [r4, #0]
 800858a:	bd38      	pop	{r3, r4, r5, pc}
 800858c:	20000398 	.word	0x20000398

08008590 <__sread>:
 8008590:	b510      	push	{r4, lr}
 8008592:	460c      	mov	r4, r1
 8008594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008598:	f000 f8e2 	bl	8008760 <_read_r>
 800859c:	2800      	cmp	r0, #0
 800859e:	bfab      	itete	ge
 80085a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80085a2:	89a3      	ldrhlt	r3, [r4, #12]
 80085a4:	181b      	addge	r3, r3, r0
 80085a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80085aa:	bfac      	ite	ge
 80085ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80085ae:	81a3      	strhlt	r3, [r4, #12]
 80085b0:	bd10      	pop	{r4, pc}

080085b2 <__swrite>:
 80085b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085b6:	461f      	mov	r7, r3
 80085b8:	898b      	ldrh	r3, [r1, #12]
 80085ba:	05db      	lsls	r3, r3, #23
 80085bc:	4605      	mov	r5, r0
 80085be:	460c      	mov	r4, r1
 80085c0:	4616      	mov	r6, r2
 80085c2:	d505      	bpl.n	80085d0 <__swrite+0x1e>
 80085c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085c8:	2302      	movs	r3, #2
 80085ca:	2200      	movs	r2, #0
 80085cc:	f000 f898 	bl	8008700 <_lseek_r>
 80085d0:	89a3      	ldrh	r3, [r4, #12]
 80085d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80085da:	81a3      	strh	r3, [r4, #12]
 80085dc:	4632      	mov	r2, r6
 80085de:	463b      	mov	r3, r7
 80085e0:	4628      	mov	r0, r5
 80085e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085e6:	f000 b817 	b.w	8008618 <_write_r>

080085ea <__sseek>:
 80085ea:	b510      	push	{r4, lr}
 80085ec:	460c      	mov	r4, r1
 80085ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085f2:	f000 f885 	bl	8008700 <_lseek_r>
 80085f6:	1c43      	adds	r3, r0, #1
 80085f8:	89a3      	ldrh	r3, [r4, #12]
 80085fa:	bf15      	itete	ne
 80085fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80085fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008602:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008606:	81a3      	strheq	r3, [r4, #12]
 8008608:	bf18      	it	ne
 800860a:	81a3      	strhne	r3, [r4, #12]
 800860c:	bd10      	pop	{r4, pc}

0800860e <__sclose>:
 800860e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008612:	f000 b831 	b.w	8008678 <_close_r>
	...

08008618 <_write_r>:
 8008618:	b538      	push	{r3, r4, r5, lr}
 800861a:	4d07      	ldr	r5, [pc, #28]	; (8008638 <_write_r+0x20>)
 800861c:	4604      	mov	r4, r0
 800861e:	4608      	mov	r0, r1
 8008620:	4611      	mov	r1, r2
 8008622:	2200      	movs	r2, #0
 8008624:	602a      	str	r2, [r5, #0]
 8008626:	461a      	mov	r2, r3
 8008628:	f7f9 f8b7 	bl	800179a <_write>
 800862c:	1c43      	adds	r3, r0, #1
 800862e:	d102      	bne.n	8008636 <_write_r+0x1e>
 8008630:	682b      	ldr	r3, [r5, #0]
 8008632:	b103      	cbz	r3, 8008636 <_write_r+0x1e>
 8008634:	6023      	str	r3, [r4, #0]
 8008636:	bd38      	pop	{r3, r4, r5, pc}
 8008638:	20000398 	.word	0x20000398

0800863c <__assert_func>:
 800863c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800863e:	4614      	mov	r4, r2
 8008640:	461a      	mov	r2, r3
 8008642:	4b09      	ldr	r3, [pc, #36]	; (8008668 <__assert_func+0x2c>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4605      	mov	r5, r0
 8008648:	68d8      	ldr	r0, [r3, #12]
 800864a:	b14c      	cbz	r4, 8008660 <__assert_func+0x24>
 800864c:	4b07      	ldr	r3, [pc, #28]	; (800866c <__assert_func+0x30>)
 800864e:	9100      	str	r1, [sp, #0]
 8008650:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008654:	4906      	ldr	r1, [pc, #24]	; (8008670 <__assert_func+0x34>)
 8008656:	462b      	mov	r3, r5
 8008658:	f000 f81e 	bl	8008698 <fiprintf>
 800865c:	f000 f89f 	bl	800879e <abort>
 8008660:	4b04      	ldr	r3, [pc, #16]	; (8008674 <__assert_func+0x38>)
 8008662:	461c      	mov	r4, r3
 8008664:	e7f3      	b.n	800864e <__assert_func+0x12>
 8008666:	bf00      	nop
 8008668:	2000000c 	.word	0x2000000c
 800866c:	08008b25 	.word	0x08008b25
 8008670:	08008b32 	.word	0x08008b32
 8008674:	08008b60 	.word	0x08008b60

08008678 <_close_r>:
 8008678:	b538      	push	{r3, r4, r5, lr}
 800867a:	4d06      	ldr	r5, [pc, #24]	; (8008694 <_close_r+0x1c>)
 800867c:	2300      	movs	r3, #0
 800867e:	4604      	mov	r4, r0
 8008680:	4608      	mov	r0, r1
 8008682:	602b      	str	r3, [r5, #0]
 8008684:	f7f9 f8a5 	bl	80017d2 <_close>
 8008688:	1c43      	adds	r3, r0, #1
 800868a:	d102      	bne.n	8008692 <_close_r+0x1a>
 800868c:	682b      	ldr	r3, [r5, #0]
 800868e:	b103      	cbz	r3, 8008692 <_close_r+0x1a>
 8008690:	6023      	str	r3, [r4, #0]
 8008692:	bd38      	pop	{r3, r4, r5, pc}
 8008694:	20000398 	.word	0x20000398

08008698 <fiprintf>:
 8008698:	b40e      	push	{r1, r2, r3}
 800869a:	b503      	push	{r0, r1, lr}
 800869c:	4601      	mov	r1, r0
 800869e:	ab03      	add	r3, sp, #12
 80086a0:	4805      	ldr	r0, [pc, #20]	; (80086b8 <fiprintf+0x20>)
 80086a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80086a6:	6800      	ldr	r0, [r0, #0]
 80086a8:	9301      	str	r3, [sp, #4]
 80086aa:	f7ff fe31 	bl	8008310 <_vfiprintf_r>
 80086ae:	b002      	add	sp, #8
 80086b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80086b4:	b003      	add	sp, #12
 80086b6:	4770      	bx	lr
 80086b8:	2000000c 	.word	0x2000000c

080086bc <_fstat_r>:
 80086bc:	b538      	push	{r3, r4, r5, lr}
 80086be:	4d07      	ldr	r5, [pc, #28]	; (80086dc <_fstat_r+0x20>)
 80086c0:	2300      	movs	r3, #0
 80086c2:	4604      	mov	r4, r0
 80086c4:	4608      	mov	r0, r1
 80086c6:	4611      	mov	r1, r2
 80086c8:	602b      	str	r3, [r5, #0]
 80086ca:	f7f9 f88e 	bl	80017ea <_fstat>
 80086ce:	1c43      	adds	r3, r0, #1
 80086d0:	d102      	bne.n	80086d8 <_fstat_r+0x1c>
 80086d2:	682b      	ldr	r3, [r5, #0]
 80086d4:	b103      	cbz	r3, 80086d8 <_fstat_r+0x1c>
 80086d6:	6023      	str	r3, [r4, #0]
 80086d8:	bd38      	pop	{r3, r4, r5, pc}
 80086da:	bf00      	nop
 80086dc:	20000398 	.word	0x20000398

080086e0 <_isatty_r>:
 80086e0:	b538      	push	{r3, r4, r5, lr}
 80086e2:	4d06      	ldr	r5, [pc, #24]	; (80086fc <_isatty_r+0x1c>)
 80086e4:	2300      	movs	r3, #0
 80086e6:	4604      	mov	r4, r0
 80086e8:	4608      	mov	r0, r1
 80086ea:	602b      	str	r3, [r5, #0]
 80086ec:	f7f9 f88d 	bl	800180a <_isatty>
 80086f0:	1c43      	adds	r3, r0, #1
 80086f2:	d102      	bne.n	80086fa <_isatty_r+0x1a>
 80086f4:	682b      	ldr	r3, [r5, #0]
 80086f6:	b103      	cbz	r3, 80086fa <_isatty_r+0x1a>
 80086f8:	6023      	str	r3, [r4, #0]
 80086fa:	bd38      	pop	{r3, r4, r5, pc}
 80086fc:	20000398 	.word	0x20000398

08008700 <_lseek_r>:
 8008700:	b538      	push	{r3, r4, r5, lr}
 8008702:	4d07      	ldr	r5, [pc, #28]	; (8008720 <_lseek_r+0x20>)
 8008704:	4604      	mov	r4, r0
 8008706:	4608      	mov	r0, r1
 8008708:	4611      	mov	r1, r2
 800870a:	2200      	movs	r2, #0
 800870c:	602a      	str	r2, [r5, #0]
 800870e:	461a      	mov	r2, r3
 8008710:	f7f9 f886 	bl	8001820 <_lseek>
 8008714:	1c43      	adds	r3, r0, #1
 8008716:	d102      	bne.n	800871e <_lseek_r+0x1e>
 8008718:	682b      	ldr	r3, [r5, #0]
 800871a:	b103      	cbz	r3, 800871e <_lseek_r+0x1e>
 800871c:	6023      	str	r3, [r4, #0]
 800871e:	bd38      	pop	{r3, r4, r5, pc}
 8008720:	20000398 	.word	0x20000398

08008724 <__ascii_mbtowc>:
 8008724:	b082      	sub	sp, #8
 8008726:	b901      	cbnz	r1, 800872a <__ascii_mbtowc+0x6>
 8008728:	a901      	add	r1, sp, #4
 800872a:	b142      	cbz	r2, 800873e <__ascii_mbtowc+0x1a>
 800872c:	b14b      	cbz	r3, 8008742 <__ascii_mbtowc+0x1e>
 800872e:	7813      	ldrb	r3, [r2, #0]
 8008730:	600b      	str	r3, [r1, #0]
 8008732:	7812      	ldrb	r2, [r2, #0]
 8008734:	1e10      	subs	r0, r2, #0
 8008736:	bf18      	it	ne
 8008738:	2001      	movne	r0, #1
 800873a:	b002      	add	sp, #8
 800873c:	4770      	bx	lr
 800873e:	4610      	mov	r0, r2
 8008740:	e7fb      	b.n	800873a <__ascii_mbtowc+0x16>
 8008742:	f06f 0001 	mvn.w	r0, #1
 8008746:	e7f8      	b.n	800873a <__ascii_mbtowc+0x16>

08008748 <__malloc_lock>:
 8008748:	4801      	ldr	r0, [pc, #4]	; (8008750 <__malloc_lock+0x8>)
 800874a:	f7ff b902 	b.w	8007952 <__retarget_lock_acquire_recursive>
 800874e:	bf00      	nop
 8008750:	20000390 	.word	0x20000390

08008754 <__malloc_unlock>:
 8008754:	4801      	ldr	r0, [pc, #4]	; (800875c <__malloc_unlock+0x8>)
 8008756:	f7ff b8fd 	b.w	8007954 <__retarget_lock_release_recursive>
 800875a:	bf00      	nop
 800875c:	20000390 	.word	0x20000390

08008760 <_read_r>:
 8008760:	b538      	push	{r3, r4, r5, lr}
 8008762:	4d07      	ldr	r5, [pc, #28]	; (8008780 <_read_r+0x20>)
 8008764:	4604      	mov	r4, r0
 8008766:	4608      	mov	r0, r1
 8008768:	4611      	mov	r1, r2
 800876a:	2200      	movs	r2, #0
 800876c:	602a      	str	r2, [r5, #0]
 800876e:	461a      	mov	r2, r3
 8008770:	f7f8 fff6 	bl	8001760 <_read>
 8008774:	1c43      	adds	r3, r0, #1
 8008776:	d102      	bne.n	800877e <_read_r+0x1e>
 8008778:	682b      	ldr	r3, [r5, #0]
 800877a:	b103      	cbz	r3, 800877e <_read_r+0x1e>
 800877c:	6023      	str	r3, [r4, #0]
 800877e:	bd38      	pop	{r3, r4, r5, pc}
 8008780:	20000398 	.word	0x20000398

08008784 <__ascii_wctomb>:
 8008784:	b149      	cbz	r1, 800879a <__ascii_wctomb+0x16>
 8008786:	2aff      	cmp	r2, #255	; 0xff
 8008788:	bf85      	ittet	hi
 800878a:	238a      	movhi	r3, #138	; 0x8a
 800878c:	6003      	strhi	r3, [r0, #0]
 800878e:	700a      	strbls	r2, [r1, #0]
 8008790:	f04f 30ff 	movhi.w	r0, #4294967295
 8008794:	bf98      	it	ls
 8008796:	2001      	movls	r0, #1
 8008798:	4770      	bx	lr
 800879a:	4608      	mov	r0, r1
 800879c:	4770      	bx	lr

0800879e <abort>:
 800879e:	b508      	push	{r3, lr}
 80087a0:	2006      	movs	r0, #6
 80087a2:	f000 f82b 	bl	80087fc <raise>
 80087a6:	2001      	movs	r0, #1
 80087a8:	f7f8 ffd0 	bl	800174c <_exit>

080087ac <_raise_r>:
 80087ac:	291f      	cmp	r1, #31
 80087ae:	b538      	push	{r3, r4, r5, lr}
 80087b0:	4604      	mov	r4, r0
 80087b2:	460d      	mov	r5, r1
 80087b4:	d904      	bls.n	80087c0 <_raise_r+0x14>
 80087b6:	2316      	movs	r3, #22
 80087b8:	6003      	str	r3, [r0, #0]
 80087ba:	f04f 30ff 	mov.w	r0, #4294967295
 80087be:	bd38      	pop	{r3, r4, r5, pc}
 80087c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80087c2:	b112      	cbz	r2, 80087ca <_raise_r+0x1e>
 80087c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087c8:	b94b      	cbnz	r3, 80087de <_raise_r+0x32>
 80087ca:	4620      	mov	r0, r4
 80087cc:	f000 f830 	bl	8008830 <_getpid_r>
 80087d0:	462a      	mov	r2, r5
 80087d2:	4601      	mov	r1, r0
 80087d4:	4620      	mov	r0, r4
 80087d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087da:	f000 b817 	b.w	800880c <_kill_r>
 80087de:	2b01      	cmp	r3, #1
 80087e0:	d00a      	beq.n	80087f8 <_raise_r+0x4c>
 80087e2:	1c59      	adds	r1, r3, #1
 80087e4:	d103      	bne.n	80087ee <_raise_r+0x42>
 80087e6:	2316      	movs	r3, #22
 80087e8:	6003      	str	r3, [r0, #0]
 80087ea:	2001      	movs	r0, #1
 80087ec:	e7e7      	b.n	80087be <_raise_r+0x12>
 80087ee:	2400      	movs	r4, #0
 80087f0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80087f4:	4628      	mov	r0, r5
 80087f6:	4798      	blx	r3
 80087f8:	2000      	movs	r0, #0
 80087fa:	e7e0      	b.n	80087be <_raise_r+0x12>

080087fc <raise>:
 80087fc:	4b02      	ldr	r3, [pc, #8]	; (8008808 <raise+0xc>)
 80087fe:	4601      	mov	r1, r0
 8008800:	6818      	ldr	r0, [r3, #0]
 8008802:	f7ff bfd3 	b.w	80087ac <_raise_r>
 8008806:	bf00      	nop
 8008808:	2000000c 	.word	0x2000000c

0800880c <_kill_r>:
 800880c:	b538      	push	{r3, r4, r5, lr}
 800880e:	4d07      	ldr	r5, [pc, #28]	; (800882c <_kill_r+0x20>)
 8008810:	2300      	movs	r3, #0
 8008812:	4604      	mov	r4, r0
 8008814:	4608      	mov	r0, r1
 8008816:	4611      	mov	r1, r2
 8008818:	602b      	str	r3, [r5, #0]
 800881a:	f7f8 ff87 	bl	800172c <_kill>
 800881e:	1c43      	adds	r3, r0, #1
 8008820:	d102      	bne.n	8008828 <_kill_r+0x1c>
 8008822:	682b      	ldr	r3, [r5, #0]
 8008824:	b103      	cbz	r3, 8008828 <_kill_r+0x1c>
 8008826:	6023      	str	r3, [r4, #0]
 8008828:	bd38      	pop	{r3, r4, r5, pc}
 800882a:	bf00      	nop
 800882c:	20000398 	.word	0x20000398

08008830 <_getpid_r>:
 8008830:	f7f8 bf74 	b.w	800171c <_getpid>

08008834 <_init>:
 8008834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008836:	bf00      	nop
 8008838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800883a:	bc08      	pop	{r3}
 800883c:	469e      	mov	lr, r3
 800883e:	4770      	bx	lr

08008840 <_fini>:
 8008840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008842:	bf00      	nop
 8008844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008846:	bc08      	pop	{r3}
 8008848:	469e      	mov	lr, r3
 800884a:	4770      	bx	lr
