# MIPS-verilog
buggy MIPS written in verilog 

manually add instructions to the testbench..
