\hypertarget{union__hw__adc__sc1n}{}\section{\+\_\+hw\+\_\+adc\+\_\+sc1n Union Reference}
\label{union__hw__adc__sc1n}\index{\+\_\+hw\+\_\+adc\+\_\+sc1n@{\+\_\+hw\+\_\+adc\+\_\+sc1n}}


H\+W\+\_\+\+A\+D\+C\+\_\+\+S\+C1n -\/ A\+DC Status and Control Registers 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+adc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields}{\+\_\+hw\+\_\+adc\+\_\+sc1n\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__adc__sc1n_a667b2bfff2168d56420403c84e543579}{}\label{union__hw__adc__sc1n_a667b2bfff2168d56420403c84e543579}

\item 
struct \hyperlink{struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields}{\+\_\+hw\+\_\+adc\+\_\+sc1n\+::\+\_\+hw\+\_\+adc\+\_\+sc1n\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__adc__sc1n_a11663ceb840d67051ae1dd1a14ee30e6}{}\label{union__hw__adc__sc1n_a11663ceb840d67051ae1dd1a14ee30e6}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+D\+C\+\_\+\+S\+C1n -\/ A\+DC Status and Control Registers 1 (RW) 

Reset value\+: 0x0000001\+FU

S\+C1A is used for both software and hardware trigger modes of operation. To allow sequential conversions of the A\+DC to be triggered by internal peripherals, the A\+DC can have more than one status and control register\+: one for each conversion. The S\+C1\+B-\/\+S\+C1n registers indicate potentially multiple S\+C1 registers for use only in hardware trigger mode. See the chip configuration information about the number of S\+C1n registers specific to this device. The S\+C1n registers have identical fields, and are used in a \char`\"{}ping-\/pong\char`\"{} approach to control A\+DC operation. At any one point in time, only one of the S\+C1n registers is actively controlling A\+DC conversions. Updating S\+C1A while S\+C1n is actively controlling a conversion is allowed, and vice-\/versa for any of the S\+C1n registers specific to this M\+CU. Writing S\+C1A while S\+C1A is actively controlling a conversion aborts the current conversion. In Software Trigger mode, when S\+C2\mbox{[}A\+D\+T\+RG\mbox{]}=0, writes to S\+C1A subsequently initiate a new conversion, if S\+C1\mbox{[}A\+D\+CH\mbox{]} contains a value other than all 1s. Writing any of the S\+C1n registers while that specific S\+C1n register is actively controlling a conversion aborts the current conversion. None of the S\+C1\+B-\/\+S\+C1n registers are used for software trigger operation and therefore writes to the S\+C1\+B-\/\+S\+C1n registers do not initiate a new conversion. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
