{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628819515735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628819515735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 22:51:55 2021 " "Processing started: Thu Aug 12 22:51:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628819515735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628819515735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_of_instruction_simulation -c memory_of_instruction_simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_of_instruction_simulation -c memory_of_instruction_simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628819515735 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628819516038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darme/desktop/memory_of_instruction/memory_of_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darme/desktop/memory_of_instruction/memory_of_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_of_instruction " "Found entity 1: memory_of_instruction" {  } { { "../memory_of_instruction/memory_of_instruction.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction/memory_of_instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628819516085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628819516085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clock Clock memory_of_instruction_simulation.v(1) " "Verilog HDL Declaration information at memory_of_instruction_simulation.v(1): object \"clock\" differs only in case from object \"Clock\" in the same scope" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628819516089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset reset memory_of_instruction_simulation.v(2) " "Verilog HDL Declaration information at memory_of_instruction_simulation.v(2): object \"Reset\" differs only in case from object \"reset\" in the same scope" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628819516089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WE we memory_of_instruction_simulation.v(2) " "Verilog HDL Declaration information at memory_of_instruction_simulation.v(2): object \"WE\" differs only in case from object \"we\" in the same scope" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628819516089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Address address memory_of_instruction_simulation.v(3) " "Verilog HDL Declaration information at memory_of_instruction_simulation.v(3): object \"Address\" differs only in case from object \"address\" in the same scope" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628819516089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_in data_in memory_of_instruction_simulation.v(4) " "Verilog HDL Declaration information at memory_of_instruction_simulation.v(4): object \"Data_in\" differs only in case from object \"data_in\" in the same scope" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628819516089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_of_instruction_simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_of_instruction_simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_of_instruction_simulation " "Found entity 1: memory_of_instruction_simulation" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628819516090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628819516090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_of_instruction_simulation " "Elaborating entity \"memory_of_instruction_simulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628819516124 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Reset memory_of_instruction_simulation.v(2) " "Verilog HDL warning at memory_of_instruction_simulation.v(2): object Reset used but never assigned" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 2 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1628819516125 "|memory_of_instruction_simulation"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "WE memory_of_instruction_simulation.v(2) " "Verilog HDL warning at memory_of_instruction_simulation.v(2): object WE used but never assigned" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 2 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1628819516125 "|memory_of_instruction_simulation"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Data_in memory_of_instruction_simulation.v(4) " "Verilog HDL warning at memory_of_instruction_simulation.v(4): object Data_in used but never assigned" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 4 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1628819516125 "|memory_of_instruction_simulation"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clock memory_of_instruction_simulation.v(25) " "Verilog HDL warning at memory_of_instruction_simulation.v(25): assignments to Clock create a combinational loop" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 25 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1628819516125 "|memory_of_instruction_simulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory_of_instruction_simulation.v(30) " "Verilog HDL assignment warning at memory_of_instruction_simulation.v(30): truncated value with size 32 to match size of target (8)" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628819516125 "|memory_of_instruction_simulation"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Data_in 0 memory_of_instruction_simulation.v(4) " "Net \"Data_in\" at memory_of_instruction_simulation.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628819516130 "|memory_of_instruction_simulation"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reset 0 memory_of_instruction_simulation.v(2) " "Net \"Reset\" at memory_of_instruction_simulation.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628819516130 "|memory_of_instruction_simulation"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WE 0 memory_of_instruction_simulation.v(2) " "Net \"WE\" at memory_of_instruction_simulation.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628819516130 "|memory_of_instruction_simulation"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "b memory_of_instruction_simulation.v(1) " "Output port \"b\" at memory_of_instruction_simulation.v(1) has no driver" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1628819516130 "|memory_of_instruction_simulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_of_instruction memory_of_instruction:mi " "Elaborating entity \"memory_of_instruction\" for hierarchy \"memory_of_instruction:mi\"" {  } { { "memory_of_instruction_simulation.v" "mi" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628819516141 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628819516499 "|memory_of_instruction_simulation|b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1628819516499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/darme/Desktop/memory_of_instruction_simulation/output_files/memory_of_instruction_simulation.map.smsg " "Generated suppressed messages file C:/Users/darme/Desktop/memory_of_instruction_simulation/output_files/memory_of_instruction_simulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1628819516541 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1628819516639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628819516639 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a " "No output dependent on input pin \"a\"" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628819516667 "|memory_of_instruction_simulation|a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "memory_of_instruction_simulation.v" "" { Text "C:/Users/darme/Desktop/memory_of_instruction_simulation/memory_of_instruction_simulation.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628819516667 "|memory_of_instruction_simulation|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1628819516667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1628819516668 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1628819516668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1628819516668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628819516689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 12 22:51:56 2021 " "Processing ended: Thu Aug 12 22:51:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628819516689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628819516689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628819516689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628819516689 ""}
