/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [20:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [7:0] celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [14:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_6z[2] ? celloutsig_0_10z[2] : 1'h1;
  assign celloutsig_0_5z = ~(celloutsig_0_3z & celloutsig_0_0z);
  assign celloutsig_0_24z = ~(celloutsig_0_13z & celloutsig_0_1z[2]);
  assign celloutsig_0_34z = !(celloutsig_0_31z ? celloutsig_0_13z : celloutsig_0_33z[0]);
  assign celloutsig_0_4z = ~celloutsig_0_0z;
  assign celloutsig_1_19z = ~celloutsig_1_6z;
  assign celloutsig_0_7z = ~celloutsig_0_3z;
  assign celloutsig_0_21z = ~celloutsig_0_15z;
  assign celloutsig_0_16z = celloutsig_0_11z | ~(celloutsig_0_1z[0]);
  assign celloutsig_0_18z = celloutsig_0_2z[1] | ~(celloutsig_0_7z);
  assign celloutsig_1_9z = in_data[123:121] & { in_data[129:128], celloutsig_1_6z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } >= { in_data[109], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z } >= celloutsig_0_6z;
  assign celloutsig_0_31z = celloutsig_0_19z[18:16] >= { celloutsig_0_29z[0], celloutsig_0_24z, celloutsig_0_13z };
  assign celloutsig_0_30z = { in_data[55:49], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_22z } && { celloutsig_0_19z[5:4], celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_1_18z = ! celloutsig_1_10z[6:1];
  assign celloutsig_1_4z = celloutsig_1_1z & ~(celloutsig_1_2z);
  assign celloutsig_0_15z = celloutsig_0_4z & ~(celloutsig_0_8z[3]);
  assign celloutsig_0_27z = { celloutsig_0_1z[1:0], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_11z } % { 1'h1, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_1_10z = { in_data[180:179], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z } % { 1'h1, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_14z = celloutsig_0_2z[6:0] % { 1'h1, celloutsig_0_2z[5:1], in_data[0] };
  assign celloutsig_0_22z = { celloutsig_0_10z[4:1], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_15z } % { 1'h1, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_13z, 1'h1 };
  assign celloutsig_0_2z = in_data[89:81] % { 1'h1, celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[139] ? in_data[191:177] : in_data[189:175];
  assign celloutsig_0_10z = celloutsig_0_1z[2] ? { celloutsig_0_6z, celloutsig_0_6z } : { celloutsig_0_0z, celloutsig_0_8z, 1'h1 };
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[59:57] : 3'h0;
  assign celloutsig_0_20z = celloutsig_0_1z[1] ? { celloutsig_0_19z[18:13], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_1z[2], 1'h1, celloutsig_0_1z[0] } : { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_1_2z = in_data[173:171] != { celloutsig_1_0z[6:5], celloutsig_1_1z };
  assign celloutsig_0_12z = celloutsig_0_10z[5:1] != { celloutsig_0_10z[1], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_28z = celloutsig_0_27z[6:2] != { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_0z = | in_data[24:20];
  assign celloutsig_0_3z = | { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_33z = { celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_28z } >> celloutsig_0_2z[5:1];
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_5z } << { celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_17z = celloutsig_0_14z[4:2] << celloutsig_0_2z[6:4];
  assign celloutsig_0_29z = celloutsig_0_26z[5:1] << { celloutsig_0_22z[2:0], celloutsig_0_28z, celloutsig_0_11z };
  assign celloutsig_1_3z = ~((in_data[121] & celloutsig_1_1z) | celloutsig_1_2z);
  always_latch
    if (celloutsig_1_6z) celloutsig_0_6z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_6z = celloutsig_0_2z[2:0];
  always_latch
    if (celloutsig_1_6z) celloutsig_0_19z = 21'h000000;
    else if (clkin_data[0]) celloutsig_0_19z = { in_data[31:12], celloutsig_0_3z };
  always_latch
    if (celloutsig_1_6z) celloutsig_0_26z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_26z = celloutsig_0_2z[8:1];
  assign celloutsig_1_1z = ~((celloutsig_1_0z[3] & celloutsig_1_0z[13]) | (celloutsig_1_0z[3] & in_data[142]));
  assign celloutsig_0_25z = ~((celloutsig_0_4z & celloutsig_0_11z) | (celloutsig_0_12z & celloutsig_0_16z));
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
