Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Nov 19 15:20:37 2025
| Host         : pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_utilization -slr -file slr_util_routed.rpt -pb slr_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5655 |       |     23040 | 24.54 |
|   SLR1 -> SLR2                   |  2984 |       |           | 12.95 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2671 |       |           | 11.59 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  7490 |       |     23040 | 32.51 |
|   SLR0 -> SLR1                   |  3387 |       |           | 14.70 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  4103 |       |           | 17.81 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 13145 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2579 |   92 |
| SLR1      | 2916 |    0 | 4011 |
| SLR0      |   68 | 3319 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+-------+-------+-------+--------+--------+--------+
|          Site Type         |  SLR0 |  SLR1 |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+-------+-------+--------+--------+--------+
| CLB                        |  8088 | 12812 |  6769 |  14.72 |  23.73 |  12.54 |
|   CLBL                     |  4241 |  6954 |  3586 |  14.48 |  23.75 |  12.25 |
|   CLBM                     |  3847 |  5858 |  3183 |  14.98 |  23.70 |  12.88 |
| CLB LUTs                   | 32281 | 69895 | 26098 |   7.34 |  16.18 |   6.04 |
|   LUT as Logic             | 29206 | 65640 | 24568 |   6.64 |  15.19 |   5.69 |
|     using O5 output only   |  1134 |   981 |   461 |   0.26 |   0.23 |   0.11 |
|     using O6 output only   | 21468 | 48386 | 17421 |   4.88 |  11.20 |   4.03 |
|     using O5 and O6        |  6604 | 16273 |  6686 |   1.50 |   3.77 |   1.55 |
|   LUT as Memory            |  3075 |  4255 |  1530 |   1.50 |   2.15 |   0.77 |
|     LUT as Distributed RAM |  1178 |  3706 |   820 |   0.57 |   1.87 |   0.41 |
|       using O5 output only |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   240 |   386 |     4 |   0.12 |   0.20 |  <0.01 |
|       using O5 and O6      |   938 |  3320 |   816 |   0.46 |   1.68 |   0.41 |
|     LUT as Shift Register  |  1897 |   549 |   710 |   0.92 |   0.28 |   0.36 |
|       using O5 output only |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  1185 |   390 |   676 |   0.58 |   0.20 |   0.34 |
|       using O5 and O6      |   712 |   159 |    34 |   0.35 |   0.08 |   0.02 |
| CLB Registers              | 54485 | 80432 | 35369 |   6.20 |   9.31 |   4.09 |
| CARRY8                     |   309 |  1268 |   110 |   0.56 |   2.35 |   0.20 |
| F7 Muxes                   |   812 |  1580 |   437 |   0.37 |   0.73 |   0.20 |
| F8 Muxes                   |   126 |   332 |     0 |   0.11 |   0.31 |   0.00 |
| F9 Muxes                   |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  65.5 |   627 |   162 |   9.75 |  93.30 |  24.11 |
|   RAMB36/FIFO              |    64 |   625 |   162 |   9.52 |  93.01 |  24.11 |
|   RAMB18                   |     3 |     4 |     0 |   0.22 |   0.30 |   0.00 |
| URAM                       |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |    32 |     4 |   0.00 |   1.04 |   0.13 |
| Unique Control Sets        |  1858 |  3783 |  1157 |   1.69 |   3.50 |   1.07 |
+----------------------------+-------+-------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


