# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates

## Manoj M

## Register Number: 23004560

## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: Manoj M
RegisterNumber: 23004560

![image](https://github.com/Manoj0079940/Experiment--02-Implementation-of-combinational-logic-/assets/149366208/a4fe5411-e819-45d5-8fa0-194e00e54f09)

## RTL realization

![image](https://github.com/Manoj0079940/Experiment--02-Implementation-of-combinational-logic-/assets/149366208/39593d81-09c6-46d5-b8bd-c484405f94c0)

## Truth Table

![image](https://github.com/Manoj0079940/Experiment--02-Implementation-of-combinational-logic-/assets/149366208/2058d8ed-a74c-4dff-81bf-9b65190b1628)


## Timing Diagram

![image](https://github.com/Manoj0079940/Experiment--02-Implementation-of-combinational-logic-/assets/149366208/cf61f438-8e88-4275-bd2c-adf71e703e03)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
