
msw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004660  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  0800476c  0800476c  0000576c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004800  08004800  00006478  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004800  08004800  00006478  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004800  08004800  00006478  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004800  08004800  00005800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004804  08004804  00005804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000478  20000000  08004808  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000618  20000478  08004c80  00006478  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a90  08004c80  00006a90  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006478  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009dcd  00000000  00000000  000064a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002328  00000000  00000000  0001026e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  00012598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007b4  00000000  00000000  00012fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ea9  00000000  00000000  0001379c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000baa1  00000000  00000000  0002b645  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086d05  00000000  00000000  000370e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bddeb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d68  00000000  00000000  000bde30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000c0b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000478 	.word	0x20000478
 8000128:	00000000 	.word	0x00000000
 800012c:	08004754 	.word	0x08004754

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000047c 	.word	0x2000047c
 8000148:	08004754 	.word	0x08004754

0800014c <LCD_Send>:
    { 0x07, 0x0C, 0x0C, 0x38, 0x0C, 0x0C, 0x07, 0x00},   // U+007D (})
    { 0x6E, 0x3B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},   // U+007E (~)
    { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}    // U+007F
};

static void LCD_Send(uint8_t data, uint8_t isdata){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	460a      	mov	r2, r1
 8000156:	71fb      	strb	r3, [r7, #7]
 8000158:	4613      	mov	r3, r2
 800015a:	71bb      	strb	r3, [r7, #6]

	if(isdata){
 800015c:	79bb      	ldrb	r3, [r7, #6]
 800015e:	2b00      	cmp	r3, #0
 8000160:	d005      	beq.n	800016e <LCD_Send+0x22>
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);
 8000162:	2201      	movs	r2, #1
 8000164:	2102      	movs	r1, #2
 8000166:	4810      	ldr	r0, [pc, #64]	@ (80001a8 <LCD_Send+0x5c>)
 8000168:	f001 ffae 	bl	80020c8 <HAL_GPIO_WritePin>
 800016c:	e004      	b.n	8000178 <LCD_Send+0x2c>
	}else{
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_RESET);
 800016e:	2200      	movs	r2, #0
 8000170:	2102      	movs	r1, #2
 8000172:	480d      	ldr	r0, [pc, #52]	@ (80001a8 <LCD_Send+0x5c>)
 8000174:	f001 ffa8 	bl	80020c8 <HAL_GPIO_WritePin>
	}

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000178:	2200      	movs	r2, #0
 800017a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800017e:	480a      	ldr	r0, [pc, #40]	@ (80001a8 <LCD_Send+0x5c>)
 8000180:	f001 ffa2 	bl	80020c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8000184:	1df9      	adds	r1, r7, #7
 8000186:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800018a:	2201      	movs	r2, #1
 800018c:	4807      	ldr	r0, [pc, #28]	@ (80001ac <LCD_Send+0x60>)
 800018e:	f003 fc1f 	bl	80039d0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000192:	2201      	movs	r2, #1
 8000194:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000198:	4803      	ldr	r0, [pc, #12]	@ (80001a8 <LCD_Send+0x5c>)
 800019a:	f001 ff95 	bl	80020c8 <HAL_GPIO_WritePin>

}
 800019e:	bf00      	nop
 80001a0:	3708      	adds	r7, #8
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bd80      	pop	{r7, pc}
 80001a6:	bf00      	nop
 80001a8:	40010c00 	.word	0x40010c00
 80001ac:	200008d8 	.word	0x200008d8

080001b0 <LCD_Init>:

void LCD_Init(){
 80001b0:	b580      	push	{r7, lr}
 80001b2:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 80001b4:	2200      	movs	r2, #0
 80001b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001ba:	481d      	ldr	r0, [pc, #116]	@ (8000230 <LCD_Init+0x80>)
 80001bc:	f001 ff84 	bl	80020c8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80001c0:	200a      	movs	r0, #10
 80001c2:	f000 ffe3 	bl	800118c <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 80001c6:	2201      	movs	r2, #1
 80001c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001cc:	4818      	ldr	r0, [pc, #96]	@ (8000230 <LCD_Init+0x80>)
 80001ce:	f001 ff7b 	bl	80020c8 <HAL_GPIO_WritePin>

	LCD_Send(0xAE, 0);//OFF
 80001d2:	2100      	movs	r1, #0
 80001d4:	20ae      	movs	r0, #174	@ 0xae
 80001d6:	f7ff ffb9 	bl	800014c <LCD_Send>
	LCD_Send(0xA3, 0);// Bias 1/9Timeout >> 0xA2 (or 1/7 >> 0xA3)
 80001da:	2100      	movs	r1, #0
 80001dc:	20a3      	movs	r0, #163	@ 0xa3
 80001de:	f7ff ffb5 	bl	800014c <LCD_Send>
	LCD_Send(0xA1, 0);// ADC select normal A 1/0 X>>left to right or r to l
 80001e2:	2100      	movs	r1, #0
 80001e4:	20a1      	movs	r0, #161	@ 0xa1
 80001e6:	f7ff ffb1 	bl	800014c <LCD_Send>
	LCD_Send(0xC8, 0); // Common output reverse C 0/8 Y>>top to bottom or bottom to top
 80001ea:	2100      	movs	r1, #0
 80001ec:	20c8      	movs	r0, #200	@ 0xc8
 80001ee:	f7ff ffad 	bl	800014c <LCD_Send>
	LCD_Send(0x22, 0); // Internal resistor ratio
 80001f2:	2100      	movs	r1, #0
 80001f4:	2022      	movs	r0, #34	@ 0x22
 80001f6:	f7ff ffa9 	bl	800014c <LCD_Send>
	LCD_Send(0x2F, 0); // Power control: booster, regulator, follower ON
 80001fa:	2100      	movs	r1, #0
 80001fc:	202f      	movs	r0, #47	@ 0x2f
 80001fe:	f7ff ffa5 	bl	800014c <LCD_Send>
	LCD_Send(0x40, 0); // Set start line = 0
 8000202:	2100      	movs	r1, #0
 8000204:	2040      	movs	r0, #64	@ 0x40
 8000206:	f7ff ffa1 	bl	800014c <LCD_Send>
	LCD_Send(0x81, 0);   // Command: Set Electronic Volume mode
 800020a:	2100      	movs	r1, #0
 800020c:	2081      	movs	r0, #129	@ 0x81
 800020e:	f7ff ff9d 	bl	800014c <LCD_Send>
	LCD_Send(0x15, 0);   // Value: контраст (0x00–0x3F)
 8000212:	2100      	movs	r1, #0
 8000214:	2015      	movs	r0, #21
 8000216:	f7ff ff99 	bl	800014c <LCD_Send>
	LCD_Send(0xAF, 0);//ON
 800021a:	2100      	movs	r1, #0
 800021c:	20af      	movs	r0, #175	@ 0xaf
 800021e:	f7ff ff95 	bl	800014c <LCD_Send>

	LCD_Clear();
 8000222:	f000 f807 	bl	8000234 <LCD_Clear>
	LCD_Update();
 8000226:	f000 f82b 	bl	8000280 <LCD_Update>
}
 800022a:	bf00      	nop
 800022c:	bd80      	pop	{r7, pc}
 800022e:	bf00      	nop
 8000230:	40010c00 	.word	0x40010c00

08000234 <LCD_Clear>:

void LCD_Clear(){
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++)
 800023a:	2300      	movs	r3, #0
 800023c:	71fb      	strb	r3, [r7, #7]
 800023e:	e014      	b.n	800026a <LCD_Clear+0x36>
	        for (uint8_t col = 0; col < 128; col++)
 8000240:	2300      	movs	r3, #0
 8000242:	71bb      	strb	r3, [r7, #6]
 8000244:	e00a      	b.n	800025c <LCD_Clear+0x28>
	            lcd_buffer[page][col] = 0x00;
 8000246:	79fa      	ldrb	r2, [r7, #7]
 8000248:	79bb      	ldrb	r3, [r7, #6]
 800024a:	490c      	ldr	r1, [pc, #48]	@ (800027c <LCD_Clear+0x48>)
 800024c:	01d2      	lsls	r2, r2, #7
 800024e:	440a      	add	r2, r1
 8000250:	4413      	add	r3, r2
 8000252:	2200      	movs	r2, #0
 8000254:	701a      	strb	r2, [r3, #0]
	        for (uint8_t col = 0; col < 128; col++)
 8000256:	79bb      	ldrb	r3, [r7, #6]
 8000258:	3301      	adds	r3, #1
 800025a:	71bb      	strb	r3, [r7, #6]
 800025c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000260:	2b00      	cmp	r3, #0
 8000262:	daf0      	bge.n	8000246 <LCD_Clear+0x12>
	for (uint8_t page = 0; page < 8; page++)
 8000264:	79fb      	ldrb	r3, [r7, #7]
 8000266:	3301      	adds	r3, #1
 8000268:	71fb      	strb	r3, [r7, #7]
 800026a:	79fb      	ldrb	r3, [r7, #7]
 800026c:	2b07      	cmp	r3, #7
 800026e:	d9e7      	bls.n	8000240 <LCD_Clear+0xc>
}
 8000270:	bf00      	nop
 8000272:	bf00      	nop
 8000274:	370c      	adds	r7, #12
 8000276:	46bd      	mov	sp, r7
 8000278:	bc80      	pop	{r7}
 800027a:	4770      	bx	lr
 800027c:	20000494 	.word	0x20000494

08000280 <LCD_Update>:

void LCD_Update(){
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++) {
 8000286:	2300      	movs	r3, #0
 8000288:	71fb      	strb	r3, [r7, #7]
 800028a:	e02d      	b.n	80002e8 <LCD_Update+0x68>
		 LCD_Send(0xB0 | page, 0);// Set page address >> SET START LINE
 800028c:	79fb      	ldrb	r3, [r7, #7]
 800028e:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8000292:	b2db      	uxtb	r3, r3
 8000294:	2100      	movs	r1, #0
 8000296:	4618      	mov	r0, r3
 8000298:	f7ff ff58 	bl	800014c <LCD_Send>
		 LCD_Send(0x10, 0); // Set column address high "16"
 800029c:	2100      	movs	r1, #0
 800029e:	2010      	movs	r0, #16
 80002a0:	f7ff ff54 	bl	800014c <LCD_Send>
		 LCD_Send(0x00, 0); // Set column address low "0"
 80002a4:	2100      	movs	r1, #0
 80002a6:	2000      	movs	r0, #0
 80002a8:	f7ff ff50 	bl	800014c <LCD_Send>
		 HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);//DATA
 80002ac:	2201      	movs	r2, #1
 80002ae:	2102      	movs	r1, #2
 80002b0:	4811      	ldr	r0, [pc, #68]	@ (80002f8 <LCD_Update+0x78>)
 80002b2:	f001 ff09 	bl	80020c8 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80002b6:	2200      	movs	r2, #0
 80002b8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80002bc:	480e      	ldr	r0, [pc, #56]	@ (80002f8 <LCD_Update+0x78>)
 80002be:	f001 ff03 	bl	80020c8 <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1, lcd_buffer[page], 128, HAL_MAX_DELAY);
 80002c2:	79fb      	ldrb	r3, [r7, #7]
 80002c4:	01db      	lsls	r3, r3, #7
 80002c6:	4a0d      	ldr	r2, [pc, #52]	@ (80002fc <LCD_Update+0x7c>)
 80002c8:	1899      	adds	r1, r3, r2
 80002ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80002ce:	2280      	movs	r2, #128	@ 0x80
 80002d0:	480b      	ldr	r0, [pc, #44]	@ (8000300 <LCD_Update+0x80>)
 80002d2:	f003 fb7d 	bl	80039d0 <HAL_SPI_Transmit>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80002d6:	2201      	movs	r2, #1
 80002d8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80002dc:	4806      	ldr	r0, [pc, #24]	@ (80002f8 <LCD_Update+0x78>)
 80002de:	f001 fef3 	bl	80020c8 <HAL_GPIO_WritePin>
	for (uint8_t page = 0; page < 8; page++) {
 80002e2:	79fb      	ldrb	r3, [r7, #7]
 80002e4:	3301      	adds	r3, #1
 80002e6:	71fb      	strb	r3, [r7, #7]
 80002e8:	79fb      	ldrb	r3, [r7, #7]
 80002ea:	2b07      	cmp	r3, #7
 80002ec:	d9ce      	bls.n	800028c <LCD_Update+0xc>
	}
}
 80002ee:	bf00      	nop
 80002f0:	bf00      	nop
 80002f2:	3708      	adds	r7, #8
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	40010c00 	.word	0x40010c00
 80002fc:	20000494 	.word	0x20000494
 8000300:	200008d8 	.word	0x200008d8

08000304 <LCD_DrawPoint>:

void LCD_DrawPoint(uint8_t x, uint8_t y){
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	4603      	mov	r3, r0
 800030c:	460a      	mov	r2, r1
 800030e:	71fb      	strb	r3, [r7, #7]
 8000310:	4613      	mov	r3, r2
 8000312:	71bb      	strb	r3, [r7, #6]
	if (x >= 128 || y >= 64) return;
 8000314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000318:	2b00      	cmp	r3, #0
 800031a:	db20      	blt.n	800035e <LCD_DrawPoint+0x5a>
 800031c:	79bb      	ldrb	r3, [r7, #6]
 800031e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000320:	d81d      	bhi.n	800035e <LCD_DrawPoint+0x5a>
	lcd_buffer[y / 8][x] |= (1 << (y % 8));
 8000322:	79bb      	ldrb	r3, [r7, #6]
 8000324:	08db      	lsrs	r3, r3, #3
 8000326:	b2d8      	uxtb	r0, r3
 8000328:	4602      	mov	r2, r0
 800032a:	79fb      	ldrb	r3, [r7, #7]
 800032c:	490e      	ldr	r1, [pc, #56]	@ (8000368 <LCD_DrawPoint+0x64>)
 800032e:	01d2      	lsls	r2, r2, #7
 8000330:	440a      	add	r2, r1
 8000332:	4413      	add	r3, r2
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	b25a      	sxtb	r2, r3
 8000338:	79bb      	ldrb	r3, [r7, #6]
 800033a:	f003 0307 	and.w	r3, r3, #7
 800033e:	2101      	movs	r1, #1
 8000340:	fa01 f303 	lsl.w	r3, r1, r3
 8000344:	b25b      	sxtb	r3, r3
 8000346:	4313      	orrs	r3, r2
 8000348:	b259      	sxtb	r1, r3
 800034a:	4602      	mov	r2, r0
 800034c:	79fb      	ldrb	r3, [r7, #7]
 800034e:	b2c8      	uxtb	r0, r1
 8000350:	4905      	ldr	r1, [pc, #20]	@ (8000368 <LCD_DrawPoint+0x64>)
 8000352:	01d2      	lsls	r2, r2, #7
 8000354:	440a      	add	r2, r1
 8000356:	4413      	add	r3, r2
 8000358:	4602      	mov	r2, r0
 800035a:	701a      	strb	r2, [r3, #0]
 800035c:	e000      	b.n	8000360 <LCD_DrawPoint+0x5c>
	if (x >= 128 || y >= 64) return;
 800035e:	bf00      	nop
}
 8000360:	370c      	adds	r7, #12
 8000362:	46bd      	mov	sp, r7
 8000364:	bc80      	pop	{r7}
 8000366:	4770      	bx	lr
 8000368:	20000494 	.word	0x20000494

0800036c <LCD_DrawChar>:

void LCD_DrawChar(uint8_t x, uint8_t y, char ch){
 800036c:	b580      	push	{r7, lr}
 800036e:	b084      	sub	sp, #16
 8000370:	af00      	add	r7, sp, #0
 8000372:	4603      	mov	r3, r0
 8000374:	71fb      	strb	r3, [r7, #7]
 8000376:	460b      	mov	r3, r1
 8000378:	71bb      	strb	r3, [r7, #6]
 800037a:	4613      	mov	r3, r2
 800037c:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 800037e:	2300      	movs	r3, #0
 8000380:	73fb      	strb	r3, [r7, #15]
 8000382:	e025      	b.n	80003d0 <LCD_DrawChar+0x64>
			for(uint8_t b = 0; b < 8; b++){
 8000384:	2300      	movs	r3, #0
 8000386:	73bb      	strb	r3, [r7, #14]
 8000388:	e01c      	b.n	80003c4 <LCD_DrawChar+0x58>
				 if(font8x8_basic[ch][c] >> b & 1){
 800038a:	797a      	ldrb	r2, [r7, #5]
 800038c:	7bfb      	ldrb	r3, [r7, #15]
 800038e:	4914      	ldr	r1, [pc, #80]	@ (80003e0 <LCD_DrawChar+0x74>)
 8000390:	00d2      	lsls	r2, r2, #3
 8000392:	440a      	add	r2, r1
 8000394:	4413      	add	r3, r2
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	461a      	mov	r2, r3
 800039a:	7bbb      	ldrb	r3, [r7, #14]
 800039c:	fa42 f303 	asr.w	r3, r2, r3
 80003a0:	f003 0301 	and.w	r3, r3, #1
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d00a      	beq.n	80003be <LCD_DrawChar+0x52>
					 LCD_DrawPoint(x+b, y+c);
 80003a8:	79fa      	ldrb	r2, [r7, #7]
 80003aa:	7bbb      	ldrb	r3, [r7, #14]
 80003ac:	4413      	add	r3, r2
 80003ae:	b2d8      	uxtb	r0, r3
 80003b0:	79ba      	ldrb	r2, [r7, #6]
 80003b2:	7bfb      	ldrb	r3, [r7, #15]
 80003b4:	4413      	add	r3, r2
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	4619      	mov	r1, r3
 80003ba:	f7ff ffa3 	bl	8000304 <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 80003be:	7bbb      	ldrb	r3, [r7, #14]
 80003c0:	3301      	adds	r3, #1
 80003c2:	73bb      	strb	r3, [r7, #14]
 80003c4:	7bbb      	ldrb	r3, [r7, #14]
 80003c6:	2b07      	cmp	r3, #7
 80003c8:	d9df      	bls.n	800038a <LCD_DrawChar+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 80003ca:	7bfb      	ldrb	r3, [r7, #15]
 80003cc:	3301      	adds	r3, #1
 80003ce:	73fb      	strb	r3, [r7, #15]
 80003d0:	7bfb      	ldrb	r3, [r7, #15]
 80003d2:	2b07      	cmp	r3, #7
 80003d4:	d9d6      	bls.n	8000384 <LCD_DrawChar+0x18>
				 }
			}
		}
}
 80003d6:	bf00      	nop
 80003d8:	bf00      	nop
 80003da:	3710      	adds	r7, #16
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	20000000 	.word	0x20000000

080003e4 <LCD_DrawCharX2>:

void LCD_DrawCharX2(uint8_t x, uint8_t y, char ch){
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b084      	sub	sp, #16
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	4603      	mov	r3, r0
 80003ec:	71fb      	strb	r3, [r7, #7]
 80003ee:	460b      	mov	r3, r1
 80003f0:	71bb      	strb	r3, [r7, #6]
 80003f2:	4613      	mov	r3, r2
 80003f4:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 80003f6:	2300      	movs	r3, #0
 80003f8:	73fb      	strb	r3, [r7, #15]
 80003fa:	e05e      	b.n	80004ba <LCD_DrawCharX2+0xd6>
			for(uint8_t b = 0; b < 8; b++){
 80003fc:	2300      	movs	r3, #0
 80003fe:	73bb      	strb	r3, [r7, #14]
 8000400:	e055      	b.n	80004ae <LCD_DrawCharX2+0xca>
				 if(font8x8_basic[ch][c] >> b & 1){
 8000402:	797a      	ldrb	r2, [r7, #5]
 8000404:	7bfb      	ldrb	r3, [r7, #15]
 8000406:	4931      	ldr	r1, [pc, #196]	@ (80004cc <LCD_DrawCharX2+0xe8>)
 8000408:	00d2      	lsls	r2, r2, #3
 800040a:	440a      	add	r2, r1
 800040c:	4413      	add	r3, r2
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	461a      	mov	r2, r3
 8000412:	7bbb      	ldrb	r3, [r7, #14]
 8000414:	fa42 f303 	asr.w	r3, r2, r3
 8000418:	f003 0301 	and.w	r3, r3, #1
 800041c:	2b00      	cmp	r3, #0
 800041e:	d043      	beq.n	80004a8 <LCD_DrawCharX2+0xc4>
					 LCD_DrawPoint(x+b*2, y+c*2);//0|0
 8000420:	7bbb      	ldrb	r3, [r7, #14]
 8000422:	005b      	lsls	r3, r3, #1
 8000424:	b2da      	uxtb	r2, r3
 8000426:	79fb      	ldrb	r3, [r7, #7]
 8000428:	4413      	add	r3, r2
 800042a:	b2d8      	uxtb	r0, r3
 800042c:	7bfb      	ldrb	r3, [r7, #15]
 800042e:	005b      	lsls	r3, r3, #1
 8000430:	b2da      	uxtb	r2, r3
 8000432:	79bb      	ldrb	r3, [r7, #6]
 8000434:	4413      	add	r3, r2
 8000436:	b2db      	uxtb	r3, r3
 8000438:	4619      	mov	r1, r3
 800043a:	f7ff ff63 	bl	8000304 <LCD_DrawPoint>
					 LCD_DrawPoint(x+b*2, y+1+c*2);//0|1
 800043e:	7bbb      	ldrb	r3, [r7, #14]
 8000440:	005b      	lsls	r3, r3, #1
 8000442:	b2da      	uxtb	r2, r3
 8000444:	79fb      	ldrb	r3, [r7, #7]
 8000446:	4413      	add	r3, r2
 8000448:	b2d8      	uxtb	r0, r3
 800044a:	7bfb      	ldrb	r3, [r7, #15]
 800044c:	005b      	lsls	r3, r3, #1
 800044e:	b2da      	uxtb	r2, r3
 8000450:	79bb      	ldrb	r3, [r7, #6]
 8000452:	4413      	add	r3, r2
 8000454:	b2db      	uxtb	r3, r3
 8000456:	3301      	adds	r3, #1
 8000458:	b2db      	uxtb	r3, r3
 800045a:	4619      	mov	r1, r3
 800045c:	f7ff ff52 	bl	8000304 <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+c*2);//1|0
 8000460:	7bbb      	ldrb	r3, [r7, #14]
 8000462:	005b      	lsls	r3, r3, #1
 8000464:	b2da      	uxtb	r2, r3
 8000466:	79fb      	ldrb	r3, [r7, #7]
 8000468:	4413      	add	r3, r2
 800046a:	b2db      	uxtb	r3, r3
 800046c:	3301      	adds	r3, #1
 800046e:	b2d8      	uxtb	r0, r3
 8000470:	7bfb      	ldrb	r3, [r7, #15]
 8000472:	005b      	lsls	r3, r3, #1
 8000474:	b2da      	uxtb	r2, r3
 8000476:	79bb      	ldrb	r3, [r7, #6]
 8000478:	4413      	add	r3, r2
 800047a:	b2db      	uxtb	r3, r3
 800047c:	4619      	mov	r1, r3
 800047e:	f7ff ff41 	bl	8000304 <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+1+c*2);//1|1
 8000482:	7bbb      	ldrb	r3, [r7, #14]
 8000484:	005b      	lsls	r3, r3, #1
 8000486:	b2da      	uxtb	r2, r3
 8000488:	79fb      	ldrb	r3, [r7, #7]
 800048a:	4413      	add	r3, r2
 800048c:	b2db      	uxtb	r3, r3
 800048e:	3301      	adds	r3, #1
 8000490:	b2d8      	uxtb	r0, r3
 8000492:	7bfb      	ldrb	r3, [r7, #15]
 8000494:	005b      	lsls	r3, r3, #1
 8000496:	b2da      	uxtb	r2, r3
 8000498:	79bb      	ldrb	r3, [r7, #6]
 800049a:	4413      	add	r3, r2
 800049c:	b2db      	uxtb	r3, r3
 800049e:	3301      	adds	r3, #1
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	4619      	mov	r1, r3
 80004a4:	f7ff ff2e 	bl	8000304 <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 80004a8:	7bbb      	ldrb	r3, [r7, #14]
 80004aa:	3301      	adds	r3, #1
 80004ac:	73bb      	strb	r3, [r7, #14]
 80004ae:	7bbb      	ldrb	r3, [r7, #14]
 80004b0:	2b07      	cmp	r3, #7
 80004b2:	d9a6      	bls.n	8000402 <LCD_DrawCharX2+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 80004b4:	7bfb      	ldrb	r3, [r7, #15]
 80004b6:	3301      	adds	r3, #1
 80004b8:	73fb      	strb	r3, [r7, #15]
 80004ba:	7bfb      	ldrb	r3, [r7, #15]
 80004bc:	2b07      	cmp	r3, #7
 80004be:	d99d      	bls.n	80003fc <LCD_DrawCharX2+0x18>
				 }
			}
		}
}
 80004c0:	bf00      	nop
 80004c2:	bf00      	nop
 80004c4:	3710      	adds	r7, #16
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	20000000 	.word	0x20000000

080004d0 <LCD_DrawText>:

void LCD_DrawText(uint8_t x, uint8_t y, const char *text, uint8_t isScale){
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	603a      	str	r2, [r7, #0]
 80004d8:	461a      	mov	r2, r3
 80004da:	4603      	mov	r3, r0
 80004dc:	71fb      	strb	r3, [r7, #7]
 80004de:	460b      	mov	r3, r1
 80004e0:	71bb      	strb	r3, [r7, #6]
 80004e2:	4613      	mov	r3, r2
 80004e4:	717b      	strb	r3, [r7, #5]
	while(*text){
 80004e6:	e023      	b.n	8000530 <LCD_DrawText+0x60>
		if(isScale){
 80004e8:	797b      	ldrb	r3, [r7, #5]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d011      	beq.n	8000512 <LCD_DrawText+0x42>
			LCD_DrawCharX2(x, y, *text++);
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	1c5a      	adds	r2, r3, #1
 80004f2:	603a      	str	r2, [r7, #0]
 80004f4:	781a      	ldrb	r2, [r3, #0]
 80004f6:	79b9      	ldrb	r1, [r7, #6]
 80004f8:	79fb      	ldrb	r3, [r7, #7]
 80004fa:	4618      	mov	r0, r3
 80004fc:	f7ff ff72 	bl	80003e4 <LCD_DrawCharX2>
			x+=FONT_SIZE*2-1;
 8000500:	2308      	movs	r3, #8
 8000502:	005b      	lsls	r3, r3, #1
 8000504:	b2da      	uxtb	r2, r3
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	4413      	add	r3, r2
 800050a:	b2db      	uxtb	r3, r3
 800050c:	3b01      	subs	r3, #1
 800050e:	71fb      	strb	r3, [r7, #7]
 8000510:	e00e      	b.n	8000530 <LCD_DrawText+0x60>
		}else{
			LCD_DrawChar(x, y, *text++);
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	1c5a      	adds	r2, r3, #1
 8000516:	603a      	str	r2, [r7, #0]
 8000518:	781a      	ldrb	r2, [r3, #0]
 800051a:	79b9      	ldrb	r1, [r7, #6]
 800051c:	79fb      	ldrb	r3, [r7, #7]
 800051e:	4618      	mov	r0, r3
 8000520:	f7ff ff24 	bl	800036c <LCD_DrawChar>
			x+=FONT_SIZE-1;
 8000524:	2208      	movs	r2, #8
 8000526:	79fb      	ldrb	r3, [r7, #7]
 8000528:	4413      	add	r3, r2
 800052a:	b2db      	uxtb	r3, r3
 800052c:	3b01      	subs	r3, #1
 800052e:	71fb      	strb	r3, [r7, #7]
	while(*text){
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d1d7      	bne.n	80004e8 <LCD_DrawText+0x18>
		}

	}
}
 8000538:	bf00      	nop
 800053a:	bf00      	nop
 800053c:	3708      	adds	r7, #8
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
	...

08000544 <Get_Time_Now>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Get_Time_Now(char *timeStr){
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	HAL_RTC_GetTime(&hrtc, &clkTime, RTC_FORMAT_BIN);
 800054c:	2200      	movs	r2, #0
 800054e:	4935      	ldr	r1, [pc, #212]	@ (8000624 <Get_Time_Now+0xe0>)
 8000550:	4835      	ldr	r0, [pc, #212]	@ (8000628 <Get_Time_Now+0xe4>)
 8000552:	f002 fc83 	bl	8002e5c <HAL_RTC_GetTime>
	timeStr[0] = '0' + clkTime.Hours / 10;
 8000556:	4b33      	ldr	r3, [pc, #204]	@ (8000624 <Get_Time_Now+0xe0>)
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	4a34      	ldr	r2, [pc, #208]	@ (800062c <Get_Time_Now+0xe8>)
 800055c:	fba2 2303 	umull	r2, r3, r2, r3
 8000560:	08db      	lsrs	r3, r3, #3
 8000562:	b2db      	uxtb	r3, r3
 8000564:	3330      	adds	r3, #48	@ 0x30
 8000566:	b2da      	uxtb	r2, r3
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	701a      	strb	r2, [r3, #0]
	timeStr[1] = '0' + clkTime.Hours % 10;
 800056c:	4b2d      	ldr	r3, [pc, #180]	@ (8000624 <Get_Time_Now+0xe0>)
 800056e:	781a      	ldrb	r2, [r3, #0]
 8000570:	4b2e      	ldr	r3, [pc, #184]	@ (800062c <Get_Time_Now+0xe8>)
 8000572:	fba3 1302 	umull	r1, r3, r3, r2
 8000576:	08d9      	lsrs	r1, r3, #3
 8000578:	460b      	mov	r3, r1
 800057a:	009b      	lsls	r3, r3, #2
 800057c:	440b      	add	r3, r1
 800057e:	005b      	lsls	r3, r3, #1
 8000580:	1ad3      	subs	r3, r2, r3
 8000582:	b2da      	uxtb	r2, r3
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	3301      	adds	r3, #1
 8000588:	3230      	adds	r2, #48	@ 0x30
 800058a:	b2d2      	uxtb	r2, r2
 800058c:	701a      	strb	r2, [r3, #0]
	timeStr[2] = ':';
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	3302      	adds	r3, #2
 8000592:	223a      	movs	r2, #58	@ 0x3a
 8000594:	701a      	strb	r2, [r3, #0]
	timeStr[3] = '0' + clkTime.Minutes / 10;
 8000596:	4b23      	ldr	r3, [pc, #140]	@ (8000624 <Get_Time_Now+0xe0>)
 8000598:	785b      	ldrb	r3, [r3, #1]
 800059a:	4a24      	ldr	r2, [pc, #144]	@ (800062c <Get_Time_Now+0xe8>)
 800059c:	fba2 2303 	umull	r2, r3, r2, r3
 80005a0:	08db      	lsrs	r3, r3, #3
 80005a2:	b2da      	uxtb	r2, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	3303      	adds	r3, #3
 80005a8:	3230      	adds	r2, #48	@ 0x30
 80005aa:	b2d2      	uxtb	r2, r2
 80005ac:	701a      	strb	r2, [r3, #0]
	timeStr[4] = '0' + clkTime.Minutes % 10;
 80005ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000624 <Get_Time_Now+0xe0>)
 80005b0:	785a      	ldrb	r2, [r3, #1]
 80005b2:	4b1e      	ldr	r3, [pc, #120]	@ (800062c <Get_Time_Now+0xe8>)
 80005b4:	fba3 1302 	umull	r1, r3, r3, r2
 80005b8:	08d9      	lsrs	r1, r3, #3
 80005ba:	460b      	mov	r3, r1
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	440b      	add	r3, r1
 80005c0:	005b      	lsls	r3, r3, #1
 80005c2:	1ad3      	subs	r3, r2, r3
 80005c4:	b2da      	uxtb	r2, r3
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	3304      	adds	r3, #4
 80005ca:	3230      	adds	r2, #48	@ 0x30
 80005cc:	b2d2      	uxtb	r2, r2
 80005ce:	701a      	strb	r2, [r3, #0]
	timeStr[5] = ':';
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	3305      	adds	r3, #5
 80005d4:	223a      	movs	r2, #58	@ 0x3a
 80005d6:	701a      	strb	r2, [r3, #0]
	timeStr[6] = '0' + clkTime.Seconds / 10;
 80005d8:	4b12      	ldr	r3, [pc, #72]	@ (8000624 <Get_Time_Now+0xe0>)
 80005da:	789b      	ldrb	r3, [r3, #2]
 80005dc:	4a13      	ldr	r2, [pc, #76]	@ (800062c <Get_Time_Now+0xe8>)
 80005de:	fba2 2303 	umull	r2, r3, r2, r3
 80005e2:	08db      	lsrs	r3, r3, #3
 80005e4:	b2da      	uxtb	r2, r3
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	3306      	adds	r3, #6
 80005ea:	3230      	adds	r2, #48	@ 0x30
 80005ec:	b2d2      	uxtb	r2, r2
 80005ee:	701a      	strb	r2, [r3, #0]
	timeStr[7] = '0' + clkTime.Seconds % 10;
 80005f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000624 <Get_Time_Now+0xe0>)
 80005f2:	789a      	ldrb	r2, [r3, #2]
 80005f4:	4b0d      	ldr	r3, [pc, #52]	@ (800062c <Get_Time_Now+0xe8>)
 80005f6:	fba3 1302 	umull	r1, r3, r3, r2
 80005fa:	08d9      	lsrs	r1, r3, #3
 80005fc:	460b      	mov	r3, r1
 80005fe:	009b      	lsls	r3, r3, #2
 8000600:	440b      	add	r3, r1
 8000602:	005b      	lsls	r3, r3, #1
 8000604:	1ad3      	subs	r3, r2, r3
 8000606:	b2da      	uxtb	r2, r3
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	3307      	adds	r3, #7
 800060c:	3230      	adds	r2, #48	@ 0x30
 800060e:	b2d2      	uxtb	r2, r2
 8000610:	701a      	strb	r2, [r3, #0]
	timeStr[8] = '\0';
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	3308      	adds	r3, #8
 8000616:	2200      	movs	r2, #0
 8000618:	701a      	strb	r2, [r3, #0]
}
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	20000938 	.word	0x20000938
 8000628:	200008c4 	.word	0x200008c4
 800062c:	cccccccd 	.word	0xcccccccd

08000630 <Get_Date_Now>:

void Get_Date_Now(char *dateStr, uint8_t format){
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	460b      	mov	r3, r1
 800063a:	70fb      	strb	r3, [r7, #3]
	HAL_RTC_GetDate(&hrtc, &clkDate, RTC_FORMAT_BIN);
 800063c:	2200      	movs	r2, #0
 800063e:	496a      	ldr	r1, [pc, #424]	@ (80007e8 <Get_Date_Now+0x1b8>)
 8000640:	486a      	ldr	r0, [pc, #424]	@ (80007ec <Get_Date_Now+0x1bc>)
 8000642:	f002 fd99 	bl	8003178 <HAL_RTC_GetDate>


	uint8_t pos = 0;
 8000646:	2300      	movs	r3, #0
 8000648:	73fb      	strb	r3, [r7, #15]
	if(format >> 0 & 1){
 800064a:	78fb      	ldrb	r3, [r7, #3]
 800064c:	f003 0301 	and.w	r3, r3, #1
 8000650:	2b00      	cmp	r3, #0
 8000652:	d022      	beq.n	800069a <Get_Date_Now+0x6a>
		const char *day = weekDays[clkDate.WeekDay];
 8000654:	4b64      	ldr	r3, [pc, #400]	@ (80007e8 <Get_Date_Now+0x1b8>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	461a      	mov	r2, r3
 800065a:	4b65      	ldr	r3, [pc, #404]	@ (80007f0 <Get_Date_Now+0x1c0>)
 800065c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000660:	60bb      	str	r3, [r7, #8]
        for(uint8_t i = 0; i < 3; i++){
 8000662:	2300      	movs	r3, #0
 8000664:	73bb      	strb	r3, [r7, #14]
 8000666:	e00d      	b.n	8000684 <Get_Date_Now+0x54>
        	dateStr[pos++] = day[i];
 8000668:	7bbb      	ldrb	r3, [r7, #14]
 800066a:	68ba      	ldr	r2, [r7, #8]
 800066c:	441a      	add	r2, r3
 800066e:	7bfb      	ldrb	r3, [r7, #15]
 8000670:	1c59      	adds	r1, r3, #1
 8000672:	73f9      	strb	r1, [r7, #15]
 8000674:	4619      	mov	r1, r3
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	440b      	add	r3, r1
 800067a:	7812      	ldrb	r2, [r2, #0]
 800067c:	701a      	strb	r2, [r3, #0]
        for(uint8_t i = 0; i < 3; i++){
 800067e:	7bbb      	ldrb	r3, [r7, #14]
 8000680:	3301      	adds	r3, #1
 8000682:	73bb      	strb	r3, [r7, #14]
 8000684:	7bbb      	ldrb	r3, [r7, #14]
 8000686:	2b02      	cmp	r3, #2
 8000688:	d9ee      	bls.n	8000668 <Get_Date_Now+0x38>
        }
		dateStr[pos++] = ' ';
 800068a:	7bfb      	ldrb	r3, [r7, #15]
 800068c:	1c5a      	adds	r2, r3, #1
 800068e:	73fa      	strb	r2, [r7, #15]
 8000690:	461a      	mov	r2, r3
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	4413      	add	r3, r2
 8000696:	2220      	movs	r2, #32
 8000698:	701a      	strb	r2, [r3, #0]
	}

	if(format >> 1 & 1){
 800069a:	78fb      	ldrb	r3, [r7, #3]
 800069c:	085b      	lsrs	r3, r3, #1
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	f003 0301 	and.w	r3, r3, #1
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d02c      	beq.n	8000702 <Get_Date_Now+0xd2>
		dateStr[pos++] = '0' + clkDate.Date / 10;
 80006a8:	4b4f      	ldr	r3, [pc, #316]	@ (80007e8 <Get_Date_Now+0x1b8>)
 80006aa:	789b      	ldrb	r3, [r3, #2]
 80006ac:	4a51      	ldr	r2, [pc, #324]	@ (80007f4 <Get_Date_Now+0x1c4>)
 80006ae:	fba2 2303 	umull	r2, r3, r2, r3
 80006b2:	08db      	lsrs	r3, r3, #3
 80006b4:	b2da      	uxtb	r2, r3
 80006b6:	7bfb      	ldrb	r3, [r7, #15]
 80006b8:	1c59      	adds	r1, r3, #1
 80006ba:	73f9      	strb	r1, [r7, #15]
 80006bc:	4619      	mov	r1, r3
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	440b      	add	r3, r1
 80006c2:	3230      	adds	r2, #48	@ 0x30
 80006c4:	b2d2      	uxtb	r2, r2
 80006c6:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '0' + clkDate.Date % 10;
 80006c8:	4b47      	ldr	r3, [pc, #284]	@ (80007e8 <Get_Date_Now+0x1b8>)
 80006ca:	789a      	ldrb	r2, [r3, #2]
 80006cc:	4b49      	ldr	r3, [pc, #292]	@ (80007f4 <Get_Date_Now+0x1c4>)
 80006ce:	fba3 1302 	umull	r1, r3, r3, r2
 80006d2:	08d9      	lsrs	r1, r3, #3
 80006d4:	460b      	mov	r3, r1
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	440b      	add	r3, r1
 80006da:	005b      	lsls	r3, r3, #1
 80006dc:	1ad3      	subs	r3, r2, r3
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	7bfb      	ldrb	r3, [r7, #15]
 80006e2:	1c59      	adds	r1, r3, #1
 80006e4:	73f9      	strb	r1, [r7, #15]
 80006e6:	4619      	mov	r1, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	440b      	add	r3, r1
 80006ec:	3230      	adds	r2, #48	@ 0x30
 80006ee:	b2d2      	uxtb	r2, r2
 80006f0:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '.';
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
 80006f4:	1c5a      	adds	r2, r3, #1
 80006f6:	73fa      	strb	r2, [r7, #15]
 80006f8:	461a      	mov	r2, r3
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4413      	add	r3, r2
 80006fe:	222e      	movs	r2, #46	@ 0x2e
 8000700:	701a      	strb	r2, [r3, #0]
	}

	if(format >> 2 & 1){
 8000702:	78fb      	ldrb	r3, [r7, #3]
 8000704:	089b      	lsrs	r3, r3, #2
 8000706:	b2db      	uxtb	r3, r3
 8000708:	f003 0301 	and.w	r3, r3, #1
 800070c:	2b00      	cmp	r3, #0
 800070e:	d02c      	beq.n	800076a <Get_Date_Now+0x13a>
		dateStr[pos++] = '0' + clkDate.Month / 10;
 8000710:	4b35      	ldr	r3, [pc, #212]	@ (80007e8 <Get_Date_Now+0x1b8>)
 8000712:	785b      	ldrb	r3, [r3, #1]
 8000714:	4a37      	ldr	r2, [pc, #220]	@ (80007f4 <Get_Date_Now+0x1c4>)
 8000716:	fba2 2303 	umull	r2, r3, r2, r3
 800071a:	08db      	lsrs	r3, r3, #3
 800071c:	b2da      	uxtb	r2, r3
 800071e:	7bfb      	ldrb	r3, [r7, #15]
 8000720:	1c59      	adds	r1, r3, #1
 8000722:	73f9      	strb	r1, [r7, #15]
 8000724:	4619      	mov	r1, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	440b      	add	r3, r1
 800072a:	3230      	adds	r2, #48	@ 0x30
 800072c:	b2d2      	uxtb	r2, r2
 800072e:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '0' + clkDate.Month % 10;
 8000730:	4b2d      	ldr	r3, [pc, #180]	@ (80007e8 <Get_Date_Now+0x1b8>)
 8000732:	785a      	ldrb	r2, [r3, #1]
 8000734:	4b2f      	ldr	r3, [pc, #188]	@ (80007f4 <Get_Date_Now+0x1c4>)
 8000736:	fba3 1302 	umull	r1, r3, r3, r2
 800073a:	08d9      	lsrs	r1, r3, #3
 800073c:	460b      	mov	r3, r1
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	440b      	add	r3, r1
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	1ad3      	subs	r3, r2, r3
 8000746:	b2da      	uxtb	r2, r3
 8000748:	7bfb      	ldrb	r3, [r7, #15]
 800074a:	1c59      	adds	r1, r3, #1
 800074c:	73f9      	strb	r1, [r7, #15]
 800074e:	4619      	mov	r1, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	440b      	add	r3, r1
 8000754:	3230      	adds	r2, #48	@ 0x30
 8000756:	b2d2      	uxtb	r2, r2
 8000758:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '.';
 800075a:	7bfb      	ldrb	r3, [r7, #15]
 800075c:	1c5a      	adds	r2, r3, #1
 800075e:	73fa      	strb	r2, [r7, #15]
 8000760:	461a      	mov	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	4413      	add	r3, r2
 8000766:	222e      	movs	r2, #46	@ 0x2e
 8000768:	701a      	strb	r2, [r3, #0]
	}

	if(format >> 3 & 1){
 800076a:	78fb      	ldrb	r3, [r7, #3]
 800076c:	08db      	lsrs	r3, r3, #3
 800076e:	b2db      	uxtb	r3, r3
 8000770:	f003 0301 	and.w	r3, r3, #1
 8000774:	2b00      	cmp	r3, #0
 8000776:	d02c      	beq.n	80007d2 <Get_Date_Now+0x1a2>
		dateStr[pos++] = '0' + clkDate.Year / 10;
 8000778:	4b1b      	ldr	r3, [pc, #108]	@ (80007e8 <Get_Date_Now+0x1b8>)
 800077a:	78db      	ldrb	r3, [r3, #3]
 800077c:	4a1d      	ldr	r2, [pc, #116]	@ (80007f4 <Get_Date_Now+0x1c4>)
 800077e:	fba2 2303 	umull	r2, r3, r2, r3
 8000782:	08db      	lsrs	r3, r3, #3
 8000784:	b2da      	uxtb	r2, r3
 8000786:	7bfb      	ldrb	r3, [r7, #15]
 8000788:	1c59      	adds	r1, r3, #1
 800078a:	73f9      	strb	r1, [r7, #15]
 800078c:	4619      	mov	r1, r3
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	440b      	add	r3, r1
 8000792:	3230      	adds	r2, #48	@ 0x30
 8000794:	b2d2      	uxtb	r2, r2
 8000796:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '0' + clkDate.Year % 10;
 8000798:	4b13      	ldr	r3, [pc, #76]	@ (80007e8 <Get_Date_Now+0x1b8>)
 800079a:	78da      	ldrb	r2, [r3, #3]
 800079c:	4b15      	ldr	r3, [pc, #84]	@ (80007f4 <Get_Date_Now+0x1c4>)
 800079e:	fba3 1302 	umull	r1, r3, r3, r2
 80007a2:	08d9      	lsrs	r1, r3, #3
 80007a4:	460b      	mov	r3, r1
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	440b      	add	r3, r1
 80007aa:	005b      	lsls	r3, r3, #1
 80007ac:	1ad3      	subs	r3, r2, r3
 80007ae:	b2da      	uxtb	r2, r3
 80007b0:	7bfb      	ldrb	r3, [r7, #15]
 80007b2:	1c59      	adds	r1, r3, #1
 80007b4:	73f9      	strb	r1, [r7, #15]
 80007b6:	4619      	mov	r1, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	440b      	add	r3, r1
 80007bc:	3230      	adds	r2, #48	@ 0x30
 80007be:	b2d2      	uxtb	r2, r2
 80007c0:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '.';
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	1c5a      	adds	r2, r3, #1
 80007c6:	73fa      	strb	r2, [r7, #15]
 80007c8:	461a      	mov	r2, r3
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4413      	add	r3, r2
 80007ce:	222e      	movs	r2, #46	@ 0x2e
 80007d0:	701a      	strb	r2, [r3, #0]
	}


	dateStr[pos-1] = '\0';
 80007d2:	7bfb      	ldrb	r3, [r7, #15]
 80007d4:	3b01      	subs	r3, #1
 80007d6:	687a      	ldr	r2, [r7, #4]
 80007d8:	4413      	add	r3, r2
 80007da:	2200      	movs	r2, #0
 80007dc:	701a      	strb	r2, [r3, #0]
}
 80007de:	bf00      	nop
 80007e0:	3710      	adds	r7, #16
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	2000093c 	.word	0x2000093c
 80007ec:	200008c4 	.word	0x200008c4
 80007f0:	20000400 	.word	0x20000400
 80007f4:	cccccccd 	.word	0xcccccccd

080007f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b08c      	sub	sp, #48	@ 0x30
 80007fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007fe:	f000 fc63 	bl	80010c8 <HAL_Init>

  /* USER CODE BEGIN Init */
  __HAL_RCC_PWR_CLK_ENABLE(); // PWR
 8000802:	4b42      	ldr	r3, [pc, #264]	@ (800090c <main+0x114>)
 8000804:	69db      	ldr	r3, [r3, #28]
 8000806:	4a41      	ldr	r2, [pc, #260]	@ (800090c <main+0x114>)
 8000808:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800080c:	61d3      	str	r3, [r2, #28]
 800080e:	4b3f      	ldr	r3, [pc, #252]	@ (800090c <main+0x114>)
 8000810:	69db      	ldr	r3, [r3, #28]
 8000812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
  HAL_PWR_EnableBkUpAccess();// backup-домену
 800081a:	f001 fc87 	bl	800212c <HAL_PWR_EnableBkUpAccess>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800081e:	f000 f883 	bl	8000928 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000822:	f000 fa13 	bl	8000c4c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000826:	f000 f9db 	bl	8000be0 <MX_SPI1_Init>
  MX_RTC_Init();
 800082a:	f000 f911 	bl	8000a50 <MX_RTC_Init>
  MX_ADC1_Init();
 800082e:	f000 f8d1 	bl	80009d4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);//калебровка
 8000832:	4837      	ldr	r0, [pc, #220]	@ (8000910 <main+0x118>)
 8000834:	f001 f8fa 	bl	8001a2c <HAL_ADCEx_Calibration_Start>
  LCD_Init();
 8000838:	f7ff fcba 	bl	80001b0 <LCD_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char timeStr[9];
  char dateStr[13] = {0}; //WWW DD/MM/YY
 800083c:	f107 0314 	add.w	r3, r7, #20
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
 8000844:	605a      	str	r2, [r3, #4]
 8000846:	609a      	str	r2, [r3, #8]
 8000848:	731a      	strb	r2, [r3, #12]
  uint8_t dataFormat = 0b1111;//YYMMDDWW
 800084a:	230f      	movs	r3, #15
 800084c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  char str_tp[11];

  Get_Time_Now(timeStr);
 8000850:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff fe75 	bl	8000544 <Get_Time_Now>
  Get_Date_Now(dateStr, dataFormat);
 800085a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800085e:	f107 0314 	add.w	r3, r7, #20
 8000862:	4611      	mov	r1, r2
 8000864:	4618      	mov	r0, r3
 8000866:	f7ff fee3 	bl	8000630 <Get_Date_Now>
  HAL_ADC_Start_IT(&hadc1);
 800086a:	4829      	ldr	r0, [pc, #164]	@ (8000910 <main+0x118>)
 800086c:	f000 fdb6 	bl	80013dc <HAL_ADC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  LCD_Clear();
 8000870:	f7ff fce0 	bl	8000234 <LCD_Clear>

	  if (rtc_tick) {
 8000874:	4b27      	ldr	r3, [pc, #156]	@ (8000914 <main+0x11c>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d022      	beq.n	80008c2 <main+0xca>
	      rtc_tick = 0;
 800087c:	4b25      	ldr	r3, [pc, #148]	@ (8000914 <main+0x11c>)
 800087e:	2200      	movs	r2, #0
 8000880:	701a      	strb	r2, [r3, #0]
	      Get_Time_Now(timeStr);
 8000882:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff fe5c 	bl	8000544 <Get_Time_Now>
		  //HAL_RTC_GetDate(&hrtc, &clkTime, RTC_FORMAT_BCD);
		  if(clkTime.Hours == 0x00 && clkTime.Minutes == 0x00 && (clkTime.Seconds == 0x00)){
 800088c:	4b22      	ldr	r3, [pc, #136]	@ (8000918 <main+0x120>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d10f      	bne.n	80008b4 <main+0xbc>
 8000894:	4b20      	ldr	r3, [pc, #128]	@ (8000918 <main+0x120>)
 8000896:	785b      	ldrb	r3, [r3, #1]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d10b      	bne.n	80008b4 <main+0xbc>
 800089c:	4b1e      	ldr	r3, [pc, #120]	@ (8000918 <main+0x120>)
 800089e:	789b      	ldrb	r3, [r3, #2]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d107      	bne.n	80008b4 <main+0xbc>
			  Get_Date_Now(dateStr, dataFormat);
 80008a4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80008a8:	f107 0314 	add.w	r3, r7, #20
 80008ac:	4611      	mov	r1, r2
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff febe 	bl	8000630 <Get_Date_Now>
		  }
		  if(adc1_tick != 0){
 80008b4:	4b19      	ldr	r3, [pc, #100]	@ (800091c <main+0x124>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d002      	beq.n	80008c2 <main+0xca>
			  HAL_ADC_Start_IT(&hadc1);
 80008bc:	4814      	ldr	r0, [pc, #80]	@ (8000910 <main+0x118>)
 80008be:	f000 fd8d 	bl	80013dc <HAL_ADC_Start_IT>
		  }
	  }


	  LCD_DrawText(8, 16, timeStr, 1);
 80008c2:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80008c6:	2301      	movs	r3, #1
 80008c8:	2110      	movs	r1, #16
 80008ca:	2008      	movs	r0, #8
 80008cc:	f7ff fe00 	bl	80004d0 <LCD_DrawText>
	  LCD_DrawText(16, 36, dateStr, 0);
 80008d0:	f107 0214 	add.w	r2, r7, #20
 80008d4:	2300      	movs	r3, #0
 80008d6:	2124      	movs	r1, #36	@ 0x24
 80008d8:	2010      	movs	r0, #16
 80008da:	f7ff fdf9 	bl	80004d0 <LCD_DrawText>

	  snprintf(str_tp, 11, "%lu", adc1_value_thermistor);
 80008de:	4b10      	ldr	r3, [pc, #64]	@ (8000920 <main+0x128>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	f107 0008 	add.w	r0, r7, #8
 80008e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000924 <main+0x12c>)
 80008e8:	210b      	movs	r1, #11
 80008ea:	f003 fa6f 	bl	8003dcc <sniprintf>
	  LCD_DrawText(16, 48, str_tp, 0);
 80008ee:	f107 0208 	add.w	r2, r7, #8
 80008f2:	2300      	movs	r3, #0
 80008f4:	2130      	movs	r1, #48	@ 0x30
 80008f6:	2010      	movs	r0, #16
 80008f8:	f7ff fdea 	bl	80004d0 <LCD_DrawText>


	  HAL_Delay(256);
 80008fc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000900:	f000 fc44 	bl	800118c <HAL_Delay>
	  LCD_Update();
 8000904:	f7ff fcbc 	bl	8000280 <LCD_Update>
	  LCD_Clear();
 8000908:	e7b2      	b.n	8000870 <main+0x78>
 800090a:	bf00      	nop
 800090c:	40021000 	.word	0x40021000
 8000910:	20000894 	.word	0x20000894
 8000914:	20000930 	.word	0x20000930
 8000918:	20000938 	.word	0x20000938
 800091c:	20000931 	.word	0x20000931
 8000920:	20000934 	.word	0x20000934
 8000924:	08004788 	.word	0x08004788

08000928 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b094      	sub	sp, #80	@ 0x50
 800092c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800092e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000932:	2228      	movs	r2, #40	@ 0x28
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f003 fa7e 	bl	8003e38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800093c:	f107 0314 	add.w	r3, r7, #20
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
 800094a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800094c:	1d3b      	adds	r3, r7, #4
 800094e:	2200      	movs	r2, #0
 8000950:	601a      	str	r2, [r3, #0]
 8000952:	605a      	str	r2, [r3, #4]
 8000954:	609a      	str	r2, [r3, #8]
 8000956:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000958:	2306      	movs	r3, #6
 800095a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800095c:	2301      	movs	r3, #1
 800095e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000960:	2301      	movs	r3, #1
 8000962:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000964:	2310      	movs	r3, #16
 8000966:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000968:	2300      	movs	r3, #0
 800096a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800096c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000970:	4618      	mov	r0, r3
 8000972:	f001 fbe7 	bl	8002144 <HAL_RCC_OscConfig>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800097c:	f000 f9c8 	bl	8000d10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000980:	230f      	movs	r3, #15
 8000982:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000984:	2300      	movs	r3, #0
 8000986:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000988:	2300      	movs	r3, #0
 800098a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800098c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000990:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000992:	2300      	movs	r3, #0
 8000994:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000996:	f107 0314 	add.w	r3, r7, #20
 800099a:	2100      	movs	r1, #0
 800099c:	4618      	mov	r0, r3
 800099e:	f001 fe53 	bl	8002648 <HAL_RCC_ClockConfig>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <SystemClock_Config+0x84>
  {
    Error_Handler();
 80009a8:	f000 f9b2 	bl	8000d10 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80009ac:	2303      	movs	r3, #3
 80009ae:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80009b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009b4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80009b6:	2300      	movs	r3, #0
 80009b8:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	4618      	mov	r0, r3
 80009be:	f001 ffbd 	bl	800293c <HAL_RCCEx_PeriphCLKConfig>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80009c8:	f000 f9a2 	bl	8000d10 <Error_Handler>
  }
}
 80009cc:	bf00      	nop
 80009ce:	3750      	adds	r7, #80	@ 0x50
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009da:	1d3b      	adds	r3, r7, #4
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
 80009e0:	605a      	str	r2, [r3, #4]
 80009e2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009e4:	4b18      	ldr	r3, [pc, #96]	@ (8000a48 <MX_ADC1_Init+0x74>)
 80009e6:	4a19      	ldr	r2, [pc, #100]	@ (8000a4c <MX_ADC1_Init+0x78>)
 80009e8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009ea:	4b17      	ldr	r3, [pc, #92]	@ (8000a48 <MX_ADC1_Init+0x74>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009f0:	4b15      	ldr	r3, [pc, #84]	@ (8000a48 <MX_ADC1_Init+0x74>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009f6:	4b14      	ldr	r3, [pc, #80]	@ (8000a48 <MX_ADC1_Init+0x74>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009fc:	4b12      	ldr	r3, [pc, #72]	@ (8000a48 <MX_ADC1_Init+0x74>)
 80009fe:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000a02:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a04:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <MX_ADC1_Init+0x74>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a48 <MX_ADC1_Init+0x74>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a10:	480d      	ldr	r0, [pc, #52]	@ (8000a48 <MX_ADC1_Init+0x74>)
 8000a12:	f000 fbdf 	bl	80011d4 <HAL_ADC_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000a1c:	f000 f978 	bl	8000d10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a20:	2300      	movs	r3, #0
 8000a22:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a24:	2301      	movs	r3, #1
 8000a26:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a2c:	1d3b      	adds	r3, r7, #4
 8000a2e:	4619      	mov	r1, r3
 8000a30:	4805      	ldr	r0, [pc, #20]	@ (8000a48 <MX_ADC1_Init+0x74>)
 8000a32:	f000 fe67 	bl	8001704 <HAL_ADC_ConfigChannel>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000a3c:	f000 f968 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a40:	bf00      	nop
 8000a42:	3710      	adds	r7, #16
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	20000894 	.word	0x20000894
 8000a4c:	40012400 	.word	0x40012400

08000a50 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	2100      	movs	r1, #0
 8000a5a:	460a      	mov	r2, r1
 8000a5c:	801a      	strh	r2, [r3, #0]
 8000a5e:	460a      	mov	r2, r1
 8000a60:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000a62:	2300      	movs	r3, #0
 8000a64:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000a66:	4b5c      	ldr	r3, [pc, #368]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000a68:	4a5c      	ldr	r2, [pc, #368]	@ (8000bdc <MX_RTC_Init+0x18c>)
 8000a6a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000a6c:	4b5a      	ldr	r3, [pc, #360]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000a6e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a72:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000a74:	4b58      	ldr	r3, [pc, #352]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000a76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a7a:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a7c:	4856      	ldr	r0, [pc, #344]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000a7e:	f002 f8c9 	bl	8002c14 <HAL_RTC_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8000a88:	f000 f942 	bl	8000d10 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F)
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	4852      	ldr	r0, [pc, #328]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000a90:	f002 fefe 	bl	8003890 <HAL_RTCEx_BKUPRead>
 8000a94:	4603      	mov	r3, r0
 8000a96:	f240 322f 	movw	r2, #815	@ 0x32f
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d042      	beq.n	8000b24 <MX_RTC_Init+0xd4>
    {
  	  	sTime.Hours = 0x15;
 8000a9e:	2315      	movs	r3, #21
 8000aa0:	713b      	strb	r3, [r7, #4]
  	    sTime.Minutes = 0x18;
 8000aa2:	2318      	movs	r3, #24
 8000aa4:	717b      	strb	r3, [r7, #5]
  	    sTime.Seconds = 0x40;
 8000aa6:	2340      	movs	r3, #64	@ 0x40
 8000aa8:	71bb      	strb	r3, [r7, #6]

  	    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000aaa:	1d3b      	adds	r3, r7, #4
 8000aac:	2201      	movs	r2, #1
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4849      	ldr	r0, [pc, #292]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000ab2:	f002 f93b 	bl	8002d2c <HAL_RTC_SetTime>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <MX_RTC_Init+0x70>
  	    {
  	      Error_Handler();
 8000abc:	f000 f928 	bl	8000d10 <Error_Handler>
  	    }
  	    DateToUpdate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8000ac0:	2306      	movs	r3, #6
 8000ac2:	703b      	strb	r3, [r7, #0]
  	    DateToUpdate.Month = RTC_MONTH_OCTOBER;
 8000ac4:	2310      	movs	r3, #16
 8000ac6:	707b      	strb	r3, [r7, #1]
  	    DateToUpdate.Date = 0x11;
 8000ac8:	2311      	movs	r3, #17
 8000aca:	70bb      	strb	r3, [r7, #2]
  	    DateToUpdate.Year = 0x25;
 8000acc:	2325      	movs	r3, #37	@ 0x25
 8000ace:	70fb      	strb	r3, [r7, #3]

  	    if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8000ad0:	463b      	mov	r3, r7
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4840      	ldr	r0, [pc, #256]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000ad8:	f002 fa98 	bl	800300c <HAL_RTC_SetDate>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_RTC_Init+0x96>
  	    {
  	      Error_Handler();
 8000ae2:	f000 f915 	bl	8000d10 <Error_Handler>
  	    }

  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F);//set flag
 8000ae6:	f240 322f 	movw	r2, #815	@ 0x32f
 8000aea:	2101      	movs	r1, #1
 8000aec:	483a      	ldr	r0, [pc, #232]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000aee:	f002 feb5 	bl	800385c <HAL_RTCEx_BKUPWrite>
  	    //save DATE wdDDMMYY
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, DateToUpdate.WeekDay);
 8000af2:	783b      	ldrb	r3, [r7, #0]
 8000af4:	461a      	mov	r2, r3
 8000af6:	2102      	movs	r1, #2
 8000af8:	4837      	ldr	r0, [pc, #220]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000afa:	f002 feaf 	bl	800385c <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, DateToUpdate.Date);
 8000afe:	78bb      	ldrb	r3, [r7, #2]
 8000b00:	461a      	mov	r2, r3
 8000b02:	2103      	movs	r1, #3
 8000b04:	4834      	ldr	r0, [pc, #208]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000b06:	f002 fea9 	bl	800385c <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, DateToUpdate.Month);
 8000b0a:	787b      	ldrb	r3, [r7, #1]
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	2104      	movs	r1, #4
 8000b10:	4831      	ldr	r0, [pc, #196]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000b12:	f002 fea3 	bl	800385c <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, DateToUpdate.Year);
 8000b16:	78fb      	ldrb	r3, [r7, #3]
 8000b18:	461a      	mov	r2, r3
 8000b1a:	2105      	movs	r1, #5
 8000b1c:	482e      	ldr	r0, [pc, #184]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000b1e:	f002 fe9d 	bl	800385c <HAL_RTCEx_BKUPWrite>
 8000b22:	e021      	b.n	8000b68 <MX_RTC_Init+0x118>
    }else{
  	    DateToUpdate.WeekDay = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8000b24:	2102      	movs	r1, #2
 8000b26:	482c      	ldr	r0, [pc, #176]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000b28:	f002 feb2 	bl	8003890 <HAL_RTCEx_BKUPRead>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	703b      	strb	r3, [r7, #0]
  	    DateToUpdate.Date    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR3);
 8000b32:	2103      	movs	r1, #3
 8000b34:	4828      	ldr	r0, [pc, #160]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000b36:	f002 feab 	bl	8003890 <HAL_RTCEx_BKUPRead>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	70bb      	strb	r3, [r7, #2]
  	    DateToUpdate.Month   = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR4);
 8000b40:	2104      	movs	r1, #4
 8000b42:	4825      	ldr	r0, [pc, #148]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000b44:	f002 fea4 	bl	8003890 <HAL_RTCEx_BKUPRead>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	707b      	strb	r3, [r7, #1]
  	    DateToUpdate.Year    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR5);
 8000b4e:	2105      	movs	r1, #5
 8000b50:	4821      	ldr	r0, [pc, #132]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000b52:	f002 fe9d 	bl	8003890 <HAL_RTCEx_BKUPRead>
 8000b56:	4603      	mov	r3, r0
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	70fb      	strb	r3, [r7, #3]
  	    HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD);
 8000b5c:	463b      	mov	r3, r7
 8000b5e:	2201      	movs	r2, #1
 8000b60:	4619      	mov	r1, r3
 8000b62:	481d      	ldr	r0, [pc, #116]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000b64:	f002 fa52 	bl	800300c <HAL_RTC_SetDate>
    }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000b74:	1d3b      	adds	r3, r7, #4
 8000b76:	2201      	movs	r2, #1
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4817      	ldr	r0, [pc, #92]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000b7c:	f002 f8d6 	bl	8002d2c <HAL_RTC_SetTime>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 8000b86:	f000 f8c3 	bl	8000d10 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_SUNDAY;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_OCTOBER;
 8000b8e:	2310      	movs	r3, #16
 8000b90:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x12;
 8000b92:	2312      	movs	r3, #18
 8000b94:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x25;
 8000b96:	2325      	movs	r3, #37	@ 0x25
 8000b98:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8000b9a:	463b      	mov	r3, r7
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	480d      	ldr	r0, [pc, #52]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000ba2:	f002 fa33 	bl	800300c <HAL_RTC_SetDate>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_RTC_Init+0x160>
  {
    Error_Handler();
 8000bac:	f000 f8b0 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	2003      	movs	r0, #3
 8000bb6:	f001 f8c8 	bl	8001d4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000bba:	2003      	movs	r0, #3
 8000bbc:	f001 f8e1 	bl	8001d82 <HAL_NVIC_EnableIRQ>
  __HAL_RTC_SECOND_ENABLE_IT(&hrtc, RTC_IT_SEC);
 8000bc0:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	4b04      	ldr	r3, [pc, #16]	@ (8000bd8 <MX_RTC_Init+0x188>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f042 0201 	orr.w	r2, r2, #1
 8000bce:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTC_Init 2 */

}
 8000bd0:	bf00      	nop
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	200008c4 	.word	0x200008c4
 8000bdc:	40002800 	.word	0x40002800

08000be0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000be4:	4b17      	ldr	r3, [pc, #92]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000be6:	4a18      	ldr	r2, [pc, #96]	@ (8000c48 <MX_SPI1_Init+0x68>)
 8000be8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000bea:	4b16      	ldr	r3, [pc, #88]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000bec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000bf0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000bf2:	4b14      	ldr	r3, [pc, #80]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bf8:	4b12      	ldr	r3, [pc, #72]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bfe:	4b11      	ldr	r3, [pc, #68]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c04:	4b0f      	ldr	r3, [pc, #60]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000c0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c10:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c12:	4b0c      	ldr	r3, [pc, #48]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c18:	4b0a      	ldr	r3, [pc, #40]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c1e:	4b09      	ldr	r3, [pc, #36]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c24:	4b07      	ldr	r3, [pc, #28]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000c2a:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000c2c:	220a      	movs	r2, #10
 8000c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c30:	4804      	ldr	r0, [pc, #16]	@ (8000c44 <MX_SPI1_Init+0x64>)
 8000c32:	f002 fe49 	bl	80038c8 <HAL_SPI_Init>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000c3c:	f000 f868 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c40:	bf00      	nop
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	200008d8 	.word	0x200008d8
 8000c48:	40013000 	.word	0x40013000

08000c4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b088      	sub	sp, #32
 8000c50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c52:	f107 0310 	add.w	r3, r7, #16
 8000c56:	2200      	movs	r2, #0
 8000c58:	601a      	str	r2, [r3, #0]
 8000c5a:	605a      	str	r2, [r3, #4]
 8000c5c:	609a      	str	r2, [r3, #8]
 8000c5e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c60:	4b28      	ldr	r3, [pc, #160]	@ (8000d04 <MX_GPIO_Init+0xb8>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	4a27      	ldr	r2, [pc, #156]	@ (8000d04 <MX_GPIO_Init+0xb8>)
 8000c66:	f043 0310 	orr.w	r3, r3, #16
 8000c6a:	6193      	str	r3, [r2, #24]
 8000c6c:	4b25      	ldr	r3, [pc, #148]	@ (8000d04 <MX_GPIO_Init+0xb8>)
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	f003 0310 	and.w	r3, r3, #16
 8000c74:	60fb      	str	r3, [r7, #12]
 8000c76:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c78:	4b22      	ldr	r3, [pc, #136]	@ (8000d04 <MX_GPIO_Init+0xb8>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	4a21      	ldr	r2, [pc, #132]	@ (8000d04 <MX_GPIO_Init+0xb8>)
 8000c7e:	f043 0304 	orr.w	r3, r3, #4
 8000c82:	6193      	str	r3, [r2, #24]
 8000c84:	4b1f      	ldr	r3, [pc, #124]	@ (8000d04 <MX_GPIO_Init+0xb8>)
 8000c86:	699b      	ldr	r3, [r3, #24]
 8000c88:	f003 0304 	and.w	r3, r3, #4
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c90:	4b1c      	ldr	r3, [pc, #112]	@ (8000d04 <MX_GPIO_Init+0xb8>)
 8000c92:	699b      	ldr	r3, [r3, #24]
 8000c94:	4a1b      	ldr	r2, [pc, #108]	@ (8000d04 <MX_GPIO_Init+0xb8>)
 8000c96:	f043 0308 	orr.w	r3, r3, #8
 8000c9a:	6193      	str	r3, [r2, #24]
 8000c9c:	4b19      	ldr	r3, [pc, #100]	@ (8000d04 <MX_GPIO_Init+0xb8>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	f003 0308 	and.w	r3, r3, #8
 8000ca4:	607b      	str	r3, [r7, #4]
 8000ca6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(P13_GPIO_Port, P13_Pin, GPIO_PIN_RESET);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cae:	4816      	ldr	r0, [pc, #88]	@ (8000d08 <MX_GPIO_Init+0xbc>)
 8000cb0:	f001 fa0a 	bl	80020c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	f241 4102 	movw	r1, #5122	@ 0x1402
 8000cba:	4814      	ldr	r0, [pc, #80]	@ (8000d0c <MX_GPIO_Init+0xc0>)
 8000cbc:	f001 fa04 	bl	80020c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P13_Pin */
  GPIO_InitStruct.Pin = P13_Pin;
 8000cc0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(P13_GPIO_Port, &GPIO_InitStruct);
 8000cd2:	f107 0310 	add.w	r3, r7, #16
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	480b      	ldr	r0, [pc, #44]	@ (8000d08 <MX_GPIO_Init+0xbc>)
 8000cda:	f001 f879 	bl	8001dd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_A0_Pin LCD_RST_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin;
 8000cde:	f241 4302 	movw	r3, #5122	@ 0x1402
 8000ce2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cec:	2302      	movs	r3, #2
 8000cee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf0:	f107 0310 	add.w	r3, r7, #16
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4805      	ldr	r0, [pc, #20]	@ (8000d0c <MX_GPIO_Init+0xc0>)
 8000cf8:	f001 f86a 	bl	8001dd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cfc:	bf00      	nop
 8000cfe:	3720      	adds	r7, #32
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40021000 	.word	0x40021000
 8000d08:	40011000 	.word	0x40011000
 8000d0c:	40010c00 	.word	0x40010c00

08000d10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d14:	b672      	cpsid	i
}
 8000d16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8000d18:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d1c:	4803      	ldr	r0, [pc, #12]	@ (8000d2c <Error_Handler+0x1c>)
 8000d1e:	f001 f9eb 	bl	80020f8 <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 8000d22:	20fa      	movs	r0, #250	@ 0xfa
 8000d24:	f000 fa32 	bl	800118c <HAL_Delay>
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8000d28:	bf00      	nop
 8000d2a:	e7f5      	b.n	8000d18 <Error_Handler+0x8>
 8000d2c:	40011000 	.word	0x40011000

08000d30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d36:	4b15      	ldr	r3, [pc, #84]	@ (8000d8c <HAL_MspInit+0x5c>)
 8000d38:	699b      	ldr	r3, [r3, #24]
 8000d3a:	4a14      	ldr	r2, [pc, #80]	@ (8000d8c <HAL_MspInit+0x5c>)
 8000d3c:	f043 0301 	orr.w	r3, r3, #1
 8000d40:	6193      	str	r3, [r2, #24]
 8000d42:	4b12      	ldr	r3, [pc, #72]	@ (8000d8c <HAL_MspInit+0x5c>)
 8000d44:	699b      	ldr	r3, [r3, #24]
 8000d46:	f003 0301 	and.w	r3, r3, #1
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d8c <HAL_MspInit+0x5c>)
 8000d50:	69db      	ldr	r3, [r3, #28]
 8000d52:	4a0e      	ldr	r2, [pc, #56]	@ (8000d8c <HAL_MspInit+0x5c>)
 8000d54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d58:	61d3      	str	r3, [r2, #28]
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <HAL_MspInit+0x5c>)
 8000d5c:	69db      	ldr	r3, [r3, #28]
 8000d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d66:	4b0a      	ldr	r3, [pc, #40]	@ (8000d90 <HAL_MspInit+0x60>)
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	4a04      	ldr	r2, [pc, #16]	@ (8000d90 <HAL_MspInit+0x60>)
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d82:	bf00      	nop
 8000d84:	3714      	adds	r7, #20
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bc80      	pop	{r7}
 8000d8a:	4770      	bx	lr
 8000d8c:	40021000 	.word	0x40021000
 8000d90:	40010000 	.word	0x40010000

08000d94 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b088      	sub	sp, #32
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9c:	f107 0310 	add.w	r3, r7, #16
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
 8000da8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a18      	ldr	r2, [pc, #96]	@ (8000e10 <HAL_ADC_MspInit+0x7c>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d129      	bne.n	8000e08 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000db4:	4b17      	ldr	r3, [pc, #92]	@ (8000e14 <HAL_ADC_MspInit+0x80>)
 8000db6:	699b      	ldr	r3, [r3, #24]
 8000db8:	4a16      	ldr	r2, [pc, #88]	@ (8000e14 <HAL_ADC_MspInit+0x80>)
 8000dba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000dbe:	6193      	str	r3, [r2, #24]
 8000dc0:	4b14      	ldr	r3, [pc, #80]	@ (8000e14 <HAL_ADC_MspInit+0x80>)
 8000dc2:	699b      	ldr	r3, [r3, #24]
 8000dc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dcc:	4b11      	ldr	r3, [pc, #68]	@ (8000e14 <HAL_ADC_MspInit+0x80>)
 8000dce:	699b      	ldr	r3, [r3, #24]
 8000dd0:	4a10      	ldr	r2, [pc, #64]	@ (8000e14 <HAL_ADC_MspInit+0x80>)
 8000dd2:	f043 0304 	orr.w	r3, r3, #4
 8000dd6:	6193      	str	r3, [r2, #24]
 8000dd8:	4b0e      	ldr	r3, [pc, #56]	@ (8000e14 <HAL_ADC_MspInit+0x80>)
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	f003 0304 	and.w	r3, r3, #4
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000de4:	2301      	movs	r3, #1
 8000de6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000de8:	2303      	movs	r3, #3
 8000dea:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dec:	f107 0310 	add.w	r3, r7, #16
 8000df0:	4619      	mov	r1, r3
 8000df2:	4809      	ldr	r0, [pc, #36]	@ (8000e18 <HAL_ADC_MspInit+0x84>)
 8000df4:	f000 ffec 	bl	8001dd0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	2012      	movs	r0, #18
 8000dfe:	f000 ffa4 	bl	8001d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000e02:	2012      	movs	r0, #18
 8000e04:	f000 ffbd 	bl	8001d82 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000e08:	bf00      	nop
 8000e0a:	3720      	adds	r7, #32
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40012400 	.word	0x40012400
 8000e14:	40021000 	.word	0x40021000
 8000e18:	40010800 	.word	0x40010800

08000e1c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a13      	ldr	r2, [pc, #76]	@ (8000e78 <HAL_RTC_MspInit+0x5c>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d120      	bne.n	8000e70 <HAL_RTC_MspInit+0x54>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000e2e:	f001 f97d 	bl	800212c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000e32:	4b12      	ldr	r3, [pc, #72]	@ (8000e7c <HAL_RTC_MspInit+0x60>)
 8000e34:	69db      	ldr	r3, [r3, #28]
 8000e36:	4a11      	ldr	r2, [pc, #68]	@ (8000e7c <HAL_RTC_MspInit+0x60>)
 8000e38:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000e3c:	61d3      	str	r3, [r2, #28]
 8000e3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e7c <HAL_RTC_MspInit+0x60>)
 8000e40:	69db      	ldr	r3, [r3, #28]
 8000e42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e80 <HAL_RTC_MspInit+0x64>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000e50:	2200      	movs	r2, #0
 8000e52:	2100      	movs	r1, #0
 8000e54:	2003      	movs	r0, #3
 8000e56:	f000 ff78 	bl	8001d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000e5a:	2003      	movs	r0, #3
 8000e5c:	f000 ff91 	bl	8001d82 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000e60:	2200      	movs	r2, #0
 8000e62:	2100      	movs	r1, #0
 8000e64:	2029      	movs	r0, #41	@ 0x29
 8000e66:	f000 ff70 	bl	8001d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000e6a:	2029      	movs	r0, #41	@ 0x29
 8000e6c:	f000 ff89 	bl	8001d82 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000e70:	bf00      	nop
 8000e72:	3710      	adds	r7, #16
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	40002800 	.word	0x40002800
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	4242043c 	.word	0x4242043c

08000e84 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b088      	sub	sp, #32
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8c:	f107 0310 	add.w	r3, r7, #16
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
 8000e96:	609a      	str	r2, [r3, #8]
 8000e98:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a1b      	ldr	r2, [pc, #108]	@ (8000f0c <HAL_SPI_MspInit+0x88>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d12f      	bne.n	8000f04 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f10 <HAL_SPI_MspInit+0x8c>)
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	4a19      	ldr	r2, [pc, #100]	@ (8000f10 <HAL_SPI_MspInit+0x8c>)
 8000eaa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000eae:	6193      	str	r3, [r2, #24]
 8000eb0:	4b17      	ldr	r3, [pc, #92]	@ (8000f10 <HAL_SPI_MspInit+0x8c>)
 8000eb2:	699b      	ldr	r3, [r3, #24]
 8000eb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000eb8:	60fb      	str	r3, [r7, #12]
 8000eba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ebc:	4b14      	ldr	r3, [pc, #80]	@ (8000f10 <HAL_SPI_MspInit+0x8c>)
 8000ebe:	699b      	ldr	r3, [r3, #24]
 8000ec0:	4a13      	ldr	r2, [pc, #76]	@ (8000f10 <HAL_SPI_MspInit+0x8c>)
 8000ec2:	f043 0304 	orr.w	r3, r3, #4
 8000ec6:	6193      	str	r3, [r2, #24]
 8000ec8:	4b11      	ldr	r3, [pc, #68]	@ (8000f10 <HAL_SPI_MspInit+0x8c>)
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	f003 0304 	and.w	r3, r3, #4
 8000ed0:	60bb      	str	r3, [r7, #8]
 8000ed2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000ed4:	23a0      	movs	r3, #160	@ 0xa0
 8000ed6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000edc:	2303      	movs	r3, #3
 8000ede:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee0:	f107 0310 	add.w	r3, r7, #16
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	480b      	ldr	r0, [pc, #44]	@ (8000f14 <HAL_SPI_MspInit+0x90>)
 8000ee8:	f000 ff72 	bl	8001dd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000eec:	2340      	movs	r3, #64	@ 0x40
 8000eee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef8:	f107 0310 	add.w	r3, r7, #16
 8000efc:	4619      	mov	r1, r3
 8000efe:	4805      	ldr	r0, [pc, #20]	@ (8000f14 <HAL_SPI_MspInit+0x90>)
 8000f00:	f000 ff66 	bl	8001dd0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000f04:	bf00      	nop
 8000f06:	3720      	adds	r7, #32
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40013000 	.word	0x40013000
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40010800 	.word	0x40010800

08000f18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f1c:	bf00      	nop
 8000f1e:	e7fd      	b.n	8000f1c <NMI_Handler+0x4>

08000f20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f24:	bf00      	nop
 8000f26:	e7fd      	b.n	8000f24 <HardFault_Handler+0x4>

08000f28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f2c:	bf00      	nop
 8000f2e:	e7fd      	b.n	8000f2c <MemManage_Handler+0x4>

08000f30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f34:	bf00      	nop
 8000f36:	e7fd      	b.n	8000f34 <BusFault_Handler+0x4>

08000f38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f3c:	bf00      	nop
 8000f3e:	e7fd      	b.n	8000f3c <UsageFault_Handler+0x4>

08000f40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr

08000f4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bc80      	pop	{r7}
 8000f56:	4770      	bx	lr

08000f58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bc80      	pop	{r7}
 8000f62:	4770      	bx	lr

08000f64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f68:	f000 f8f4 	bl	8001154 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8000f6c:	f000 ff23 	bl	8001db6 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8000f70:	bf00      	nop
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */
	if (RTC->CRL & RTC_CRL_SECF)
 8000f78:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb4 <RTC_IRQHandler+0x40>)
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	f003 0301 	and.w	r3, r3, #1
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d011      	beq.n	8000fa8 <RTC_IRQHandler+0x34>
			{
		     RTC->CRL &= ~RTC_CRL_SECF;    //сбросить флаг (обязательно!!!)
 8000f84:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb4 <RTC_IRQHandler+0x40>)
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb4 <RTC_IRQHandler+0x40>)
 8000f8a:	f023 0301 	bic.w	r3, r3, #1
 8000f8e:	6053      	str	r3, [r2, #4]
		     HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8000f90:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f94:	4808      	ldr	r0, [pc, #32]	@ (8000fb8 <RTC_IRQHandler+0x44>)
 8000f96:	f001 f8af 	bl	80020f8 <HAL_GPIO_TogglePin>
		     rtc_tick++;
 8000f9a:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <RTC_IRQHandler+0x48>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	4b05      	ldr	r3, [pc, #20]	@ (8000fbc <RTC_IRQHandler+0x48>)
 8000fa6:	701a      	strb	r2, [r3, #0]
		  }
  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8000fa8:	4805      	ldr	r0, [pc, #20]	@ (8000fc0 <RTC_IRQHandler+0x4c>)
 8000faa:	f002 fc0d 	bl	80037c8 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40002800 	.word	0x40002800
 8000fb8:	40011000 	.word	0x40011000
 8000fbc:	20000930 	.word	0x20000930
 8000fc0:	200008c4 	.word	0x200008c4

08000fc4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	if(hadc1.Instance == ADC1|ADC_CHANNEL_2){
		adc1_value_thermistor = HAL_ADC_GetValue(&hadc1);
 8000fc8:	480a      	ldr	r0, [pc, #40]	@ (8000ff4 <ADC1_2_IRQHandler+0x30>)
 8000fca:	f000 fabd 	bl	8001548 <HAL_ADC_GetValue>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	4a09      	ldr	r2, [pc, #36]	@ (8000ff8 <ADC1_2_IRQHandler+0x34>)
 8000fd2:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 8000fd4:	4807      	ldr	r0, [pc, #28]	@ (8000ff4 <ADC1_2_IRQHandler+0x30>)
 8000fd6:	f000 f9d5 	bl	8001384 <HAL_ADC_Stop>
		adc1_tick++;
 8000fda:	4b08      	ldr	r3, [pc, #32]	@ (8000ffc <ADC1_2_IRQHandler+0x38>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	4b05      	ldr	r3, [pc, #20]	@ (8000ffc <ADC1_2_IRQHandler+0x38>)
 8000fe6:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000fe8:	4802      	ldr	r0, [pc, #8]	@ (8000ff4 <ADC1_2_IRQHandler+0x30>)
 8000fea:	f000 fab9 	bl	8001560 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20000894 	.word	0x20000894
 8000ff8:	20000934 	.word	0x20000934
 8000ffc:	20000931 	.word	0x20000931

08001000 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001004:	4802      	ldr	r0, [pc, #8]	@ (8001010 <RTC_Alarm_IRQHandler+0x10>)
 8001006:	f002 f90b 	bl	8003220 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	200008c4 	.word	0x200008c4

08001014 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800101c:	4a14      	ldr	r2, [pc, #80]	@ (8001070 <_sbrk+0x5c>)
 800101e:	4b15      	ldr	r3, [pc, #84]	@ (8001074 <_sbrk+0x60>)
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001028:	4b13      	ldr	r3, [pc, #76]	@ (8001078 <_sbrk+0x64>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d102      	bne.n	8001036 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001030:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <_sbrk+0x64>)
 8001032:	4a12      	ldr	r2, [pc, #72]	@ (800107c <_sbrk+0x68>)
 8001034:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001036:	4b10      	ldr	r3, [pc, #64]	@ (8001078 <_sbrk+0x64>)
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4413      	add	r3, r2
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	429a      	cmp	r2, r3
 8001042:	d207      	bcs.n	8001054 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001044:	f002 ff00 	bl	8003e48 <__errno>
 8001048:	4603      	mov	r3, r0
 800104a:	220c      	movs	r2, #12
 800104c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800104e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001052:	e009      	b.n	8001068 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001054:	4b08      	ldr	r3, [pc, #32]	@ (8001078 <_sbrk+0x64>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800105a:	4b07      	ldr	r3, [pc, #28]	@ (8001078 <_sbrk+0x64>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	4a05      	ldr	r2, [pc, #20]	@ (8001078 <_sbrk+0x64>)
 8001064:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001066:	68fb      	ldr	r3, [r7, #12]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3718      	adds	r7, #24
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20002800 	.word	0x20002800
 8001074:	00000400 	.word	0x00000400
 8001078:	20000940 	.word	0x20000940
 800107c:	20000a90 	.word	0x20000a90

08001080 <Reset_Handler>:
Reset_Handler:

/* Call the clock system initialization function.*    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001080:	480b      	ldr	r0, [pc, #44]	@ (80010b0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001082:	490c      	ldr	r1, [pc, #48]	@ (80010b4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001084:	4a0c      	ldr	r2, [pc, #48]	@ (80010b8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001086:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001088:	e002      	b.n	8001090 <LoopCopyDataInit>

0800108a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800108a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800108c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800108e:	3304      	adds	r3, #4

08001090 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001090:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001092:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001094:	d3f9      	bcc.n	800108a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001096:	4a09      	ldr	r2, [pc, #36]	@ (80010bc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001098:	4c09      	ldr	r4, [pc, #36]	@ (80010c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800109a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800109c:	e001      	b.n	80010a2 <LoopFillZerobss>

0800109e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800109e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010a0:	3204      	adds	r2, #4

080010a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010a4:	d3fb      	bcc.n	800109e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010a6:	f002 fed5 	bl	8003e54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010aa:	f7ff fba5 	bl	80007f8 <main>
  bx lr
 80010ae:	4770      	bx	lr
  ldr r0, =_sdata
 80010b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010b4:	20000478 	.word	0x20000478
  ldr r2, =_sidata
 80010b8:	08004808 	.word	0x08004808
  ldr r2, =_sbss
 80010bc:	20000478 	.word	0x20000478
  ldr r4, =_ebss
 80010c0:	20000a90 	.word	0x20000a90

080010c4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010c4:	e7fe      	b.n	80010c4 <CAN1_RX1_IRQHandler>
	...

080010c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010cc:	4b08      	ldr	r3, [pc, #32]	@ (80010f0 <HAL_Init+0x28>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a07      	ldr	r2, [pc, #28]	@ (80010f0 <HAL_Init+0x28>)
 80010d2:	f043 0310 	orr.w	r3, r3, #16
 80010d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d8:	2003      	movs	r0, #3
 80010da:	f000 fe2b 	bl	8001d34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010de:	200f      	movs	r0, #15
 80010e0:	f000 f808 	bl	80010f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010e4:	f7ff fe24 	bl	8000d30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40022000 	.word	0x40022000

080010f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010fc:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <HAL_InitTick+0x54>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4b12      	ldr	r3, [pc, #72]	@ (800114c <HAL_InitTick+0x58>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	4619      	mov	r1, r3
 8001106:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800110a:	fbb3 f3f1 	udiv	r3, r3, r1
 800110e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001112:	4618      	mov	r0, r3
 8001114:	f000 fe43 	bl	8001d9e <HAL_SYSTICK_Config>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	e00e      	b.n	8001140 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2b0f      	cmp	r3, #15
 8001126:	d80a      	bhi.n	800113e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001128:	2200      	movs	r2, #0
 800112a:	6879      	ldr	r1, [r7, #4]
 800112c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001130:	f000 fe0b 	bl	8001d4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001134:	4a06      	ldr	r2, [pc, #24]	@ (8001150 <HAL_InitTick+0x5c>)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800113a:	2300      	movs	r3, #0
 800113c:	e000      	b.n	8001140 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
}
 8001140:	4618      	mov	r0, r3
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	2000041c 	.word	0x2000041c
 800114c:	20000424 	.word	0x20000424
 8001150:	20000420 	.word	0x20000420

08001154 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001158:	4b05      	ldr	r3, [pc, #20]	@ (8001170 <HAL_IncTick+0x1c>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	461a      	mov	r2, r3
 800115e:	4b05      	ldr	r3, [pc, #20]	@ (8001174 <HAL_IncTick+0x20>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4413      	add	r3, r2
 8001164:	4a03      	ldr	r2, [pc, #12]	@ (8001174 <HAL_IncTick+0x20>)
 8001166:	6013      	str	r3, [r2, #0]
}
 8001168:	bf00      	nop
 800116a:	46bd      	mov	sp, r7
 800116c:	bc80      	pop	{r7}
 800116e:	4770      	bx	lr
 8001170:	20000424 	.word	0x20000424
 8001174:	20000944 	.word	0x20000944

08001178 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  return uwTick;
 800117c:	4b02      	ldr	r3, [pc, #8]	@ (8001188 <HAL_GetTick+0x10>)
 800117e:	681b      	ldr	r3, [r3, #0]
}
 8001180:	4618      	mov	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr
 8001188:	20000944 	.word	0x20000944

0800118c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001194:	f7ff fff0 	bl	8001178 <HAL_GetTick>
 8001198:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80011a4:	d005      	beq.n	80011b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011a6:	4b0a      	ldr	r3, [pc, #40]	@ (80011d0 <HAL_Delay+0x44>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	461a      	mov	r2, r3
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	4413      	add	r3, r2
 80011b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011b2:	bf00      	nop
 80011b4:	f7ff ffe0 	bl	8001178 <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	68fa      	ldr	r2, [r7, #12]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d8f7      	bhi.n	80011b4 <HAL_Delay+0x28>
  {
  }
}
 80011c4:	bf00      	nop
 80011c6:	bf00      	nop
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000424 	.word	0x20000424

080011d4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011dc:	2300      	movs	r3, #0
 80011de:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80011e0:	2300      	movs	r3, #0
 80011e2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d101      	bne.n	80011f6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e0be      	b.n	8001374 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001200:	2b00      	cmp	r3, #0
 8001202:	d109      	bne.n	8001218 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2200      	movs	r2, #0
 8001208:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff fdbe 	bl	8000d94 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f000 fbc5 	bl	80019a8 <ADC_ConversionStop_Disable>
 800121e:	4603      	mov	r3, r0
 8001220:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001226:	f003 0310 	and.w	r3, r3, #16
 800122a:	2b00      	cmp	r3, #0
 800122c:	f040 8099 	bne.w	8001362 <HAL_ADC_Init+0x18e>
 8001230:	7dfb      	ldrb	r3, [r7, #23]
 8001232:	2b00      	cmp	r3, #0
 8001234:	f040 8095 	bne.w	8001362 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800123c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001240:	f023 0302 	bic.w	r3, r3, #2
 8001244:	f043 0202 	orr.w	r2, r3, #2
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001254:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	7b1b      	ldrb	r3, [r3, #12]
 800125a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800125c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800125e:	68ba      	ldr	r2, [r7, #8]
 8001260:	4313      	orrs	r3, r2
 8001262:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800126c:	d003      	beq.n	8001276 <HAL_ADC_Init+0xa2>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d102      	bne.n	800127c <HAL_ADC_Init+0xa8>
 8001276:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800127a:	e000      	b.n	800127e <HAL_ADC_Init+0xaa>
 800127c:	2300      	movs	r3, #0
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	4313      	orrs	r3, r2
 8001282:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	7d1b      	ldrb	r3, [r3, #20]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d119      	bne.n	80012c0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	7b1b      	ldrb	r3, [r3, #12]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d109      	bne.n	80012a8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	3b01      	subs	r3, #1
 800129a:	035a      	lsls	r2, r3, #13
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	4313      	orrs	r3, r2
 80012a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012a4:	613b      	str	r3, [r7, #16]
 80012a6:	e00b      	b.n	80012c0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ac:	f043 0220 	orr.w	r2, r3, #32
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012b8:	f043 0201 	orr.w	r2, r3, #1
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	430a      	orrs	r2, r1
 80012d2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	689a      	ldr	r2, [r3, #8]
 80012da:	4b28      	ldr	r3, [pc, #160]	@ (800137c <HAL_ADC_Init+0x1a8>)
 80012dc:	4013      	ands	r3, r2
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	6812      	ldr	r2, [r2, #0]
 80012e2:	68b9      	ldr	r1, [r7, #8]
 80012e4:	430b      	orrs	r3, r1
 80012e6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80012f0:	d003      	beq.n	80012fa <HAL_ADC_Init+0x126>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d104      	bne.n	8001304 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	691b      	ldr	r3, [r3, #16]
 80012fe:	3b01      	subs	r3, #1
 8001300:	051b      	lsls	r3, r3, #20
 8001302:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800130a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	68fa      	ldr	r2, [r7, #12]
 8001314:	430a      	orrs	r2, r1
 8001316:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	689a      	ldr	r2, [r3, #8]
 800131e:	4b18      	ldr	r3, [pc, #96]	@ (8001380 <HAL_ADC_Init+0x1ac>)
 8001320:	4013      	ands	r3, r2
 8001322:	68ba      	ldr	r2, [r7, #8]
 8001324:	429a      	cmp	r2, r3
 8001326:	d10b      	bne.n	8001340 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001332:	f023 0303 	bic.w	r3, r3, #3
 8001336:	f043 0201 	orr.w	r2, r3, #1
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800133e:	e018      	b.n	8001372 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001344:	f023 0312 	bic.w	r3, r3, #18
 8001348:	f043 0210 	orr.w	r2, r3, #16
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001354:	f043 0201 	orr.w	r2, r3, #1
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001360:	e007      	b.n	8001372 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001366:	f043 0210 	orr.w	r2, r3, #16
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001372:	7dfb      	ldrb	r3, [r7, #23]
}
 8001374:	4618      	mov	r0, r3
 8001376:	3718      	adds	r7, #24
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	ffe1f7fd 	.word	0xffe1f7fd
 8001380:	ff1f0efe 	.word	0xff1f0efe

08001384 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800138c:	2300      	movs	r3, #0
 800138e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <HAL_ADC_Stop+0x1a>
 800139a:	2302      	movs	r3, #2
 800139c:	e01a      	b.n	80013d4 <HAL_ADC_Stop+0x50>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2201      	movs	r2, #1
 80013a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f000 fafe 	bl	80019a8 <ADC_ConversionStop_Disable>
 80013ac:	4603      	mov	r3, r0
 80013ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d109      	bne.n	80013ca <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013ba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80013be:	f023 0301 	bic.w	r3, r3, #1
 80013c2:	f043 0201 	orr.w	r2, r3, #1
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013e4:	2300      	movs	r3, #0
 80013e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d101      	bne.n	80013f6 <HAL_ADC_Start_IT+0x1a>
 80013f2:	2302      	movs	r3, #2
 80013f4:	e0a0      	b.n	8001538 <HAL_ADC_Start_IT+0x15c>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2201      	movs	r2, #1
 80013fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f000 fa78 	bl	80018f4 <ADC_Enable>
 8001404:	4603      	mov	r3, r0
 8001406:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	2b00      	cmp	r3, #0
 800140c:	f040 808f 	bne.w	800152e <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001414:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001418:	f023 0301 	bic.w	r3, r3, #1
 800141c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a45      	ldr	r2, [pc, #276]	@ (8001540 <HAL_ADC_Start_IT+0x164>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d105      	bne.n	800143a <HAL_ADC_Start_IT+0x5e>
 800142e:	4b45      	ldr	r3, [pc, #276]	@ (8001544 <HAL_ADC_Start_IT+0x168>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d115      	bne.n	8001466 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800143e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001450:	2b00      	cmp	r3, #0
 8001452:	d026      	beq.n	80014a2 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001458:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800145c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001464:	e01d      	b.n	80014a2 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800146a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a33      	ldr	r2, [pc, #204]	@ (8001544 <HAL_ADC_Start_IT+0x168>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d004      	beq.n	8001486 <HAL_ADC_Start_IT+0xaa>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a2f      	ldr	r2, [pc, #188]	@ (8001540 <HAL_ADC_Start_IT+0x164>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d10d      	bne.n	80014a2 <HAL_ADC_Start_IT+0xc6>
 8001486:	4b2f      	ldr	r3, [pc, #188]	@ (8001544 <HAL_ADC_Start_IT+0x168>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800148e:	2b00      	cmp	r3, #0
 8001490:	d007      	beq.n	80014a2 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001496:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800149a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d006      	beq.n	80014bc <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014b2:	f023 0206 	bic.w	r2, r3, #6
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80014ba:	e002      	b.n	80014c2 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2200      	movs	r2, #0
 80014c0:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2200      	movs	r2, #0
 80014c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f06f 0202 	mvn.w	r2, #2
 80014d2:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	685a      	ldr	r2, [r3, #4]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f042 0220 	orr.w	r2, r2, #32
 80014e2:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80014ee:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80014f2:	d113      	bne.n	800151c <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80014f8:	4a11      	ldr	r2, [pc, #68]	@ (8001540 <HAL_ADC_Start_IT+0x164>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d105      	bne.n	800150a <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80014fe:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <HAL_ADC_Start_IT+0x168>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001506:	2b00      	cmp	r3, #0
 8001508:	d108      	bne.n	800151c <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	689a      	ldr	r2, [r3, #8]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	e00c      	b.n	8001536 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	689a      	ldr	r2, [r3, #8]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	e003      	b.n	8001536 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2200      	movs	r2, #0
 8001532:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001536:	7bfb      	ldrb	r3, [r7, #15]
}
 8001538:	4618      	mov	r0, r3
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40012800 	.word	0x40012800
 8001544:	40012400 	.word	0x40012400

08001548 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001556:	4618      	mov	r0, r3
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	bc80      	pop	{r7}
 800155e:	4770      	bx	lr

08001560 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	f003 0320 	and.w	r3, r3, #32
 800157e:	2b00      	cmp	r3, #0
 8001580:	d03e      	beq.n	8001600 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	f003 0302 	and.w	r3, r3, #2
 8001588:	2b00      	cmp	r3, #0
 800158a:	d039      	beq.n	8001600 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001590:	f003 0310 	and.w	r3, r3, #16
 8001594:	2b00      	cmp	r3, #0
 8001596:	d105      	bne.n	80015a4 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800159c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80015ae:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80015b2:	d11d      	bne.n	80015f0 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d119      	bne.n	80015f0 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	685a      	ldr	r2, [r3, #4]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f022 0220 	bic.w	r2, r2, #32
 80015ca:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d105      	bne.n	80015f0 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015e8:	f043 0201 	orr.w	r2, r3, #1
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f000 f874 	bl	80016de <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f06f 0212 	mvn.w	r2, #18
 80015fe:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001606:	2b00      	cmp	r3, #0
 8001608:	d04d      	beq.n	80016a6 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	f003 0304 	and.w	r3, r3, #4
 8001610:	2b00      	cmp	r3, #0
 8001612:	d048      	beq.n	80016a6 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001618:	f003 0310 	and.w	r3, r3, #16
 800161c:	2b00      	cmp	r3, #0
 800161e:	d105      	bne.n	800162c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001624:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001636:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 800163a:	d012      	beq.n	8001662 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001646:	2b00      	cmp	r3, #0
 8001648:	d125      	bne.n	8001696 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001654:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001658:	d11d      	bne.n	8001696 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800165e:	2b00      	cmp	r3, #0
 8001660:	d119      	bne.n	8001696 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	685a      	ldr	r2, [r3, #4]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001670:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001676:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001686:	2b00      	cmp	r3, #0
 8001688:	d105      	bne.n	8001696 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800168e:	f043 0201 	orr.w	r2, r3, #1
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f000 fa76 	bl	8001b88 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f06f 020c 	mvn.w	r2, #12
 80016a4:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d012      	beq.n	80016d6 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d00d      	beq.n	80016d6 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016be:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f000 f812 	bl	80016f0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f06f 0201 	mvn.w	r2, #1
 80016d4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80016d6:	bf00      	nop
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80016de:	b480      	push	{r7}
 80016e0:	b083      	sub	sp, #12
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr

080016f0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr
	...

08001704 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800170e:	2300      	movs	r3, #0
 8001710:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001712:	2300      	movs	r3, #0
 8001714:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800171c:	2b01      	cmp	r3, #1
 800171e:	d101      	bne.n	8001724 <HAL_ADC_ConfigChannel+0x20>
 8001720:	2302      	movs	r3, #2
 8001722:	e0dc      	b.n	80018de <HAL_ADC_ConfigChannel+0x1da>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2201      	movs	r2, #1
 8001728:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	2b06      	cmp	r3, #6
 8001732:	d81c      	bhi.n	800176e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685a      	ldr	r2, [r3, #4]
 800173e:	4613      	mov	r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4413      	add	r3, r2
 8001744:	3b05      	subs	r3, #5
 8001746:	221f      	movs	r2, #31
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	43db      	mvns	r3, r3
 800174e:	4019      	ands	r1, r3
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	6818      	ldr	r0, [r3, #0]
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685a      	ldr	r2, [r3, #4]
 8001758:	4613      	mov	r3, r2
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	4413      	add	r3, r2
 800175e:	3b05      	subs	r3, #5
 8001760:	fa00 f203 	lsl.w	r2, r0, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	430a      	orrs	r2, r1
 800176a:	635a      	str	r2, [r3, #52]	@ 0x34
 800176c:	e03c      	b.n	80017e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2b0c      	cmp	r3, #12
 8001774:	d81c      	bhi.n	80017b0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685a      	ldr	r2, [r3, #4]
 8001780:	4613      	mov	r3, r2
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	4413      	add	r3, r2
 8001786:	3b23      	subs	r3, #35	@ 0x23
 8001788:	221f      	movs	r2, #31
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	43db      	mvns	r3, r3
 8001790:	4019      	ands	r1, r3
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	6818      	ldr	r0, [r3, #0]
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	4613      	mov	r3, r2
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	4413      	add	r3, r2
 80017a0:	3b23      	subs	r3, #35	@ 0x23
 80017a2:	fa00 f203 	lsl.w	r2, r0, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	430a      	orrs	r2, r1
 80017ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80017ae:	e01b      	b.n	80017e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685a      	ldr	r2, [r3, #4]
 80017ba:	4613      	mov	r3, r2
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	4413      	add	r3, r2
 80017c0:	3b41      	subs	r3, #65	@ 0x41
 80017c2:	221f      	movs	r2, #31
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	43db      	mvns	r3, r3
 80017ca:	4019      	ands	r1, r3
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	6818      	ldr	r0, [r3, #0]
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685a      	ldr	r2, [r3, #4]
 80017d4:	4613      	mov	r3, r2
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	4413      	add	r3, r2
 80017da:	3b41      	subs	r3, #65	@ 0x41
 80017dc:	fa00 f203 	lsl.w	r2, r0, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	430a      	orrs	r2, r1
 80017e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2b09      	cmp	r3, #9
 80017ee:	d91c      	bls.n	800182a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	68d9      	ldr	r1, [r3, #12]
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	4613      	mov	r3, r2
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	4413      	add	r3, r2
 8001800:	3b1e      	subs	r3, #30
 8001802:	2207      	movs	r2, #7
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	43db      	mvns	r3, r3
 800180a:	4019      	ands	r1, r3
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	6898      	ldr	r0, [r3, #8]
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4613      	mov	r3, r2
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	4413      	add	r3, r2
 800181a:	3b1e      	subs	r3, #30
 800181c:	fa00 f203 	lsl.w	r2, r0, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	430a      	orrs	r2, r1
 8001826:	60da      	str	r2, [r3, #12]
 8001828:	e019      	b.n	800185e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	6919      	ldr	r1, [r3, #16]
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	4613      	mov	r3, r2
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	4413      	add	r3, r2
 800183a:	2207      	movs	r2, #7
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	43db      	mvns	r3, r3
 8001842:	4019      	ands	r1, r3
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	6898      	ldr	r0, [r3, #8]
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	4613      	mov	r3, r2
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	4413      	add	r3, r2
 8001852:	fa00 f203 	lsl.w	r2, r0, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	430a      	orrs	r2, r1
 800185c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2b10      	cmp	r3, #16
 8001864:	d003      	beq.n	800186e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800186a:	2b11      	cmp	r3, #17
 800186c:	d132      	bne.n	80018d4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a1d      	ldr	r2, [pc, #116]	@ (80018e8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d125      	bne.n	80018c4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d126      	bne.n	80018d4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	689a      	ldr	r2, [r3, #8]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001894:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2b10      	cmp	r3, #16
 800189c:	d11a      	bne.n	80018d4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800189e:	4b13      	ldr	r3, [pc, #76]	@ (80018ec <HAL_ADC_ConfigChannel+0x1e8>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a13      	ldr	r2, [pc, #76]	@ (80018f0 <HAL_ADC_ConfigChannel+0x1ec>)
 80018a4:	fba2 2303 	umull	r2, r3, r2, r3
 80018a8:	0c9a      	lsrs	r2, r3, #18
 80018aa:	4613      	mov	r3, r2
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	4413      	add	r3, r2
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018b4:	e002      	b.n	80018bc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	3b01      	subs	r3, #1
 80018ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d1f9      	bne.n	80018b6 <HAL_ADC_ConfigChannel+0x1b2>
 80018c2:	e007      	b.n	80018d4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018c8:	f043 0220 	orr.w	r2, r3, #32
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2200      	movs	r2, #0
 80018d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3714      	adds	r7, #20
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr
 80018e8:	40012400 	.word	0x40012400
 80018ec:	2000041c 	.word	0x2000041c
 80018f0:	431bde83 	.word	0x431bde83

080018f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018fc:	2300      	movs	r3, #0
 80018fe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001900:	2300      	movs	r3, #0
 8001902:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	2b01      	cmp	r3, #1
 8001910:	d040      	beq.n	8001994 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	689a      	ldr	r2, [r3, #8]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f042 0201 	orr.w	r2, r2, #1
 8001920:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001922:	4b1f      	ldr	r3, [pc, #124]	@ (80019a0 <ADC_Enable+0xac>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a1f      	ldr	r2, [pc, #124]	@ (80019a4 <ADC_Enable+0xb0>)
 8001928:	fba2 2303 	umull	r2, r3, r2, r3
 800192c:	0c9b      	lsrs	r3, r3, #18
 800192e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001930:	e002      	b.n	8001938 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	3b01      	subs	r3, #1
 8001936:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1f9      	bne.n	8001932 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800193e:	f7ff fc1b 	bl	8001178 <HAL_GetTick>
 8001942:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001944:	e01f      	b.n	8001986 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001946:	f7ff fc17 	bl	8001178 <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	2b02      	cmp	r3, #2
 8001952:	d918      	bls.n	8001986 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	2b01      	cmp	r3, #1
 8001960:	d011      	beq.n	8001986 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001966:	f043 0210 	orr.w	r2, r3, #16
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001972:	f043 0201 	orr.w	r2, r3, #1
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e007      	b.n	8001996 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	f003 0301 	and.w	r3, r3, #1
 8001990:	2b01      	cmp	r3, #1
 8001992:	d1d8      	bne.n	8001946 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	2000041c 	.word	0x2000041c
 80019a4:	431bde83 	.word	0x431bde83

080019a8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d12e      	bne.n	8001a20 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	689a      	ldr	r2, [r3, #8]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f022 0201 	bic.w	r2, r2, #1
 80019d0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80019d2:	f7ff fbd1 	bl	8001178 <HAL_GetTick>
 80019d6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019d8:	e01b      	b.n	8001a12 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80019da:	f7ff fbcd 	bl	8001178 <HAL_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d914      	bls.n	8001a12 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d10d      	bne.n	8001a12 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019fa:	f043 0210 	orr.w	r2, r3, #16
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a06:	f043 0201 	orr.w	r2, r3, #1
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e007      	b.n	8001a22 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f003 0301 	and.w	r3, r3, #1
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d0dc      	beq.n	80019da <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3710      	adds	r7, #16
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
	...

08001a2c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001a2c:	b590      	push	{r4, r7, lr}
 8001a2e:	b087      	sub	sp, #28
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a34:	2300      	movs	r3, #0
 8001a36:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d101      	bne.n	8001a4a <HAL_ADCEx_Calibration_Start+0x1e>
 8001a46:	2302      	movs	r3, #2
 8001a48:	e097      	b.n	8001b7a <HAL_ADCEx_Calibration_Start+0x14e>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f7ff ffa8 	bl	80019a8 <ADC_ConversionStop_Disable>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff ff49 	bl	80018f4 <ADC_Enable>
 8001a62:	4603      	mov	r3, r0
 8001a64:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001a66:	7dfb      	ldrb	r3, [r7, #23]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	f040 8081 	bne.w	8001b70 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a72:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001a76:	f023 0302 	bic.w	r3, r3, #2
 8001a7a:	f043 0202 	orr.w	r2, r3, #2
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001a82:	4b40      	ldr	r3, [pc, #256]	@ (8001b84 <HAL_ADCEx_Calibration_Start+0x158>)
 8001a84:	681c      	ldr	r4, [r3, #0]
 8001a86:	2002      	movs	r0, #2
 8001a88:	f001 f80e 	bl	8002aa8 <HAL_RCCEx_GetPeriphCLKFreq>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001a92:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001a94:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001a96:	e002      	b.n	8001a9e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1f9      	bne.n	8001a98 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	689a      	ldr	r2, [r3, #8]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f042 0208 	orr.w	r2, r2, #8
 8001ab2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001ab4:	f7ff fb60 	bl	8001178 <HAL_GetTick>
 8001ab8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001aba:	e01b      	b.n	8001af4 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001abc:	f7ff fb5c 	bl	8001178 <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	2b0a      	cmp	r3, #10
 8001ac8:	d914      	bls.n	8001af4 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f003 0308 	and.w	r3, r3, #8
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d00d      	beq.n	8001af4 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001adc:	f023 0312 	bic.w	r3, r3, #18
 8001ae0:	f043 0210 	orr.w	r2, r3, #16
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e042      	b.n	8001b7a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	f003 0308 	and.w	r3, r3, #8
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1dc      	bne.n	8001abc <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	689a      	ldr	r2, [r3, #8]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f042 0204 	orr.w	r2, r2, #4
 8001b10:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001b12:	f7ff fb31 	bl	8001178 <HAL_GetTick>
 8001b16:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001b18:	e01b      	b.n	8001b52 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001b1a:	f7ff fb2d 	bl	8001178 <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	2b0a      	cmp	r3, #10
 8001b26:	d914      	bls.n	8001b52 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f003 0304 	and.w	r3, r3, #4
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00d      	beq.n	8001b52 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b3a:	f023 0312 	bic.w	r3, r3, #18
 8001b3e:	f043 0210 	orr.w	r2, r3, #16
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e013      	b.n	8001b7a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f003 0304 	and.w	r3, r3, #4
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1dc      	bne.n	8001b1a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b64:	f023 0303 	bic.w	r3, r3, #3
 8001b68:	f043 0201 	orr.w	r2, r3, #1
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2200      	movs	r2, #0
 8001b74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001b78:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	371c      	adds	r7, #28
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd90      	pop	{r4, r7, pc}
 8001b82:	bf00      	nop
 8001b84:	2000041c 	.word	0x2000041c

08001b88 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001b90:	bf00      	nop
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bc80      	pop	{r7}
 8001b98:	4770      	bx	lr
	...

08001b9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bac:	4b0c      	ldr	r3, [pc, #48]	@ (8001be0 <__NVIC_SetPriorityGrouping+0x44>)
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bb2:	68ba      	ldr	r2, [r7, #8]
 8001bb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bb8:	4013      	ands	r3, r2
 8001bba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bce:	4a04      	ldr	r2, [pc, #16]	@ (8001be0 <__NVIC_SetPriorityGrouping+0x44>)
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	60d3      	str	r3, [r2, #12]
}
 8001bd4:	bf00      	nop
 8001bd6:	3714      	adds	r7, #20
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bc80      	pop	{r7}
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001be8:	4b04      	ldr	r3, [pc, #16]	@ (8001bfc <__NVIC_GetPriorityGrouping+0x18>)
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	0a1b      	lsrs	r3, r3, #8
 8001bee:	f003 0307 	and.w	r3, r3, #7
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	db0b      	blt.n	8001c2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	f003 021f 	and.w	r2, r3, #31
 8001c18:	4906      	ldr	r1, [pc, #24]	@ (8001c34 <__NVIC_EnableIRQ+0x34>)
 8001c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1e:	095b      	lsrs	r3, r3, #5
 8001c20:	2001      	movs	r0, #1
 8001c22:	fa00 f202 	lsl.w	r2, r0, r2
 8001c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bc80      	pop	{r7}
 8001c32:	4770      	bx	lr
 8001c34:	e000e100 	.word	0xe000e100

08001c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	6039      	str	r1, [r7, #0]
 8001c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	db0a      	blt.n	8001c62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	b2da      	uxtb	r2, r3
 8001c50:	490c      	ldr	r1, [pc, #48]	@ (8001c84 <__NVIC_SetPriority+0x4c>)
 8001c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c56:	0112      	lsls	r2, r2, #4
 8001c58:	b2d2      	uxtb	r2, r2
 8001c5a:	440b      	add	r3, r1
 8001c5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c60:	e00a      	b.n	8001c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	4908      	ldr	r1, [pc, #32]	@ (8001c88 <__NVIC_SetPriority+0x50>)
 8001c68:	79fb      	ldrb	r3, [r7, #7]
 8001c6a:	f003 030f 	and.w	r3, r3, #15
 8001c6e:	3b04      	subs	r3, #4
 8001c70:	0112      	lsls	r2, r2, #4
 8001c72:	b2d2      	uxtb	r2, r2
 8001c74:	440b      	add	r3, r1
 8001c76:	761a      	strb	r2, [r3, #24]
}
 8001c78:	bf00      	nop
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bc80      	pop	{r7}
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	e000e100 	.word	0xe000e100
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b089      	sub	sp, #36	@ 0x24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	f1c3 0307 	rsb	r3, r3, #7
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	bf28      	it	cs
 8001caa:	2304      	movcs	r3, #4
 8001cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	3304      	adds	r3, #4
 8001cb2:	2b06      	cmp	r3, #6
 8001cb4:	d902      	bls.n	8001cbc <NVIC_EncodePriority+0x30>
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	3b03      	subs	r3, #3
 8001cba:	e000      	b.n	8001cbe <NVIC_EncodePriority+0x32>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43da      	mvns	r2, r3
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	401a      	ands	r2, r3
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cd4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	fa01 f303 	lsl.w	r3, r1, r3
 8001cde:	43d9      	mvns	r1, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce4:	4313      	orrs	r3, r2
         );
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3724      	adds	r7, #36	@ 0x24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr

08001cf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d00:	d301      	bcc.n	8001d06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d02:	2301      	movs	r3, #1
 8001d04:	e00f      	b.n	8001d26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d06:	4a0a      	ldr	r2, [pc, #40]	@ (8001d30 <SysTick_Config+0x40>)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d0e:	210f      	movs	r1, #15
 8001d10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d14:	f7ff ff90 	bl	8001c38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d18:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <SysTick_Config+0x40>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d1e:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <SysTick_Config+0x40>)
 8001d20:	2207      	movs	r2, #7
 8001d22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	e000e010 	.word	0xe000e010

08001d34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f7ff ff2d 	bl	8001b9c <__NVIC_SetPriorityGrouping>
}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b086      	sub	sp, #24
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	4603      	mov	r3, r0
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	607a      	str	r2, [r7, #4]
 8001d56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d5c:	f7ff ff42 	bl	8001be4 <__NVIC_GetPriorityGrouping>
 8001d60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	68b9      	ldr	r1, [r7, #8]
 8001d66:	6978      	ldr	r0, [r7, #20]
 8001d68:	f7ff ff90 	bl	8001c8c <NVIC_EncodePriority>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d72:	4611      	mov	r1, r2
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff ff5f 	bl	8001c38 <__NVIC_SetPriority>
}
 8001d7a:	bf00      	nop
 8001d7c:	3718      	adds	r7, #24
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	4603      	mov	r3, r0
 8001d8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff ff35 	bl	8001c00 <__NVIC_EnableIRQ>
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b082      	sub	sp, #8
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff ffa2 	bl	8001cf0 <SysTick_Config>
 8001dac:	4603      	mov	r3, r0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001db6:	b580      	push	{r7, lr}
 8001db8:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001dba:	f000 f802 	bl	8001dc2 <HAL_SYSTICK_Callback>
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001dc6:	bf00      	nop
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr
	...

08001dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b08b      	sub	sp, #44	@ 0x2c
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dde:	2300      	movs	r3, #0
 8001de0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de2:	e161      	b.n	80020a8 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001de4:	2201      	movs	r2, #1
 8001de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	69fa      	ldr	r2, [r7, #28]
 8001df4:	4013      	ands	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	f040 8150 	bne.w	80020a2 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	4a97      	ldr	r2, [pc, #604]	@ (8002064 <HAL_GPIO_Init+0x294>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d05e      	beq.n	8001eca <HAL_GPIO_Init+0xfa>
 8001e0c:	4a95      	ldr	r2, [pc, #596]	@ (8002064 <HAL_GPIO_Init+0x294>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d875      	bhi.n	8001efe <HAL_GPIO_Init+0x12e>
 8001e12:	4a95      	ldr	r2, [pc, #596]	@ (8002068 <HAL_GPIO_Init+0x298>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d058      	beq.n	8001eca <HAL_GPIO_Init+0xfa>
 8001e18:	4a93      	ldr	r2, [pc, #588]	@ (8002068 <HAL_GPIO_Init+0x298>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d86f      	bhi.n	8001efe <HAL_GPIO_Init+0x12e>
 8001e1e:	4a93      	ldr	r2, [pc, #588]	@ (800206c <HAL_GPIO_Init+0x29c>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d052      	beq.n	8001eca <HAL_GPIO_Init+0xfa>
 8001e24:	4a91      	ldr	r2, [pc, #580]	@ (800206c <HAL_GPIO_Init+0x29c>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d869      	bhi.n	8001efe <HAL_GPIO_Init+0x12e>
 8001e2a:	4a91      	ldr	r2, [pc, #580]	@ (8002070 <HAL_GPIO_Init+0x2a0>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d04c      	beq.n	8001eca <HAL_GPIO_Init+0xfa>
 8001e30:	4a8f      	ldr	r2, [pc, #572]	@ (8002070 <HAL_GPIO_Init+0x2a0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d863      	bhi.n	8001efe <HAL_GPIO_Init+0x12e>
 8001e36:	4a8f      	ldr	r2, [pc, #572]	@ (8002074 <HAL_GPIO_Init+0x2a4>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d046      	beq.n	8001eca <HAL_GPIO_Init+0xfa>
 8001e3c:	4a8d      	ldr	r2, [pc, #564]	@ (8002074 <HAL_GPIO_Init+0x2a4>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d85d      	bhi.n	8001efe <HAL_GPIO_Init+0x12e>
 8001e42:	2b12      	cmp	r3, #18
 8001e44:	d82a      	bhi.n	8001e9c <HAL_GPIO_Init+0xcc>
 8001e46:	2b12      	cmp	r3, #18
 8001e48:	d859      	bhi.n	8001efe <HAL_GPIO_Init+0x12e>
 8001e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8001e50 <HAL_GPIO_Init+0x80>)
 8001e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e50:	08001ecb 	.word	0x08001ecb
 8001e54:	08001ea5 	.word	0x08001ea5
 8001e58:	08001eb7 	.word	0x08001eb7
 8001e5c:	08001ef9 	.word	0x08001ef9
 8001e60:	08001eff 	.word	0x08001eff
 8001e64:	08001eff 	.word	0x08001eff
 8001e68:	08001eff 	.word	0x08001eff
 8001e6c:	08001eff 	.word	0x08001eff
 8001e70:	08001eff 	.word	0x08001eff
 8001e74:	08001eff 	.word	0x08001eff
 8001e78:	08001eff 	.word	0x08001eff
 8001e7c:	08001eff 	.word	0x08001eff
 8001e80:	08001eff 	.word	0x08001eff
 8001e84:	08001eff 	.word	0x08001eff
 8001e88:	08001eff 	.word	0x08001eff
 8001e8c:	08001eff 	.word	0x08001eff
 8001e90:	08001eff 	.word	0x08001eff
 8001e94:	08001ead 	.word	0x08001ead
 8001e98:	08001ec1 	.word	0x08001ec1
 8001e9c:	4a76      	ldr	r2, [pc, #472]	@ (8002078 <HAL_GPIO_Init+0x2a8>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d013      	beq.n	8001eca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ea2:	e02c      	b.n	8001efe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	623b      	str	r3, [r7, #32]
          break;
 8001eaa:	e029      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	623b      	str	r3, [r7, #32]
          break;
 8001eb4:	e024      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	3308      	adds	r3, #8
 8001ebc:	623b      	str	r3, [r7, #32]
          break;
 8001ebe:	e01f      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	330c      	adds	r3, #12
 8001ec6:	623b      	str	r3, [r7, #32]
          break;
 8001ec8:	e01a      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d102      	bne.n	8001ed8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ed2:	2304      	movs	r3, #4
 8001ed4:	623b      	str	r3, [r7, #32]
          break;
 8001ed6:	e013      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d105      	bne.n	8001eec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ee0:	2308      	movs	r3, #8
 8001ee2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69fa      	ldr	r2, [r7, #28]
 8001ee8:	611a      	str	r2, [r3, #16]
          break;
 8001eea:	e009      	b.n	8001f00 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001eec:	2308      	movs	r3, #8
 8001eee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	69fa      	ldr	r2, [r7, #28]
 8001ef4:	615a      	str	r2, [r3, #20]
          break;
 8001ef6:	e003      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	623b      	str	r3, [r7, #32]
          break;
 8001efc:	e000      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          break;
 8001efe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	2bff      	cmp	r3, #255	@ 0xff
 8001f04:	d801      	bhi.n	8001f0a <HAL_GPIO_Init+0x13a>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	e001      	b.n	8001f0e <HAL_GPIO_Init+0x13e>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	2bff      	cmp	r3, #255	@ 0xff
 8001f14:	d802      	bhi.n	8001f1c <HAL_GPIO_Init+0x14c>
 8001f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	e002      	b.n	8001f22 <HAL_GPIO_Init+0x152>
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1e:	3b08      	subs	r3, #8
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	210f      	movs	r1, #15
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	401a      	ands	r2, r3
 8001f34:	6a39      	ldr	r1, [r7, #32]
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 80a9 	beq.w	80020a2 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f50:	4b4a      	ldr	r3, [pc, #296]	@ (800207c <HAL_GPIO_Init+0x2ac>)
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	4a49      	ldr	r2, [pc, #292]	@ (800207c <HAL_GPIO_Init+0x2ac>)
 8001f56:	f043 0301 	orr.w	r3, r3, #1
 8001f5a:	6193      	str	r3, [r2, #24]
 8001f5c:	4b47      	ldr	r3, [pc, #284]	@ (800207c <HAL_GPIO_Init+0x2ac>)
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	60bb      	str	r3, [r7, #8]
 8001f66:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f68:	4a45      	ldr	r2, [pc, #276]	@ (8002080 <HAL_GPIO_Init+0x2b0>)
 8001f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6c:	089b      	lsrs	r3, r3, #2
 8001f6e:	3302      	adds	r3, #2
 8001f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f74:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f78:	f003 0303 	and.w	r3, r3, #3
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	220f      	movs	r2, #15
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	43db      	mvns	r3, r3
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	4a3d      	ldr	r2, [pc, #244]	@ (8002084 <HAL_GPIO_Init+0x2b4>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d00d      	beq.n	8001fb0 <HAL_GPIO_Init+0x1e0>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	4a3c      	ldr	r2, [pc, #240]	@ (8002088 <HAL_GPIO_Init+0x2b8>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d007      	beq.n	8001fac <HAL_GPIO_Init+0x1dc>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a3b      	ldr	r2, [pc, #236]	@ (800208c <HAL_GPIO_Init+0x2bc>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d101      	bne.n	8001fa8 <HAL_GPIO_Init+0x1d8>
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	e004      	b.n	8001fb2 <HAL_GPIO_Init+0x1e2>
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e002      	b.n	8001fb2 <HAL_GPIO_Init+0x1e2>
 8001fac:	2301      	movs	r3, #1
 8001fae:	e000      	b.n	8001fb2 <HAL_GPIO_Init+0x1e2>
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fb4:	f002 0203 	and.w	r2, r2, #3
 8001fb8:	0092      	lsls	r2, r2, #2
 8001fba:	4093      	lsls	r3, r2
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fc2:	492f      	ldr	r1, [pc, #188]	@ (8002080 <HAL_GPIO_Init+0x2b0>)
 8001fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc6:	089b      	lsrs	r3, r3, #2
 8001fc8:	3302      	adds	r3, #2
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d006      	beq.n	8001fea <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001fdc:	4b2c      	ldr	r3, [pc, #176]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	492b      	ldr	r1, [pc, #172]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	608b      	str	r3, [r1, #8]
 8001fe8:	e006      	b.n	8001ff8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001fea:	4b29      	ldr	r3, [pc, #164]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 8001fec:	689a      	ldr	r2, [r3, #8]
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	4927      	ldr	r1, [pc, #156]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d006      	beq.n	8002012 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002004:	4b22      	ldr	r3, [pc, #136]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 8002006:	68da      	ldr	r2, [r3, #12]
 8002008:	4921      	ldr	r1, [pc, #132]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	4313      	orrs	r3, r2
 800200e:	60cb      	str	r3, [r1, #12]
 8002010:	e006      	b.n	8002020 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002012:	4b1f      	ldr	r3, [pc, #124]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 8002014:	68da      	ldr	r2, [r3, #12]
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	43db      	mvns	r3, r3
 800201a:	491d      	ldr	r1, [pc, #116]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 800201c:	4013      	ands	r3, r2
 800201e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d006      	beq.n	800203a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800202c:	4b18      	ldr	r3, [pc, #96]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 800202e:	685a      	ldr	r2, [r3, #4]
 8002030:	4917      	ldr	r1, [pc, #92]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	4313      	orrs	r3, r2
 8002036:	604b      	str	r3, [r1, #4]
 8002038:	e006      	b.n	8002048 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800203a:	4b15      	ldr	r3, [pc, #84]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 800203c:	685a      	ldr	r2, [r3, #4]
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	43db      	mvns	r3, r3
 8002042:	4913      	ldr	r1, [pc, #76]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 8002044:	4013      	ands	r3, r2
 8002046:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d01f      	beq.n	8002094 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002054:	4b0e      	ldr	r3, [pc, #56]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	490d      	ldr	r1, [pc, #52]	@ (8002090 <HAL_GPIO_Init+0x2c0>)
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	4313      	orrs	r3, r2
 800205e:	600b      	str	r3, [r1, #0]
 8002060:	e01f      	b.n	80020a2 <HAL_GPIO_Init+0x2d2>
 8002062:	bf00      	nop
 8002064:	10320000 	.word	0x10320000
 8002068:	10310000 	.word	0x10310000
 800206c:	10220000 	.word	0x10220000
 8002070:	10210000 	.word	0x10210000
 8002074:	10120000 	.word	0x10120000
 8002078:	10110000 	.word	0x10110000
 800207c:	40021000 	.word	0x40021000
 8002080:	40010000 	.word	0x40010000
 8002084:	40010800 	.word	0x40010800
 8002088:	40010c00 	.word	0x40010c00
 800208c:	40011000 	.word	0x40011000
 8002090:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002094:	4b0b      	ldr	r3, [pc, #44]	@ (80020c4 <HAL_GPIO_Init+0x2f4>)
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	43db      	mvns	r3, r3
 800209c:	4909      	ldr	r1, [pc, #36]	@ (80020c4 <HAL_GPIO_Init+0x2f4>)
 800209e:	4013      	ands	r3, r2
 80020a0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a4:	3301      	adds	r3, #1
 80020a6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ae:	fa22 f303 	lsr.w	r3, r2, r3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f47f ae96 	bne.w	8001de4 <HAL_GPIO_Init+0x14>
  }
}
 80020b8:	bf00      	nop
 80020ba:	bf00      	nop
 80020bc:	372c      	adds	r7, #44	@ 0x2c
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr
 80020c4:	40010400 	.word	0x40010400

080020c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	460b      	mov	r3, r1
 80020d2:	807b      	strh	r3, [r7, #2]
 80020d4:	4613      	mov	r3, r2
 80020d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020d8:	787b      	ldrb	r3, [r7, #1]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d003      	beq.n	80020e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020de:	887a      	ldrh	r2, [r7, #2]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020e4:	e003      	b.n	80020ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020e6:	887b      	ldrh	r3, [r7, #2]
 80020e8:	041a      	lsls	r2, r3, #16
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	611a      	str	r2, [r3, #16]
}
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bc80      	pop	{r7}
 80020f6:	4770      	bx	lr

080020f8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	460b      	mov	r3, r1
 8002102:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800210a:	887a      	ldrh	r2, [r7, #2]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	4013      	ands	r3, r2
 8002110:	041a      	lsls	r2, r3, #16
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	43d9      	mvns	r1, r3
 8002116:	887b      	ldrh	r3, [r7, #2]
 8002118:	400b      	ands	r3, r1
 800211a:	431a      	orrs	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	611a      	str	r2, [r3, #16]
}
 8002120:	bf00      	nop
 8002122:	3714      	adds	r7, #20
 8002124:	46bd      	mov	sp, r7
 8002126:	bc80      	pop	{r7}
 8002128:	4770      	bx	lr
	...

0800212c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002130:	4b03      	ldr	r3, [pc, #12]	@ (8002140 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002132:	2201      	movs	r2, #1
 8002134:	601a      	str	r2, [r3, #0]
}
 8002136:	bf00      	nop
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	420e0020 	.word	0x420e0020

08002144 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e272      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b00      	cmp	r3, #0
 8002160:	f000 8087 	beq.w	8002272 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002164:	4b92      	ldr	r3, [pc, #584]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f003 030c 	and.w	r3, r3, #12
 800216c:	2b04      	cmp	r3, #4
 800216e:	d00c      	beq.n	800218a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002170:	4b8f      	ldr	r3, [pc, #572]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f003 030c 	and.w	r3, r3, #12
 8002178:	2b08      	cmp	r3, #8
 800217a:	d112      	bne.n	80021a2 <HAL_RCC_OscConfig+0x5e>
 800217c:	4b8c      	ldr	r3, [pc, #560]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002184:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002188:	d10b      	bne.n	80021a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800218a:	4b89      	ldr	r3, [pc, #548]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d06c      	beq.n	8002270 <HAL_RCC_OscConfig+0x12c>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d168      	bne.n	8002270 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e24c      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021aa:	d106      	bne.n	80021ba <HAL_RCC_OscConfig+0x76>
 80021ac:	4b80      	ldr	r3, [pc, #512]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a7f      	ldr	r2, [pc, #508]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80021b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021b6:	6013      	str	r3, [r2, #0]
 80021b8:	e02e      	b.n	8002218 <HAL_RCC_OscConfig+0xd4>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d10c      	bne.n	80021dc <HAL_RCC_OscConfig+0x98>
 80021c2:	4b7b      	ldr	r3, [pc, #492]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a7a      	ldr	r2, [pc, #488]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80021c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021cc:	6013      	str	r3, [r2, #0]
 80021ce:	4b78      	ldr	r3, [pc, #480]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a77      	ldr	r2, [pc, #476]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80021d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021d8:	6013      	str	r3, [r2, #0]
 80021da:	e01d      	b.n	8002218 <HAL_RCC_OscConfig+0xd4>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021e4:	d10c      	bne.n	8002200 <HAL_RCC_OscConfig+0xbc>
 80021e6:	4b72      	ldr	r3, [pc, #456]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a71      	ldr	r2, [pc, #452]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80021ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	4b6f      	ldr	r3, [pc, #444]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a6e      	ldr	r2, [pc, #440]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80021f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021fc:	6013      	str	r3, [r2, #0]
 80021fe:	e00b      	b.n	8002218 <HAL_RCC_OscConfig+0xd4>
 8002200:	4b6b      	ldr	r3, [pc, #428]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a6a      	ldr	r2, [pc, #424]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 8002206:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800220a:	6013      	str	r3, [r2, #0]
 800220c:	4b68      	ldr	r3, [pc, #416]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a67      	ldr	r2, [pc, #412]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 8002212:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002216:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d013      	beq.n	8002248 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002220:	f7fe ffaa 	bl	8001178 <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002228:	f7fe ffa6 	bl	8001178 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b64      	cmp	r3, #100	@ 0x64
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e200      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800223a:	4b5d      	ldr	r3, [pc, #372]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d0f0      	beq.n	8002228 <HAL_RCC_OscConfig+0xe4>
 8002246:	e014      	b.n	8002272 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002248:	f7fe ff96 	bl	8001178 <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002250:	f7fe ff92 	bl	8001178 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b64      	cmp	r3, #100	@ 0x64
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e1ec      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002262:	4b53      	ldr	r3, [pc, #332]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1f0      	bne.n	8002250 <HAL_RCC_OscConfig+0x10c>
 800226e:	e000      	b.n	8002272 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002270:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b00      	cmp	r3, #0
 800227c:	d063      	beq.n	8002346 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800227e:	4b4c      	ldr	r3, [pc, #304]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f003 030c 	and.w	r3, r3, #12
 8002286:	2b00      	cmp	r3, #0
 8002288:	d00b      	beq.n	80022a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800228a:	4b49      	ldr	r3, [pc, #292]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f003 030c 	and.w	r3, r3, #12
 8002292:	2b08      	cmp	r3, #8
 8002294:	d11c      	bne.n	80022d0 <HAL_RCC_OscConfig+0x18c>
 8002296:	4b46      	ldr	r3, [pc, #280]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d116      	bne.n	80022d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022a2:	4b43      	ldr	r3, [pc, #268]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d005      	beq.n	80022ba <HAL_RCC_OscConfig+0x176>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d001      	beq.n	80022ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e1c0      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ba:	4b3d      	ldr	r3, [pc, #244]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	695b      	ldr	r3, [r3, #20]
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	4939      	ldr	r1, [pc, #228]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ce:	e03a      	b.n	8002346 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d020      	beq.n	800231a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022d8:	4b36      	ldr	r3, [pc, #216]	@ (80023b4 <HAL_RCC_OscConfig+0x270>)
 80022da:	2201      	movs	r2, #1
 80022dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022de:	f7fe ff4b 	bl	8001178 <HAL_GetTick>
 80022e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e4:	e008      	b.n	80022f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022e6:	f7fe ff47 	bl	8001178 <HAL_GetTick>
 80022ea:	4602      	mov	r2, r0
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d901      	bls.n	80022f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	e1a1      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f8:	4b2d      	ldr	r3, [pc, #180]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0302 	and.w	r3, r3, #2
 8002300:	2b00      	cmp	r3, #0
 8002302:	d0f0      	beq.n	80022e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002304:	4b2a      	ldr	r3, [pc, #168]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	695b      	ldr	r3, [r3, #20]
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	4927      	ldr	r1, [pc, #156]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 8002314:	4313      	orrs	r3, r2
 8002316:	600b      	str	r3, [r1, #0]
 8002318:	e015      	b.n	8002346 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800231a:	4b26      	ldr	r3, [pc, #152]	@ (80023b4 <HAL_RCC_OscConfig+0x270>)
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002320:	f7fe ff2a 	bl	8001178 <HAL_GetTick>
 8002324:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002326:	e008      	b.n	800233a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002328:	f7fe ff26 	bl	8001178 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b02      	cmp	r3, #2
 8002334:	d901      	bls.n	800233a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e180      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800233a:	4b1d      	ldr	r3, [pc, #116]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d1f0      	bne.n	8002328 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0308 	and.w	r3, r3, #8
 800234e:	2b00      	cmp	r3, #0
 8002350:	d03a      	beq.n	80023c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	699b      	ldr	r3, [r3, #24]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d019      	beq.n	800238e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800235a:	4b17      	ldr	r3, [pc, #92]	@ (80023b8 <HAL_RCC_OscConfig+0x274>)
 800235c:	2201      	movs	r2, #1
 800235e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002360:	f7fe ff0a 	bl	8001178 <HAL_GetTick>
 8002364:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002368:	f7fe ff06 	bl	8001178 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b02      	cmp	r3, #2
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e160      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800237a:	4b0d      	ldr	r3, [pc, #52]	@ (80023b0 <HAL_RCC_OscConfig+0x26c>)
 800237c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d0f0      	beq.n	8002368 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002386:	2001      	movs	r0, #1
 8002388:	f000 faba 	bl	8002900 <RCC_Delay>
 800238c:	e01c      	b.n	80023c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800238e:	4b0a      	ldr	r3, [pc, #40]	@ (80023b8 <HAL_RCC_OscConfig+0x274>)
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002394:	f7fe fef0 	bl	8001178 <HAL_GetTick>
 8002398:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800239a:	e00f      	b.n	80023bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800239c:	f7fe feec 	bl	8001178 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d908      	bls.n	80023bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e146      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
 80023ae:	bf00      	nop
 80023b0:	40021000 	.word	0x40021000
 80023b4:	42420000 	.word	0x42420000
 80023b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023bc:	4b92      	ldr	r3, [pc, #584]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 80023be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1e9      	bne.n	800239c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0304 	and.w	r3, r3, #4
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f000 80a6 	beq.w	8002522 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023d6:	2300      	movs	r3, #0
 80023d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023da:	4b8b      	ldr	r3, [pc, #556]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 80023dc:	69db      	ldr	r3, [r3, #28]
 80023de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d10d      	bne.n	8002402 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023e6:	4b88      	ldr	r3, [pc, #544]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	4a87      	ldr	r2, [pc, #540]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 80023ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023f0:	61d3      	str	r3, [r2, #28]
 80023f2:	4b85      	ldr	r3, [pc, #532]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023fa:	60bb      	str	r3, [r7, #8]
 80023fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023fe:	2301      	movs	r3, #1
 8002400:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002402:	4b82      	ldr	r3, [pc, #520]	@ (800260c <HAL_RCC_OscConfig+0x4c8>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800240a:	2b00      	cmp	r3, #0
 800240c:	d118      	bne.n	8002440 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800240e:	4b7f      	ldr	r3, [pc, #508]	@ (800260c <HAL_RCC_OscConfig+0x4c8>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a7e      	ldr	r2, [pc, #504]	@ (800260c <HAL_RCC_OscConfig+0x4c8>)
 8002414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002418:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800241a:	f7fe fead 	bl	8001178 <HAL_GetTick>
 800241e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002420:	e008      	b.n	8002434 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002422:	f7fe fea9 	bl	8001178 <HAL_GetTick>
 8002426:	4602      	mov	r2, r0
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	2b64      	cmp	r3, #100	@ 0x64
 800242e:	d901      	bls.n	8002434 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e103      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002434:	4b75      	ldr	r3, [pc, #468]	@ (800260c <HAL_RCC_OscConfig+0x4c8>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800243c:	2b00      	cmp	r3, #0
 800243e:	d0f0      	beq.n	8002422 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d106      	bne.n	8002456 <HAL_RCC_OscConfig+0x312>
 8002448:	4b6f      	ldr	r3, [pc, #444]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 800244a:	6a1b      	ldr	r3, [r3, #32]
 800244c:	4a6e      	ldr	r2, [pc, #440]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 800244e:	f043 0301 	orr.w	r3, r3, #1
 8002452:	6213      	str	r3, [r2, #32]
 8002454:	e02d      	b.n	80024b2 <HAL_RCC_OscConfig+0x36e>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d10c      	bne.n	8002478 <HAL_RCC_OscConfig+0x334>
 800245e:	4b6a      	ldr	r3, [pc, #424]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	4a69      	ldr	r2, [pc, #420]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 8002464:	f023 0301 	bic.w	r3, r3, #1
 8002468:	6213      	str	r3, [r2, #32]
 800246a:	4b67      	ldr	r3, [pc, #412]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 800246c:	6a1b      	ldr	r3, [r3, #32]
 800246e:	4a66      	ldr	r2, [pc, #408]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 8002470:	f023 0304 	bic.w	r3, r3, #4
 8002474:	6213      	str	r3, [r2, #32]
 8002476:	e01c      	b.n	80024b2 <HAL_RCC_OscConfig+0x36e>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	2b05      	cmp	r3, #5
 800247e:	d10c      	bne.n	800249a <HAL_RCC_OscConfig+0x356>
 8002480:	4b61      	ldr	r3, [pc, #388]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 8002482:	6a1b      	ldr	r3, [r3, #32]
 8002484:	4a60      	ldr	r2, [pc, #384]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 8002486:	f043 0304 	orr.w	r3, r3, #4
 800248a:	6213      	str	r3, [r2, #32]
 800248c:	4b5e      	ldr	r3, [pc, #376]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 800248e:	6a1b      	ldr	r3, [r3, #32]
 8002490:	4a5d      	ldr	r2, [pc, #372]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 8002492:	f043 0301 	orr.w	r3, r3, #1
 8002496:	6213      	str	r3, [r2, #32]
 8002498:	e00b      	b.n	80024b2 <HAL_RCC_OscConfig+0x36e>
 800249a:	4b5b      	ldr	r3, [pc, #364]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 800249c:	6a1b      	ldr	r3, [r3, #32]
 800249e:	4a5a      	ldr	r2, [pc, #360]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 80024a0:	f023 0301 	bic.w	r3, r3, #1
 80024a4:	6213      	str	r3, [r2, #32]
 80024a6:	4b58      	ldr	r3, [pc, #352]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	4a57      	ldr	r2, [pc, #348]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 80024ac:	f023 0304 	bic.w	r3, r3, #4
 80024b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d015      	beq.n	80024e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ba:	f7fe fe5d 	bl	8001178 <HAL_GetTick>
 80024be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024c0:	e00a      	b.n	80024d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024c2:	f7fe fe59 	bl	8001178 <HAL_GetTick>
 80024c6:	4602      	mov	r2, r0
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d901      	bls.n	80024d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e0b1      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 80024da:	6a1b      	ldr	r3, [r3, #32]
 80024dc:	f003 0302 	and.w	r3, r3, #2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d0ee      	beq.n	80024c2 <HAL_RCC_OscConfig+0x37e>
 80024e4:	e014      	b.n	8002510 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e6:	f7fe fe47 	bl	8001178 <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ec:	e00a      	b.n	8002504 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ee:	f7fe fe43 	bl	8001178 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d901      	bls.n	8002504 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e09b      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002504:	4b40      	ldr	r3, [pc, #256]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d1ee      	bne.n	80024ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002510:	7dfb      	ldrb	r3, [r7, #23]
 8002512:	2b01      	cmp	r3, #1
 8002514:	d105      	bne.n	8002522 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002516:	4b3c      	ldr	r3, [pc, #240]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	4a3b      	ldr	r2, [pc, #236]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 800251c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002520:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	2b00      	cmp	r3, #0
 8002528:	f000 8087 	beq.w	800263a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800252c:	4b36      	ldr	r3, [pc, #216]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f003 030c 	and.w	r3, r3, #12
 8002534:	2b08      	cmp	r3, #8
 8002536:	d061      	beq.n	80025fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	69db      	ldr	r3, [r3, #28]
 800253c:	2b02      	cmp	r3, #2
 800253e:	d146      	bne.n	80025ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002540:	4b33      	ldr	r3, [pc, #204]	@ (8002610 <HAL_RCC_OscConfig+0x4cc>)
 8002542:	2200      	movs	r2, #0
 8002544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002546:	f7fe fe17 	bl	8001178 <HAL_GetTick>
 800254a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800254c:	e008      	b.n	8002560 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800254e:	f7fe fe13 	bl	8001178 <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b02      	cmp	r3, #2
 800255a:	d901      	bls.n	8002560 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	e06d      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002560:	4b29      	ldr	r3, [pc, #164]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d1f0      	bne.n	800254e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a1b      	ldr	r3, [r3, #32]
 8002570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002574:	d108      	bne.n	8002588 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002576:	4b24      	ldr	r3, [pc, #144]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	4921      	ldr	r1, [pc, #132]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 8002584:	4313      	orrs	r3, r2
 8002586:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002588:	4b1f      	ldr	r3, [pc, #124]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a19      	ldr	r1, [r3, #32]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002598:	430b      	orrs	r3, r1
 800259a:	491b      	ldr	r1, [pc, #108]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 800259c:	4313      	orrs	r3, r2
 800259e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002610 <HAL_RCC_OscConfig+0x4cc>)
 80025a2:	2201      	movs	r2, #1
 80025a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a6:	f7fe fde7 	bl	8001178 <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025ac:	e008      	b.n	80025c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ae:	f7fe fde3 	bl	8001178 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e03d      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025c0:	4b11      	ldr	r3, [pc, #68]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d0f0      	beq.n	80025ae <HAL_RCC_OscConfig+0x46a>
 80025cc:	e035      	b.n	800263a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ce:	4b10      	ldr	r3, [pc, #64]	@ (8002610 <HAL_RCC_OscConfig+0x4cc>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d4:	f7fe fdd0 	bl	8001178 <HAL_GetTick>
 80025d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025da:	e008      	b.n	80025ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025dc:	f7fe fdcc 	bl	8001178 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e026      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <HAL_RCC_OscConfig+0x4c4>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1f0      	bne.n	80025dc <HAL_RCC_OscConfig+0x498>
 80025fa:	e01e      	b.n	800263a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	69db      	ldr	r3, [r3, #28]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d107      	bne.n	8002614 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e019      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
 8002608:	40021000 	.word	0x40021000
 800260c:	40007000 	.word	0x40007000
 8002610:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002614:	4b0b      	ldr	r3, [pc, #44]	@ (8002644 <HAL_RCC_OscConfig+0x500>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a1b      	ldr	r3, [r3, #32]
 8002624:	429a      	cmp	r2, r3
 8002626:	d106      	bne.n	8002636 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002632:	429a      	cmp	r2, r3
 8002634:	d001      	beq.n	800263a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e000      	b.n	800263c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800263a:	2300      	movs	r3, #0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3718      	adds	r7, #24
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40021000 	.word	0x40021000

08002648 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d101      	bne.n	800265c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e0d0      	b.n	80027fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800265c:	4b6a      	ldr	r3, [pc, #424]	@ (8002808 <HAL_RCC_ClockConfig+0x1c0>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0307 	and.w	r3, r3, #7
 8002664:	683a      	ldr	r2, [r7, #0]
 8002666:	429a      	cmp	r2, r3
 8002668:	d910      	bls.n	800268c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800266a:	4b67      	ldr	r3, [pc, #412]	@ (8002808 <HAL_RCC_ClockConfig+0x1c0>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f023 0207 	bic.w	r2, r3, #7
 8002672:	4965      	ldr	r1, [pc, #404]	@ (8002808 <HAL_RCC_ClockConfig+0x1c0>)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	4313      	orrs	r3, r2
 8002678:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800267a:	4b63      	ldr	r3, [pc, #396]	@ (8002808 <HAL_RCC_ClockConfig+0x1c0>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0307 	and.w	r3, r3, #7
 8002682:	683a      	ldr	r2, [r7, #0]
 8002684:	429a      	cmp	r2, r3
 8002686:	d001      	beq.n	800268c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e0b8      	b.n	80027fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0302 	and.w	r3, r3, #2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d020      	beq.n	80026da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0304 	and.w	r3, r3, #4
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d005      	beq.n	80026b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026a4:	4b59      	ldr	r3, [pc, #356]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	4a58      	ldr	r2, [pc, #352]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 80026aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80026ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0308 	and.w	r3, r3, #8
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d005      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026bc:	4b53      	ldr	r3, [pc, #332]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	4a52      	ldr	r2, [pc, #328]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 80026c2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80026c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026c8:	4b50      	ldr	r3, [pc, #320]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	494d      	ldr	r1, [pc, #308]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 80026d6:	4313      	orrs	r3, r2
 80026d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0301 	and.w	r3, r3, #1
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d040      	beq.n	8002768 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d107      	bne.n	80026fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ee:	4b47      	ldr	r3, [pc, #284]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d115      	bne.n	8002726 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e07f      	b.n	80027fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	2b02      	cmp	r3, #2
 8002704:	d107      	bne.n	8002716 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002706:	4b41      	ldr	r3, [pc, #260]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d109      	bne.n	8002726 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e073      	b.n	80027fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002716:	4b3d      	ldr	r3, [pc, #244]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d101      	bne.n	8002726 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e06b      	b.n	80027fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002726:	4b39      	ldr	r3, [pc, #228]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f023 0203 	bic.w	r2, r3, #3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	4936      	ldr	r1, [pc, #216]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 8002734:	4313      	orrs	r3, r2
 8002736:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002738:	f7fe fd1e 	bl	8001178 <HAL_GetTick>
 800273c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800273e:	e00a      	b.n	8002756 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002740:	f7fe fd1a 	bl	8001178 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800274e:	4293      	cmp	r3, r2
 8002750:	d901      	bls.n	8002756 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e053      	b.n	80027fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002756:	4b2d      	ldr	r3, [pc, #180]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f003 020c 	and.w	r2, r3, #12
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	429a      	cmp	r2, r3
 8002766:	d1eb      	bne.n	8002740 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002768:	4b27      	ldr	r3, [pc, #156]	@ (8002808 <HAL_RCC_ClockConfig+0x1c0>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	429a      	cmp	r2, r3
 8002774:	d210      	bcs.n	8002798 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002776:	4b24      	ldr	r3, [pc, #144]	@ (8002808 <HAL_RCC_ClockConfig+0x1c0>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f023 0207 	bic.w	r2, r3, #7
 800277e:	4922      	ldr	r1, [pc, #136]	@ (8002808 <HAL_RCC_ClockConfig+0x1c0>)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	4313      	orrs	r3, r2
 8002784:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002786:	4b20      	ldr	r3, [pc, #128]	@ (8002808 <HAL_RCC_ClockConfig+0x1c0>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0307 	and.w	r3, r3, #7
 800278e:	683a      	ldr	r2, [r7, #0]
 8002790:	429a      	cmp	r2, r3
 8002792:	d001      	beq.n	8002798 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e032      	b.n	80027fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0304 	and.w	r3, r3, #4
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d008      	beq.n	80027b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027a4:	4b19      	ldr	r3, [pc, #100]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	4916      	ldr	r1, [pc, #88]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0308 	and.w	r3, r3, #8
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d009      	beq.n	80027d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027c2:	4b12      	ldr	r3, [pc, #72]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	691b      	ldr	r3, [r3, #16]
 80027ce:	00db      	lsls	r3, r3, #3
 80027d0:	490e      	ldr	r1, [pc, #56]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027d6:	f000 f821 	bl	800281c <HAL_RCC_GetSysClockFreq>
 80027da:	4602      	mov	r2, r0
 80027dc:	4b0b      	ldr	r3, [pc, #44]	@ (800280c <HAL_RCC_ClockConfig+0x1c4>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	091b      	lsrs	r3, r3, #4
 80027e2:	f003 030f 	and.w	r3, r3, #15
 80027e6:	490a      	ldr	r1, [pc, #40]	@ (8002810 <HAL_RCC_ClockConfig+0x1c8>)
 80027e8:	5ccb      	ldrb	r3, [r1, r3]
 80027ea:	fa22 f303 	lsr.w	r3, r2, r3
 80027ee:	4a09      	ldr	r2, [pc, #36]	@ (8002814 <HAL_RCC_ClockConfig+0x1cc>)
 80027f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027f2:	4b09      	ldr	r3, [pc, #36]	@ (8002818 <HAL_RCC_ClockConfig+0x1d0>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4618      	mov	r0, r3
 80027f8:	f7fe fc7c 	bl	80010f4 <HAL_InitTick>

  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40022000 	.word	0x40022000
 800280c:	40021000 	.word	0x40021000
 8002810:	0800478c 	.word	0x0800478c
 8002814:	2000041c 	.word	0x2000041c
 8002818:	20000420 	.word	0x20000420

0800281c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800281c:	b480      	push	{r7}
 800281e:	b087      	sub	sp, #28
 8002820:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002822:	2300      	movs	r3, #0
 8002824:	60fb      	str	r3, [r7, #12]
 8002826:	2300      	movs	r3, #0
 8002828:	60bb      	str	r3, [r7, #8]
 800282a:	2300      	movs	r3, #0
 800282c:	617b      	str	r3, [r7, #20]
 800282e:	2300      	movs	r3, #0
 8002830:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002832:	2300      	movs	r3, #0
 8002834:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002836:	4b1e      	ldr	r3, [pc, #120]	@ (80028b0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f003 030c 	and.w	r3, r3, #12
 8002842:	2b04      	cmp	r3, #4
 8002844:	d002      	beq.n	800284c <HAL_RCC_GetSysClockFreq+0x30>
 8002846:	2b08      	cmp	r3, #8
 8002848:	d003      	beq.n	8002852 <HAL_RCC_GetSysClockFreq+0x36>
 800284a:	e027      	b.n	800289c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800284c:	4b19      	ldr	r3, [pc, #100]	@ (80028b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800284e:	613b      	str	r3, [r7, #16]
      break;
 8002850:	e027      	b.n	80028a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	0c9b      	lsrs	r3, r3, #18
 8002856:	f003 030f 	and.w	r3, r3, #15
 800285a:	4a17      	ldr	r2, [pc, #92]	@ (80028b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800285c:	5cd3      	ldrb	r3, [r2, r3]
 800285e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d010      	beq.n	800288c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800286a:	4b11      	ldr	r3, [pc, #68]	@ (80028b0 <HAL_RCC_GetSysClockFreq+0x94>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	0c5b      	lsrs	r3, r3, #17
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	4a11      	ldr	r2, [pc, #68]	@ (80028bc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002876:	5cd3      	ldrb	r3, [r2, r3]
 8002878:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a0d      	ldr	r2, [pc, #52]	@ (80028b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800287e:	fb03 f202 	mul.w	r2, r3, r2
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	fbb2 f3f3 	udiv	r3, r2, r3
 8002888:	617b      	str	r3, [r7, #20]
 800288a:	e004      	b.n	8002896 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a0c      	ldr	r2, [pc, #48]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002890:	fb02 f303 	mul.w	r3, r2, r3
 8002894:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	613b      	str	r3, [r7, #16]
      break;
 800289a:	e002      	b.n	80028a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800289c:	4b05      	ldr	r3, [pc, #20]	@ (80028b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800289e:	613b      	str	r3, [r7, #16]
      break;
 80028a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028a2:	693b      	ldr	r3, [r7, #16]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	371c      	adds	r7, #28
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	40021000 	.word	0x40021000
 80028b4:	007a1200 	.word	0x007a1200
 80028b8:	080047a4 	.word	0x080047a4
 80028bc:	080047b4 	.word	0x080047b4
 80028c0:	003d0900 	.word	0x003d0900

080028c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028c8:	4b02      	ldr	r3, [pc, #8]	@ (80028d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80028ca:	681b      	ldr	r3, [r3, #0]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bc80      	pop	{r7}
 80028d2:	4770      	bx	lr
 80028d4:	2000041c 	.word	0x2000041c

080028d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028dc:	f7ff fff2 	bl	80028c4 <HAL_RCC_GetHCLKFreq>
 80028e0:	4602      	mov	r2, r0
 80028e2:	4b05      	ldr	r3, [pc, #20]	@ (80028f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	0adb      	lsrs	r3, r3, #11
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	4903      	ldr	r1, [pc, #12]	@ (80028fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80028ee:	5ccb      	ldrb	r3, [r1, r3]
 80028f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	40021000 	.word	0x40021000
 80028fc:	0800479c 	.word	0x0800479c

08002900 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002900:	b480      	push	{r7}
 8002902:	b085      	sub	sp, #20
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002908:	4b0a      	ldr	r3, [pc, #40]	@ (8002934 <RCC_Delay+0x34>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a0a      	ldr	r2, [pc, #40]	@ (8002938 <RCC_Delay+0x38>)
 800290e:	fba2 2303 	umull	r2, r3, r2, r3
 8002912:	0a5b      	lsrs	r3, r3, #9
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	fb02 f303 	mul.w	r3, r2, r3
 800291a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800291c:	bf00      	nop
  }
  while (Delay --);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	1e5a      	subs	r2, r3, #1
 8002922:	60fa      	str	r2, [r7, #12]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1f9      	bne.n	800291c <RCC_Delay+0x1c>
}
 8002928:	bf00      	nop
 800292a:	bf00      	nop
 800292c:	3714      	adds	r7, #20
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr
 8002934:	2000041c 	.word	0x2000041c
 8002938:	10624dd3 	.word	0x10624dd3

0800293c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002944:	2300      	movs	r3, #0
 8002946:	613b      	str	r3, [r7, #16]
 8002948:	2300      	movs	r3, #0
 800294a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	2b00      	cmp	r3, #0
 8002956:	d07d      	beq.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002958:	2300      	movs	r3, #0
 800295a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800295c:	4b4f      	ldr	r3, [pc, #316]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800295e:	69db      	ldr	r3, [r3, #28]
 8002960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d10d      	bne.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002968:	4b4c      	ldr	r3, [pc, #304]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800296a:	69db      	ldr	r3, [r3, #28]
 800296c:	4a4b      	ldr	r2, [pc, #300]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800296e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002972:	61d3      	str	r3, [r2, #28]
 8002974:	4b49      	ldr	r3, [pc, #292]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002976:	69db      	ldr	r3, [r3, #28]
 8002978:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800297c:	60bb      	str	r3, [r7, #8]
 800297e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002980:	2301      	movs	r3, #1
 8002982:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002984:	4b46      	ldr	r3, [pc, #280]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800298c:	2b00      	cmp	r3, #0
 800298e:	d118      	bne.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002990:	4b43      	ldr	r3, [pc, #268]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a42      	ldr	r2, [pc, #264]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002996:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800299a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800299c:	f7fe fbec 	bl	8001178 <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a2:	e008      	b.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029a4:	f7fe fbe8 	bl	8001178 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b64      	cmp	r3, #100	@ 0x64
 80029b0:	d901      	bls.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e06d      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029b6:	4b3a      	ldr	r3, [pc, #232]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d0f0      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029c2:	4b36      	ldr	r3, [pc, #216]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029ca:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d02e      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029da:	68fa      	ldr	r2, [r7, #12]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d027      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80029e0:	4b2e      	ldr	r3, [pc, #184]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029e2:	6a1b      	ldr	r3, [r3, #32]
 80029e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029e8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80029ea:	4b2e      	ldr	r3, [pc, #184]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029ec:	2201      	movs	r2, #1
 80029ee:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80029f0:	4b2c      	ldr	r3, [pc, #176]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80029f6:	4a29      	ldr	r2, [pc, #164]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d014      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a06:	f7fe fbb7 	bl	8001178 <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a0c:	e00a      	b.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a0e:	f7fe fbb3 	bl	8001178 <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e036      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a24:	4b1d      	ldr	r3, [pc, #116]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0ee      	beq.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a30:	4b1a      	ldr	r3, [pc, #104]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	4917      	ldr	r1, [pc, #92]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a42:	7dfb      	ldrb	r3, [r7, #23]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d105      	bne.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a48:	4b14      	ldr	r3, [pc, #80]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a4a:	69db      	ldr	r3, [r3, #28]
 8002a4c:	4a13      	ldr	r2, [pc, #76]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a52:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d008      	beq.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a60:	4b0e      	ldr	r3, [pc, #56]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	490b      	ldr	r1, [pc, #44]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0310 	and.w	r3, r3, #16
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d008      	beq.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a7e:	4b07      	ldr	r3, [pc, #28]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	4904      	ldr	r1, [pc, #16]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3718      	adds	r7, #24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	40007000 	.word	0x40007000
 8002aa4:	42420440 	.word	0x42420440

08002aa8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b088      	sub	sp, #32
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	617b      	str	r3, [r7, #20]
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	61fb      	str	r3, [r7, #28]
 8002ab8:	2300      	movs	r3, #0
 8002aba:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	60fb      	str	r3, [r7, #12]
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b10      	cmp	r3, #16
 8002ac8:	d00a      	beq.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2b10      	cmp	r3, #16
 8002ace:	f200 808a 	bhi.w	8002be6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d045      	beq.n	8002b64 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d075      	beq.n	8002bca <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002ade:	e082      	b.n	8002be6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002ae0:	4b46      	ldr	r3, [pc, #280]	@ (8002bfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002ae6:	4b45      	ldr	r3, [pc, #276]	@ (8002bfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d07b      	beq.n	8002bea <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	0c9b      	lsrs	r3, r3, #18
 8002af6:	f003 030f 	and.w	r3, r3, #15
 8002afa:	4a41      	ldr	r2, [pc, #260]	@ (8002c00 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002afc:	5cd3      	ldrb	r3, [r2, r3]
 8002afe:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d015      	beq.n	8002b36 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b0a:	4b3c      	ldr	r3, [pc, #240]	@ (8002bfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	0c5b      	lsrs	r3, r3, #17
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	4a3b      	ldr	r2, [pc, #236]	@ (8002c04 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002b16:	5cd3      	ldrb	r3, [r2, r3]
 8002b18:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d00d      	beq.n	8002b40 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002b24:	4a38      	ldr	r2, [pc, #224]	@ (8002c08 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	fb02 f303 	mul.w	r3, r2, r3
 8002b32:	61fb      	str	r3, [r7, #28]
 8002b34:	e004      	b.n	8002b40 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	4a34      	ldr	r2, [pc, #208]	@ (8002c0c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002b3a:	fb02 f303 	mul.w	r3, r2, r3
 8002b3e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002b40:	4b2e      	ldr	r3, [pc, #184]	@ (8002bfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b4c:	d102      	bne.n	8002b54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	61bb      	str	r3, [r7, #24]
      break;
 8002b52:	e04a      	b.n	8002bea <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	4a2d      	ldr	r2, [pc, #180]	@ (8002c10 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5e:	085b      	lsrs	r3, r3, #1
 8002b60:	61bb      	str	r3, [r7, #24]
      break;
 8002b62:	e042      	b.n	8002bea <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002b64:	4b25      	ldr	r3, [pc, #148]	@ (8002bfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b74:	d108      	bne.n	8002b88 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d003      	beq.n	8002b88 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002b80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b84:	61bb      	str	r3, [r7, #24]
 8002b86:	e01f      	b.n	8002bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b92:	d109      	bne.n	8002ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002b94:	4b19      	ldr	r3, [pc, #100]	@ (8002bfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b98:	f003 0302 	and.w	r3, r3, #2
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002ba0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002ba4:	61bb      	str	r3, [r7, #24]
 8002ba6:	e00f      	b.n	8002bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002bb2:	d11c      	bne.n	8002bee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002bb4:	4b11      	ldr	r3, [pc, #68]	@ (8002bfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d016      	beq.n	8002bee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002bc0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002bc4:	61bb      	str	r3, [r7, #24]
      break;
 8002bc6:	e012      	b.n	8002bee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002bc8:	e011      	b.n	8002bee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002bca:	f7ff fe85 	bl	80028d8 <HAL_RCC_GetPCLK2Freq>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8002bfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	0b9b      	lsrs	r3, r3, #14
 8002bd6:	f003 0303 	and.w	r3, r3, #3
 8002bda:	3301      	adds	r3, #1
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be2:	61bb      	str	r3, [r7, #24]
      break;
 8002be4:	e004      	b.n	8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002be6:	bf00      	nop
 8002be8:	e002      	b.n	8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002bea:	bf00      	nop
 8002bec:	e000      	b.n	8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002bee:	bf00      	nop
    }
  }
  return (frequency);
 8002bf0:	69bb      	ldr	r3, [r7, #24]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3720      	adds	r7, #32
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	080047b8 	.word	0x080047b8
 8002c04:	080047c8 	.word	0x080047c8
 8002c08:	007a1200 	.word	0x007a1200
 8002c0c:	003d0900 	.word	0x003d0900
 8002c10:	aaaaaaab 	.word	0xaaaaaaab

08002c14 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e07a      	b.n	8002d20 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	7c5b      	ldrb	r3, [r3, #17]
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d105      	bne.n	8002c40 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f7fe f8ee 	bl	8000e1c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2202      	movs	r2, #2
 8002c44:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 fb1d 	bl	8003286 <HAL_RTC_WaitForSynchro>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d004      	beq.n	8002c5c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2204      	movs	r2, #4
 8002c56:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e061      	b.n	8002d20 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f000 fbd6 	bl	800340e <RTC_EnterInitMode>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d004      	beq.n	8002c72 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2204      	movs	r2, #4
 8002c6c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e056      	b.n	8002d20 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f022 0207 	bic.w	r2, r2, #7
 8002c80:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d005      	beq.n	8002c96 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8002c8a:	4b27      	ldr	r3, [pc, #156]	@ (8002d28 <HAL_RTC_Init+0x114>)
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8e:	4a26      	ldr	r2, [pc, #152]	@ (8002d28 <HAL_RTC_Init+0x114>)
 8002c90:	f023 0301 	bic.w	r3, r3, #1
 8002c94:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8002c96:	4b24      	ldr	r3, [pc, #144]	@ (8002d28 <HAL_RTC_Init+0x114>)
 8002c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c9a:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	4921      	ldr	r1, [pc, #132]	@ (8002d28 <HAL_RTC_Init+0x114>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002cb0:	d003      	beq.n	8002cba <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	60fb      	str	r3, [r7, #12]
 8002cb8:	e00e      	b.n	8002cd8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8002cba:	2001      	movs	r0, #1
 8002cbc:	f7ff fef4 	bl	8002aa8 <HAL_RCCEx_GetPeriphCLKFreq>
 8002cc0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d104      	bne.n	8002cd2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2204      	movs	r2, #4
 8002ccc:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e026      	b.n	8002d20 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	0c1a      	lsrs	r2, r3, #16
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f002 020f 	and.w	r2, r2, #15
 8002ce4:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	b292      	uxth	r2, r2
 8002cee:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f000 fbb4 	bl	800345e <RTC_ExitInitMode>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d004      	beq.n	8002d06 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2204      	movs	r2, #4
 8002d00:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e00c      	b.n	8002d20 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2201      	movs	r2, #1
 8002d16:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
  }
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3710      	adds	r7, #16
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	40006c00 	.word	0x40006c00

08002d2c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002d2c:	b590      	push	{r4, r7, lr}
 8002d2e:	b087      	sub	sp, #28
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	60b9      	str	r1, [r7, #8]
 8002d36:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d002      	beq.n	8002d4c <HAL_RTC_SetTime+0x20>
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d101      	bne.n	8002d50 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e080      	b.n	8002e52 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	7c1b      	ldrb	r3, [r3, #16]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d101      	bne.n	8002d5c <HAL_RTC_SetTime+0x30>
 8002d58:	2302      	movs	r3, #2
 8002d5a:	e07a      	b.n	8002e52 <HAL_RTC_SetTime+0x126>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2202      	movs	r2, #2
 8002d66:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d113      	bne.n	8002d96 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	461a      	mov	r2, r3
 8002d74:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8002d78:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	785b      	ldrb	r3, [r3, #1]
 8002d80:	4619      	mov	r1, r3
 8002d82:	460b      	mov	r3, r1
 8002d84:	011b      	lsls	r3, r3, #4
 8002d86:	1a5b      	subs	r3, r3, r1
 8002d88:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002d8a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8002d8c:	68ba      	ldr	r2, [r7, #8]
 8002d8e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002d90:	4413      	add	r3, r2
 8002d92:	617b      	str	r3, [r7, #20]
 8002d94:	e01e      	b.n	8002dd4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f000 fba4 	bl	80034e8 <RTC_Bcd2ToByte>
 8002da0:	4603      	mov	r3, r0
 8002da2:	461a      	mov	r2, r3
 8002da4:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8002da8:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	785b      	ldrb	r3, [r3, #1]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f000 fb99 	bl	80034e8 <RTC_Bcd2ToByte>
 8002db6:	4603      	mov	r3, r0
 8002db8:	461a      	mov	r2, r3
 8002dba:	4613      	mov	r3, r2
 8002dbc:	011b      	lsls	r3, r3, #4
 8002dbe:	1a9b      	subs	r3, r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8002dc2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	789b      	ldrb	r3, [r3, #2]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f000 fb8d 	bl	80034e8 <RTC_Bcd2ToByte>
 8002dce:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8002dd0:	4423      	add	r3, r4
 8002dd2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002dd4:	6979      	ldr	r1, [r7, #20]
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 fab2 	bl	8003340 <RTC_WriteTimeCounter>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d007      	beq.n	8002df2 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2204      	movs	r2, #4
 8002de6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2200      	movs	r2, #0
 8002dec:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e02f      	b.n	8002e52 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	685a      	ldr	r2, [r3, #4]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f022 0205 	bic.w	r2, r2, #5
 8002e00:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f000 fac3 	bl	800338e <RTC_ReadAlarmCounter>
 8002e08:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e10:	d018      	beq.n	8002e44 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8002e12:	693a      	ldr	r2, [r7, #16]
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d214      	bcs.n	8002e44 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8002e20:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8002e24:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002e26:	6939      	ldr	r1, [r7, #16]
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f000 fac9 	bl	80033c0 <RTC_WriteAlarmCounter>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d007      	beq.n	8002e44 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2204      	movs	r2, #4
 8002e38:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e006      	b.n	8002e52 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2201      	movs	r2, #1
 8002e48:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8002e50:	2300      	movs	r3, #0
  }
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	371c      	adds	r7, #28
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd90      	pop	{r4, r7, pc}
	...

08002e5c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b088      	sub	sp, #32
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	61bb      	str	r3, [r7, #24]
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	61fb      	str	r3, [r7, #28]
 8002e70:	2300      	movs	r3, #0
 8002e72:	617b      	str	r3, [r7, #20]
 8002e74:	2300      	movs	r3, #0
 8002e76:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d002      	beq.n	8002e84 <HAL_RTC_GetTime+0x28>
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e0b5      	b.n	8002ff4 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f003 0304 	and.w	r3, r3, #4
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e0ac      	b.n	8002ff4 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f000 fa20 	bl	80032e0 <RTC_ReadTimeCounter>
 8002ea0:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	4a55      	ldr	r2, [pc, #340]	@ (8002ffc <HAL_RTC_GetTime+0x1a0>)
 8002ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eaa:	0adb      	lsrs	r3, r3, #11
 8002eac:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4b52      	ldr	r3, [pc, #328]	@ (8002ffc <HAL_RTC_GetTime+0x1a0>)
 8002eb2:	fba3 1302 	umull	r1, r3, r3, r2
 8002eb6:	0adb      	lsrs	r3, r3, #11
 8002eb8:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8002ebc:	fb01 f303 	mul.w	r3, r1, r3
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	4a4f      	ldr	r2, [pc, #316]	@ (8003000 <HAL_RTC_GetTime+0x1a4>)
 8002ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec8:	095b      	lsrs	r3, r3, #5
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	4a4a      	ldr	r2, [pc, #296]	@ (8002ffc <HAL_RTC_GetTime+0x1a0>)
 8002ed4:	fba2 1203 	umull	r1, r2, r2, r3
 8002ed8:	0ad2      	lsrs	r2, r2, #11
 8002eda:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8002ede:	fb01 f202 	mul.w	r2, r1, r2
 8002ee2:	1a9a      	subs	r2, r3, r2
 8002ee4:	4b46      	ldr	r3, [pc, #280]	@ (8003000 <HAL_RTC_GetTime+0x1a4>)
 8002ee6:	fba3 1302 	umull	r1, r3, r3, r2
 8002eea:	0959      	lsrs	r1, r3, #5
 8002eec:	460b      	mov	r3, r1
 8002eee:	011b      	lsls	r3, r3, #4
 8002ef0:	1a5b      	subs	r3, r3, r1
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	1ad1      	subs	r1, r2, r3
 8002ef6:	b2ca      	uxtb	r2, r1
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	2b17      	cmp	r3, #23
 8002f00:	d955      	bls.n	8002fae <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	4a3f      	ldr	r2, [pc, #252]	@ (8003004 <HAL_RTC_GetTime+0x1a8>)
 8002f06:	fba2 2303 	umull	r2, r3, r2, r3
 8002f0a:	091b      	lsrs	r3, r3, #4
 8002f0c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8002f0e:	6939      	ldr	r1, [r7, #16]
 8002f10:	4b3c      	ldr	r3, [pc, #240]	@ (8003004 <HAL_RTC_GetTime+0x1a8>)
 8002f12:	fba3 2301 	umull	r2, r3, r3, r1
 8002f16:	091a      	lsrs	r2, r3, #4
 8002f18:	4613      	mov	r3, r2
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	4413      	add	r3, r2
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	1aca      	subs	r2, r1, r3
 8002f22:	b2d2      	uxtb	r2, r2
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f000 fa30 	bl	800338e <RTC_ReadAlarmCounter>
 8002f2e:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f36:	d008      	beq.n	8002f4a <HAL_RTC_GetTime+0xee>
 8002f38:	69fa      	ldr	r2, [r7, #28]
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d904      	bls.n	8002f4a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8002f40:	69fa      	ldr	r2, [r7, #28]
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	61fb      	str	r3, [r7, #28]
 8002f48:	e002      	b.n	8002f50 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8002f4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f4e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	4a2d      	ldr	r2, [pc, #180]	@ (8003008 <HAL_RTC_GetTime+0x1ac>)
 8002f54:	fb02 f303 	mul.w	r3, r2, r3
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002f5e:	69b9      	ldr	r1, [r7, #24]
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f000 f9ed 	bl	8003340 <RTC_WriteTimeCounter>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d001      	beq.n	8002f70 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e041      	b.n	8002ff4 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f76:	d00c      	beq.n	8002f92 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8002f78:	69fa      	ldr	r2, [r7, #28]
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	4413      	add	r3, r2
 8002f7e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002f80:	69f9      	ldr	r1, [r7, #28]
 8002f82:	68f8      	ldr	r0, [r7, #12]
 8002f84:	f000 fa1c 	bl	80033c0 <RTC_WriteAlarmCounter>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00a      	beq.n	8002fa4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e030      	b.n	8002ff4 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002f92:	69f9      	ldr	r1, [r7, #28]
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f000 fa13 	bl	80033c0 <RTC_WriteAlarmCounter>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e027      	b.n	8002ff4 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8002fa4:	6979      	ldr	r1, [r7, #20]
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f000 fabb 	bl	8003522 <RTC_DateUpdate>
 8002fac:	e003      	b.n	8002fb6 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	b2da      	uxtb	r2, r3
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d01a      	beq.n	8002ff2 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f000 fa74 	bl	80034ae <RTC_ByteToBcd2>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	461a      	mov	r2, r3
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	785b      	ldrb	r3, [r3, #1]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f000 fa6b 	bl	80034ae <RTC_ByteToBcd2>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	461a      	mov	r2, r3
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	789b      	ldrb	r3, [r3, #2]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f000 fa62 	bl	80034ae <RTC_ByteToBcd2>
 8002fea:	4603      	mov	r3, r0
 8002fec:	461a      	mov	r2, r3
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3720      	adds	r7, #32
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	91a2b3c5 	.word	0x91a2b3c5
 8003000:	88888889 	.word	0x88888889
 8003004:	aaaaaaab 	.word	0xaaaaaaab
 8003008:	00015180 	.word	0x00015180

0800300c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b088      	sub	sp, #32
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003018:	2300      	movs	r3, #0
 800301a:	61fb      	str	r3, [r7, #28]
 800301c:	2300      	movs	r3, #0
 800301e:	61bb      	str	r3, [r7, #24]
 8003020:	2300      	movs	r3, #0
 8003022:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d002      	beq.n	8003030 <HAL_RTC_SetDate+0x24>
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d101      	bne.n	8003034 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e097      	b.n	8003164 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	7c1b      	ldrb	r3, [r3, #16]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d101      	bne.n	8003040 <HAL_RTC_SetDate+0x34>
 800303c:	2302      	movs	r3, #2
 800303e:	e091      	b.n	8003164 <HAL_RTC_SetDate+0x158>
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2201      	movs	r2, #1
 8003044:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2202      	movs	r2, #2
 800304a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d10c      	bne.n	800306c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	78da      	ldrb	r2, [r3, #3]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	785a      	ldrb	r2, [r3, #1]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	789a      	ldrb	r2, [r3, #2]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	739a      	strb	r2, [r3, #14]
 800306a:	e01a      	b.n	80030a2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	78db      	ldrb	r3, [r3, #3]
 8003070:	4618      	mov	r0, r3
 8003072:	f000 fa39 	bl	80034e8 <RTC_Bcd2ToByte>
 8003076:	4603      	mov	r3, r0
 8003078:	461a      	mov	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	785b      	ldrb	r3, [r3, #1]
 8003082:	4618      	mov	r0, r3
 8003084:	f000 fa30 	bl	80034e8 <RTC_Bcd2ToByte>
 8003088:	4603      	mov	r3, r0
 800308a:	461a      	mov	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	789b      	ldrb	r3, [r3, #2]
 8003094:	4618      	mov	r0, r3
 8003096:	f000 fa27 	bl	80034e8 <RTC_Bcd2ToByte>
 800309a:	4603      	mov	r3, r0
 800309c:	461a      	mov	r2, r3
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	7bdb      	ldrb	r3, [r3, #15]
 80030a6:	4618      	mov	r0, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	7b59      	ldrb	r1, [r3, #13]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	7b9b      	ldrb	r3, [r3, #14]
 80030b0:	461a      	mov	r2, r3
 80030b2:	f000 fb11 	bl	80036d8 <RTC_WeekDayNum>
 80030b6:	4603      	mov	r3, r0
 80030b8:	461a      	mov	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	7b1a      	ldrb	r2, [r3, #12]
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f000 f90a 	bl	80032e0 <RTC_ReadTimeCounter>
 80030cc:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	4a26      	ldr	r2, [pc, #152]	@ (800316c <HAL_RTC_SetDate+0x160>)
 80030d2:	fba2 2303 	umull	r2, r3, r2, r3
 80030d6:	0adb      	lsrs	r3, r3, #11
 80030d8:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	2b18      	cmp	r3, #24
 80030de:	d93a      	bls.n	8003156 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	4a23      	ldr	r2, [pc, #140]	@ (8003170 <HAL_RTC_SetDate+0x164>)
 80030e4:	fba2 2303 	umull	r2, r3, r2, r3
 80030e8:	091b      	lsrs	r3, r3, #4
 80030ea:	4a22      	ldr	r2, [pc, #136]	@ (8003174 <HAL_RTC_SetDate+0x168>)
 80030ec:	fb02 f303 	mul.w	r3, r2, r3
 80030f0:	69fa      	ldr	r2, [r7, #28]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80030f6:	69f9      	ldr	r1, [r7, #28]
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 f921 	bl	8003340 <RTC_WriteTimeCounter>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d007      	beq.n	8003114 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2204      	movs	r2, #4
 8003108:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e027      	b.n	8003164 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003114:	68f8      	ldr	r0, [r7, #12]
 8003116:	f000 f93a 	bl	800338e <RTC_ReadAlarmCounter>
 800311a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003122:	d018      	beq.n	8003156 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	429a      	cmp	r2, r3
 800312a:	d214      	bcs.n	8003156 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8003132:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003136:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003138:	69b9      	ldr	r1, [r7, #24]
 800313a:	68f8      	ldr	r0, [r7, #12]
 800313c:	f000 f940 	bl	80033c0 <RTC_WriteAlarmCounter>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d007      	beq.n	8003156 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2204      	movs	r2, #4
 800314a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2200      	movs	r2, #0
 8003150:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e006      	b.n	8003164 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2201      	movs	r2, #1
 800315a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2200      	movs	r2, #0
 8003160:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3720      	adds	r7, #32
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	91a2b3c5 	.word	0x91a2b3c5
 8003170:	aaaaaaab 	.word	0xaaaaaaab
 8003174:	00015180 	.word	0x00015180

08003178 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8003184:	f107 0314 	add.w	r3, r7, #20
 8003188:	2100      	movs	r1, #0
 800318a:	460a      	mov	r2, r1
 800318c:	801a      	strh	r2, [r3, #0]
 800318e:	460a      	mov	r2, r1
 8003190:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d002      	beq.n	800319e <HAL_RTC_GetDate+0x26>
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e03a      	b.n	8003218 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80031a2:	f107 0314 	add.w	r3, r7, #20
 80031a6:	2200      	movs	r2, #0
 80031a8:	4619      	mov	r1, r3
 80031aa:	68f8      	ldr	r0, [r7, #12]
 80031ac:	f7ff fe56 	bl	8002e5c <HAL_RTC_GetTime>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d001      	beq.n	80031ba <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e02e      	b.n	8003218 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	7b1a      	ldrb	r2, [r3, #12]
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	7bda      	ldrb	r2, [r3, #15]
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	7b5a      	ldrb	r2, [r3, #13]
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	7b9a      	ldrb	r2, [r3, #14]
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d01a      	beq.n	8003216 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	78db      	ldrb	r3, [r3, #3]
 80031e4:	4618      	mov	r0, r3
 80031e6:	f000 f962 	bl	80034ae <RTC_ByteToBcd2>
 80031ea:	4603      	mov	r3, r0
 80031ec:	461a      	mov	r2, r3
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	785b      	ldrb	r3, [r3, #1]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f000 f959 	bl	80034ae <RTC_ByteToBcd2>
 80031fc:	4603      	mov	r3, r0
 80031fe:	461a      	mov	r2, r3
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	789b      	ldrb	r3, [r3, #2]
 8003208:	4618      	mov	r0, r3
 800320a:	f000 f950 	bl	80034ae <RTC_ByteToBcd2>
 800320e:	4603      	mov	r3, r0
 8003210:	461a      	mov	r2, r3
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003216:	2300      	movs	r3, #0
}
 8003218:	4618      	mov	r0, r3
 800321a:	3718      	adds	r7, #24
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d011      	beq.n	800325a <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d00a      	beq.n	800325a <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f815 	bl	8003274 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	685a      	ldr	r2, [r3, #4]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f022 0202 	bic.w	r2, r2, #2
 8003258:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800325a:	4b05      	ldr	r3, [pc, #20]	@ (8003270 <HAL_RTC_AlarmIRQHandler+0x50>)
 800325c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003260:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	745a      	strb	r2, [r3, #17]
}
 8003268:	bf00      	nop
 800326a:	3708      	adds	r7, #8
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	40010400 	.word	0x40010400

08003274 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	bc80      	pop	{r7}
 8003284:	4770      	bx	lr

08003286 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b084      	sub	sp, #16
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800328e:	2300      	movs	r3, #0
 8003290:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d101      	bne.n	800329c <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e01d      	b.n	80032d8 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	685a      	ldr	r2, [r3, #4]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f022 0208 	bic.w	r2, r2, #8
 80032aa:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80032ac:	f7fd ff64 	bl	8001178 <HAL_GetTick>
 80032b0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80032b2:	e009      	b.n	80032c8 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80032b4:	f7fd ff60 	bl	8001178 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032c2:	d901      	bls.n	80032c8 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e007      	b.n	80032d8 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f003 0308 	and.w	r3, r3, #8
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d0ee      	beq.n	80032b4 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b087      	sub	sp, #28
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80032e8:	2300      	movs	r3, #0
 80032ea:	827b      	strh	r3, [r7, #18]
 80032ec:	2300      	movs	r3, #0
 80032ee:	823b      	strh	r3, [r7, #16]
 80032f0:	2300      	movs	r3, #0
 80032f2:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80032f4:	2300      	movs	r3, #0
 80032f6:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	69db      	ldr	r3, [r3, #28]
 8003306:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8003310:	8a7a      	ldrh	r2, [r7, #18]
 8003312:	8a3b      	ldrh	r3, [r7, #16]
 8003314:	429a      	cmp	r2, r3
 8003316:	d008      	beq.n	800332a <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8003318:	8a3b      	ldrh	r3, [r7, #16]
 800331a:	041a      	lsls	r2, r3, #16
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	b29b      	uxth	r3, r3
 8003324:	4313      	orrs	r3, r2
 8003326:	617b      	str	r3, [r7, #20]
 8003328:	e004      	b.n	8003334 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800332a:	8a7b      	ldrh	r3, [r7, #18]
 800332c:	041a      	lsls	r2, r3, #16
 800332e:	89fb      	ldrh	r3, [r7, #14]
 8003330:	4313      	orrs	r3, r2
 8003332:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8003334:	697b      	ldr	r3, [r7, #20]
}
 8003336:	4618      	mov	r0, r3
 8003338:	371c      	adds	r7, #28
 800333a:	46bd      	mov	sp, r7
 800333c:	bc80      	pop	{r7}
 800333e:	4770      	bx	lr

08003340 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 f85d 	bl	800340e <RTC_EnterInitMode>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	73fb      	strb	r3, [r7, #15]
 800335e:	e011      	b.n	8003384 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	0c12      	lsrs	r2, r2, #16
 8003368:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	683a      	ldr	r2, [r7, #0]
 8003370:	b292      	uxth	r2, r2
 8003372:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f000 f872 	bl	800345e <RTC_ExitInitMode>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003384:	7bfb      	ldrb	r3, [r7, #15]
}
 8003386:	4618      	mov	r0, r3
 8003388:	3710      	adds	r7, #16
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}

0800338e <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800338e:	b480      	push	{r7}
 8003390:	b085      	sub	sp, #20
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8003396:	2300      	movs	r3, #0
 8003398:	81fb      	strh	r3, [r7, #14]
 800339a:	2300      	movs	r3, #0
 800339c:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	6a1b      	ldr	r3, [r3, #32]
 80033a4:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ac:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80033ae:	89fb      	ldrh	r3, [r7, #14]
 80033b0:	041a      	lsls	r2, r3, #16
 80033b2:	89bb      	ldrh	r3, [r7, #12]
 80033b4:	4313      	orrs	r3, r2
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3714      	adds	r7, #20
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr

080033c0 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033ca:	2300      	movs	r3, #0
 80033cc:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 f81d 	bl	800340e <RTC_EnterInitMode>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d002      	beq.n	80033e0 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	73fb      	strb	r3, [r7, #15]
 80033de:	e011      	b.n	8003404 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	0c12      	lsrs	r2, r2, #16
 80033e8:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	683a      	ldr	r2, [r7, #0]
 80033f0:	b292      	uxth	r2, r2
 80033f2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 f832 	bl	800345e <RTC_ExitInitMode>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003404:	7bfb      	ldrb	r3, [r7, #15]
}
 8003406:	4618      	mov	r0, r3
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b084      	sub	sp, #16
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003416:	2300      	movs	r3, #0
 8003418:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800341a:	f7fd fead 	bl	8001178 <HAL_GetTick>
 800341e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003420:	e009      	b.n	8003436 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003422:	f7fd fea9 	bl	8001178 <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003430:	d901      	bls.n	8003436 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e00f      	b.n	8003456 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f003 0320 	and.w	r3, r3, #32
 8003440:	2b00      	cmp	r3, #0
 8003442:	d0ee      	beq.n	8003422 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	685a      	ldr	r2, [r3, #4]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0210 	orr.w	r2, r2, #16
 8003452:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800345e:	b580      	push	{r7, lr}
 8003460:	b084      	sub	sp, #16
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003466:	2300      	movs	r3, #0
 8003468:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	685a      	ldr	r2, [r3, #4]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 0210 	bic.w	r2, r2, #16
 8003478:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800347a:	f7fd fe7d 	bl	8001178 <HAL_GetTick>
 800347e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003480:	e009      	b.n	8003496 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003482:	f7fd fe79 	bl	8001178 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003490:	d901      	bls.n	8003496 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e007      	b.n	80034a6 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f003 0320 	and.w	r3, r3, #32
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d0ee      	beq.n	8003482 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80034ae:	b480      	push	{r7}
 80034b0:	b085      	sub	sp, #20
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	4603      	mov	r3, r0
 80034b6:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80034b8:	2300      	movs	r3, #0
 80034ba:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80034bc:	e005      	b.n	80034ca <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	3301      	adds	r3, #1
 80034c2:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80034c4:	79fb      	ldrb	r3, [r7, #7]
 80034c6:	3b0a      	subs	r3, #10
 80034c8:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80034ca:	79fb      	ldrb	r3, [r7, #7]
 80034cc:	2b09      	cmp	r3, #9
 80034ce:	d8f6      	bhi.n	80034be <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	011b      	lsls	r3, r3, #4
 80034d6:	b2da      	uxtb	r2, r3
 80034d8:	79fb      	ldrb	r3, [r7, #7]
 80034da:	4313      	orrs	r3, r2
 80034dc:	b2db      	uxtb	r3, r3
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3714      	adds	r7, #20
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bc80      	pop	{r7}
 80034e6:	4770      	bx	lr

080034e8 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	4603      	mov	r3, r0
 80034f0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80034f6:	79fb      	ldrb	r3, [r7, #7]
 80034f8:	091b      	lsrs	r3, r3, #4
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	461a      	mov	r2, r3
 80034fe:	4613      	mov	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	4413      	add	r3, r2
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8003508:	79fb      	ldrb	r3, [r7, #7]
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	b2da      	uxtb	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	b2db      	uxtb	r3, r3
 8003514:	4413      	add	r3, r2
 8003516:	b2db      	uxtb	r3, r3
}
 8003518:	4618      	mov	r0, r3
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	bc80      	pop	{r7}
 8003520:	4770      	bx	lr

08003522 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b086      	sub	sp, #24
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
 800352a:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	617b      	str	r3, [r7, #20]
 8003530:	2300      	movs	r3, #0
 8003532:	613b      	str	r3, [r7, #16]
 8003534:	2300      	movs	r3, #0
 8003536:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8003538:	2300      	movs	r3, #0
 800353a:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	7bdb      	ldrb	r3, [r3, #15]
 8003540:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	7b5b      	ldrb	r3, [r3, #13]
 8003546:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	7b9b      	ldrb	r3, [r3, #14]
 800354c:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 800354e:	2300      	movs	r3, #0
 8003550:	60bb      	str	r3, [r7, #8]
 8003552:	e06f      	b.n	8003634 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	2b01      	cmp	r3, #1
 8003558:	d011      	beq.n	800357e <RTC_DateUpdate+0x5c>
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	2b03      	cmp	r3, #3
 800355e:	d00e      	beq.n	800357e <RTC_DateUpdate+0x5c>
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	2b05      	cmp	r3, #5
 8003564:	d00b      	beq.n	800357e <RTC_DateUpdate+0x5c>
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	2b07      	cmp	r3, #7
 800356a:	d008      	beq.n	800357e <RTC_DateUpdate+0x5c>
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	2b08      	cmp	r3, #8
 8003570:	d005      	beq.n	800357e <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	2b0a      	cmp	r3, #10
 8003576:	d002      	beq.n	800357e <RTC_DateUpdate+0x5c>
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	2b0c      	cmp	r3, #12
 800357c:	d117      	bne.n	80035ae <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2b1e      	cmp	r3, #30
 8003582:	d803      	bhi.n	800358c <RTC_DateUpdate+0x6a>
      {
        day++;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	3301      	adds	r3, #1
 8003588:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800358a:	e050      	b.n	800362e <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	2b0c      	cmp	r3, #12
 8003590:	d005      	beq.n	800359e <RTC_DateUpdate+0x7c>
        {
          month++;
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	3301      	adds	r3, #1
 8003596:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003598:	2301      	movs	r3, #1
 800359a:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800359c:	e047      	b.n	800362e <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800359e:	2301      	movs	r3, #1
 80035a0:	613b      	str	r3, [r7, #16]
          day = 1U;
 80035a2:	2301      	movs	r3, #1
 80035a4:	60fb      	str	r3, [r7, #12]
          year++;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	3301      	adds	r3, #1
 80035aa:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80035ac:	e03f      	b.n	800362e <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	2b04      	cmp	r3, #4
 80035b2:	d008      	beq.n	80035c6 <RTC_DateUpdate+0xa4>
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	2b06      	cmp	r3, #6
 80035b8:	d005      	beq.n	80035c6 <RTC_DateUpdate+0xa4>
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	2b09      	cmp	r3, #9
 80035be:	d002      	beq.n	80035c6 <RTC_DateUpdate+0xa4>
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	2b0b      	cmp	r3, #11
 80035c4:	d10c      	bne.n	80035e0 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2b1d      	cmp	r3, #29
 80035ca:	d803      	bhi.n	80035d4 <RTC_DateUpdate+0xb2>
      {
        day++;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	3301      	adds	r3, #1
 80035d0:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80035d2:	e02c      	b.n	800362e <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	3301      	adds	r3, #1
 80035d8:	613b      	str	r3, [r7, #16]
        day = 1U;
 80035da:	2301      	movs	r3, #1
 80035dc:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80035de:	e026      	b.n	800362e <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d123      	bne.n	800362e <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2b1b      	cmp	r3, #27
 80035ea:	d803      	bhi.n	80035f4 <RTC_DateUpdate+0xd2>
      {
        day++;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	3301      	adds	r3, #1
 80035f0:	60fb      	str	r3, [r7, #12]
 80035f2:	e01c      	b.n	800362e <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2b1c      	cmp	r3, #28
 80035f8:	d111      	bne.n	800361e <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 f838 	bl	8003674 <RTC_IsLeapYear>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <RTC_DateUpdate+0xf0>
        {
          day++;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	3301      	adds	r3, #1
 800360e:	60fb      	str	r3, [r7, #12]
 8003610:	e00d      	b.n	800362e <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	3301      	adds	r3, #1
 8003616:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003618:	2301      	movs	r3, #1
 800361a:	60fb      	str	r3, [r7, #12]
 800361c:	e007      	b.n	800362e <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2b1d      	cmp	r3, #29
 8003622:	d104      	bne.n	800362e <RTC_DateUpdate+0x10c>
      {
        month++;
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	3301      	adds	r3, #1
 8003628:	613b      	str	r3, [r7, #16]
        day = 1U;
 800362a:	2301      	movs	r3, #1
 800362c:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	3301      	adds	r3, #1
 8003632:	60bb      	str	r3, [r7, #8]
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	429a      	cmp	r2, r3
 800363a:	d38b      	bcc.n	8003554 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	b2da      	uxtb	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	b2da      	uxtb	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	b2da      	uxtb	r2, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	b2db      	uxtb	r3, r3
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	b2d2      	uxtb	r2, r2
 800365c:	4619      	mov	r1, r3
 800365e:	6978      	ldr	r0, [r7, #20]
 8003660:	f000 f83a 	bl	80036d8 <RTC_WeekDayNum>
 8003664:	4603      	mov	r3, r0
 8003666:	461a      	mov	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	731a      	strb	r2, [r3, #12]
}
 800366c:	bf00      	nop
 800366e:	3718      	adds	r7, #24
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800367e:	88fb      	ldrh	r3, [r7, #6]
 8003680:	f003 0303 	and.w	r3, r3, #3
 8003684:	b29b      	uxth	r3, r3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800368a:	2300      	movs	r3, #0
 800368c:	e01d      	b.n	80036ca <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800368e:	88fb      	ldrh	r3, [r7, #6]
 8003690:	4a10      	ldr	r2, [pc, #64]	@ (80036d4 <RTC_IsLeapYear+0x60>)
 8003692:	fba2 1203 	umull	r1, r2, r2, r3
 8003696:	0952      	lsrs	r2, r2, #5
 8003698:	2164      	movs	r1, #100	@ 0x64
 800369a:	fb01 f202 	mul.w	r2, r1, r2
 800369e:	1a9b      	subs	r3, r3, r2
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e00f      	b.n	80036ca <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80036aa:	88fb      	ldrh	r3, [r7, #6]
 80036ac:	4a09      	ldr	r2, [pc, #36]	@ (80036d4 <RTC_IsLeapYear+0x60>)
 80036ae:	fba2 1203 	umull	r1, r2, r2, r3
 80036b2:	09d2      	lsrs	r2, r2, #7
 80036b4:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80036b8:	fb01 f202 	mul.w	r2, r1, r2
 80036bc:	1a9b      	subs	r3, r3, r2
 80036be:	b29b      	uxth	r3, r3
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d101      	bne.n	80036c8 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e000      	b.n	80036ca <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80036c8:	2300      	movs	r3, #0
  }
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bc80      	pop	{r7}
 80036d2:	4770      	bx	lr
 80036d4:	51eb851f 	.word	0x51eb851f

080036d8 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	460b      	mov	r3, r1
 80036e2:	70fb      	strb	r3, [r7, #3]
 80036e4:	4613      	mov	r3, r2
 80036e6:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80036e8:	2300      	movs	r3, #0
 80036ea:	60bb      	str	r3, [r7, #8]
 80036ec:	2300      	movs	r3, #0
 80036ee:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80036f6:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80036f8:	78fb      	ldrb	r3, [r7, #3]
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d82d      	bhi.n	800375a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80036fe:	78fa      	ldrb	r2, [r7, #3]
 8003700:	4613      	mov	r3, r2
 8003702:	005b      	lsls	r3, r3, #1
 8003704:	4413      	add	r3, r2
 8003706:	00db      	lsls	r3, r3, #3
 8003708:	1a9b      	subs	r3, r3, r2
 800370a:	4a2c      	ldr	r2, [pc, #176]	@ (80037bc <RTC_WeekDayNum+0xe4>)
 800370c:	fba2 2303 	umull	r2, r3, r2, r3
 8003710:	085a      	lsrs	r2, r3, #1
 8003712:	78bb      	ldrb	r3, [r7, #2]
 8003714:	441a      	add	r2, r3
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	441a      	add	r2, r3
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	3b01      	subs	r3, #1
 800371e:	089b      	lsrs	r3, r3, #2
 8003720:	441a      	add	r2, r3
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	3b01      	subs	r3, #1
 8003726:	4926      	ldr	r1, [pc, #152]	@ (80037c0 <RTC_WeekDayNum+0xe8>)
 8003728:	fba1 1303 	umull	r1, r3, r1, r3
 800372c:	095b      	lsrs	r3, r3, #5
 800372e:	1ad2      	subs	r2, r2, r3
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	3b01      	subs	r3, #1
 8003734:	4922      	ldr	r1, [pc, #136]	@ (80037c0 <RTC_WeekDayNum+0xe8>)
 8003736:	fba1 1303 	umull	r1, r3, r1, r3
 800373a:	09db      	lsrs	r3, r3, #7
 800373c:	4413      	add	r3, r2
 800373e:	1d1a      	adds	r2, r3, #4
 8003740:	4b20      	ldr	r3, [pc, #128]	@ (80037c4 <RTC_WeekDayNum+0xec>)
 8003742:	fba3 1302 	umull	r1, r3, r3, r2
 8003746:	1ad1      	subs	r1, r2, r3
 8003748:	0849      	lsrs	r1, r1, #1
 800374a:	440b      	add	r3, r1
 800374c:	0899      	lsrs	r1, r3, #2
 800374e:	460b      	mov	r3, r1
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	1a5b      	subs	r3, r3, r1
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	60fb      	str	r3, [r7, #12]
 8003758:	e029      	b.n	80037ae <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800375a:	78fa      	ldrb	r2, [r7, #3]
 800375c:	4613      	mov	r3, r2
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	4413      	add	r3, r2
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	1a9b      	subs	r3, r3, r2
 8003766:	4a15      	ldr	r2, [pc, #84]	@ (80037bc <RTC_WeekDayNum+0xe4>)
 8003768:	fba2 2303 	umull	r2, r3, r2, r3
 800376c:	085a      	lsrs	r2, r3, #1
 800376e:	78bb      	ldrb	r3, [r7, #2]
 8003770:	441a      	add	r2, r3
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	441a      	add	r2, r3
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	089b      	lsrs	r3, r3, #2
 800377a:	441a      	add	r2, r3
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	4910      	ldr	r1, [pc, #64]	@ (80037c0 <RTC_WeekDayNum+0xe8>)
 8003780:	fba1 1303 	umull	r1, r3, r1, r3
 8003784:	095b      	lsrs	r3, r3, #5
 8003786:	1ad2      	subs	r2, r2, r3
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	490d      	ldr	r1, [pc, #52]	@ (80037c0 <RTC_WeekDayNum+0xe8>)
 800378c:	fba1 1303 	umull	r1, r3, r1, r3
 8003790:	09db      	lsrs	r3, r3, #7
 8003792:	4413      	add	r3, r2
 8003794:	1c9a      	adds	r2, r3, #2
 8003796:	4b0b      	ldr	r3, [pc, #44]	@ (80037c4 <RTC_WeekDayNum+0xec>)
 8003798:	fba3 1302 	umull	r1, r3, r3, r2
 800379c:	1ad1      	subs	r1, r2, r3
 800379e:	0849      	lsrs	r1, r1, #1
 80037a0:	440b      	add	r3, r1
 80037a2:	0899      	lsrs	r1, r3, #2
 80037a4:	460b      	mov	r3, r1
 80037a6:	00db      	lsls	r3, r3, #3
 80037a8:	1a5b      	subs	r3, r3, r1
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	b2db      	uxtb	r3, r3
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3714      	adds	r7, #20
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr
 80037bc:	38e38e39 	.word	0x38e38e39
 80037c0:	51eb851f 	.word	0x51eb851f
 80037c4:	24924925 	.word	0x24924925

080037c8 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d027      	beq.n	800382e <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d020      	beq.n	800382e <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f003 0304 	and.w	r3, r3, #4
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00b      	beq.n	8003812 <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 f824 	bl	8003848 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f06f 0204 	mvn.w	r2, #4
 8003808:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2204      	movs	r2, #4
 800380e:	745a      	strb	r2, [r3, #17]
 8003810:	e005      	b.n	800381e <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 f80f 	bl	8003836 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f022 0201 	bic.w	r2, r2, #1
 800382c:	605a      	str	r2, [r3, #4]
    }
  }
}
 800382e:	bf00      	nop
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	bc80      	pop	{r7}
 8003846:	4770      	bx	lr

08003848 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8003850:	bf00      	nop
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	bc80      	pop	{r7}
 8003858:	4770      	bx	lr
	...

0800385c <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800385c:	b480      	push	{r7}
 800385e:	b087      	sub	sp, #28
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 800386c:	4b07      	ldr	r3, [pc, #28]	@ (800388c <HAL_RTCEx_BKUPWrite+0x30>)
 800386e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	697a      	ldr	r2, [r7, #20]
 8003876:	4413      	add	r3, r2
 8003878:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	b292      	uxth	r2, r2
 8003880:	601a      	str	r2, [r3, #0]
}
 8003882:	bf00      	nop
 8003884:	371c      	adds	r7, #28
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr
 800388c:	40006c00 	.word	0x40006c00

08003890 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8003890:	b480      	push	{r7}
 8003892:	b085      	sub	sp, #20
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 800389a:	2300      	movs	r3, #0
 800389c:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 800389e:	2300      	movs	r3, #0
 80038a0:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 80038a2:	4b08      	ldr	r3, [pc, #32]	@ (80038c4 <HAL_RTCEx_BKUPRead+0x34>)
 80038a4:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	68fa      	ldr	r2, [r7, #12]
 80038ac:	4413      	add	r3, r2
 80038ae:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 80038b8:	68bb      	ldr	r3, [r7, #8]
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3714      	adds	r7, #20
 80038be:	46bd      	mov	sp, r7
 80038c0:	bc80      	pop	{r7}
 80038c2:	4770      	bx	lr
 80038c4:	40006c00 	.word	0x40006c00

080038c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e076      	b.n	80039c8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d108      	bne.n	80038f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038ea:	d009      	beq.n	8003900 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	61da      	str	r2, [r3, #28]
 80038f2:	e005      	b.n	8003900 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b00      	cmp	r3, #0
 8003910:	d106      	bne.n	8003920 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f7fd fab2 	bl	8000e84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2202      	movs	r2, #2
 8003924:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003936:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003948:	431a      	orrs	r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003952:	431a      	orrs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	431a      	orrs	r2, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	431a      	orrs	r2, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	699b      	ldr	r3, [r3, #24]
 800396c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003970:	431a      	orrs	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	69db      	ldr	r3, [r3, #28]
 8003976:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800397a:	431a      	orrs	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003984:	ea42 0103 	orr.w	r1, r2, r3
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800398c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	0c1a      	lsrs	r2, r3, #16
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f002 0204 	and.w	r2, r2, #4
 80039a6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	69da      	ldr	r2, [r3, #28]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039b6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b088      	sub	sp, #32
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	603b      	str	r3, [r7, #0]
 80039dc:	4613      	mov	r3, r2
 80039de:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039e0:	f7fd fbca 	bl	8001178 <HAL_GetTick>
 80039e4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80039e6:	88fb      	ldrh	r3, [r7, #6]
 80039e8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d001      	beq.n	80039fa <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80039f6:	2302      	movs	r3, #2
 80039f8:	e12a      	b.n	8003c50 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d002      	beq.n	8003a06 <HAL_SPI_Transmit+0x36>
 8003a00:	88fb      	ldrh	r3, [r7, #6]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e122      	b.n	8003c50 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d101      	bne.n	8003a18 <HAL_SPI_Transmit+0x48>
 8003a14:	2302      	movs	r3, #2
 8003a16:	e11b      	b.n	8003c50 <HAL_SPI_Transmit+0x280>
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2203      	movs	r2, #3
 8003a24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	68ba      	ldr	r2, [r7, #8]
 8003a32:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	88fa      	ldrh	r2, [r7, #6]
 8003a38:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	88fa      	ldrh	r2, [r7, #6]
 8003a3e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a66:	d10f      	bne.n	8003a88 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a76:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a86:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a92:	2b40      	cmp	r3, #64	@ 0x40
 8003a94:	d007      	beq.n	8003aa6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003aa4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003aae:	d152      	bne.n	8003b56 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d002      	beq.n	8003abe <HAL_SPI_Transmit+0xee>
 8003ab8:	8b7b      	ldrh	r3, [r7, #26]
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d145      	bne.n	8003b4a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac2:	881a      	ldrh	r2, [r3, #0]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ace:	1c9a      	adds	r2, r3, #2
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	3b01      	subs	r3, #1
 8003adc:	b29a      	uxth	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003ae2:	e032      	b.n	8003b4a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f003 0302 	and.w	r3, r3, #2
 8003aee:	2b02      	cmp	r3, #2
 8003af0:	d112      	bne.n	8003b18 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af6:	881a      	ldrh	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b02:	1c9a      	adds	r2, r3, #2
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b16:	e018      	b.n	8003b4a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b18:	f7fd fb2e 	bl	8001178 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	683a      	ldr	r2, [r7, #0]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d803      	bhi.n	8003b30 <HAL_SPI_Transmit+0x160>
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b2e:	d102      	bne.n	8003b36 <HAL_SPI_Transmit+0x166>
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d109      	bne.n	8003b4a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e082      	b.n	8003c50 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1c7      	bne.n	8003ae4 <HAL_SPI_Transmit+0x114>
 8003b54:	e053      	b.n	8003bfe <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <HAL_SPI_Transmit+0x194>
 8003b5e:	8b7b      	ldrh	r3, [r7, #26]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d147      	bne.n	8003bf4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	330c      	adds	r3, #12
 8003b6e:	7812      	ldrb	r2, [r2, #0]
 8003b70:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b76:	1c5a      	adds	r2, r3, #1
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	3b01      	subs	r3, #1
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003b8a:	e033      	b.n	8003bf4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d113      	bne.n	8003bc2 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	330c      	adds	r3, #12
 8003ba4:	7812      	ldrb	r2, [r2, #0]
 8003ba6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003bc0:	e018      	b.n	8003bf4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bc2:	f7fd fad9 	bl	8001178 <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	683a      	ldr	r2, [r7, #0]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d803      	bhi.n	8003bda <HAL_SPI_Transmit+0x20a>
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003bd8:	d102      	bne.n	8003be0 <HAL_SPI_Transmit+0x210>
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d109      	bne.n	8003bf4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e02d      	b.n	8003c50 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1c6      	bne.n	8003b8c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bfe:	69fa      	ldr	r2, [r7, #28]
 8003c00:	6839      	ldr	r1, [r7, #0]
 8003c02:	68f8      	ldr	r0, [r7, #12]
 8003c04:	f000 f8b0 	bl	8003d68 <SPI_EndRxTxTransaction>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d002      	beq.n	8003c14 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2220      	movs	r2, #32
 8003c12:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d10a      	bne.n	8003c32 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	617b      	str	r3, [r7, #20]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	617b      	str	r3, [r7, #20]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	617b      	str	r3, [r7, #20]
 8003c30:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2201      	movs	r2, #1
 8003c36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e000      	b.n	8003c50 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
  }
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3720      	adds	r7, #32
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b088      	sub	sp, #32
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	603b      	str	r3, [r7, #0]
 8003c64:	4613      	mov	r3, r2
 8003c66:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c68:	f7fd fa86 	bl	8001178 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c70:	1a9b      	subs	r3, r3, r2
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	4413      	add	r3, r2
 8003c76:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c78:	f7fd fa7e 	bl	8001178 <HAL_GetTick>
 8003c7c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c7e:	4b39      	ldr	r3, [pc, #228]	@ (8003d64 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	015b      	lsls	r3, r3, #5
 8003c84:	0d1b      	lsrs	r3, r3, #20
 8003c86:	69fa      	ldr	r2, [r7, #28]
 8003c88:	fb02 f303 	mul.w	r3, r2, r3
 8003c8c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c8e:	e054      	b.n	8003d3a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c96:	d050      	beq.n	8003d3a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c98:	f7fd fa6e 	bl	8001178 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	69fa      	ldr	r2, [r7, #28]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d902      	bls.n	8003cae <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d13d      	bne.n	8003d2a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003cbc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cc6:	d111      	bne.n	8003cec <SPI_WaitFlagStateUntilTimeout+0x94>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cd0:	d004      	beq.n	8003cdc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cda:	d107      	bne.n	8003cec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cf4:	d10f      	bne.n	8003d16 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d04:	601a      	str	r2, [r3, #0]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d14:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e017      	b.n	8003d5a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d30:	2300      	movs	r3, #0
 8003d32:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	3b01      	subs	r3, #1
 8003d38:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	4013      	ands	r3, r2
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	429a      	cmp	r2, r3
 8003d48:	bf0c      	ite	eq
 8003d4a:	2301      	moveq	r3, #1
 8003d4c:	2300      	movne	r3, #0
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	461a      	mov	r2, r3
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d19b      	bne.n	8003c90 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d58:	2300      	movs	r3, #0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3720      	adds	r7, #32
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	2000041c 	.word	0x2000041c

08003d68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b086      	sub	sp, #24
 8003d6c:	af02      	add	r7, sp, #8
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	2102      	movs	r1, #2
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f7ff ff6a 	bl	8003c58 <SPI_WaitFlagStateUntilTimeout>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d007      	beq.n	8003d9a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d8e:	f043 0220 	orr.w	r2, r3, #32
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e013      	b.n	8003dc2 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	2200      	movs	r2, #0
 8003da2:	2180      	movs	r1, #128	@ 0x80
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f7ff ff57 	bl	8003c58 <SPI_WaitFlagStateUntilTimeout>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d007      	beq.n	8003dc0 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db4:	f043 0220 	orr.w	r2, r3, #32
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e000      	b.n	8003dc2 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
	...

08003dcc <sniprintf>:
 8003dcc:	b40c      	push	{r2, r3}
 8003dce:	b530      	push	{r4, r5, lr}
 8003dd0:	4b18      	ldr	r3, [pc, #96]	@ (8003e34 <sniprintf+0x68>)
 8003dd2:	1e0c      	subs	r4, r1, #0
 8003dd4:	681d      	ldr	r5, [r3, #0]
 8003dd6:	b09d      	sub	sp, #116	@ 0x74
 8003dd8:	da08      	bge.n	8003dec <sniprintf+0x20>
 8003dda:	238b      	movs	r3, #139	@ 0x8b
 8003ddc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003de0:	602b      	str	r3, [r5, #0]
 8003de2:	b01d      	add	sp, #116	@ 0x74
 8003de4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003de8:	b002      	add	sp, #8
 8003dea:	4770      	bx	lr
 8003dec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003df0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003df4:	f04f 0300 	mov.w	r3, #0
 8003df8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003dfa:	bf0c      	ite	eq
 8003dfc:	4623      	moveq	r3, r4
 8003dfe:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8003e02:	9304      	str	r3, [sp, #16]
 8003e04:	9307      	str	r3, [sp, #28]
 8003e06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003e0a:	9002      	str	r0, [sp, #8]
 8003e0c:	9006      	str	r0, [sp, #24]
 8003e0e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003e12:	4628      	mov	r0, r5
 8003e14:	ab21      	add	r3, sp, #132	@ 0x84
 8003e16:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003e18:	a902      	add	r1, sp, #8
 8003e1a:	9301      	str	r3, [sp, #4]
 8003e1c:	f000 f992 	bl	8004144 <_svfiprintf_r>
 8003e20:	1c43      	adds	r3, r0, #1
 8003e22:	bfbc      	itt	lt
 8003e24:	238b      	movlt	r3, #139	@ 0x8b
 8003e26:	602b      	strlt	r3, [r5, #0]
 8003e28:	2c00      	cmp	r4, #0
 8003e2a:	d0da      	beq.n	8003de2 <sniprintf+0x16>
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	9b02      	ldr	r3, [sp, #8]
 8003e30:	701a      	strb	r2, [r3, #0]
 8003e32:	e7d6      	b.n	8003de2 <sniprintf+0x16>
 8003e34:	20000428 	.word	0x20000428

08003e38 <memset>:
 8003e38:	4603      	mov	r3, r0
 8003e3a:	4402      	add	r2, r0
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d100      	bne.n	8003e42 <memset+0xa>
 8003e40:	4770      	bx	lr
 8003e42:	f803 1b01 	strb.w	r1, [r3], #1
 8003e46:	e7f9      	b.n	8003e3c <memset+0x4>

08003e48 <__errno>:
 8003e48:	4b01      	ldr	r3, [pc, #4]	@ (8003e50 <__errno+0x8>)
 8003e4a:	6818      	ldr	r0, [r3, #0]
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	20000428 	.word	0x20000428

08003e54 <__libc_init_array>:
 8003e54:	b570      	push	{r4, r5, r6, lr}
 8003e56:	2600      	movs	r6, #0
 8003e58:	4d0c      	ldr	r5, [pc, #48]	@ (8003e8c <__libc_init_array+0x38>)
 8003e5a:	4c0d      	ldr	r4, [pc, #52]	@ (8003e90 <__libc_init_array+0x3c>)
 8003e5c:	1b64      	subs	r4, r4, r5
 8003e5e:	10a4      	asrs	r4, r4, #2
 8003e60:	42a6      	cmp	r6, r4
 8003e62:	d109      	bne.n	8003e78 <__libc_init_array+0x24>
 8003e64:	f000 fc76 	bl	8004754 <_init>
 8003e68:	2600      	movs	r6, #0
 8003e6a:	4d0a      	ldr	r5, [pc, #40]	@ (8003e94 <__libc_init_array+0x40>)
 8003e6c:	4c0a      	ldr	r4, [pc, #40]	@ (8003e98 <__libc_init_array+0x44>)
 8003e6e:	1b64      	subs	r4, r4, r5
 8003e70:	10a4      	asrs	r4, r4, #2
 8003e72:	42a6      	cmp	r6, r4
 8003e74:	d105      	bne.n	8003e82 <__libc_init_array+0x2e>
 8003e76:	bd70      	pop	{r4, r5, r6, pc}
 8003e78:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e7c:	4798      	blx	r3
 8003e7e:	3601      	adds	r6, #1
 8003e80:	e7ee      	b.n	8003e60 <__libc_init_array+0xc>
 8003e82:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e86:	4798      	blx	r3
 8003e88:	3601      	adds	r6, #1
 8003e8a:	e7f2      	b.n	8003e72 <__libc_init_array+0x1e>
 8003e8c:	08004800 	.word	0x08004800
 8003e90:	08004800 	.word	0x08004800
 8003e94:	08004800 	.word	0x08004800
 8003e98:	08004804 	.word	0x08004804

08003e9c <__retarget_lock_acquire_recursive>:
 8003e9c:	4770      	bx	lr

08003e9e <__retarget_lock_release_recursive>:
 8003e9e:	4770      	bx	lr

08003ea0 <_free_r>:
 8003ea0:	b538      	push	{r3, r4, r5, lr}
 8003ea2:	4605      	mov	r5, r0
 8003ea4:	2900      	cmp	r1, #0
 8003ea6:	d040      	beq.n	8003f2a <_free_r+0x8a>
 8003ea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003eac:	1f0c      	subs	r4, r1, #4
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	bfb8      	it	lt
 8003eb2:	18e4      	addlt	r4, r4, r3
 8003eb4:	f000 f8de 	bl	8004074 <__malloc_lock>
 8003eb8:	4a1c      	ldr	r2, [pc, #112]	@ (8003f2c <_free_r+0x8c>)
 8003eba:	6813      	ldr	r3, [r2, #0]
 8003ebc:	b933      	cbnz	r3, 8003ecc <_free_r+0x2c>
 8003ebe:	6063      	str	r3, [r4, #4]
 8003ec0:	6014      	str	r4, [r2, #0]
 8003ec2:	4628      	mov	r0, r5
 8003ec4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ec8:	f000 b8da 	b.w	8004080 <__malloc_unlock>
 8003ecc:	42a3      	cmp	r3, r4
 8003ece:	d908      	bls.n	8003ee2 <_free_r+0x42>
 8003ed0:	6820      	ldr	r0, [r4, #0]
 8003ed2:	1821      	adds	r1, r4, r0
 8003ed4:	428b      	cmp	r3, r1
 8003ed6:	bf01      	itttt	eq
 8003ed8:	6819      	ldreq	r1, [r3, #0]
 8003eda:	685b      	ldreq	r3, [r3, #4]
 8003edc:	1809      	addeq	r1, r1, r0
 8003ede:	6021      	streq	r1, [r4, #0]
 8003ee0:	e7ed      	b.n	8003ebe <_free_r+0x1e>
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	b10b      	cbz	r3, 8003eec <_free_r+0x4c>
 8003ee8:	42a3      	cmp	r3, r4
 8003eea:	d9fa      	bls.n	8003ee2 <_free_r+0x42>
 8003eec:	6811      	ldr	r1, [r2, #0]
 8003eee:	1850      	adds	r0, r2, r1
 8003ef0:	42a0      	cmp	r0, r4
 8003ef2:	d10b      	bne.n	8003f0c <_free_r+0x6c>
 8003ef4:	6820      	ldr	r0, [r4, #0]
 8003ef6:	4401      	add	r1, r0
 8003ef8:	1850      	adds	r0, r2, r1
 8003efa:	4283      	cmp	r3, r0
 8003efc:	6011      	str	r1, [r2, #0]
 8003efe:	d1e0      	bne.n	8003ec2 <_free_r+0x22>
 8003f00:	6818      	ldr	r0, [r3, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	4408      	add	r0, r1
 8003f06:	6010      	str	r0, [r2, #0]
 8003f08:	6053      	str	r3, [r2, #4]
 8003f0a:	e7da      	b.n	8003ec2 <_free_r+0x22>
 8003f0c:	d902      	bls.n	8003f14 <_free_r+0x74>
 8003f0e:	230c      	movs	r3, #12
 8003f10:	602b      	str	r3, [r5, #0]
 8003f12:	e7d6      	b.n	8003ec2 <_free_r+0x22>
 8003f14:	6820      	ldr	r0, [r4, #0]
 8003f16:	1821      	adds	r1, r4, r0
 8003f18:	428b      	cmp	r3, r1
 8003f1a:	bf01      	itttt	eq
 8003f1c:	6819      	ldreq	r1, [r3, #0]
 8003f1e:	685b      	ldreq	r3, [r3, #4]
 8003f20:	1809      	addeq	r1, r1, r0
 8003f22:	6021      	streq	r1, [r4, #0]
 8003f24:	6063      	str	r3, [r4, #4]
 8003f26:	6054      	str	r4, [r2, #4]
 8003f28:	e7cb      	b.n	8003ec2 <_free_r+0x22>
 8003f2a:	bd38      	pop	{r3, r4, r5, pc}
 8003f2c:	20000a8c 	.word	0x20000a8c

08003f30 <sbrk_aligned>:
 8003f30:	b570      	push	{r4, r5, r6, lr}
 8003f32:	4e0f      	ldr	r6, [pc, #60]	@ (8003f70 <sbrk_aligned+0x40>)
 8003f34:	460c      	mov	r4, r1
 8003f36:	6831      	ldr	r1, [r6, #0]
 8003f38:	4605      	mov	r5, r0
 8003f3a:	b911      	cbnz	r1, 8003f42 <sbrk_aligned+0x12>
 8003f3c:	f000 fba8 	bl	8004690 <_sbrk_r>
 8003f40:	6030      	str	r0, [r6, #0]
 8003f42:	4621      	mov	r1, r4
 8003f44:	4628      	mov	r0, r5
 8003f46:	f000 fba3 	bl	8004690 <_sbrk_r>
 8003f4a:	1c43      	adds	r3, r0, #1
 8003f4c:	d103      	bne.n	8003f56 <sbrk_aligned+0x26>
 8003f4e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003f52:	4620      	mov	r0, r4
 8003f54:	bd70      	pop	{r4, r5, r6, pc}
 8003f56:	1cc4      	adds	r4, r0, #3
 8003f58:	f024 0403 	bic.w	r4, r4, #3
 8003f5c:	42a0      	cmp	r0, r4
 8003f5e:	d0f8      	beq.n	8003f52 <sbrk_aligned+0x22>
 8003f60:	1a21      	subs	r1, r4, r0
 8003f62:	4628      	mov	r0, r5
 8003f64:	f000 fb94 	bl	8004690 <_sbrk_r>
 8003f68:	3001      	adds	r0, #1
 8003f6a:	d1f2      	bne.n	8003f52 <sbrk_aligned+0x22>
 8003f6c:	e7ef      	b.n	8003f4e <sbrk_aligned+0x1e>
 8003f6e:	bf00      	nop
 8003f70:	20000a88 	.word	0x20000a88

08003f74 <_malloc_r>:
 8003f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f78:	1ccd      	adds	r5, r1, #3
 8003f7a:	f025 0503 	bic.w	r5, r5, #3
 8003f7e:	3508      	adds	r5, #8
 8003f80:	2d0c      	cmp	r5, #12
 8003f82:	bf38      	it	cc
 8003f84:	250c      	movcc	r5, #12
 8003f86:	2d00      	cmp	r5, #0
 8003f88:	4606      	mov	r6, r0
 8003f8a:	db01      	blt.n	8003f90 <_malloc_r+0x1c>
 8003f8c:	42a9      	cmp	r1, r5
 8003f8e:	d904      	bls.n	8003f9a <_malloc_r+0x26>
 8003f90:	230c      	movs	r3, #12
 8003f92:	6033      	str	r3, [r6, #0]
 8003f94:	2000      	movs	r0, #0
 8003f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004070 <_malloc_r+0xfc>
 8003f9e:	f000 f869 	bl	8004074 <__malloc_lock>
 8003fa2:	f8d8 3000 	ldr.w	r3, [r8]
 8003fa6:	461c      	mov	r4, r3
 8003fa8:	bb44      	cbnz	r4, 8003ffc <_malloc_r+0x88>
 8003faa:	4629      	mov	r1, r5
 8003fac:	4630      	mov	r0, r6
 8003fae:	f7ff ffbf 	bl	8003f30 <sbrk_aligned>
 8003fb2:	1c43      	adds	r3, r0, #1
 8003fb4:	4604      	mov	r4, r0
 8003fb6:	d158      	bne.n	800406a <_malloc_r+0xf6>
 8003fb8:	f8d8 4000 	ldr.w	r4, [r8]
 8003fbc:	4627      	mov	r7, r4
 8003fbe:	2f00      	cmp	r7, #0
 8003fc0:	d143      	bne.n	800404a <_malloc_r+0xd6>
 8003fc2:	2c00      	cmp	r4, #0
 8003fc4:	d04b      	beq.n	800405e <_malloc_r+0xea>
 8003fc6:	6823      	ldr	r3, [r4, #0]
 8003fc8:	4639      	mov	r1, r7
 8003fca:	4630      	mov	r0, r6
 8003fcc:	eb04 0903 	add.w	r9, r4, r3
 8003fd0:	f000 fb5e 	bl	8004690 <_sbrk_r>
 8003fd4:	4581      	cmp	r9, r0
 8003fd6:	d142      	bne.n	800405e <_malloc_r+0xea>
 8003fd8:	6821      	ldr	r1, [r4, #0]
 8003fda:	4630      	mov	r0, r6
 8003fdc:	1a6d      	subs	r5, r5, r1
 8003fde:	4629      	mov	r1, r5
 8003fe0:	f7ff ffa6 	bl	8003f30 <sbrk_aligned>
 8003fe4:	3001      	adds	r0, #1
 8003fe6:	d03a      	beq.n	800405e <_malloc_r+0xea>
 8003fe8:	6823      	ldr	r3, [r4, #0]
 8003fea:	442b      	add	r3, r5
 8003fec:	6023      	str	r3, [r4, #0]
 8003fee:	f8d8 3000 	ldr.w	r3, [r8]
 8003ff2:	685a      	ldr	r2, [r3, #4]
 8003ff4:	bb62      	cbnz	r2, 8004050 <_malloc_r+0xdc>
 8003ff6:	f8c8 7000 	str.w	r7, [r8]
 8003ffa:	e00f      	b.n	800401c <_malloc_r+0xa8>
 8003ffc:	6822      	ldr	r2, [r4, #0]
 8003ffe:	1b52      	subs	r2, r2, r5
 8004000:	d420      	bmi.n	8004044 <_malloc_r+0xd0>
 8004002:	2a0b      	cmp	r2, #11
 8004004:	d917      	bls.n	8004036 <_malloc_r+0xc2>
 8004006:	1961      	adds	r1, r4, r5
 8004008:	42a3      	cmp	r3, r4
 800400a:	6025      	str	r5, [r4, #0]
 800400c:	bf18      	it	ne
 800400e:	6059      	strne	r1, [r3, #4]
 8004010:	6863      	ldr	r3, [r4, #4]
 8004012:	bf08      	it	eq
 8004014:	f8c8 1000 	streq.w	r1, [r8]
 8004018:	5162      	str	r2, [r4, r5]
 800401a:	604b      	str	r3, [r1, #4]
 800401c:	4630      	mov	r0, r6
 800401e:	f000 f82f 	bl	8004080 <__malloc_unlock>
 8004022:	f104 000b 	add.w	r0, r4, #11
 8004026:	1d23      	adds	r3, r4, #4
 8004028:	f020 0007 	bic.w	r0, r0, #7
 800402c:	1ac2      	subs	r2, r0, r3
 800402e:	bf1c      	itt	ne
 8004030:	1a1b      	subne	r3, r3, r0
 8004032:	50a3      	strne	r3, [r4, r2]
 8004034:	e7af      	b.n	8003f96 <_malloc_r+0x22>
 8004036:	6862      	ldr	r2, [r4, #4]
 8004038:	42a3      	cmp	r3, r4
 800403a:	bf0c      	ite	eq
 800403c:	f8c8 2000 	streq.w	r2, [r8]
 8004040:	605a      	strne	r2, [r3, #4]
 8004042:	e7eb      	b.n	800401c <_malloc_r+0xa8>
 8004044:	4623      	mov	r3, r4
 8004046:	6864      	ldr	r4, [r4, #4]
 8004048:	e7ae      	b.n	8003fa8 <_malloc_r+0x34>
 800404a:	463c      	mov	r4, r7
 800404c:	687f      	ldr	r7, [r7, #4]
 800404e:	e7b6      	b.n	8003fbe <_malloc_r+0x4a>
 8004050:	461a      	mov	r2, r3
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	42a3      	cmp	r3, r4
 8004056:	d1fb      	bne.n	8004050 <_malloc_r+0xdc>
 8004058:	2300      	movs	r3, #0
 800405a:	6053      	str	r3, [r2, #4]
 800405c:	e7de      	b.n	800401c <_malloc_r+0xa8>
 800405e:	230c      	movs	r3, #12
 8004060:	4630      	mov	r0, r6
 8004062:	6033      	str	r3, [r6, #0]
 8004064:	f000 f80c 	bl	8004080 <__malloc_unlock>
 8004068:	e794      	b.n	8003f94 <_malloc_r+0x20>
 800406a:	6005      	str	r5, [r0, #0]
 800406c:	e7d6      	b.n	800401c <_malloc_r+0xa8>
 800406e:	bf00      	nop
 8004070:	20000a8c 	.word	0x20000a8c

08004074 <__malloc_lock>:
 8004074:	4801      	ldr	r0, [pc, #4]	@ (800407c <__malloc_lock+0x8>)
 8004076:	f7ff bf11 	b.w	8003e9c <__retarget_lock_acquire_recursive>
 800407a:	bf00      	nop
 800407c:	20000a84 	.word	0x20000a84

08004080 <__malloc_unlock>:
 8004080:	4801      	ldr	r0, [pc, #4]	@ (8004088 <__malloc_unlock+0x8>)
 8004082:	f7ff bf0c 	b.w	8003e9e <__retarget_lock_release_recursive>
 8004086:	bf00      	nop
 8004088:	20000a84 	.word	0x20000a84

0800408c <__ssputs_r>:
 800408c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004090:	461f      	mov	r7, r3
 8004092:	688e      	ldr	r6, [r1, #8]
 8004094:	4682      	mov	sl, r0
 8004096:	42be      	cmp	r6, r7
 8004098:	460c      	mov	r4, r1
 800409a:	4690      	mov	r8, r2
 800409c:	680b      	ldr	r3, [r1, #0]
 800409e:	d82d      	bhi.n	80040fc <__ssputs_r+0x70>
 80040a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80040a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80040a8:	d026      	beq.n	80040f8 <__ssputs_r+0x6c>
 80040aa:	6965      	ldr	r5, [r4, #20]
 80040ac:	6909      	ldr	r1, [r1, #16]
 80040ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80040b2:	eba3 0901 	sub.w	r9, r3, r1
 80040b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80040ba:	1c7b      	adds	r3, r7, #1
 80040bc:	444b      	add	r3, r9
 80040be:	106d      	asrs	r5, r5, #1
 80040c0:	429d      	cmp	r5, r3
 80040c2:	bf38      	it	cc
 80040c4:	461d      	movcc	r5, r3
 80040c6:	0553      	lsls	r3, r2, #21
 80040c8:	d527      	bpl.n	800411a <__ssputs_r+0x8e>
 80040ca:	4629      	mov	r1, r5
 80040cc:	f7ff ff52 	bl	8003f74 <_malloc_r>
 80040d0:	4606      	mov	r6, r0
 80040d2:	b360      	cbz	r0, 800412e <__ssputs_r+0xa2>
 80040d4:	464a      	mov	r2, r9
 80040d6:	6921      	ldr	r1, [r4, #16]
 80040d8:	f000 faf8 	bl	80046cc <memcpy>
 80040dc:	89a3      	ldrh	r3, [r4, #12]
 80040de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80040e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040e6:	81a3      	strh	r3, [r4, #12]
 80040e8:	6126      	str	r6, [r4, #16]
 80040ea:	444e      	add	r6, r9
 80040ec:	6026      	str	r6, [r4, #0]
 80040ee:	463e      	mov	r6, r7
 80040f0:	6165      	str	r5, [r4, #20]
 80040f2:	eba5 0509 	sub.w	r5, r5, r9
 80040f6:	60a5      	str	r5, [r4, #8]
 80040f8:	42be      	cmp	r6, r7
 80040fa:	d900      	bls.n	80040fe <__ssputs_r+0x72>
 80040fc:	463e      	mov	r6, r7
 80040fe:	4632      	mov	r2, r6
 8004100:	4641      	mov	r1, r8
 8004102:	6820      	ldr	r0, [r4, #0]
 8004104:	f000 faaa 	bl	800465c <memmove>
 8004108:	2000      	movs	r0, #0
 800410a:	68a3      	ldr	r3, [r4, #8]
 800410c:	1b9b      	subs	r3, r3, r6
 800410e:	60a3      	str	r3, [r4, #8]
 8004110:	6823      	ldr	r3, [r4, #0]
 8004112:	4433      	add	r3, r6
 8004114:	6023      	str	r3, [r4, #0]
 8004116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800411a:	462a      	mov	r2, r5
 800411c:	f000 fae4 	bl	80046e8 <_realloc_r>
 8004120:	4606      	mov	r6, r0
 8004122:	2800      	cmp	r0, #0
 8004124:	d1e0      	bne.n	80040e8 <__ssputs_r+0x5c>
 8004126:	4650      	mov	r0, sl
 8004128:	6921      	ldr	r1, [r4, #16]
 800412a:	f7ff feb9 	bl	8003ea0 <_free_r>
 800412e:	230c      	movs	r3, #12
 8004130:	f8ca 3000 	str.w	r3, [sl]
 8004134:	89a3      	ldrh	r3, [r4, #12]
 8004136:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800413a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800413e:	81a3      	strh	r3, [r4, #12]
 8004140:	e7e9      	b.n	8004116 <__ssputs_r+0x8a>
	...

08004144 <_svfiprintf_r>:
 8004144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004148:	4698      	mov	r8, r3
 800414a:	898b      	ldrh	r3, [r1, #12]
 800414c:	4607      	mov	r7, r0
 800414e:	061b      	lsls	r3, r3, #24
 8004150:	460d      	mov	r5, r1
 8004152:	4614      	mov	r4, r2
 8004154:	b09d      	sub	sp, #116	@ 0x74
 8004156:	d510      	bpl.n	800417a <_svfiprintf_r+0x36>
 8004158:	690b      	ldr	r3, [r1, #16]
 800415a:	b973      	cbnz	r3, 800417a <_svfiprintf_r+0x36>
 800415c:	2140      	movs	r1, #64	@ 0x40
 800415e:	f7ff ff09 	bl	8003f74 <_malloc_r>
 8004162:	6028      	str	r0, [r5, #0]
 8004164:	6128      	str	r0, [r5, #16]
 8004166:	b930      	cbnz	r0, 8004176 <_svfiprintf_r+0x32>
 8004168:	230c      	movs	r3, #12
 800416a:	603b      	str	r3, [r7, #0]
 800416c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004170:	b01d      	add	sp, #116	@ 0x74
 8004172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004176:	2340      	movs	r3, #64	@ 0x40
 8004178:	616b      	str	r3, [r5, #20]
 800417a:	2300      	movs	r3, #0
 800417c:	9309      	str	r3, [sp, #36]	@ 0x24
 800417e:	2320      	movs	r3, #32
 8004180:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004184:	2330      	movs	r3, #48	@ 0x30
 8004186:	f04f 0901 	mov.w	r9, #1
 800418a:	f8cd 800c 	str.w	r8, [sp, #12]
 800418e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004328 <_svfiprintf_r+0x1e4>
 8004192:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004196:	4623      	mov	r3, r4
 8004198:	469a      	mov	sl, r3
 800419a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800419e:	b10a      	cbz	r2, 80041a4 <_svfiprintf_r+0x60>
 80041a0:	2a25      	cmp	r2, #37	@ 0x25
 80041a2:	d1f9      	bne.n	8004198 <_svfiprintf_r+0x54>
 80041a4:	ebba 0b04 	subs.w	fp, sl, r4
 80041a8:	d00b      	beq.n	80041c2 <_svfiprintf_r+0x7e>
 80041aa:	465b      	mov	r3, fp
 80041ac:	4622      	mov	r2, r4
 80041ae:	4629      	mov	r1, r5
 80041b0:	4638      	mov	r0, r7
 80041b2:	f7ff ff6b 	bl	800408c <__ssputs_r>
 80041b6:	3001      	adds	r0, #1
 80041b8:	f000 80a7 	beq.w	800430a <_svfiprintf_r+0x1c6>
 80041bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80041be:	445a      	add	r2, fp
 80041c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80041c2:	f89a 3000 	ldrb.w	r3, [sl]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f000 809f 	beq.w	800430a <_svfiprintf_r+0x1c6>
 80041cc:	2300      	movs	r3, #0
 80041ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80041d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80041d6:	f10a 0a01 	add.w	sl, sl, #1
 80041da:	9304      	str	r3, [sp, #16]
 80041dc:	9307      	str	r3, [sp, #28]
 80041de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80041e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80041e4:	4654      	mov	r4, sl
 80041e6:	2205      	movs	r2, #5
 80041e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041ec:	484e      	ldr	r0, [pc, #312]	@ (8004328 <_svfiprintf_r+0x1e4>)
 80041ee:	f000 fa5f 	bl	80046b0 <memchr>
 80041f2:	9a04      	ldr	r2, [sp, #16]
 80041f4:	b9d8      	cbnz	r0, 800422e <_svfiprintf_r+0xea>
 80041f6:	06d0      	lsls	r0, r2, #27
 80041f8:	bf44      	itt	mi
 80041fa:	2320      	movmi	r3, #32
 80041fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004200:	0711      	lsls	r1, r2, #28
 8004202:	bf44      	itt	mi
 8004204:	232b      	movmi	r3, #43	@ 0x2b
 8004206:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800420a:	f89a 3000 	ldrb.w	r3, [sl]
 800420e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004210:	d015      	beq.n	800423e <_svfiprintf_r+0xfa>
 8004212:	4654      	mov	r4, sl
 8004214:	2000      	movs	r0, #0
 8004216:	f04f 0c0a 	mov.w	ip, #10
 800421a:	9a07      	ldr	r2, [sp, #28]
 800421c:	4621      	mov	r1, r4
 800421e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004222:	3b30      	subs	r3, #48	@ 0x30
 8004224:	2b09      	cmp	r3, #9
 8004226:	d94b      	bls.n	80042c0 <_svfiprintf_r+0x17c>
 8004228:	b1b0      	cbz	r0, 8004258 <_svfiprintf_r+0x114>
 800422a:	9207      	str	r2, [sp, #28]
 800422c:	e014      	b.n	8004258 <_svfiprintf_r+0x114>
 800422e:	eba0 0308 	sub.w	r3, r0, r8
 8004232:	fa09 f303 	lsl.w	r3, r9, r3
 8004236:	4313      	orrs	r3, r2
 8004238:	46a2      	mov	sl, r4
 800423a:	9304      	str	r3, [sp, #16]
 800423c:	e7d2      	b.n	80041e4 <_svfiprintf_r+0xa0>
 800423e:	9b03      	ldr	r3, [sp, #12]
 8004240:	1d19      	adds	r1, r3, #4
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	9103      	str	r1, [sp, #12]
 8004246:	2b00      	cmp	r3, #0
 8004248:	bfbb      	ittet	lt
 800424a:	425b      	neglt	r3, r3
 800424c:	f042 0202 	orrlt.w	r2, r2, #2
 8004250:	9307      	strge	r3, [sp, #28]
 8004252:	9307      	strlt	r3, [sp, #28]
 8004254:	bfb8      	it	lt
 8004256:	9204      	strlt	r2, [sp, #16]
 8004258:	7823      	ldrb	r3, [r4, #0]
 800425a:	2b2e      	cmp	r3, #46	@ 0x2e
 800425c:	d10a      	bne.n	8004274 <_svfiprintf_r+0x130>
 800425e:	7863      	ldrb	r3, [r4, #1]
 8004260:	2b2a      	cmp	r3, #42	@ 0x2a
 8004262:	d132      	bne.n	80042ca <_svfiprintf_r+0x186>
 8004264:	9b03      	ldr	r3, [sp, #12]
 8004266:	3402      	adds	r4, #2
 8004268:	1d1a      	adds	r2, r3, #4
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	9203      	str	r2, [sp, #12]
 800426e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004272:	9305      	str	r3, [sp, #20]
 8004274:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800432c <_svfiprintf_r+0x1e8>
 8004278:	2203      	movs	r2, #3
 800427a:	4650      	mov	r0, sl
 800427c:	7821      	ldrb	r1, [r4, #0]
 800427e:	f000 fa17 	bl	80046b0 <memchr>
 8004282:	b138      	cbz	r0, 8004294 <_svfiprintf_r+0x150>
 8004284:	2240      	movs	r2, #64	@ 0x40
 8004286:	9b04      	ldr	r3, [sp, #16]
 8004288:	eba0 000a 	sub.w	r0, r0, sl
 800428c:	4082      	lsls	r2, r0
 800428e:	4313      	orrs	r3, r2
 8004290:	3401      	adds	r4, #1
 8004292:	9304      	str	r3, [sp, #16]
 8004294:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004298:	2206      	movs	r2, #6
 800429a:	4825      	ldr	r0, [pc, #148]	@ (8004330 <_svfiprintf_r+0x1ec>)
 800429c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80042a0:	f000 fa06 	bl	80046b0 <memchr>
 80042a4:	2800      	cmp	r0, #0
 80042a6:	d036      	beq.n	8004316 <_svfiprintf_r+0x1d2>
 80042a8:	4b22      	ldr	r3, [pc, #136]	@ (8004334 <_svfiprintf_r+0x1f0>)
 80042aa:	bb1b      	cbnz	r3, 80042f4 <_svfiprintf_r+0x1b0>
 80042ac:	9b03      	ldr	r3, [sp, #12]
 80042ae:	3307      	adds	r3, #7
 80042b0:	f023 0307 	bic.w	r3, r3, #7
 80042b4:	3308      	adds	r3, #8
 80042b6:	9303      	str	r3, [sp, #12]
 80042b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042ba:	4433      	add	r3, r6
 80042bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80042be:	e76a      	b.n	8004196 <_svfiprintf_r+0x52>
 80042c0:	460c      	mov	r4, r1
 80042c2:	2001      	movs	r0, #1
 80042c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80042c8:	e7a8      	b.n	800421c <_svfiprintf_r+0xd8>
 80042ca:	2300      	movs	r3, #0
 80042cc:	f04f 0c0a 	mov.w	ip, #10
 80042d0:	4619      	mov	r1, r3
 80042d2:	3401      	adds	r4, #1
 80042d4:	9305      	str	r3, [sp, #20]
 80042d6:	4620      	mov	r0, r4
 80042d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80042dc:	3a30      	subs	r2, #48	@ 0x30
 80042de:	2a09      	cmp	r2, #9
 80042e0:	d903      	bls.n	80042ea <_svfiprintf_r+0x1a6>
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d0c6      	beq.n	8004274 <_svfiprintf_r+0x130>
 80042e6:	9105      	str	r1, [sp, #20]
 80042e8:	e7c4      	b.n	8004274 <_svfiprintf_r+0x130>
 80042ea:	4604      	mov	r4, r0
 80042ec:	2301      	movs	r3, #1
 80042ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80042f2:	e7f0      	b.n	80042d6 <_svfiprintf_r+0x192>
 80042f4:	ab03      	add	r3, sp, #12
 80042f6:	9300      	str	r3, [sp, #0]
 80042f8:	462a      	mov	r2, r5
 80042fa:	4638      	mov	r0, r7
 80042fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004338 <_svfiprintf_r+0x1f4>)
 80042fe:	a904      	add	r1, sp, #16
 8004300:	f3af 8000 	nop.w
 8004304:	1c42      	adds	r2, r0, #1
 8004306:	4606      	mov	r6, r0
 8004308:	d1d6      	bne.n	80042b8 <_svfiprintf_r+0x174>
 800430a:	89ab      	ldrh	r3, [r5, #12]
 800430c:	065b      	lsls	r3, r3, #25
 800430e:	f53f af2d 	bmi.w	800416c <_svfiprintf_r+0x28>
 8004312:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004314:	e72c      	b.n	8004170 <_svfiprintf_r+0x2c>
 8004316:	ab03      	add	r3, sp, #12
 8004318:	9300      	str	r3, [sp, #0]
 800431a:	462a      	mov	r2, r5
 800431c:	4638      	mov	r0, r7
 800431e:	4b06      	ldr	r3, [pc, #24]	@ (8004338 <_svfiprintf_r+0x1f4>)
 8004320:	a904      	add	r1, sp, #16
 8004322:	f000 f87d 	bl	8004420 <_printf_i>
 8004326:	e7ed      	b.n	8004304 <_svfiprintf_r+0x1c0>
 8004328:	080047ca 	.word	0x080047ca
 800432c:	080047d0 	.word	0x080047d0
 8004330:	080047d4 	.word	0x080047d4
 8004334:	00000000 	.word	0x00000000
 8004338:	0800408d 	.word	0x0800408d

0800433c <_printf_common>:
 800433c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004340:	4616      	mov	r6, r2
 8004342:	4698      	mov	r8, r3
 8004344:	688a      	ldr	r2, [r1, #8]
 8004346:	690b      	ldr	r3, [r1, #16]
 8004348:	4607      	mov	r7, r0
 800434a:	4293      	cmp	r3, r2
 800434c:	bfb8      	it	lt
 800434e:	4613      	movlt	r3, r2
 8004350:	6033      	str	r3, [r6, #0]
 8004352:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004356:	460c      	mov	r4, r1
 8004358:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800435c:	b10a      	cbz	r2, 8004362 <_printf_common+0x26>
 800435e:	3301      	adds	r3, #1
 8004360:	6033      	str	r3, [r6, #0]
 8004362:	6823      	ldr	r3, [r4, #0]
 8004364:	0699      	lsls	r1, r3, #26
 8004366:	bf42      	ittt	mi
 8004368:	6833      	ldrmi	r3, [r6, #0]
 800436a:	3302      	addmi	r3, #2
 800436c:	6033      	strmi	r3, [r6, #0]
 800436e:	6825      	ldr	r5, [r4, #0]
 8004370:	f015 0506 	ands.w	r5, r5, #6
 8004374:	d106      	bne.n	8004384 <_printf_common+0x48>
 8004376:	f104 0a19 	add.w	sl, r4, #25
 800437a:	68e3      	ldr	r3, [r4, #12]
 800437c:	6832      	ldr	r2, [r6, #0]
 800437e:	1a9b      	subs	r3, r3, r2
 8004380:	42ab      	cmp	r3, r5
 8004382:	dc2b      	bgt.n	80043dc <_printf_common+0xa0>
 8004384:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004388:	6822      	ldr	r2, [r4, #0]
 800438a:	3b00      	subs	r3, #0
 800438c:	bf18      	it	ne
 800438e:	2301      	movne	r3, #1
 8004390:	0692      	lsls	r2, r2, #26
 8004392:	d430      	bmi.n	80043f6 <_printf_common+0xba>
 8004394:	4641      	mov	r1, r8
 8004396:	4638      	mov	r0, r7
 8004398:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800439c:	47c8      	blx	r9
 800439e:	3001      	adds	r0, #1
 80043a0:	d023      	beq.n	80043ea <_printf_common+0xae>
 80043a2:	6823      	ldr	r3, [r4, #0]
 80043a4:	6922      	ldr	r2, [r4, #16]
 80043a6:	f003 0306 	and.w	r3, r3, #6
 80043aa:	2b04      	cmp	r3, #4
 80043ac:	bf14      	ite	ne
 80043ae:	2500      	movne	r5, #0
 80043b0:	6833      	ldreq	r3, [r6, #0]
 80043b2:	f04f 0600 	mov.w	r6, #0
 80043b6:	bf08      	it	eq
 80043b8:	68e5      	ldreq	r5, [r4, #12]
 80043ba:	f104 041a 	add.w	r4, r4, #26
 80043be:	bf08      	it	eq
 80043c0:	1aed      	subeq	r5, r5, r3
 80043c2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80043c6:	bf08      	it	eq
 80043c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043cc:	4293      	cmp	r3, r2
 80043ce:	bfc4      	itt	gt
 80043d0:	1a9b      	subgt	r3, r3, r2
 80043d2:	18ed      	addgt	r5, r5, r3
 80043d4:	42b5      	cmp	r5, r6
 80043d6:	d11a      	bne.n	800440e <_printf_common+0xd2>
 80043d8:	2000      	movs	r0, #0
 80043da:	e008      	b.n	80043ee <_printf_common+0xb2>
 80043dc:	2301      	movs	r3, #1
 80043de:	4652      	mov	r2, sl
 80043e0:	4641      	mov	r1, r8
 80043e2:	4638      	mov	r0, r7
 80043e4:	47c8      	blx	r9
 80043e6:	3001      	adds	r0, #1
 80043e8:	d103      	bne.n	80043f2 <_printf_common+0xb6>
 80043ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80043ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043f2:	3501      	adds	r5, #1
 80043f4:	e7c1      	b.n	800437a <_printf_common+0x3e>
 80043f6:	2030      	movs	r0, #48	@ 0x30
 80043f8:	18e1      	adds	r1, r4, r3
 80043fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80043fe:	1c5a      	adds	r2, r3, #1
 8004400:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004404:	4422      	add	r2, r4
 8004406:	3302      	adds	r3, #2
 8004408:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800440c:	e7c2      	b.n	8004394 <_printf_common+0x58>
 800440e:	2301      	movs	r3, #1
 8004410:	4622      	mov	r2, r4
 8004412:	4641      	mov	r1, r8
 8004414:	4638      	mov	r0, r7
 8004416:	47c8      	blx	r9
 8004418:	3001      	adds	r0, #1
 800441a:	d0e6      	beq.n	80043ea <_printf_common+0xae>
 800441c:	3601      	adds	r6, #1
 800441e:	e7d9      	b.n	80043d4 <_printf_common+0x98>

08004420 <_printf_i>:
 8004420:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004424:	7e0f      	ldrb	r7, [r1, #24]
 8004426:	4691      	mov	r9, r2
 8004428:	2f78      	cmp	r7, #120	@ 0x78
 800442a:	4680      	mov	r8, r0
 800442c:	460c      	mov	r4, r1
 800442e:	469a      	mov	sl, r3
 8004430:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004432:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004436:	d807      	bhi.n	8004448 <_printf_i+0x28>
 8004438:	2f62      	cmp	r7, #98	@ 0x62
 800443a:	d80a      	bhi.n	8004452 <_printf_i+0x32>
 800443c:	2f00      	cmp	r7, #0
 800443e:	f000 80d1 	beq.w	80045e4 <_printf_i+0x1c4>
 8004442:	2f58      	cmp	r7, #88	@ 0x58
 8004444:	f000 80b8 	beq.w	80045b8 <_printf_i+0x198>
 8004448:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800444c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004450:	e03a      	b.n	80044c8 <_printf_i+0xa8>
 8004452:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004456:	2b15      	cmp	r3, #21
 8004458:	d8f6      	bhi.n	8004448 <_printf_i+0x28>
 800445a:	a101      	add	r1, pc, #4	@ (adr r1, 8004460 <_printf_i+0x40>)
 800445c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004460:	080044b9 	.word	0x080044b9
 8004464:	080044cd 	.word	0x080044cd
 8004468:	08004449 	.word	0x08004449
 800446c:	08004449 	.word	0x08004449
 8004470:	08004449 	.word	0x08004449
 8004474:	08004449 	.word	0x08004449
 8004478:	080044cd 	.word	0x080044cd
 800447c:	08004449 	.word	0x08004449
 8004480:	08004449 	.word	0x08004449
 8004484:	08004449 	.word	0x08004449
 8004488:	08004449 	.word	0x08004449
 800448c:	080045cb 	.word	0x080045cb
 8004490:	080044f7 	.word	0x080044f7
 8004494:	08004585 	.word	0x08004585
 8004498:	08004449 	.word	0x08004449
 800449c:	08004449 	.word	0x08004449
 80044a0:	080045ed 	.word	0x080045ed
 80044a4:	08004449 	.word	0x08004449
 80044a8:	080044f7 	.word	0x080044f7
 80044ac:	08004449 	.word	0x08004449
 80044b0:	08004449 	.word	0x08004449
 80044b4:	0800458d 	.word	0x0800458d
 80044b8:	6833      	ldr	r3, [r6, #0]
 80044ba:	1d1a      	adds	r2, r3, #4
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	6032      	str	r2, [r6, #0]
 80044c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80044c8:	2301      	movs	r3, #1
 80044ca:	e09c      	b.n	8004606 <_printf_i+0x1e6>
 80044cc:	6833      	ldr	r3, [r6, #0]
 80044ce:	6820      	ldr	r0, [r4, #0]
 80044d0:	1d19      	adds	r1, r3, #4
 80044d2:	6031      	str	r1, [r6, #0]
 80044d4:	0606      	lsls	r6, r0, #24
 80044d6:	d501      	bpl.n	80044dc <_printf_i+0xbc>
 80044d8:	681d      	ldr	r5, [r3, #0]
 80044da:	e003      	b.n	80044e4 <_printf_i+0xc4>
 80044dc:	0645      	lsls	r5, r0, #25
 80044de:	d5fb      	bpl.n	80044d8 <_printf_i+0xb8>
 80044e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80044e4:	2d00      	cmp	r5, #0
 80044e6:	da03      	bge.n	80044f0 <_printf_i+0xd0>
 80044e8:	232d      	movs	r3, #45	@ 0x2d
 80044ea:	426d      	negs	r5, r5
 80044ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044f0:	230a      	movs	r3, #10
 80044f2:	4858      	ldr	r0, [pc, #352]	@ (8004654 <_printf_i+0x234>)
 80044f4:	e011      	b.n	800451a <_printf_i+0xfa>
 80044f6:	6821      	ldr	r1, [r4, #0]
 80044f8:	6833      	ldr	r3, [r6, #0]
 80044fa:	0608      	lsls	r0, r1, #24
 80044fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8004500:	d402      	bmi.n	8004508 <_printf_i+0xe8>
 8004502:	0649      	lsls	r1, r1, #25
 8004504:	bf48      	it	mi
 8004506:	b2ad      	uxthmi	r5, r5
 8004508:	2f6f      	cmp	r7, #111	@ 0x6f
 800450a:	6033      	str	r3, [r6, #0]
 800450c:	bf14      	ite	ne
 800450e:	230a      	movne	r3, #10
 8004510:	2308      	moveq	r3, #8
 8004512:	4850      	ldr	r0, [pc, #320]	@ (8004654 <_printf_i+0x234>)
 8004514:	2100      	movs	r1, #0
 8004516:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800451a:	6866      	ldr	r6, [r4, #4]
 800451c:	2e00      	cmp	r6, #0
 800451e:	60a6      	str	r6, [r4, #8]
 8004520:	db05      	blt.n	800452e <_printf_i+0x10e>
 8004522:	6821      	ldr	r1, [r4, #0]
 8004524:	432e      	orrs	r6, r5
 8004526:	f021 0104 	bic.w	r1, r1, #4
 800452a:	6021      	str	r1, [r4, #0]
 800452c:	d04b      	beq.n	80045c6 <_printf_i+0x1a6>
 800452e:	4616      	mov	r6, r2
 8004530:	fbb5 f1f3 	udiv	r1, r5, r3
 8004534:	fb03 5711 	mls	r7, r3, r1, r5
 8004538:	5dc7      	ldrb	r7, [r0, r7]
 800453a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800453e:	462f      	mov	r7, r5
 8004540:	42bb      	cmp	r3, r7
 8004542:	460d      	mov	r5, r1
 8004544:	d9f4      	bls.n	8004530 <_printf_i+0x110>
 8004546:	2b08      	cmp	r3, #8
 8004548:	d10b      	bne.n	8004562 <_printf_i+0x142>
 800454a:	6823      	ldr	r3, [r4, #0]
 800454c:	07df      	lsls	r7, r3, #31
 800454e:	d508      	bpl.n	8004562 <_printf_i+0x142>
 8004550:	6923      	ldr	r3, [r4, #16]
 8004552:	6861      	ldr	r1, [r4, #4]
 8004554:	4299      	cmp	r1, r3
 8004556:	bfde      	ittt	le
 8004558:	2330      	movle	r3, #48	@ 0x30
 800455a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800455e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004562:	1b92      	subs	r2, r2, r6
 8004564:	6122      	str	r2, [r4, #16]
 8004566:	464b      	mov	r3, r9
 8004568:	4621      	mov	r1, r4
 800456a:	4640      	mov	r0, r8
 800456c:	f8cd a000 	str.w	sl, [sp]
 8004570:	aa03      	add	r2, sp, #12
 8004572:	f7ff fee3 	bl	800433c <_printf_common>
 8004576:	3001      	adds	r0, #1
 8004578:	d14a      	bne.n	8004610 <_printf_i+0x1f0>
 800457a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800457e:	b004      	add	sp, #16
 8004580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004584:	6823      	ldr	r3, [r4, #0]
 8004586:	f043 0320 	orr.w	r3, r3, #32
 800458a:	6023      	str	r3, [r4, #0]
 800458c:	2778      	movs	r7, #120	@ 0x78
 800458e:	4832      	ldr	r0, [pc, #200]	@ (8004658 <_printf_i+0x238>)
 8004590:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004594:	6823      	ldr	r3, [r4, #0]
 8004596:	6831      	ldr	r1, [r6, #0]
 8004598:	061f      	lsls	r7, r3, #24
 800459a:	f851 5b04 	ldr.w	r5, [r1], #4
 800459e:	d402      	bmi.n	80045a6 <_printf_i+0x186>
 80045a0:	065f      	lsls	r7, r3, #25
 80045a2:	bf48      	it	mi
 80045a4:	b2ad      	uxthmi	r5, r5
 80045a6:	6031      	str	r1, [r6, #0]
 80045a8:	07d9      	lsls	r1, r3, #31
 80045aa:	bf44      	itt	mi
 80045ac:	f043 0320 	orrmi.w	r3, r3, #32
 80045b0:	6023      	strmi	r3, [r4, #0]
 80045b2:	b11d      	cbz	r5, 80045bc <_printf_i+0x19c>
 80045b4:	2310      	movs	r3, #16
 80045b6:	e7ad      	b.n	8004514 <_printf_i+0xf4>
 80045b8:	4826      	ldr	r0, [pc, #152]	@ (8004654 <_printf_i+0x234>)
 80045ba:	e7e9      	b.n	8004590 <_printf_i+0x170>
 80045bc:	6823      	ldr	r3, [r4, #0]
 80045be:	f023 0320 	bic.w	r3, r3, #32
 80045c2:	6023      	str	r3, [r4, #0]
 80045c4:	e7f6      	b.n	80045b4 <_printf_i+0x194>
 80045c6:	4616      	mov	r6, r2
 80045c8:	e7bd      	b.n	8004546 <_printf_i+0x126>
 80045ca:	6833      	ldr	r3, [r6, #0]
 80045cc:	6825      	ldr	r5, [r4, #0]
 80045ce:	1d18      	adds	r0, r3, #4
 80045d0:	6961      	ldr	r1, [r4, #20]
 80045d2:	6030      	str	r0, [r6, #0]
 80045d4:	062e      	lsls	r6, r5, #24
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	d501      	bpl.n	80045de <_printf_i+0x1be>
 80045da:	6019      	str	r1, [r3, #0]
 80045dc:	e002      	b.n	80045e4 <_printf_i+0x1c4>
 80045de:	0668      	lsls	r0, r5, #25
 80045e0:	d5fb      	bpl.n	80045da <_printf_i+0x1ba>
 80045e2:	8019      	strh	r1, [r3, #0]
 80045e4:	2300      	movs	r3, #0
 80045e6:	4616      	mov	r6, r2
 80045e8:	6123      	str	r3, [r4, #16]
 80045ea:	e7bc      	b.n	8004566 <_printf_i+0x146>
 80045ec:	6833      	ldr	r3, [r6, #0]
 80045ee:	2100      	movs	r1, #0
 80045f0:	1d1a      	adds	r2, r3, #4
 80045f2:	6032      	str	r2, [r6, #0]
 80045f4:	681e      	ldr	r6, [r3, #0]
 80045f6:	6862      	ldr	r2, [r4, #4]
 80045f8:	4630      	mov	r0, r6
 80045fa:	f000 f859 	bl	80046b0 <memchr>
 80045fe:	b108      	cbz	r0, 8004604 <_printf_i+0x1e4>
 8004600:	1b80      	subs	r0, r0, r6
 8004602:	6060      	str	r0, [r4, #4]
 8004604:	6863      	ldr	r3, [r4, #4]
 8004606:	6123      	str	r3, [r4, #16]
 8004608:	2300      	movs	r3, #0
 800460a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800460e:	e7aa      	b.n	8004566 <_printf_i+0x146>
 8004610:	4632      	mov	r2, r6
 8004612:	4649      	mov	r1, r9
 8004614:	4640      	mov	r0, r8
 8004616:	6923      	ldr	r3, [r4, #16]
 8004618:	47d0      	blx	sl
 800461a:	3001      	adds	r0, #1
 800461c:	d0ad      	beq.n	800457a <_printf_i+0x15a>
 800461e:	6823      	ldr	r3, [r4, #0]
 8004620:	079b      	lsls	r3, r3, #30
 8004622:	d413      	bmi.n	800464c <_printf_i+0x22c>
 8004624:	68e0      	ldr	r0, [r4, #12]
 8004626:	9b03      	ldr	r3, [sp, #12]
 8004628:	4298      	cmp	r0, r3
 800462a:	bfb8      	it	lt
 800462c:	4618      	movlt	r0, r3
 800462e:	e7a6      	b.n	800457e <_printf_i+0x15e>
 8004630:	2301      	movs	r3, #1
 8004632:	4632      	mov	r2, r6
 8004634:	4649      	mov	r1, r9
 8004636:	4640      	mov	r0, r8
 8004638:	47d0      	blx	sl
 800463a:	3001      	adds	r0, #1
 800463c:	d09d      	beq.n	800457a <_printf_i+0x15a>
 800463e:	3501      	adds	r5, #1
 8004640:	68e3      	ldr	r3, [r4, #12]
 8004642:	9903      	ldr	r1, [sp, #12]
 8004644:	1a5b      	subs	r3, r3, r1
 8004646:	42ab      	cmp	r3, r5
 8004648:	dcf2      	bgt.n	8004630 <_printf_i+0x210>
 800464a:	e7eb      	b.n	8004624 <_printf_i+0x204>
 800464c:	2500      	movs	r5, #0
 800464e:	f104 0619 	add.w	r6, r4, #25
 8004652:	e7f5      	b.n	8004640 <_printf_i+0x220>
 8004654:	080047db 	.word	0x080047db
 8004658:	080047ec 	.word	0x080047ec

0800465c <memmove>:
 800465c:	4288      	cmp	r0, r1
 800465e:	b510      	push	{r4, lr}
 8004660:	eb01 0402 	add.w	r4, r1, r2
 8004664:	d902      	bls.n	800466c <memmove+0x10>
 8004666:	4284      	cmp	r4, r0
 8004668:	4623      	mov	r3, r4
 800466a:	d807      	bhi.n	800467c <memmove+0x20>
 800466c:	1e43      	subs	r3, r0, #1
 800466e:	42a1      	cmp	r1, r4
 8004670:	d008      	beq.n	8004684 <memmove+0x28>
 8004672:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004676:	f803 2f01 	strb.w	r2, [r3, #1]!
 800467a:	e7f8      	b.n	800466e <memmove+0x12>
 800467c:	4601      	mov	r1, r0
 800467e:	4402      	add	r2, r0
 8004680:	428a      	cmp	r2, r1
 8004682:	d100      	bne.n	8004686 <memmove+0x2a>
 8004684:	bd10      	pop	{r4, pc}
 8004686:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800468a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800468e:	e7f7      	b.n	8004680 <memmove+0x24>

08004690 <_sbrk_r>:
 8004690:	b538      	push	{r3, r4, r5, lr}
 8004692:	2300      	movs	r3, #0
 8004694:	4d05      	ldr	r5, [pc, #20]	@ (80046ac <_sbrk_r+0x1c>)
 8004696:	4604      	mov	r4, r0
 8004698:	4608      	mov	r0, r1
 800469a:	602b      	str	r3, [r5, #0]
 800469c:	f7fc fcba 	bl	8001014 <_sbrk>
 80046a0:	1c43      	adds	r3, r0, #1
 80046a2:	d102      	bne.n	80046aa <_sbrk_r+0x1a>
 80046a4:	682b      	ldr	r3, [r5, #0]
 80046a6:	b103      	cbz	r3, 80046aa <_sbrk_r+0x1a>
 80046a8:	6023      	str	r3, [r4, #0]
 80046aa:	bd38      	pop	{r3, r4, r5, pc}
 80046ac:	20000a80 	.word	0x20000a80

080046b0 <memchr>:
 80046b0:	4603      	mov	r3, r0
 80046b2:	b510      	push	{r4, lr}
 80046b4:	b2c9      	uxtb	r1, r1
 80046b6:	4402      	add	r2, r0
 80046b8:	4293      	cmp	r3, r2
 80046ba:	4618      	mov	r0, r3
 80046bc:	d101      	bne.n	80046c2 <memchr+0x12>
 80046be:	2000      	movs	r0, #0
 80046c0:	e003      	b.n	80046ca <memchr+0x1a>
 80046c2:	7804      	ldrb	r4, [r0, #0]
 80046c4:	3301      	adds	r3, #1
 80046c6:	428c      	cmp	r4, r1
 80046c8:	d1f6      	bne.n	80046b8 <memchr+0x8>
 80046ca:	bd10      	pop	{r4, pc}

080046cc <memcpy>:
 80046cc:	440a      	add	r2, r1
 80046ce:	4291      	cmp	r1, r2
 80046d0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80046d4:	d100      	bne.n	80046d8 <memcpy+0xc>
 80046d6:	4770      	bx	lr
 80046d8:	b510      	push	{r4, lr}
 80046da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80046de:	4291      	cmp	r1, r2
 80046e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80046e4:	d1f9      	bne.n	80046da <memcpy+0xe>
 80046e6:	bd10      	pop	{r4, pc}

080046e8 <_realloc_r>:
 80046e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046ec:	4607      	mov	r7, r0
 80046ee:	4614      	mov	r4, r2
 80046f0:	460d      	mov	r5, r1
 80046f2:	b921      	cbnz	r1, 80046fe <_realloc_r+0x16>
 80046f4:	4611      	mov	r1, r2
 80046f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046fa:	f7ff bc3b 	b.w	8003f74 <_malloc_r>
 80046fe:	b92a      	cbnz	r2, 800470c <_realloc_r+0x24>
 8004700:	f7ff fbce 	bl	8003ea0 <_free_r>
 8004704:	4625      	mov	r5, r4
 8004706:	4628      	mov	r0, r5
 8004708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800470c:	f000 f81a 	bl	8004744 <_malloc_usable_size_r>
 8004710:	4284      	cmp	r4, r0
 8004712:	4606      	mov	r6, r0
 8004714:	d802      	bhi.n	800471c <_realloc_r+0x34>
 8004716:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800471a:	d8f4      	bhi.n	8004706 <_realloc_r+0x1e>
 800471c:	4621      	mov	r1, r4
 800471e:	4638      	mov	r0, r7
 8004720:	f7ff fc28 	bl	8003f74 <_malloc_r>
 8004724:	4680      	mov	r8, r0
 8004726:	b908      	cbnz	r0, 800472c <_realloc_r+0x44>
 8004728:	4645      	mov	r5, r8
 800472a:	e7ec      	b.n	8004706 <_realloc_r+0x1e>
 800472c:	42b4      	cmp	r4, r6
 800472e:	4622      	mov	r2, r4
 8004730:	4629      	mov	r1, r5
 8004732:	bf28      	it	cs
 8004734:	4632      	movcs	r2, r6
 8004736:	f7ff ffc9 	bl	80046cc <memcpy>
 800473a:	4629      	mov	r1, r5
 800473c:	4638      	mov	r0, r7
 800473e:	f7ff fbaf 	bl	8003ea0 <_free_r>
 8004742:	e7f1      	b.n	8004728 <_realloc_r+0x40>

08004744 <_malloc_usable_size_r>:
 8004744:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004748:	1f18      	subs	r0, r3, #4
 800474a:	2b00      	cmp	r3, #0
 800474c:	bfbc      	itt	lt
 800474e:	580b      	ldrlt	r3, [r1, r0]
 8004750:	18c0      	addlt	r0, r0, r3
 8004752:	4770      	bx	lr

08004754 <_init>:
 8004754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004756:	bf00      	nop
 8004758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800475a:	bc08      	pop	{r3}
 800475c:	469e      	mov	lr, r3
 800475e:	4770      	bx	lr

08004760 <_fini>:
 8004760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004762:	bf00      	nop
 8004764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004766:	bc08      	pop	{r3}
 8004768:	469e      	mov	lr, r3
 800476a:	4770      	bx	lr
