Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date             : Mon Feb 15 23:39:21 2016
| Host             : MSDN-SPECIAL running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file tdc_front_top_power_routed.rpt -pb tdc_front_top_power_summary_routed.pb
| Design           : tdc_front_top
| Device           : xc7vx485tffg1761-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.347  |
| Dynamic (W)              | 0.104  |
| Device Static (W)        | 0.243  |
| Effective TJA (C/W)      | 1.1    |
| Max Ambient (C)          | 84.6   |
| Junction Temperature (C) | 25.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |       17 |       --- |             --- |
| Slice Logic              |    <0.001 |     4134 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     1082 |    303600 |            0.35 |
|   Register               |    <0.001 |     2472 |    607200 |            0.40 |
|   LUT as Shift Register  |    <0.001 |      144 |    130800 |            0.11 |
|   CARRY4                 |    <0.001 |       43 |     75900 |            0.05 |
|   LUT as Distributed RAM |    <0.001 |       24 |    130800 |            0.01 |
|   F7/F8 Muxes            |    <0.001 |        7 |    303600 |           <0.01 |
|   Others                 |     0.000 |       72 |       --- |             --- |
| Signals                  |    <0.001 |     3191 |       --- |             --- |
| Block RAM                |    <0.001 |        2 |      1030 |            0.19 |
| MMCM                     |     0.096 |        1 |        14 |            7.14 |
| I/O                      |     0.004 |       86 |       700 |           12.28 |
| Static Power             |     0.243 |          |           |                 |
| Total                    |     0.347 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.140 |       0.005 |      0.134 |
| Vccaux    |       1.800 |     0.092 |       0.055 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------+------------------------------------------+-----------------+
| Clock                                    | Domain                                   | Constraint (ns) |
+------------------------------------------+------------------------------------------+-----------------+
| clk_in_p                                 | clk_in_p                                 |             5.0 |
| clk_w0                                   | clk_w0                                   |           166.7 |
| clk_w1                                   | clk_w1                                   |           125.4 |
| clk_wiz_inst/inst/clk_in1_clk_wiz_0      | clk_wiz_inst/inst/clk_in1_clk_wiz_0      |             5.0 |
| clk_wiz_inst/inst/clk_out1               | clk_wiz_inst/inst/clk_out1               |           200.0 |
| clk_wiz_inst/inst/clk_out1_clk_wiz_0     | clk_wiz_inst/inst/clk_out1_clk_wiz_0     |           200.0 |
| clk_wiz_inst/inst/clk_out2               | clk_wiz_inst/inst/clk_out2               |           166.7 |
| clk_wiz_inst/inst/clk_out2_clk_wiz_0     | clk_wiz_inst/inst/clk_out2_clk_wiz_0     |           166.7 |
| clk_wiz_inst/inst/clk_out3               | clk_wiz_inst/inst/clk_out3               |           142.9 |
| clk_wiz_inst/inst/clk_out4               | clk_wiz_inst/inst/clk_out4               |           125.4 |
| clk_wiz_inst/inst/clk_out4_clk_wiz_0     | clk_wiz_inst/inst/clk_out4_clk_wiz_0     |           125.4 |
| clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0 | clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0 |            25.0 |
| clk_wiz_inst/inst/clkfbout_clk_wiz_0     | clk_wiz_inst/inst/clkfbout_clk_wiz_0     |            25.0 |
| dbg_hub/inst/bscan_inst/DRCK             | dbg_hub/inst/bscan_inst/DRCK             |            30.0 |
| dbg_hub/inst/bscan_inst/UPDATE           | dbg_hub/inst/bscan_inst/UPDATE           |            60.0 |
| dbg_hub/inst/u_bufr/idrck                | dbg_hub/inst/u_bufr/idrck                |            30.0 |
| sys_clk                                  | sys_clk                                  |           125.4 |
+------------------------------------------+------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| tdc_front_top                                                                                                                                                                           |     0.104 |
|   clk_wiz_inst                                                                                                                                                                          |     0.100 |
|     inst                                                                                                                                                                                |     0.100 |
|   dbg_hub                                                                                                                                                                               |     0.001 |
|     inst                                                                                                                                                                                |     0.001 |
|       UUT_MASTER                                                                                                                                                                        |    <0.001 |
|         U_ICON_INTERFACE                                                                                                                                                                |    <0.001 |
|           U_CMD1                                                                                                                                                                        |    <0.001 |
|           U_CMD2                                                                                                                                                                        |    <0.001 |
|           U_CMD3                                                                                                                                                                        |    <0.001 |
|           U_CMD4                                                                                                                                                                        |    <0.001 |
|           U_CMD5                                                                                                                                                                        |    <0.001 |
|           U_CMD6_RD                                                                                                                                                                     |    <0.001 |
|             U_RD_FIFO                                                                                                                                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdb_rdfifo_inst                                                                                                                                             |    <0.001 |
|                 inst_fifo_gen                                                                                                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                                                                                                          |    <0.001 |
|                     grf.rf                                                                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                                                                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                                                                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                                                                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                                          |    <0.001 |
|                         gr1.rfwft                                                                                                                                                       |    <0.001 |
|                         gras.rsts                                                                                                                                                       |    <0.001 |
|                         rpntr                                                                                                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                                          |    <0.001 |
|                         gwas.wsts                                                                                                                                                       |    <0.001 |
|                         wpntr                                                                                                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                                                             |    <0.001 |
|                         gdm.dm                                                                                                                                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                                                                            |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                                                                             |    <0.001 |
|                       rstblk                                                                                                                                                            |    <0.001 |
|           U_CMD6_WR                                                                                                                                                                     |    <0.001 |
|             U_WR_FIFO                                                                                                                                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdb_wrfifo_inst                                                                                                                                             |    <0.001 |
|                 inst_fifo_gen                                                                                                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                                                                                                          |    <0.001 |
|                     grf.rf                                                                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                                                                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                                                                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                                                                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                                          |    <0.001 |
|                         gras.rsts                                                                                                                                                       |    <0.001 |
|                         rpntr                                                                                                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                                          |    <0.001 |
|                         gwas.wsts                                                                                                                                                       |    <0.001 |
|                         wpntr                                                                                                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                                                             |    <0.001 |
|                         gdm.dm                                                                                                                                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                                                                            |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                                                                             |    <0.001 |
|                       rstblk                                                                                                                                                            |    <0.001 |
|           U_CMD7_CTL                                                                                                                                                                    |    <0.001 |
|           U_CMD7_STAT                                                                                                                                                                   |    <0.001 |
|           U_STATIC_STATUS                                                                                                                                                               |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                                                                                                       |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                                                                                  |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                                                                                                           |    <0.001 |
|           U_RD_ABORT_FLAG                                                                                                                                                               |    <0.001 |
|           U_RD_REQ_FLAG                                                                                                                                                                 |    <0.001 |
|           U_TIMER                                                                                                                                                                       |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                                                                                   |    <0.001 |
|       U_ICON                                                                                                                                                                            |    <0.001 |
|         U_CMD                                                                                                                                                                           |    <0.001 |
|         U_STAT                                                                                                                                                                          |    <0.001 |
|         U_SYNC                                                                                                                                                                          |    <0.001 |
|       bscan_inst                                                                                                                                                                        |    <0.001 |
|       u_bufr                                                                                                                                                                            |    <0.001 |
|   ila_0_inst                                                                                                                                                                            |     0.002 |
|     inst                                                                                                                                                                                |     0.002 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA  |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB  |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC  |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD  |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA  |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB  |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC  |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD  |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC |    <0.001 |
|       ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD |    <0.001 |
|       ila_core_inst/u_ila_regs/U_XSDB_SLAVE                                                                                                                                             |    <0.001 |
|         xsdb_interface_buffers_inst                                                                                                                                                     |     0.000 |
|       ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlB                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlC                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlD                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlA                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlB                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlC                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlB                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlC                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlD                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlA                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlB                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlC                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_srlA                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_srlB                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_srlC                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_srlD                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlA                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlB                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlC                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC                                      |    <0.001 |
|       ila_core_inst/u_trig/U_TM/G_NMU[2].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD                                      |    <0.001 |
|       ila_core_inst/u_trig/genblk1[0].U_TC/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA                                        |    <0.001 |
|       ila_core_inst/u_trig/genblk1[0].U_TC/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB                                        |    <0.001 |
|       ila_core_inst/u_trig/genblk1[0].U_TC/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC                                        |    <0.001 |
|       ila_core_inst/u_trig/genblk1[0].U_TC/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD                                        |    <0.001 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


