abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 1501684315
[1809] is replaced by [3103] with estimated error 0
error = 0
area = 928
delay = 38.5
#gates = 409
output circuit result/cla32_1_0_928_38.5.blif
time = 2555395 us
--------------- round 2 ---------------
seed = 3615750392
[1796] is replaced by [3098] with estimated error 1e-05
error = 1e-05
area = 917
delay = 31.6
#gates = 405
output circuit result/cla32_2_1e-05_917_31.6.blif
time = 4728138 us
--------------- round 3 ---------------
seed = 1528240139
[2636] is replaced by one with estimated error 2e-05
error = 2e-05
area = 910
delay = 31.6
#gates = 402
output circuit result/cla32_3_2e-05_910_31.6.blif
time = 6804940 us
--------------- round 4 ---------------
seed = 2656827853
[2874] is replaced by [1746] with estimated error 2e-05
error = 2e-05
area = 900
delay = 31.6
#gates = 398
output circuit result/cla32_4_2e-05_900_31.6.blif
time = 8833862 us
--------------- round 5 ---------------
seed = 2470209347
[2641] is replaced by [2576] with estimated error 1e-05
error = 1e-05
area = 895
delay = 31.6
#gates = 396
output circuit result/cla32_5_1e-05_895_31.6.blif
time = 10842620 us
--------------- round 6 ---------------
seed = 3620964242
n107 is replaced by [141876] with estimated error 5e-05
error = 5e-05
area = 890
delay = 30.1
#gates = 394
output circuit result/cla32_6_5e-05_890_30.1.blif
time = 12830068 us
--------------- round 7 ---------------
seed = 991467425
[2750] is replaced by [1683] with estimated error 0.0001
error = 0.0001
area = 886
delay = 30.1
#gates = 393
output circuit result/cla32_7_0.0001_886_30.1.blif
time = 14748914 us
--------------- round 8 ---------------
seed = 3499761095
[1651] is replaced by [1650] with estimated error 7e-05
error = 7e-05
area = 883
delay = 30.1
#gates = 391
output circuit result/cla32_8_7e-05_883_30.1.blif
time = 16658446 us
--------------- round 9 ---------------
seed = 15777145
[1117] is replaced by [1536] with inverter with estimated error 6e-05
error = 6e-05
area = 882
delay = 30.1
#gates = 391
output circuit result/cla32_9_6e-05_882_30.1.blif
time = 18532714 us
--------------- round 10 ---------------
seed = 2756597945
[2616] is replaced by [2521] with estimated error 8e-05
error = 8e-05
area = 876
delay = 30.1
#gates = 389
output circuit result/cla32_10_8e-05_876_30.1.blif
time = 20407382 us
--------------- round 11 ---------------
seed = 2735930996
[2609] is replaced by n134 with estimated error 0.00012
error = 0.00012
area = 871
delay = 30.1
#gates = 387
output circuit result/cla32_11_0.00012_871_30.1.blif
time = 22271806 us
--------------- round 12 ---------------
seed = 3783993866
[1552] is replaced by [2327] with estimated error 0.0001
error = 0.0001
area = 869
delay = 30.1
#gates = 386
output circuit result/cla32_12_0.0001_869_30.1.blif
time = 24125455 us
--------------- round 13 ---------------
seed = 2209019411
[1771] is replaced by [1781] with estimated error 9e-05
error = 9e-05
area = 868
delay = 30.1
#gates = 385
output circuit result/cla32_13_9e-05_868_30.1.blif
time = 25965750 us
--------------- round 14 ---------------
seed = 2173776269
[1105] is replaced by n273 with estimated error 0.00011
error = 0.00011
area = 864
delay = 30.1
#gates = 383
output circuit result/cla32_14_0.00011_864_30.1.blif
time = 27816079 us
--------------- round 15 ---------------
seed = 814725879
n279 is replaced by [141889] with estimated error 0.00012
error = 0.00012
area = 861
delay = 30.1
#gates = 382
output circuit result/cla32_15_0.00012_861_30.1.blif
time = 29641531 us
--------------- round 16 ---------------
seed = 2559640963
[1750] is replaced by [3087] with estimated error 0.00064
error = 0.00064
area = 854
delay = 30.1
#gates = 379
output circuit result/cla32_16_0.00064_854_30.1.blif
time = 31431840 us
--------------- round 17 ---------------
seed = 2635434038
[1649] is replaced by [1642] with estimated error 0.00157
error = 0.00157
area = 850
delay = 30.1
#gates = 377
output circuit result/cla32_17_0.00157_850_30.1.blif
time = 33177573 us
--------------- round 18 ---------------
seed = 3747599619
[1607] is replaced by [1605] with estimated error 0.00305
error = 0.00305
area = 844
delay = 30.1
#gates = 374
output circuit result/cla32_18_0.00305_844_30.1.blif
time = 34888669 us
--------------- round 19 ---------------
seed = 1444823943
[2759] is replaced by [2752] with estimated error 0.00465
error = 0.00465
area = 840
delay = 30.1
#gates = 372
output circuit result/cla32_19_0.00465_840_30.1.blif
time = 36563771 us
--------------- round 20 ---------------
seed = 461205161
[2863] is replaced by n267 with estimated error 0.0046
error = 0.0046
area = 837
delay = 30.1
#gates = 371
output circuit result/cla32_20_0.0046_837_30.1.blif
time = 38202250 us
--------------- round 21 ---------------
seed = 3336399678
[2818] is replaced by one with estimated error 0.00467
error = 0.00467
area = 836
delay = 30.1
#gates = 370
output circuit result/cla32_21_0.00467_836_30.1.blif
time = 39830014 us
--------------- round 22 ---------------
seed = 411347345
exceed error bound
