    The design of a memory controller for DDR SDRAM
