Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testtop_behav xil_defaultlib.testtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_n' [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" Line 1. Module h_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" Line 1. Module v_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.edge_trigger_T_FF
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.zedge_trigger_D_FF
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.lt10
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot testtop_behav
