// Seed: 564912062
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    output logic id_3,
    input logic id_4
    , id_5
);
  logic id_6, id_7;
  logic id_8;
  assign id_7 = 1;
  always id_1 = id_7;
  type_0 id_9 (
      .id_0(1'b0),
      .id_1(id_1),
      .id_2(id_5),
      .id_3(1),
      .id_4(1),
      .id_5(id_6 >> id_6)
  );
  logic id_10;
  logic id_11;
  logic id_12;
endmodule
