`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    12:19:29 06/03/2014 
// Design Name: 
// Module Name:    UART_Baud_Rate_Generator 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module UART_Baud_Rate_Generator(
    input sysclk,
	 input reset,
    output brclk
    );

	reg [8:0] 	state;
	reg			clkout_reg;
	assign brclk = clkout_reg;
	
	always @(posedge sysclk or negedge reset) begin
		if (!reset) begin
			state <= 9'h000;
			clkout_reg <= 0;
		end
		else if (state == 9'h145) begin
			state <= 9'h000;
			clkout_reg <= ~clkout_reg;
		end
		else begin
			state <= state + 9'h001;
		end
	end

endmodule
