{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750230736691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750230736691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 18 03:12:16 2025 " "Processing started: Wed Jun 18 03:12:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750230736691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230736691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle -c mips_single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle -c mips_single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230736691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750230736901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750230736901 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bne_cpu.sv(122) " "Verilog HDL warning at bne_cpu.sv(122): extended using \"x\" or \"z\"" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750230742015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bne_cpu.sv(305) " "Verilog HDL warning at bne_cpu.sv(305): extended using \"x\" or \"z\"" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750230742015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bne_cpu.sv 16 16 " "Found 16 design units, including 16 entities, in source file bne_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bne_cpu " "Found entity 1: bne_cpu" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "2 dmem " "Found entity 2: dmem" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "3 imem " "Found entity 3: imem" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "4 mips " "Found entity 4: mips" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "5 controller " "Found entity 5: controller" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "6 maindec " "Found entity 6: maindec" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "7 aludec " "Found entity 7: aludec" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "8 datapath " "Found entity 8: datapath" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "9 regfile " "Found entity 9: regfile" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "10 adder " "Found entity 10: adder" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "11 sl2 " "Found entity 11: sl2" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "12 signext " "Found entity 12: signext" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "13 flopr " "Found entity 13: flopr" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "14 mux2 " "Found entity 14: mux2" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "15 alu " "Found entity 15: alu" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""} { "Info" "ISGN_ENTITY_NAME" "16 muxBEQBNE " "Found entity 16: muxBEQBNE" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230742016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bne_cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bne_cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bne_cpu_tb " "Found entity 1: bne_cpu_tb" {  } { { "bne_cpu_tb.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750230742018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230742018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jr bne_cpu.sv(104) " "Verilog HDL Implicit Net warning at bne_cpu.sv(104): created implicit net for \"jr\"" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230742018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero bne_cpu.sv(189) " "Verilog HDL Implicit Net warning at bne_cpu.sv(189): created implicit net for \"zero\"" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230742018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notzero bne_cpu.sv(189) " "Verilog HDL Implicit Net warning at bne_cpu.sv(189): created implicit net for \"notzero\"" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230742018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bne_cpu " "Elaborating entity \"bne_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750230742042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:cpu " "Elaborating entity \"mips\" for hierarchy \"mips:cpu\"" {  } { { "bne_cpu.sv" "cpu" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230742049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:cpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"mips:cpu\|controller:c\"" {  } { { "bne_cpu.sv" "c" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230742054 ""}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "md 10 maindec 9 bne_cpu.sv(82) " "Verilog HDL Module Instantiation error at bne_cpu.sv(82): instance \"md\" specifies 10 actual port connections but module \"maindec\" only expects 9" {  } { { "bne_cpu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 82 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Analysis & Synthesis" 0 -1 1750230742054 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mips:cpu\|controller:c " "Can't elaborate user hierarchy \"mips:cpu\|controller:c\"" {  } { { "bne_cpu.sv" "c" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/bne_cpu.sv" 62 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750230742054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexa/Documents/GitHub/mips_single_cycle/output_files/mips_single_cycle.map.smsg " "Generated suppressed messages file C:/Users/alexa/Documents/GitHub/mips_single_cycle/output_files/mips_single_cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230742075 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750230742108 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 18 03:12:22 2025 " "Processing ended: Wed Jun 18 03:12:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750230742108 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750230742108 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750230742108 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230742108 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750230742696 ""}
