$comment
	File created using the following command:
		vcd file another_lab3.msim.vcd -direction
$end
$date
	Tue Oct 29 00:38:18 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu3_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 1 " Resetn $end
$var reg 3 # sw1 [0:2] $end
$var wire 1 $ hex [0] $end
$var wire 1 % hex [1] $end
$var wire 1 & hex [2] $end
$var wire 1 ' hex [3] $end
$var wire 1 ( hex [4] $end
$var wire 1 ) hex [5] $end
$var wire 1 * hex [6] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 2 Clock~input_o $end
$var wire 1 3 Clock~inputCLKENA0_outclk $end
$var wire 1 4 sw1[1]~input_o $end
$var wire 1 5 reg1|Q[1]~feeder_combout $end
$var wire 1 6 Resetn~input_o $end
$var wire 1 7 sw1[2]~input_o $end
$var wire 1 8 add1|stage0|s~0_combout $end
$var wire 1 9 add1|stage1|s~combout $end
$var wire 1 : sw1[0]~input_o $end
$var wire 1 ; add1|stage2|s~combout $end
$var wire 1 < add1|stage2|Cout~0_combout $end
$var wire 1 = disp|WideOr6~0_combout $end
$var wire 1 > disp|WideOr5~0_combout $end
$var wire 1 ? disp|WideOr4~0_combout $end
$var wire 1 @ disp|WideOr3~0_combout $end
$var wire 1 A disp|WideOr2~0_combout $end
$var wire 1 B disp|WideOr1~0_combout $end
$var wire 1 C disp|WideOr0~0_combout $end
$var wire 1 D reg1|Q [2] $end
$var wire 1 E reg1|Q [1] $end
$var wire 1 F reg1|Q [0] $end
$var wire 1 G reg2|Q [2] $end
$var wire 1 H reg2|Q [1] $end
$var wire 1 I reg2|Q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
b0 #
1*
0)
0(
0'
0&
0%
0$
0+
1,
x-
1.
1/
10
01
x2
x3
04
05
x6
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0F
0E
0D
0I
0H
0G
$end
#200000
b1 #
17
#400000
b11 #
b10 #
07
14
15
#600000
b11 #
17
#800000
b111 #
b101 #
b100 #
07
04
1:
05
#1000000
b101 #
17
#1200000
b111 #
b110 #
07
14
15
#1400000
b111 #
17
#1600000
