V3 45
FL C:/fitkitSVN/apps/ivh-proj/project-final/build/fpga/proj3_config.vhd 2021/04/12.11:32:12 O.40d
PH work/fpga_cfg 1621265548 \
      FL C:/fitkitSVN/apps/ivh-proj/project-final/build/fpga/proj3_config.vhd \
      PB work/clkgen_cfg 1621265538
PB work/fpga_cfg 1621265549 \
      FL C:/fitkitSVN/apps/ivh-proj/project-final/build/fpga/proj3_config.vhd \
      PH work/fpga_cfg 1621265548
FL C:/fitkitSVN/apps/ivh-proj/project-final/fpga/display.vhd 2021/04/12.11:46:04 O.40d
EN work/display 1621265550 \
      FL C:/fitkitSVN/apps/ivh-proj/project-final/fpga/display.vhd \
      PB ieee/std_logic_1164 1296775758 PB ieee/std_logic_arith 1296775759 \
      PB ieee/STD_LOGIC_UNSIGNED 1296775760
AR work/display/behv 1621265551 \
      FL C:/fitkitSVN/apps/ivh-proj/project-final/fpga/display.vhd \
      EN work/display 1621265550
FL C:/fitkitSVN/apps/ivh-proj/project-final/fpga/top.vhd 2021/04/12.11:58:46 O.40d
AR work/tlv_gp_ifc/main 1621265552 \
      FL C:/fitkitSVN/apps/ivh-proj/project-final/fpga/top.vhd EN work/tlv_gp_ifc 1621265547 \
      PB ieee/std_logic_1164 1296775758 PB ieee/std_logic_arith 1296775759 \
      PB ieee/STD_LOGIC_UNSIGNED 1296775760 CP work/display
FL C:/fitkitSVN/fpga/chips/architecture_gp/arch_gp_ifc.vhd 2009/02/07.17:52:52 O.40d
AR work/fpga/arch_gp_ifc 1621265553 \
      FL C:/fitkitSVN/fpga/chips/architecture_gp/arch_gp_ifc.vhd EN work/fpga 1621265542 \
      CP work/clkgen CP SPI_ctrl CP tlv_gp_ifc PB work/clkgen_cfg 1621265538 \
      PB work/fpga_cfg 1621265549
FL C:/fitkitSVN/fpga/chips/architecture_gp/tlv_gp_ifc.vhd 2009/02/07.17:52:52 O.40d
EN work/tlv_gp_ifc 1621265547 \
      FL C:/fitkitSVN/fpga/chips/architecture_gp/tlv_gp_ifc.vhd \
      PB ieee/std_logic_1164 1296775758
FL C:/fitkitSVN/fpga/chips/fpga_xc3s50.vhd 2009/02/07.17:52:52 O.40d
EN work/fpga 1621265542 FL C:/fitkitSVN/fpga/chips/fpga_xc3s50.vhd \
      PB ieee/std_logic_1164 1296775758
FL C:/fitkitSVN/fpga/ctrls/spi/spi_adc.vhd 2009/02/07.17:52:52 O.40d
AR work/SPI_adc/basic 1621265558 FL C:/fitkitSVN/fpga/ctrls/spi/spi_adc.vhd \
      EN work/SPI_adc 1621265539 PB ieee/std_logic_1164 1296775758 \
      PB ieee/std_logic_arith 1296775759 PB ieee/STD_LOGIC_UNSIGNED 1296775760 \
      PB work/math_pack 1621265541
FL C:/fitkitSVN/fpga/ctrls/spi/spi_adc_autoincr.vhd 2009/02/07.17:52:52 O.40d
AR work/SPI_adc/autoincrement 1621265557 \
      FL C:/fitkitSVN/fpga/ctrls/spi/spi_adc_autoincr.vhd EN work/SPI_adc 1621265539 \
      PB ieee/std_logic_1164 1296775758 PB ieee/std_logic_arith 1296775759 \
      PB ieee/STD_LOGIC_UNSIGNED 1296775760 PB work/math_pack 1621265541
FL C:/fitkitSVN/fpga/ctrls/spi/spi_adc_entity.vhd 2009/02/07.17:52:52 O.40d
EN work/SPI_adc 1621265539 FL C:/fitkitSVN/fpga/ctrls/spi/spi_adc_entity.vhd \
      PB ieee/std_logic_1164 1296775758
FL C:/fitkitSVN/fpga/ctrls/spi/spi_ctrl.vhd 2009/02/07.17:52:52 O.40d
EN work/SPI_ctrl 1621265545 FL C:/fitkitSVN/fpga/ctrls/spi/spi_ctrl.vhd \
      PB ieee/std_logic_1164 1296775758 PB ieee/std_logic_arith 1296775759 \
      PB ieee/STD_LOGIC_UNSIGNED 1296775760
AR work/SPI_ctrl/Arch_SPI_ctrl2 1621265546 \
      FL C:/fitkitSVN/fpga/ctrls/spi/spi_ctrl.vhd EN work/SPI_ctrl 1621265545
FL C:/fitkitSVN/fpga/ctrls/spi/spi_reg.vhd 2011/10/31.13:24:31 O.40d
PH work/spi_cfg 1621265554 FL C:/fitkitSVN/fpga/ctrls/spi/spi_reg.vhd \
      PB ieee/std_logic_1164 1296775758 PB ieee/std_logic_arith 1296775759
EN work/SPI_reg 1621265555 \
      FL C:/fitkitSVN/fpga/ctrls/spi/spi_reg.vhd PB ieee/std_logic_1164 1296775758 \
      PB ieee/std_logic_arith 1296775759 PB ieee/STD_LOGIC_UNSIGNED 1296775760
AR work/SPI_reg/beh 1621265556 \
      FL C:/fitkitSVN/fpga/ctrls/spi/spi_reg.vhd EN work/SPI_reg 1621265555 \
      CP SPI_adc
FL C:/fitkitSVN/fpga/units/clkgen/clkgen.vhd 2009/02/07.17:52:52 O.40d
EN work/clkgen 1621265543 FL C:/fitkitSVN/fpga/units/clkgen/clkgen.vhd \
      PB ieee/std_logic_1164 1296775758 PB ieee/NUMERIC_STD 1296775759 LB UNISIM \
      PH unisim/VCOMPONENTS 1296775759 PB work/clkgen_cfg 1621265538
AR work/clkgen/BEHAVIORAL 1621265544 \
      FL C:/fitkitSVN/fpga/units/clkgen/clkgen.vhd EN work/clkgen 1621265543 \
      CP BUFG CP IBUFG CP DCM
FL C:/fitkitSVN/fpga/units/clkgen/clkgen_config.vhd 2009/02/07.17:52:52 O.40d
PH work/clkgen_cfg 1621265537 FL C:/fitkitSVN/fpga/units/clkgen/clkgen_config.vhd \
      PB ieee/std_logic_1164 1296775758 PB ieee/std_logic_arith 1296775759
PB work/clkgen_cfg 1621265538 \
      FL C:/fitkitSVN/fpga/units/clkgen/clkgen_config.vhd PH work/clkgen_cfg 1621265537
FL C:/fitkitSVN/fpga/units/math/math_pack.vhd 2009/02/07.17:52:52 O.40d
PH work/math_pack 1621265540 FL C:/fitkitSVN/fpga/units/math/math_pack.vhd \
      PB ieee/std_logic_1164 1296775758
PB work/math_pack 1621265541 \
      FL C:/fitkitSVN/fpga/units/math/math_pack.vhd PH work/math_pack 1621265540
