 
****************************************
Report : power
        -analysis_effort low
Design : pe_tile_new
Version: L-2016.03-SP5-5
Date   : Mon Apr 22 20:35:59 2019
****************************************


Library(s) Used:

    saed32hvt_ss0p95v125c (File: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)


Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
pe_tile_new            35000             saed32hvt_ss0p95v125c
cb_unq1_3              8000              saed32hvt_ss0p95v125c
cb_unq1_4              8000              saed32hvt_ss0p95v125c
cb_unq1_5              8000              saed32hvt_ss0p95v125c
sb_unq1_0              16000             saed32hvt_ss0p95v125c
sb_unq2_0              8000              saed32hvt_ss0p95v125c
test_pe_unq1_0         8000              saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_cb_unq1_0_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_cb_unq1_0_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_cb_unq1_0_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_42
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_43
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_83
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_82
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_81
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_80
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_79
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_78
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_77
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_76
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_75
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_74
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_73
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_72
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_71
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_70
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_69
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_68
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_67
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_66
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_65
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_64
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_63
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_62
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_61
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_60
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_59
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_58
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_57
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_56
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_55
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_54
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_53
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_52
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_51
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_50
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_49
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_48
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_47
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_46
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_45
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq1_44
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq2_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq2_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq2_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq2_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq2_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_sb_unq2_8
                       ForQA             saed32hvt_ss0p95v125c
test_opt_reg_DataWidth16_2
                       8000              saed32hvt_ss0p95v125c
test_opt_reg_file_DataWidth16_0
                       8000              saed32hvt_ss0p95v125c
test_opt_reg_DataWidth16_3
                       8000              saed32hvt_ss0p95v125c
test_opt_reg_DataWidth1_3
                       ForQA             saed32hvt_ss0p95v125c
test_opt_reg_DataWidth1_4
                       ForQA             saed32hvt_ss0p95v125c
test_opt_reg_DataWidth1_5
                       ForQA             saed32hvt_ss0p95v125c
test_pe_comp_unq1_0    8000              saed32hvt_ss0p95v125c
test_lut_DataWidth1_0  ForQA             saed32hvt_ss0p95v125c
test_debug_reg_DataWidth16_0
                       8000              saed32hvt_ss0p95v125c
test_debug_reg_DataWidth1_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_test_pe_unq1_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3
                       ForQA             saed32hvt_ss0p95v125c
test_full_add_DataWidth16_2
                       ForQA             saed32hvt_ss0p95v125c
test_full_add_DataWidth16_3
                       ForQA             saed32hvt_ss0p95v125c
test_cmpr_0            ForQA             saed32hvt_ss0p95v125c
test_mult_add_DataWidth16_0
                       8000              saed32hvt_ss0p95v125c
test_shifter_unq1_DataWidth16_0
                       8000              saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
                       ForQA             saed32hvt_ss0p95v125c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 571.3827 uW   (80%)
  Net Switching Power  = 144.6852 uW   (20%)
                         ---------
Total Dynamic Power    = 716.0679 uW  (100%)

Cell Leakage Power     = 411.1436 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential       269.3887           13.1183        2.1660e+08          499.1085  (  44.28%)
combinational    301.9945          131.5670        1.9454e+08          628.1041  (  55.72%)
--------------------------------------------------------------------------------------------------
Total            571.3832 uW       144.6852 uW     4.1114e+08 pW     1.1272e+03 uW
1
