library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity GateDemo is
    port(SW     : std_logic_vector(1 downto 0);
         LEDR   : std_logic_vector(0 downto 0));
end GateDemo;

architecture Shell of GateDemo is
begin
    system_core : entity work.AND2Gate(Behavioural)
                    port.map(inPort0 => SW(0),
                             inPort1 => SW(1),
                             outPort => LEDR(0));
end Shell;
