-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    S_AXIS_TVALID : IN STD_LOGIC;
    frame_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_ce0 : OUT STD_LOGIC;
    frame_we0 : OUT STD_LOGIC;
    frame_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_1_ce0 : OUT STD_LOGIC;
    frame_1_we0 : OUT STD_LOGIC;
    frame_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_2_ce0 : OUT STD_LOGIC;
    frame_2_we0 : OUT STD_LOGIC;
    frame_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_3_ce0 : OUT STD_LOGIC;
    frame_3_we0 : OUT STD_LOGIC;
    frame_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_4_ce0 : OUT STD_LOGIC;
    frame_4_we0 : OUT STD_LOGIC;
    frame_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_5_ce0 : OUT STD_LOGIC;
    frame_5_we0 : OUT STD_LOGIC;
    frame_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_6_ce0 : OUT STD_LOGIC;
    frame_6_we0 : OUT STD_LOGIC;
    frame_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_7_ce0 : OUT STD_LOGIC;
    frame_7_we0 : OUT STD_LOGIC;
    frame_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_8_ce0 : OUT STD_LOGIC;
    frame_8_we0 : OUT STD_LOGIC;
    frame_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_9_ce0 : OUT STD_LOGIC;
    frame_9_we0 : OUT STD_LOGIC;
    frame_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_10_ce0 : OUT STD_LOGIC;
    frame_10_we0 : OUT STD_LOGIC;
    frame_10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_11_ce0 : OUT STD_LOGIC;
    frame_11_we0 : OUT STD_LOGIC;
    frame_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_12_ce0 : OUT STD_LOGIC;
    frame_12_we0 : OUT STD_LOGIC;
    frame_12_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_13_ce0 : OUT STD_LOGIC;
    frame_13_we0 : OUT STD_LOGIC;
    frame_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_14_ce0 : OUT STD_LOGIC;
    frame_14_we0 : OUT STD_LOGIC;
    frame_14_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_15_ce0 : OUT STD_LOGIC;
    frame_15_we0 : OUT STD_LOGIC;
    frame_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_16_ce0 : OUT STD_LOGIC;
    frame_16_we0 : OUT STD_LOGIC;
    frame_16_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_17_ce0 : OUT STD_LOGIC;
    frame_17_we0 : OUT STD_LOGIC;
    frame_17_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_18_ce0 : OUT STD_LOGIC;
    frame_18_we0 : OUT STD_LOGIC;
    frame_18_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_19_ce0 : OUT STD_LOGIC;
    frame_19_we0 : OUT STD_LOGIC;
    frame_19_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_20_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_20_ce0 : OUT STD_LOGIC;
    frame_20_we0 : OUT STD_LOGIC;
    frame_20_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_21_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_21_ce0 : OUT STD_LOGIC;
    frame_21_we0 : OUT STD_LOGIC;
    frame_21_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_22_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_22_ce0 : OUT STD_LOGIC;
    frame_22_we0 : OUT STD_LOGIC;
    frame_22_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_23_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_23_ce0 : OUT STD_LOGIC;
    frame_23_we0 : OUT STD_LOGIC;
    frame_23_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_24_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_24_ce0 : OUT STD_LOGIC;
    frame_24_we0 : OUT STD_LOGIC;
    frame_24_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_25_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_25_ce0 : OUT STD_LOGIC;
    frame_25_we0 : OUT STD_LOGIC;
    frame_25_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_26_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_26_ce0 : OUT STD_LOGIC;
    frame_26_we0 : OUT STD_LOGIC;
    frame_26_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_27_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_27_ce0 : OUT STD_LOGIC;
    frame_27_we0 : OUT STD_LOGIC;
    frame_27_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_28_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_28_ce0 : OUT STD_LOGIC;
    frame_28_we0 : OUT STD_LOGIC;
    frame_28_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_29_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_29_ce0 : OUT STD_LOGIC;
    frame_29_we0 : OUT STD_LOGIC;
    frame_29_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_30_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_30_ce0 : OUT STD_LOGIC;
    frame_30_we0 : OUT STD_LOGIC;
    frame_30_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_31_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_31_ce0 : OUT STD_LOGIC;
    frame_31_we0 : OUT STD_LOGIC;
    frame_31_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_32_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_32_ce0 : OUT STD_LOGIC;
    frame_32_we0 : OUT STD_LOGIC;
    frame_32_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_33_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_33_ce0 : OUT STD_LOGIC;
    frame_33_we0 : OUT STD_LOGIC;
    frame_33_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_34_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_34_ce0 : OUT STD_LOGIC;
    frame_34_we0 : OUT STD_LOGIC;
    frame_34_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_35_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_35_ce0 : OUT STD_LOGIC;
    frame_35_we0 : OUT STD_LOGIC;
    frame_35_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_36_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_36_ce0 : OUT STD_LOGIC;
    frame_36_we0 : OUT STD_LOGIC;
    frame_36_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_37_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_37_ce0 : OUT STD_LOGIC;
    frame_37_we0 : OUT STD_LOGIC;
    frame_37_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_38_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_38_ce0 : OUT STD_LOGIC;
    frame_38_we0 : OUT STD_LOGIC;
    frame_38_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_39_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_39_ce0 : OUT STD_LOGIC;
    frame_39_we0 : OUT STD_LOGIC;
    frame_39_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_40_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_40_ce0 : OUT STD_LOGIC;
    frame_40_we0 : OUT STD_LOGIC;
    frame_40_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_41_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_41_ce0 : OUT STD_LOGIC;
    frame_41_we0 : OUT STD_LOGIC;
    frame_41_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_42_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_42_ce0 : OUT STD_LOGIC;
    frame_42_we0 : OUT STD_LOGIC;
    frame_42_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_43_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_43_ce0 : OUT STD_LOGIC;
    frame_43_we0 : OUT STD_LOGIC;
    frame_43_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_44_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_44_ce0 : OUT STD_LOGIC;
    frame_44_we0 : OUT STD_LOGIC;
    frame_44_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_45_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_45_ce0 : OUT STD_LOGIC;
    frame_45_we0 : OUT STD_LOGIC;
    frame_45_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_46_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_46_ce0 : OUT STD_LOGIC;
    frame_46_we0 : OUT STD_LOGIC;
    frame_46_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    frame_47_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    frame_47_ce0 : OUT STD_LOGIC;
    frame_47_we0 : OUT STD_LOGIC;
    frame_47_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    S_AXIS_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    S_AXIS_TREADY : OUT STD_LOGIC;
    S_AXIS_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    S_AXIS_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    S_AXIS_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv17_10000 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv19_2AB : STD_LOGIC_VECTOR (18 downto 0) := "0000000001010101011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln32_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal S_AXIS_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln32_1_fu_906_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_136_cast_reg_1075 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_136_cast_reg_1075_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_136_cast_reg_1075_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_136_cast_reg_1075_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_136_cast_reg_1075_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_136_cast_reg_1075_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_136_cast_reg_1075_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_136_cast_reg_1075_pp0_iter8_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_136_cast_reg_1075_pp0_iter9_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_136_cast_reg_1075_pp0_iter10_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_136_cast_reg_1075_pp0_iter11_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_136_cast_reg_1075_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln33_fu_940_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1080 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1080_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1080_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1080_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1080_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1080_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1080_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1080_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1080_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1080_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1080_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1080_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_1085 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_1085_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_1085_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_1085_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_1085_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_1085_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_1085_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_1085_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_1085_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_1085_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_1085_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_1085_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln35_fu_958_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln35_reg_1089 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln35_reg_1089_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln35_reg_1089_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln35_reg_1089_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln35_reg_1089_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln35_reg_1089_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln35_reg_1089_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln35_reg_1089_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln35_reg_1089_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln35_reg_1089_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln35_reg_1089_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln35_reg_1089_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln35_fu_993_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_202 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln33_fu_962_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_206 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal indvar_flatten_fu_210 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal add_ln32_1_fu_874_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln32_fu_983_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln33_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln32_fu_886_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln32_fu_918_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln32_fu_918_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln32_fu_918_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_934_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln32_fu_898_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_934_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_137_fu_987_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_934_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln32_fu_918_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component sobel_hls_mul_9ns_11ns_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component sobel_hls_urem_9ns_3ns_2_13_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component sobel_hls_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_9ns_11ns_19_1_1_U1 : component sobel_hls_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln32_fu_918_p0,
        din1 => mul_ln32_fu_918_p1,
        dout => mul_ln32_fu_918_p2);

    urem_9ns_3ns_2_13_1_U2 : component sobel_hls_urem_9ns_3ns_2_13_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln32_1_fu_906_p3,
        din1 => grp_fu_934_p1,
        ce => grp_fu_934_ce,
        dout => grp_fu_934_p2);

    flow_control_loop_pipe_sequential_init_U : component sobel_hls_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter12_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_206 <= ap_const_lv9_0;
                elsif (((icmp_ln32_fu_868_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_206 <= select_ln32_1_fu_906_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_210 <= ap_const_lv17_0;
                elsif (((icmp_ln32_fu_868_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_210 <= add_ln32_1_fu_874_p2;
                end if;
            end if; 
        end if;
    end process;

    j_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_202 <= ap_const_lv9_0;
                elsif (((icmp_ln32_fu_868_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    j_fu_202 <= add_ln33_fu_962_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                tmp_136_cast_reg_1075_pp0_iter10_reg <= tmp_136_cast_reg_1075_pp0_iter9_reg;
                tmp_136_cast_reg_1075_pp0_iter11_reg <= tmp_136_cast_reg_1075_pp0_iter10_reg;
                tmp_136_cast_reg_1075_pp0_iter12_reg <= tmp_136_cast_reg_1075_pp0_iter11_reg;
                tmp_136_cast_reg_1075_pp0_iter2_reg <= tmp_136_cast_reg_1075;
                tmp_136_cast_reg_1075_pp0_iter3_reg <= tmp_136_cast_reg_1075_pp0_iter2_reg;
                tmp_136_cast_reg_1075_pp0_iter4_reg <= tmp_136_cast_reg_1075_pp0_iter3_reg;
                tmp_136_cast_reg_1075_pp0_iter5_reg <= tmp_136_cast_reg_1075_pp0_iter4_reg;
                tmp_136_cast_reg_1075_pp0_iter6_reg <= tmp_136_cast_reg_1075_pp0_iter5_reg;
                tmp_136_cast_reg_1075_pp0_iter7_reg <= tmp_136_cast_reg_1075_pp0_iter6_reg;
                tmp_136_cast_reg_1075_pp0_iter8_reg <= tmp_136_cast_reg_1075_pp0_iter7_reg;
                tmp_136_cast_reg_1075_pp0_iter9_reg <= tmp_136_cast_reg_1075_pp0_iter8_reg;
                trunc_ln1_reg_1085_pp0_iter10_reg <= trunc_ln1_reg_1085_pp0_iter9_reg;
                trunc_ln1_reg_1085_pp0_iter11_reg <= trunc_ln1_reg_1085_pp0_iter10_reg;
                trunc_ln1_reg_1085_pp0_iter12_reg <= trunc_ln1_reg_1085_pp0_iter11_reg;
                trunc_ln1_reg_1085_pp0_iter2_reg <= trunc_ln1_reg_1085;
                trunc_ln1_reg_1085_pp0_iter3_reg <= trunc_ln1_reg_1085_pp0_iter2_reg;
                trunc_ln1_reg_1085_pp0_iter4_reg <= trunc_ln1_reg_1085_pp0_iter3_reg;
                trunc_ln1_reg_1085_pp0_iter5_reg <= trunc_ln1_reg_1085_pp0_iter4_reg;
                trunc_ln1_reg_1085_pp0_iter6_reg <= trunc_ln1_reg_1085_pp0_iter5_reg;
                trunc_ln1_reg_1085_pp0_iter7_reg <= trunc_ln1_reg_1085_pp0_iter6_reg;
                trunc_ln1_reg_1085_pp0_iter8_reg <= trunc_ln1_reg_1085_pp0_iter7_reg;
                trunc_ln1_reg_1085_pp0_iter9_reg <= trunc_ln1_reg_1085_pp0_iter8_reg;
                trunc_ln33_reg_1080_pp0_iter10_reg <= trunc_ln33_reg_1080_pp0_iter9_reg;
                trunc_ln33_reg_1080_pp0_iter11_reg <= trunc_ln33_reg_1080_pp0_iter10_reg;
                trunc_ln33_reg_1080_pp0_iter12_reg <= trunc_ln33_reg_1080_pp0_iter11_reg;
                trunc_ln33_reg_1080_pp0_iter2_reg <= trunc_ln33_reg_1080;
                trunc_ln33_reg_1080_pp0_iter3_reg <= trunc_ln33_reg_1080_pp0_iter2_reg;
                trunc_ln33_reg_1080_pp0_iter4_reg <= trunc_ln33_reg_1080_pp0_iter3_reg;
                trunc_ln33_reg_1080_pp0_iter5_reg <= trunc_ln33_reg_1080_pp0_iter4_reg;
                trunc_ln33_reg_1080_pp0_iter6_reg <= trunc_ln33_reg_1080_pp0_iter5_reg;
                trunc_ln33_reg_1080_pp0_iter7_reg <= trunc_ln33_reg_1080_pp0_iter6_reg;
                trunc_ln33_reg_1080_pp0_iter8_reg <= trunc_ln33_reg_1080_pp0_iter7_reg;
                trunc_ln33_reg_1080_pp0_iter9_reg <= trunc_ln33_reg_1080_pp0_iter8_reg;
                trunc_ln35_reg_1089_pp0_iter10_reg <= trunc_ln35_reg_1089_pp0_iter9_reg;
                trunc_ln35_reg_1089_pp0_iter11_reg <= trunc_ln35_reg_1089_pp0_iter10_reg;
                trunc_ln35_reg_1089_pp0_iter12_reg <= trunc_ln35_reg_1089_pp0_iter11_reg;
                trunc_ln35_reg_1089_pp0_iter2_reg <= trunc_ln35_reg_1089;
                trunc_ln35_reg_1089_pp0_iter3_reg <= trunc_ln35_reg_1089_pp0_iter2_reg;
                trunc_ln35_reg_1089_pp0_iter4_reg <= trunc_ln35_reg_1089_pp0_iter3_reg;
                trunc_ln35_reg_1089_pp0_iter5_reg <= trunc_ln35_reg_1089_pp0_iter4_reg;
                trunc_ln35_reg_1089_pp0_iter6_reg <= trunc_ln35_reg_1089_pp0_iter5_reg;
                trunc_ln35_reg_1089_pp0_iter7_reg <= trunc_ln35_reg_1089_pp0_iter6_reg;
                trunc_ln35_reg_1089_pp0_iter8_reg <= trunc_ln35_reg_1089_pp0_iter7_reg;
                trunc_ln35_reg_1089_pp0_iter9_reg <= trunc_ln35_reg_1089_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                tmp_136_cast_reg_1075 <= mul_ln32_fu_918_p2(17 downto 11);
                trunc_ln1_reg_1085 <= select_ln32_fu_898_p3(7 downto 4);
                trunc_ln33_reg_1080 <= trunc_ln33_fu_940_p1;
                trunc_ln35_reg_1089 <= trunc_ln35_fu_958_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    S_AXIS_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, S_AXIS_TVALID, icmp_ln32_fu_868_p2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln32_fu_868_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            S_AXIS_TDATA_blk_n <= S_AXIS_TVALID;
        else 
            S_AXIS_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    S_AXIS_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln32_fu_868_p2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln32_fu_868_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            S_AXIS_TREADY <= ap_const_logic_1;
        else 
            S_AXIS_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    add_ln32_1_fu_874_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_210) + unsigned(ap_const_lv17_1));
    add_ln32_fu_886_p2 <= std_logic_vector(unsigned(i_fu_206) + unsigned(ap_const_lv9_1));
    add_ln33_fu_962_p2 <= std_logic_vector(unsigned(select_ln32_fu_898_p3) + unsigned(ap_const_lv9_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(S_AXIS_TVALID, icmp_ln32_fu_868_p2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((icmp_ln32_fu_868_p2 = ap_const_lv1_0) and (ap_const_logic_0 = S_AXIS_TVALID));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln32_fu_868_p2, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln32_fu_868_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter12_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter12_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    frame_10_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_10_ce0 <= ap_const_logic_1;
        else 
            frame_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_10_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_10_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_3))) then 
            frame_10_we0 <= ap_const_logic_1;
        else 
            frame_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_11_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_11_ce0 <= ap_const_logic_1;
        else 
            frame_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_11_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_11_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_3))) then 
            frame_11_we0 <= ap_const_logic_1;
        else 
            frame_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_12_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_12_ce0 <= ap_const_logic_1;
        else 
            frame_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_12_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_12_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_4))) then 
            frame_12_we0 <= ap_const_logic_1;
        else 
            frame_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_13_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_13_ce0 <= ap_const_logic_1;
        else 
            frame_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_13_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_13_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_4))) then 
            frame_13_we0 <= ap_const_logic_1;
        else 
            frame_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_14_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_14_ce0 <= ap_const_logic_1;
        else 
            frame_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_14_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_14_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_4))) then 
            frame_14_we0 <= ap_const_logic_1;
        else 
            frame_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_15_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_15_ce0 <= ap_const_logic_1;
        else 
            frame_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_15_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_15_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_5))) then 
            frame_15_we0 <= ap_const_logic_1;
        else 
            frame_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_16_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_16_ce0 <= ap_const_logic_1;
        else 
            frame_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_16_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_16_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_5))) then 
            frame_16_we0 <= ap_const_logic_1;
        else 
            frame_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_17_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_17_ce0 <= ap_const_logic_1;
        else 
            frame_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_17_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_17_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_5))) then 
            frame_17_we0 <= ap_const_logic_1;
        else 
            frame_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_18_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_18_ce0 <= ap_const_logic_1;
        else 
            frame_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_18_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_18_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_6))) then 
            frame_18_we0 <= ap_const_logic_1;
        else 
            frame_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_19_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_19_ce0 <= ap_const_logic_1;
        else 
            frame_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_19_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_19_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_6))) then 
            frame_19_we0 <= ap_const_logic_1;
        else 
            frame_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_1_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_1_ce0 <= ap_const_logic_1;
        else 
            frame_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_1_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_1_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_0))) then 
            frame_1_we0 <= ap_const_logic_1;
        else 
            frame_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_20_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_20_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_20_ce0 <= ap_const_logic_1;
        else 
            frame_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_20_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_20_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_6))) then 
            frame_20_we0 <= ap_const_logic_1;
        else 
            frame_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_21_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_21_ce0 <= ap_const_logic_1;
        else 
            frame_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_21_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_21_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_7))) then 
            frame_21_we0 <= ap_const_logic_1;
        else 
            frame_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_22_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_22_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_22_ce0 <= ap_const_logic_1;
        else 
            frame_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_22_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_22_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_7))) then 
            frame_22_we0 <= ap_const_logic_1;
        else 
            frame_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_23_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_23_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_23_ce0 <= ap_const_logic_1;
        else 
            frame_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_23_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_23_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_7))) then 
            frame_23_we0 <= ap_const_logic_1;
        else 
            frame_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_24_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_24_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_24_ce0 <= ap_const_logic_1;
        else 
            frame_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_24_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_24_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_8))) then 
            frame_24_we0 <= ap_const_logic_1;
        else 
            frame_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_25_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_25_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_25_ce0 <= ap_const_logic_1;
        else 
            frame_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_25_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_25_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_8))) then 
            frame_25_we0 <= ap_const_logic_1;
        else 
            frame_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_26_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_26_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_26_ce0 <= ap_const_logic_1;
        else 
            frame_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_26_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_26_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_8))) then 
            frame_26_we0 <= ap_const_logic_1;
        else 
            frame_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_27_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_27_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_27_ce0 <= ap_const_logic_1;
        else 
            frame_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_27_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_27_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_9))) then 
            frame_27_we0 <= ap_const_logic_1;
        else 
            frame_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_28_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_28_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_28_ce0 <= ap_const_logic_1;
        else 
            frame_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_28_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_28_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_9))) then 
            frame_28_we0 <= ap_const_logic_1;
        else 
            frame_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_29_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_29_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_29_ce0 <= ap_const_logic_1;
        else 
            frame_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_29_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_29_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_9))) then 
            frame_29_we0 <= ap_const_logic_1;
        else 
            frame_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_2_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_2_ce0 <= ap_const_logic_1;
        else 
            frame_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_2_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_2_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_0))) then 
            frame_2_we0 <= ap_const_logic_1;
        else 
            frame_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_30_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_30_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_30_ce0 <= ap_const_logic_1;
        else 
            frame_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_30_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_30_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_A))) then 
            frame_30_we0 <= ap_const_logic_1;
        else 
            frame_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_31_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_31_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_31_ce0 <= ap_const_logic_1;
        else 
            frame_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_31_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_31_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_A))) then 
            frame_31_we0 <= ap_const_logic_1;
        else 
            frame_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_32_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_32_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_32_ce0 <= ap_const_logic_1;
        else 
            frame_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_32_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_32_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_A))) then 
            frame_32_we0 <= ap_const_logic_1;
        else 
            frame_32_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_33_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_33_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_33_ce0 <= ap_const_logic_1;
        else 
            frame_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_33_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_33_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_B))) then 
            frame_33_we0 <= ap_const_logic_1;
        else 
            frame_33_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_34_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_34_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_34_ce0 <= ap_const_logic_1;
        else 
            frame_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_34_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_34_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_B))) then 
            frame_34_we0 <= ap_const_logic_1;
        else 
            frame_34_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_35_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_35_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_35_ce0 <= ap_const_logic_1;
        else 
            frame_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_35_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_35_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_B))) then 
            frame_35_we0 <= ap_const_logic_1;
        else 
            frame_35_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_36_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_36_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_36_ce0 <= ap_const_logic_1;
        else 
            frame_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_36_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_36_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_C))) then 
            frame_36_we0 <= ap_const_logic_1;
        else 
            frame_36_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_37_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_37_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_37_ce0 <= ap_const_logic_1;
        else 
            frame_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_37_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_37_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_C))) then 
            frame_37_we0 <= ap_const_logic_1;
        else 
            frame_37_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_38_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_38_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_38_ce0 <= ap_const_logic_1;
        else 
            frame_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_38_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_38_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_C))) then 
            frame_38_we0 <= ap_const_logic_1;
        else 
            frame_38_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_39_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_39_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_39_ce0 <= ap_const_logic_1;
        else 
            frame_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_39_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_39_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_D))) then 
            frame_39_we0 <= ap_const_logic_1;
        else 
            frame_39_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_3_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_3_ce0 <= ap_const_logic_1;
        else 
            frame_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_3_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_3_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_1))) then 
            frame_3_we0 <= ap_const_logic_1;
        else 
            frame_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_40_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_40_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_40_ce0 <= ap_const_logic_1;
        else 
            frame_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_40_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_40_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_D))) then 
            frame_40_we0 <= ap_const_logic_1;
        else 
            frame_40_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_41_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_41_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_41_ce0 <= ap_const_logic_1;
        else 
            frame_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_41_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_41_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_D))) then 
            frame_41_we0 <= ap_const_logic_1;
        else 
            frame_41_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_42_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_42_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_42_ce0 <= ap_const_logic_1;
        else 
            frame_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_42_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_42_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_E))) then 
            frame_42_we0 <= ap_const_logic_1;
        else 
            frame_42_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_43_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_43_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_43_ce0 <= ap_const_logic_1;
        else 
            frame_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_43_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_43_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_E))) then 
            frame_43_we0 <= ap_const_logic_1;
        else 
            frame_43_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_44_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_44_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_44_ce0 <= ap_const_logic_1;
        else 
            frame_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_44_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_44_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_E))) then 
            frame_44_we0 <= ap_const_logic_1;
        else 
            frame_44_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_45_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_45_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_45_ce0 <= ap_const_logic_1;
        else 
            frame_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_45_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_45_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_F))) then 
            frame_45_we0 <= ap_const_logic_1;
        else 
            frame_45_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_46_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_46_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_46_ce0 <= ap_const_logic_1;
        else 
            frame_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_46_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_46_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_F))) then 
            frame_46_we0 <= ap_const_logic_1;
        else 
            frame_46_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_47_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_47_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_47_ce0 <= ap_const_logic_1;
        else 
            frame_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_47_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_47_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_F))) then 
            frame_47_we0 <= ap_const_logic_1;
        else 
            frame_47_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_4_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_4_ce0 <= ap_const_logic_1;
        else 
            frame_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_4_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_4_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_1))) then 
            frame_4_we0 <= ap_const_logic_1;
        else 
            frame_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_5_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_5_ce0 <= ap_const_logic_1;
        else 
            frame_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_5_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_5_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_1))) then 
            frame_5_we0 <= ap_const_logic_1;
        else 
            frame_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_6_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_6_ce0 <= ap_const_logic_1;
        else 
            frame_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_6_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_6_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_2))) then 
            frame_6_we0 <= ap_const_logic_1;
        else 
            frame_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_7_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_7_ce0 <= ap_const_logic_1;
        else 
            frame_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_7_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_7_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_2))) then 
            frame_7_we0 <= ap_const_logic_1;
        else 
            frame_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_8_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_8_ce0 <= ap_const_logic_1;
        else 
            frame_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_8_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_8_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if ((not((trunc_ln32_fu_983_p1 = ap_const_lv2_0)) and not((trunc_ln32_fu_983_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_2))) then 
            frame_8_we0 <= ap_const_logic_1;
        else 
            frame_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_9_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_9_ce0 <= ap_const_logic_1;
        else 
            frame_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_9_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_9_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_3))) then 
            frame_9_we0 <= ap_const_logic_1;
        else 
            frame_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_address0 <= zext_ln35_fu_993_p1(11 - 1 downto 0);

    frame_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            frame_ce0 <= ap_const_logic_1;
        else 
            frame_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_d0 <= trunc_ln35_reg_1089_pp0_iter12_reg;

    frame_we0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, trunc_ln1_reg_1085_pp0_iter12_reg, trunc_ln32_fu_983_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (trunc_ln32_fu_983_p1 = ap_const_lv2_0) and (trunc_ln1_reg_1085_pp0_iter12_reg = ap_const_lv4_0))) then 
            frame_we0 <= ap_const_logic_1;
        else 
            frame_we0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_934_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_934_ce <= ap_const_logic_1;
        else 
            grp_fu_934_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_934_p1 <= ap_const_lv9_3(3 - 1 downto 0);
    icmp_ln32_fu_868_p2 <= "1" when (indvar_flatten_fu_210 = ap_const_lv17_10000) else "0";
    icmp_ln33_fu_892_p2 <= "1" when (j_fu_202 = ap_const_lv9_100) else "0";
    mul_ln32_fu_918_p0 <= mul_ln32_fu_918_p00(9 - 1 downto 0);
    mul_ln32_fu_918_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln32_1_fu_906_p3),19));
    mul_ln32_fu_918_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    select_ln32_1_fu_906_p3 <= 
        add_ln32_fu_886_p2 when (icmp_ln33_fu_892_p2(0) = '1') else 
        i_fu_206;
    select_ln32_fu_898_p3 <= 
        ap_const_lv9_0 when (icmp_ln33_fu_892_p2(0) = '1') else 
        j_fu_202;
    tmp_137_fu_987_p3 <= (tmp_136_cast_reg_1075_pp0_iter12_reg & trunc_ln33_reg_1080_pp0_iter12_reg);
    trunc_ln32_fu_983_p1 <= grp_fu_934_p2(2 - 1 downto 0);
    trunc_ln33_fu_940_p1 <= select_ln32_fu_898_p3(4 - 1 downto 0);
    trunc_ln35_fu_958_p1 <= S_AXIS_TDATA(8 - 1 downto 0);
    zext_ln35_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_137_fu_987_p3),64));
end behav;
