Here is the schematic of the 3-input NAND gate
<img width="773" height="587" alt="image" src="https://github.com/user-attachments/assets/298dc04f-d253-418e-a153-e8762edebdb8" />

