FIFO_32to32_1kdepth_common_clk.v,verilog,xil_defaultlib,../../../../kc705_mig.srcs/sources_1/ip/FIFO_32to32_1kdepth_common_clk/sim/FIFO_32to32_1kdepth_common_clk.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
