0.6
2018.3
Dec  7 2018
00:33:28
D:/Code/Verilog/3.14add/3.14add.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Code/Verilog/3.14add/3.14add.srcs/sources_1/new/adder.v,1710996702,verilog,,D:/Code/Verilog/3.14add/3.14add.srcs/sources_1/new/adder_display.v,,adder,,,,,,,,
D:/Code/Verilog/3.14add/3.14add.srcs/sources_1/new/adder_display.v,1710395329,verilog,,,,adder_display,,,,,,,,
