package LAB1
//task1
import chisel3._
class AdderWithOffset extends Module{
    val io= IO(new Bundle{
        val x= Input (SInt (2. W ))
        val y= Input (UInt (2. W ))
        val z= Output (UInt (2. W ))
})
    // Initialized as UInt and casted to SInt
    val y1 = (23.U) . asSInt
    val in1 = io .x + y1
    io.z := in1.asUInt + io.y // Typecast SInt to UIntS
//println (( new chisel3 . stage . ChiselStage ) . emitVerilog ( new AdderWithOffset ) ))
}