Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 21 00:38:22 2023
| Host         : PC-ALESSANDRO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tb_wrapper_control_sets_placed.rpt
| Design       : tb_wrapper
| Device       : xcku025
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   505 |
|    Minimum number of control sets                        |   505 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   637 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   505 |
| >= 0 to < 4        |   177 |
| >= 4 to < 6        |    70 |
| >= 6 to < 8        |    44 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |     2 |
| >= 16              |   161 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             606 |          213 |
| No           | No                    | Yes                    |             101 |           32 |
| No           | Yes                   | No                     |             780 |          368 |
| Yes          | No                    | No                     |            2033 |          314 |
| Yes          | No                    | Yes                    |              15 |            7 |
| Yes          | Yes                   | No                     |            3620 |          782 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                             Enable Signal                                                                                            |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                      |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                       |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                             |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                        |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                              |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                              |                1 |              1 |         1.00 |
|  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                           |                1 |              1 |         1.00 |
|  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                                                    |                1 |              1 |         1.00 |
|  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                     |                1 |              1 |         1.00 |
|  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                  |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                        |                1 |              1 |         1.00 |
| ~tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                      | tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                            |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                             |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                       |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                        |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                              |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                  |                1 |              1 |         1.00 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                 |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                        | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                        |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                              |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                     |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                             | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                   | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                        |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                        |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                             |                1 |              1 |         1.00 |
| ~tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                                              |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                       |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                  |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                  |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                        |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                              |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                                                                          |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                              |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                            | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                              |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/mi_handler_m_sc_areset                                                                                                                        |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                        |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                              |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                           |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                             | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                       |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                             |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                                        |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                              |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                         |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                   |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                         | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                             |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                             |                1 |              1 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                |                1 |              2 |         2.00 |
|  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                       | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_1                                                               |                1 |              2 |         2.00 |
|  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                          |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                   | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                    |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                     |                2 |              2 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                                                                   | tb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                             |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift      |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                   | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                            |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                  |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                  |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg        |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                       | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                  |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                     | tb_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                        | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                               |                1 |              2 |         2.00 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/count                                                                                                                                   |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                        | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.state[1]_i_1__0_n_0                                    | tb_i/axis_interconnect_0/xbar/inst/areset_r                                                                                                                                               |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.state[1]_i_1_n_0                                       | tb_i/axis_interconnect_0/xbar/inst/areset_r                                                                                                                                               |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axis_interconnect_1/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_27_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/arb_sel_r0                      | tb_i/axis_interconnect_1/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_27_axis_switch_arbiter/SR[0]                                                                              |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/E[0]                                                                                                                     | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                        |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                          |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                               |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/E[0]                                                                                                                                  | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                  |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                       | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                  |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/regslice_both_TX_stream_V_dest_V_U/B_V_data_1_load_B                                                                                                                       |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/regslice_both_TX_stream_V_dest_V_U/B_V_data_1_payload_A[1]_i_1_n_3                                                                                                         |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_ier13_out                                                                                                                                           | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/ap_CS_fsm_state2                                                                                                                                                           | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/trunc_ln14_reg_2370                                                                                                                                                        |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                    | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                   |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                   | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                            |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                        | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                 |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                         |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                     |                2 |              2 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1                                      |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                  |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                  |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                     |                2 |              2 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                             | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                     |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                               | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                     |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                              | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                     |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/ap_enable_reg_pp0_iter10                                                                                                 | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                2 |              2 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg_1                                           |                2 |              2 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                      |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                      |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                             | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                     |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                               | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                     |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/ap_enable_reg_pp0_iter10                                                                                                 | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/ap_NS_fsm1                                                                                                    |                2 |              2 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                              | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                     |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1][0]                                                                                                             | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                  |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                        |                2 |              2 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_ier13_out                                                                                                                                           | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                     |                2 |              2 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                |                2 |              2 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/regslice_both_RX_stream_V_dest_V_U/B_V_data_1_load_A                                                                                                                       |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                     |                2 |              2 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/regslice_both_RX_stream_V_dest_V_U/B_V_data_1_load_B                                                                                                                       |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                      |                2 |              2 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_enable/mem_reg_0[0]                                                                                                                   |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_2[0]                                                                       | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |                1 |              2 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                       |                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[2].IAR_FAST_MODE_GEN.iar_reg0                                                                                                           |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[3].IAR_FAST_MODE_GEN.iar_reg0                                                                                                           |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                         | tb_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                       | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0 | tb_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                         |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                           |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                       | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                    | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                       | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/grp_SimpleTxMCDMA_Pipeline_VITIS_LOOP_17_2_fu_145/flow_control_loop_pipe_sequential_init_U/E[0]                                                                            | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_ap_start_reg_0[0]                                                                                                                        |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                 | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                  |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/ap_CS_fsm_state2                                                                                                                                                           |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_AB_reg_slice.payld_o_reg[0][0]                             | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                      |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_i_1_n_0                                                                                                       |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                         | tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                            | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                  |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                      | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ivar_index_sample_en_i                                                                                                                                     | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                      |                3 |              3 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wreq/raddr[2]_i_1_n_0                                                                                                                          | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                            | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0 | tb_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                         |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                      |                3 |              3 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                     |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                                |                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                        | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg        |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                      |                3 |              3 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_13_1_fu_96/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                           |                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                     |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                        | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift      |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                      |                3 |              3 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                       | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                         | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1_n_3                                                                                                                           | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state                                                                                                                                       | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                 | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                   | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                     |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                      | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                               | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0[0]                                                                                   |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                         | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                3 |              3 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                       | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                      | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                     |                3 |              3 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                 | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                      |                3 |              3 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                           | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                      |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                        | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                             | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                      |                3 |              3 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                      |                3 |              3 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                       | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                      |                3 |              3 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                       | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state                                                                                                                                      | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                  |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/state                                                                                                                                 | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                  |                2 |              3 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_FAST_MODE_GEN.iar_reg0                                                                                                           |                1 |              3 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].IAR_FAST_MODE_GEN.iar_reg0                                                                                                           |                2 |              3 |         1.50 |
|  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | tb_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                          |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0            | tb_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                         |                2 |              4 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/rst_clk_wiz_100M/U0/bus_struct_reset[0]                                                                                                                                              |                3 |              4 |         1.33 |
| ~tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                      | tb_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                          |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/ap_enable_reg_pp0_iter10                                                                                                 |                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                2 |              4 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                    | tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                |                2 |              4 |         2.00 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                     | tb_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                          |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                 | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_b                                              |                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axis_interconnect_1/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_27_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/arb_gnt_r[3]_i_1_n_0 |                2 |              4 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axis_interconnect_1/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_27_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/m_axis_tready_0_sn_1 |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_a                                              |                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                  |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                  |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                          | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | tb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                             |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                      |                2 |              4 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1_n_3                                                                                                                         | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                           | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                3 |              4 |         1.33 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                3 |              4 |         1.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/push_0                                                                                                                   | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                4 |              4 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                4 |              4 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_DUAL_ADDR_CNT.bram_addr_int[15]_i_4_n_0                                                       |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                4 |              4 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                     |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                           |                2 |              4 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1_n_3                                                                                                                           | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                2 |              4 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                     |                2 |              4 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__3_n_0                                                                                                          | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__2_n_0                                                                                                           | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__1_n_0                                                                                                                        | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                                                                        | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/fifo_rctl/full_n_reg_4                                                                                                                                | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                                                                     | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                3 |              4 |         1.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                    |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0            | tb_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                         |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                3 |              4 |         1.33 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                4 |              4 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                    | tb_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                    |                1 |              4 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                              | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                     |                3 |              4 |         1.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state_reg[s_ready_i]_1[0]                                                                                                                  | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                  |                2 |              5 |         2.50 |
|  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/flushManager/RFlushManager/mOutPtr[4]_i_1__2_n_3                                                                                                               | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                1 |              5 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__0_n_3                                                                                                                      | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                2 |              5 |         2.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                           | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              5 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_0                                                                                                         | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                2 |              5 |         2.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/gen_endpoint.r_state_reg[0]_0[0]                                                                                                           | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                  |                3 |              5 |         1.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                           | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              5 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[0][0]                                                                                                             | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                |                1 |              5 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                  |                2 |              5 |         2.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                       | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                |                1 |              5 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axis_interconnect_0/xbar/inst/areset_r                                                                                                                                               |                3 |              5 |         1.67 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axis_interconnect_1/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_27_axis_switch_arbiter/SR[0]                                                                              |                1 |              5 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__3_n_0                                                                                                                      | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                2 |              5 |         2.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/flushManager/WFlushManager/mOutPtr[4]_i_1__6_n_0                                                                                                               | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              5 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                               | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                2 |              5 |         2.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__5_n_0                                                                                                        | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                2 |              5 |         2.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                        | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                |                1 |              5 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_burst/dout_vld_reg_0[0]                                                                                                                         | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                1 |              5 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                         | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                        |                2 |              5 |         2.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__1_n_3                                                                                                                       | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                1 |              5 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                       | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                |                2 |              5 |         2.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                3 |              6 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | tb_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                3 |              6 |         2.00 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                3 |              6 |         2.00 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                3 |              6 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                3 |              6 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/aw_hs                                                                                                                                                   |                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                              | tb_i/rst_clk_wiz_100M/U0/SEQ/seq_clr                                                                                                                                                      |                1 |              6 |         6.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_1                                                                                                                | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |                3 |              6 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                               | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |                5 |              6 |         1.20 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                            |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                            |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                               |                1 |              6 |         6.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                               | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                      |                1 |              6 |         6.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                3 |              6 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                3 |              6 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                3 |              6 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | tb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                               | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                      |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                     | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                              | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_flush_done_reg_1[0]                                                                                                                      |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | tb_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                         |                2 |              6 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                3 |              6 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                5 |              7 |         1.40 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                  |                5 |              7 |         1.40 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                4 |              7 |         1.75 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                5 |              7 |         1.40 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                  |                6 |              7 |         1.17 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                  |                7 |              7 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                4 |              7 |         1.75 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/aw_hs                                                                                                                                                   |                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                4 |              7 |         1.75 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                5 |              7 |         1.40 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                4 |              7 |         1.75 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                    |                2 |              7 |         3.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                            |                1 |              7 |         7.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                           |                1 |              7 |         7.00 |
| ~tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                6 |              8 |         1.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                         | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_flush_done_reg_0[0]                                                                                                                      |                2 |              8 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                  |                3 |              8 |         2.67 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                3 |              8 |         2.67 |
|  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                               | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                3 |              8 |         2.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | tb_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                3 |              8 |         2.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_13_1_fu_96/n_remaining_channels_fu_56                                                                                                | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_13_1_fu_96/flow_control_loop_pipe_sequential_init_U/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_13_1_fu_96_ap_start_reg_reg[0]  |                2 |              8 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                       | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                2 |              8 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                3 |              8 |         2.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/empty_n_reg                                                                                                                    | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                3 |              8 |         2.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/flow_control_loop_pipe_sequential_init_U/E[0]                                                                            |                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                5 |              9 |         1.80 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                5 |              9 |         1.80 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                6 |              9 |         1.50 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                    |                5 |              9 |         1.80 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/rdata[31]_i_2_n_3                                                                                                                                       |                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | tb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                             |                3 |              9 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                                                        | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                3 |              9 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                             |                3 |              9 |         3.00 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                  |                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                3 |             10 |         3.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                           | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                            |                2 |             10 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axis_interconnect_1/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_27_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr                     | tb_i/axis_interconnect_1/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_27_axis_switch_arbiter/SR[0]                                                                              |                2 |             10 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                    | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                        |                5 |             10 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg                                                                                                      | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_burst/int_flush_done_reg[0]                                                                                                          |                3 |             10 |         3.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                      |                3 |             12 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                      |                4 |             12 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                      |                4 |             12 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                       | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                     |                6 |             12 |         2.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                       | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                     |                5 |             12 |         2.40 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                      |                3 |             12 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                      |                4 |             12 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                     |                3 |             12 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                      |                4 |             12 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                      |                4 |             12 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_Sel_SPR_ESR                                                                                                          |                2 |             12 |         6.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                     | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                      |                4 |             12 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                      |                3 |             12 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_2[0]                                                                                                  |                5 |             12 |         2.40 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                     |                5 |             12 |         2.40 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                      |                4 |             12 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                  |                9 |             13 |         1.44 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                3 |             13 |         4.33 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                 |                5 |             14 |         2.80 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |                9 |             16 |         1.78 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                             |                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                               |                2 |             17 |         8.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                           |                4 |             19 |         4.75 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                           |                6 |             19 |         3.17 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                           |                4 |             19 |         4.75 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                           |                6 |             19 |         3.17 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | tb_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                      |                6 |             19 |         3.17 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                         | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                4 |             20 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                          | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                4 |             20 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                           |                4 |             21 |         5.25 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                           |                4 |             21 |         5.25 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                           |                3 |             22 |         7.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                   |                                                                                                                                                                                           |                3 |             22 |         7.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                          |                                                                                                                                                                                           |                8 |             23 |         2.88 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/rdata[31]_i_2_n_3                                                                                                                                       | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/rdata[31]_i_1_n_3                                                                                                                            |                5 |             23 |         4.60 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                      | tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1                                                                                                                                           |                5 |             23 |         4.60 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                      |                8 |             24 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                     |                6 |             24 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | tb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                     |                7 |             24 |         3.43 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                      |                7 |             24 |         3.43 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | tb_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                     |                8 |             24 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                      |                8 |             24 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                |                                                                                                                                                                                           |                9 |             24 |         2.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                      |                5 |             24 |         4.80 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                     |                6 |             24 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                6 |             28 |         4.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                5 |             29 |         5.80 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                     | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                6 |             30 |         5.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/add_ln1541_reg_4040                                                                                                      |                                                                                                                                                                                           |                4 |             30 |         7.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/trunc_ln1541_reg_3810                                                                                                    |                                                                                                                                                                                           |                4 |             30 |         7.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                            | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                3 |             31 |        10.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg                                                                                                      | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                8 |             31 |         3.88 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/push                                                                                                                     |                                                                                                                                                                                           |                3 |             31 |        10.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                           | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                7 |             31 |         4.43 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                  | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                             |                4 |             32 |         8.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_Sel_SPR_EAR                                                                                                          |               10 |             32 |         3.20 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                    |               32 |             32 |         1.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                        |               14 |             32 |         2.29 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_4[0]                                                                                      |               12 |             32 |         2.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_5[0]                                                                                      |               12 |             32 |         2.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |                7 |             32 |         4.57 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_6[0]                                                                                      |               10 |             32 |         3.20 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | tb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                 |                5 |             32 |         6.40 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                        | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                        |                8 |             32 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/regslice_both_TX_stream_V_data_V_U/B_V_data_1_payload_A[31]_i_1_n_3                                                                                                        |                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                        |                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |               11 |             32 |         2.91 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SLR_reg_0[0]                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |                9 |             32 |         3.56 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SHR_reg_0[0]                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |               10 |             32 |         3.20 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/regslice_both_TX_stream_V_data_V_U/B_V_data_1_load_B                                                                                                                       |                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |                9 |             32 |         3.56 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                          |                8 |             32 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                   | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                        |                8 |             32 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |                9 |             32 |         3.56 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |               12 |             32 |         2.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                      |                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4                                                                                | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                7 |             32 |         4.57 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/grp_SimpleTxMCDMA_Pipeline_VITIS_LOOP_17_2_fu_145/len_fu_74[31]_i_2_n_3                                                                                                    | tb_i/SimpleTxMCDMA_0/inst/grp_SimpleTxMCDMA_Pipeline_VITIS_LOOP_17_2_fu_145/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                |                5 |             32 |         6.40 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/regslice_both_RX_stream_V_data_V_U/B_V_data_1_load_A                                                                                                                       |                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1136]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                        | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0        |                8 |             32 |         4.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                      | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |                7 |             32 |         4.57 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wrsp/next_wreq                                                                                                                                 | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                5 |             32 |         6.40 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                              | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |               11 |             32 |         2.91 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       |                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                  |                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/regslice_both_RX_stream_V_data_V_U/B_V_data_1_load_B                                                                                                                       |                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | tb_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |               11 |             33 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                    | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                                                                      |                5 |             33 |         6.60 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                      |                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                      |                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                           |               10 |             33 |         3.30 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/ap_CS_fsm_state12                                                                                                                                                          |                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                           |               10 |             33 |         3.30 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                   | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                        |               10 |             33 |         3.30 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                                                           |               13 |             34 |         2.62 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                               |                                                                                                                                                                                           |                3 |             34 |        11.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                              | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                8 |             34 |         4.25 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/s_ready_t_reg[0]                                                                                                  |                                                                                                                                                                                           |                8 |             34 |         4.25 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                         |                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                3 |             34 |        11.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                6 |             35 |         5.83 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                            |                                                                                                                                                                                           |               11 |             35 |         3.18 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_a_1                                            |                                                                                                                                                                                           |               11 |             35 |         3.18 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                        | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                    |               13 |             36 |         2.77 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                           |                5 |             36 |         7.20 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                   |                                                                                                                                                                                           |                5 |             36 |         7.20 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                           |                7 |             36 |         5.14 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                   |                                                                                                                                                                                           |                5 |             37 |         7.40 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                           |                5 |             37 |         7.40 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                           |               10 |             37 |         3.70 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                           |               10 |             37 |         3.70 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push_1                                                                                                            |                                                                                                                                                                                           |                3 |             37 |        12.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                               | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |                3 |             37 |        12.33 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                5 |             39 |         7.80 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                6 |             40 |         6.67 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                5 |             43 |         8.60 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                5 |             44 |         8.80 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                5 |             44 |         8.80 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |                5 |             46 |         9.20 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                5 |             47 |         9.40 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | tb_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                6 |             47 |         7.83 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                5 |             47 |         9.40 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | tb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                |                6 |             47 |         7.83 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                           |                3 |             48 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                           |                3 |             48 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                           |                3 |             48 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                           |                3 |             48 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                           |                3 |             48 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                           |                3 |             48 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                           |                3 |             48 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                           |                3 |             48 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                           |                3 |             48 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                           |                3 |             48 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                           |                3 |             48 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                           |                3 |             48 |        16.00 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                                                                           |               15 |             49 |         3.27 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |               25 |             59 |         2.36 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                       | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |               11 |             60 |         5.45 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                       |                                                                                                                                                                                           |               10 |             60 |         6.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                                                                   |                                                                                                                                                                                           |               10 |             60 |         6.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                 | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |               14 |             62 |         4.43 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/sel                                                                                                                             |                                                                                                                                                                                           |                4 |             62 |        15.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                             | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |                4 |             62 |        15.50 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                        | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                   |               22 |             63 |         2.86 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                          |                                                                                                                                                                                           |                4 |             64 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleRxMCDMA_0/inst/regslice_both_RX_stream_V_data_V_U/tmp_data_V_reg_3230                                                                                                                     |                                                                                                                                                                                           |               18 |             67 |         3.72 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/SimpleTxMCDMA_0/inst/mem_m_axi_U/bus_read/rs_rreq/next_rreq                                                                                                                                     | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |               12 |             70 |         5.83 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                             |               24 |             72 |         3.00 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Mux_Select_LUT6/Performance_Debug_Control.dbg_freeze_nohalt_reg                           |                                                                                                                                                                                           |                6 |             75 |        12.50 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                 |               37 |             76 |         2.05 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                            |               36 |             80 |         2.22 |
|  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                      |                                                                                                                                                                                           |               23 |             81 |         3.52 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/SR[0]                                                                                                                                        |               48 |             94 |         1.96 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                      |                                                                                                                                                                                           |                8 |            128 |        16.00 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |               53 |            163 |         3.08 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                        | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |               62 |            174 |         2.81 |
|  tb_i/clk_wiz/inst/clk_out1                          | tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                       | tb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                         |               91 |            252 |         2.77 |
|  tb_i/clk_wiz/inst/clk_out1                          |                                                                                                                                                                                                      |                                                                                                                                                                                           |              193 |            545 |         2.82 |
+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


