/*
 * Generated by Bluespec Compiler, version 2013.12.beta1 (build 33034, 2013-12-02)
 * 
 * On Thu Jul  3 14:49:24 EDT 2014
 * 
 */
#include "bluesim_primitives.h"
#include "mkDmaIndicationProxySynth.h"


/* String declarations */
static std::string const __str_literal_1("putFailed$requestFailure", 24u);
static std::string const __str_literal_2("underflow", 9u);


/* Constructor */
MOD_mkDmaIndicationProxySynth::MOD_mkDmaIndicationProxySynth(tSimStateHdl simHdl,
							     char const *name,
							     Module *parent,
							     tUInt32 ARG_id)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_addrResponseresponseFifo_count(simHdl,
					"addrResponseresponseFifo_count",
					this,
					32u,
					0u,
					(tUInt8)0u),
    INST_addrResponseresponseFifo_fifo(simHdl, "addrResponseresponseFifo_fifo", this, 64u, 1u, 1u, 0u),
    INST_badAddrTransresponseFifo_count(simHdl,
					"badAddrTransresponseFifo_count",
					this,
					32u,
					0u,
					(tUInt8)0u),
    INST_badAddrTransresponseFifo_fifo(simHdl, "badAddrTransresponseFifo_fifo", this, 160u, 1u, 1u, 0u),
    INST_badAddrresponseFifo_count(simHdl, "badAddrresponseFifo_count", this, 32u, 0u, (tUInt8)0u),
    INST_badAddrresponseFifo_fifo(simHdl, "badAddrresponseFifo_fifo", this, 160u, 1u, 1u, 0u),
    INST_badNumberEntriesresponseFifo_count(simHdl,
					    "badNumberEntriesresponseFifo_count",
					    this,
					    32u,
					    0u,
					    (tUInt8)0u),
    INST_badNumberEntriesresponseFifo_fifo(simHdl,
					   "badNumberEntriesresponseFifo_fifo",
					   this,
					   64u,
					   1u,
					   1u,
					   0u),
    INST_badPageSizeresponseFifo_count(simHdl,
				       "badPageSizeresponseFifo_count",
				       this,
				       32u,
				       0u,
				       (tUInt8)0u),
    INST_badPageSizeresponseFifo_fifo(simHdl, "badPageSizeresponseFifo_fifo", this, 64u, 1u, 1u, 0u),
    INST_badPointerresponseFifo_count(simHdl,
				      "badPointerresponseFifo_count",
				      this,
				      32u,
				      0u,
				      (tUInt8)0u),
    INST_badPointerresponseFifo_fifo(simHdl, "badPointerresponseFifo_fifo", this, 32u, 1u, 1u, 0u),
    INST_configRespresponseFifo_count(simHdl,
				      "configRespresponseFifo_count",
				      this,
				      32u,
				      0u,
				      (tUInt8)0u),
    INST_configRespresponseFifo_fifo(simHdl, "configRespresponseFifo_fifo", this, 96u, 1u, 1u, 0u),
    INST_interruptEnableReg(simHdl, "interruptEnableReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_outOfRangeReadCountReg(simHdl, "outOfRangeReadCountReg", this, 32u, 0u, (tUInt8)0u),
    INST_outOfRangeWriteCount(simHdl, "outOfRangeWriteCount", this, 32u, 0u, (tUInt8)0u),
    INST_p_outOfRangeWriteCount(simHdl, "p_outOfRangeWriteCount", this, 32u, 0u, (tUInt8)0u),
    INST_p_putEnable(simHdl, "p_putEnable", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_p_putFailedrequestFifo_count(simHdl,
				      "p_putFailedrequestFifo_count",
				      this,
				      32u,
				      0u,
				      (tUInt8)0u),
    INST_p_putFailedrequestFifo_fbnbuff(simHdl,
					"p_putFailedrequestFifo_fbnbuff",
					this,
					32u,
					0u,
					(tUInt8)0u),
    INST_p_putFailedrequestFifo_fifo(simHdl, "p_putFailedrequestFifo_fifo", this, 32u, 1u, 1u, 0u),
    INST_p_requestFiredCount(simHdl, "p_requestFiredCount", this, 32u, 0u, (tUInt8)0u),
    INST_p_requestFiredPulse(simHdl, "p_requestFiredPulse", this, 0u),
    INST_reportMemoryTrafficresponseFifo_count(simHdl,
					       "reportMemoryTrafficresponseFifo_count",
					       this,
					       32u,
					       0u,
					       (tUInt8)0u),
    INST_reportMemoryTrafficresponseFifo_fifo(simHdl,
					      "reportMemoryTrafficresponseFifo_fifo",
					      this,
					      64u,
					      1u,
					      1u,
					      0u),
    INST_reportStateDbgresponseFifo_count(simHdl,
					  "reportStateDbgresponseFifo_count",
					  this,
					  32u,
					  0u,
					  (tUInt8)0u),
    INST_reportStateDbgresponseFifo_fifo(simHdl,
					 "reportStateDbgresponseFifo_fifo",
					 this,
					 128u,
					 1u,
					 1u,
					 0u),
    INST_req_ar_fifo(simHdl, "req_ar_fifo", this, 30u, 1u, 1u, 0u),
    INST_req_aw_fifo(simHdl, "req_aw_fifo", this, 30u, 1u, 1u, 0u),
    INST_slaveBrespFifo(simHdl, "slaveBrespFifo", this, 6u, 2u, 1u, 0u),
    INST_slaveRS(simHdl, "slaveRS", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_slaveReadAddrFifos_0(simHdl, "slaveReadAddrFifos_0", this, 15u, 2u, 1u, 0u),
    INST_slaveReadAddrFifos_1(simHdl, "slaveReadAddrFifos_1", this, 15u, 2u, 1u, 0u),
    INST_slaveReadAddrReg(simHdl, "slaveReadAddrReg", this, 15u, 0u, (tUInt8)0u),
    INST_slaveReadBurstCountReg(simHdl, "slaveReadBurstCountReg", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_slaveReadDataFifos_0(simHdl, "slaveReadDataFifos_0", this, 32u, 2u, 1u, 0u),
    INST_slaveReadDataFifos_1(simHdl, "slaveReadDataFifos_1", this, 32u, 2u, 1u, 0u),
    INST_slaveReadReqInfoFifo(simHdl, "slaveReadReqInfoFifo", this, 7u, 2u, 1u, 0u),
    INST_slaveReadTagReg(simHdl, "slaveReadTagReg", this, 6u, (tUInt8)0u, (tUInt8)0u),
    INST_slaveWS(simHdl, "slaveWS", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_slaveWriteAddrFifos_0(simHdl, "slaveWriteAddrFifos_0", this, 15u, 2u, 1u, 0u),
    INST_slaveWriteAddrFifos_1(simHdl, "slaveWriteAddrFifos_1", this, 15u, 2u, 1u, 0u),
    INST_slaveWriteAddrReg(simHdl, "slaveWriteAddrReg", this, 15u, 0u, (tUInt8)0u),
    INST_slaveWriteBurstCountReg(simHdl, "slaveWriteBurstCountReg", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_slaveWriteDataFifos_0(simHdl, "slaveWriteDataFifos_0", this, 32u, 2u, 1u, 0u),
    INST_slaveWriteDataFifos_1(simHdl, "slaveWriteDataFifos_1", this, 32u, 2u, 1u, 0u),
    INST_slaveWriteTagReg(simHdl, "slaveWriteTagReg", this, 6u, (tUInt8)0u, (tUInt8)0u),
    INST_tagMismatchresponseFifo_count(simHdl,
				       "tagMismatchresponseFifo_count",
				       this,
				       32u,
				       0u,
				       (tUInt8)0u),
    INST_tagMismatchresponseFifo_fifo(simHdl, "tagMismatchresponseFifo_fifo", this, 96u, 1u, 1u, 0u),
    INST_underflowReadCountReg(simHdl, "underflowReadCountReg", this, 32u, 0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    PORT_id(ARG_id),
    DEF_x_first__h7876(160u),
    DEF_x_first__h6340(160u),
    DEF_x_first__h8393(128u),
    DEF_x_first__h9420(96u),
    DEF_x_first__h4769(96u),
    DEF_x__h6630(160u),
    DEF_x__h8166(160u),
    DEF_x__h8683(128u),
    DEF_x__h5077(96u),
    DEF_x__h9710(96u),
    DEF_x__h13762(160u),
    DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399(104u),
    DEF_x__h13656(160u),
    DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395(104u),
    DEF_x__h13872(96u),
    DEF_x__h13575(96u)
{
  PORT_ifc_reportStateDbg_rec.setSize(128u);
  PORT_ifc_reportStateDbg_rec.clear();
  symbol_count = 86u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkDmaIndicationProxySynth::init_symbols_0()
{
  init_symbol(&symbols[0u], "_read__h3515", SYM_DEF, &DEF__read__h3515, 32u);
  init_symbol(&symbols[1u], "_read__h419", SYM_DEF, &DEF__read__h419, 8u);
  init_symbol(&symbols[2u],
	      "addrResponseresponseFifo_count",
	      SYM_MODULE,
	      &INST_addrResponseresponseFifo_count);
  init_symbol(&symbols[3u],
	      "addrResponseresponseFifo_fifo",
	      SYM_MODULE,
	      &INST_addrResponseresponseFifo_fifo);
  init_symbol(&symbols[4u], "badAddrresponseFifo_count", SYM_MODULE, &INST_badAddrresponseFifo_count);
  init_symbol(&symbols[5u], "badAddrresponseFifo_fifo", SYM_MODULE, &INST_badAddrresponseFifo_fifo);
  init_symbol(&symbols[6u],
	      "badAddrTransresponseFifo_count",
	      SYM_MODULE,
	      &INST_badAddrTransresponseFifo_count);
  init_symbol(&symbols[7u],
	      "badAddrTransresponseFifo_fifo",
	      SYM_MODULE,
	      &INST_badAddrTransresponseFifo_fifo);
  init_symbol(&symbols[8u],
	      "badNumberEntriesresponseFifo_count",
	      SYM_MODULE,
	      &INST_badNumberEntriesresponseFifo_count);
  init_symbol(&symbols[9u],
	      "badNumberEntriesresponseFifo_fifo",
	      SYM_MODULE,
	      &INST_badNumberEntriesresponseFifo_fifo);
  init_symbol(&symbols[10u],
	      "badPageSizeresponseFifo_count",
	      SYM_MODULE,
	      &INST_badPageSizeresponseFifo_count);
  init_symbol(&symbols[11u],
	      "badPageSizeresponseFifo_fifo",
	      SYM_MODULE,
	      &INST_badPageSizeresponseFifo_fifo);
  init_symbol(&symbols[12u],
	      "badPointerresponseFifo_count",
	      SYM_MODULE,
	      &INST_badPointerresponseFifo_count);
  init_symbol(&symbols[13u],
	      "badPointerresponseFifo_fifo",
	      SYM_MODULE,
	      &INST_badPointerresponseFifo_fifo);
  init_symbol(&symbols[14u],
	      "configRespresponseFifo_count",
	      SYM_MODULE,
	      &INST_configRespresponseFifo_count);
  init_symbol(&symbols[15u],
	      "configRespresponseFifo_fifo",
	      SYM_MODULE,
	      &INST_configRespresponseFifo_fifo);
  init_symbol(&symbols[16u], "id", SYM_PORT, &PORT_id, 32u);
  init_symbol(&symbols[17u], "ifc_reportStateDbg_rec", SYM_PORT, &PORT_ifc_reportStateDbg_rec, 128u);
  init_symbol(&symbols[18u], "interruptEnableReg", SYM_MODULE, &INST_interruptEnableReg);
  init_symbol(&symbols[19u], "outOfRangeReadCountReg", SYM_MODULE, &INST_outOfRangeReadCountReg);
  init_symbol(&symbols[20u], "outOfRangeWriteCount", SYM_MODULE, &INST_outOfRangeWriteCount);
  init_symbol(&symbols[21u], "p_outOfRangeWriteCount", SYM_MODULE, &INST_p_outOfRangeWriteCount);
  init_symbol(&symbols[22u], "p_putEnable", SYM_MODULE, &INST_p_putEnable);
  init_symbol(&symbols[23u],
	      "p_putFailedrequestFifo_count",
	      SYM_MODULE,
	      &INST_p_putFailedrequestFifo_count);
  init_symbol(&symbols[24u],
	      "p_putFailedrequestFifo_fbnbuff",
	      SYM_MODULE,
	      &INST_p_putFailedrequestFifo_fbnbuff);
  init_symbol(&symbols[25u],
	      "p_putFailedrequestFifo_fifo",
	      SYM_MODULE,
	      &INST_p_putFailedrequestFifo_fifo);
  init_symbol(&symbols[26u], "p_requestFiredCount", SYM_MODULE, &INST_p_requestFiredCount);
  init_symbol(&symbols[27u], "p_requestFiredPulse", SYM_MODULE, &INST_p_requestFiredPulse);
  init_symbol(&symbols[28u], "RL_addrResponseread", SYM_RULE);
  init_symbol(&symbols[29u], "RL_badAddrread", SYM_RULE);
  init_symbol(&symbols[30u], "RL_badAddrTransread", SYM_RULE);
  init_symbol(&symbols[31u], "RL_badNumberEntriesread", SYM_RULE);
  init_symbol(&symbols[32u], "RL_badPageSizeread", SYM_RULE);
  init_symbol(&symbols[33u], "RL_badPointerread", SYM_RULE);
  init_symbol(&symbols[34u], "RL_configRespread", SYM_RULE);
  init_symbol(&symbols[35u], "RL_outOfRangeRead", SYM_RULE);
  init_symbol(&symbols[36u], "RL_p_handleputFailedrequest", SYM_RULE);
  init_symbol(&symbols[37u], "RL_p_handleputFailedrequestFailure", SYM_RULE);
  init_symbol(&symbols[38u], "RL_p_outOfRangeWrite", SYM_RULE);
  init_symbol(&symbols[39u], "RL_p_readCtrlReg", SYM_RULE);
  init_symbol(&symbols[40u], "RL_p_readWriteFifo", SYM_RULE);
  init_symbol(&symbols[41u], "RL_p_requestFiredIncrement", SYM_RULE);
  init_symbol(&symbols[42u], "RL_p_slaveWriteputFailed", SYM_RULE);
  init_symbol(&symbols[43u], "RL_p_writeCtrlReg", SYM_RULE);
  init_symbol(&symbols[44u], "RL_readCtrlReg", SYM_RULE);
  init_symbol(&symbols[45u], "RL_reportMemoryTrafficread", SYM_RULE);
  init_symbol(&symbols[46u], "RL_reportStateDbgread", SYM_RULE);
  init_symbol(&symbols[47u], "RL_slaveReadAddressGenerator", SYM_RULE);
  init_symbol(&symbols[48u], "RL_tagMismatchread", SYM_RULE);
  init_symbol(&symbols[49u], "RL_writeCtrlReg", SYM_RULE);
  init_symbol(&symbols[50u], "RL_writeIndicatorFifo", SYM_RULE);
  init_symbol(&symbols[51u],
	      "reportMemoryTrafficresponseFifo_count",
	      SYM_MODULE,
	      &INST_reportMemoryTrafficresponseFifo_count);
  init_symbol(&symbols[52u],
	      "reportMemoryTrafficresponseFifo_fifo",
	      SYM_MODULE,
	      &INST_reportMemoryTrafficresponseFifo_fifo);
  init_symbol(&symbols[53u],
	      "reportStateDbgresponseFifo_count",
	      SYM_MODULE,
	      &INST_reportStateDbgresponseFifo_count);
  init_symbol(&symbols[54u],
	      "reportStateDbgresponseFifo_fifo",
	      SYM_MODULE,
	      &INST_reportStateDbgresponseFifo_fifo);
  init_symbol(&symbols[55u], "req_ar_fifo", SYM_MODULE, &INST_req_ar_fifo);
  init_symbol(&symbols[56u], "req_aw_fifo", SYM_MODULE, &INST_req_aw_fifo);
  init_symbol(&symbols[57u], "slaveBrespFifo", SYM_MODULE, &INST_slaveBrespFifo);
  init_symbol(&symbols[58u], "slaveReadAddrFifos_0", SYM_MODULE, &INST_slaveReadAddrFifos_0);
  init_symbol(&symbols[59u], "slaveReadAddrFifos_1", SYM_MODULE, &INST_slaveReadAddrFifos_1);
  init_symbol(&symbols[60u], "slaveReadAddrReg", SYM_MODULE, &INST_slaveReadAddrReg);
  init_symbol(&symbols[61u], "slaveReadBurstCountReg", SYM_MODULE, &INST_slaveReadBurstCountReg);
  init_symbol(&symbols[62u], "slaveReadDataFifos_0", SYM_MODULE, &INST_slaveReadDataFifos_0);
  init_symbol(&symbols[63u], "slaveReadDataFifos_1", SYM_MODULE, &INST_slaveReadDataFifos_1);
  init_symbol(&symbols[64u], "slaveReadReqInfoFifo", SYM_MODULE, &INST_slaveReadReqInfoFifo);
  init_symbol(&symbols[65u], "slaveReadTagReg", SYM_MODULE, &INST_slaveReadTagReg);
  init_symbol(&symbols[66u], "slaveRS", SYM_MODULE, &INST_slaveRS);
  init_symbol(&symbols[67u], "slaveWriteAddrFifos_0", SYM_MODULE, &INST_slaveWriteAddrFifos_0);
  init_symbol(&symbols[68u], "slaveWriteAddrFifos_1", SYM_MODULE, &INST_slaveWriteAddrFifos_1);
  init_symbol(&symbols[69u], "slaveWriteAddrReg", SYM_MODULE, &INST_slaveWriteAddrReg);
  init_symbol(&symbols[70u], "slaveWriteBurstCountReg", SYM_MODULE, &INST_slaveWriteBurstCountReg);
  init_symbol(&symbols[71u], "slaveWriteDataFifos_0", SYM_MODULE, &INST_slaveWriteDataFifos_0);
  init_symbol(&symbols[72u], "slaveWriteDataFifos_1", SYM_MODULE, &INST_slaveWriteDataFifos_1);
  init_symbol(&symbols[73u], "slaveWriteTagReg", SYM_MODULE, &INST_slaveWriteTagReg);
  init_symbol(&symbols[74u], "slaveWS", SYM_MODULE, &INST_slaveWS);
  init_symbol(&symbols[75u],
	      "tagMismatchresponseFifo_count",
	      SYM_MODULE,
	      &INST_tagMismatchresponseFifo_count);
  init_symbol(&symbols[76u],
	      "tagMismatchresponseFifo_fifo",
	      SYM_MODULE,
	      &INST_tagMismatchresponseFifo_fifo);
  init_symbol(&symbols[77u], "underflowReadCountReg", SYM_MODULE, &INST_underflowReadCountReg);
  init_symbol(&symbols[78u], "wbc__h13104", SYM_DEF, &DEF_wbc__h13104, 8u);
  init_symbol(&symbols[79u], "ws__h13010", SYM_DEF, &DEF_ws__h13010, 1u);
  init_symbol(&symbols[80u], "ws__h13102", SYM_DEF, &DEF_ws__h13102, 1u);
  init_symbol(&symbols[81u], "x__h12939", SYM_DEF, &DEF_x__h12939, 1u);
  init_symbol(&symbols[82u], "x__h13023", SYM_DEF, &DEF_x__h13023, 8u);
  init_symbol(&symbols[83u], "x_select__h2377", SYM_DEF, &DEF_x_select__h2377, 1u);
  init_symbol(&symbols[84u],
	      "y_avValue_snd_fst__h13165",
	      SYM_DEF,
	      &DEF_y_avValue_snd_fst__h13165,
	      1u);
  init_symbol(&symbols[85u],
	      "y_avValue_snd_snd_fst__h13170",
	      SYM_DEF,
	      &DEF_y_avValue_snd_snd_fst__h13170,
	      8u);
}


/* Rule actions */

void MOD_mkDmaIndicationProxySynth::RL_slaveReadAddressGenerator()
{
  tUInt8 DEF_slaveRS_CONCAT_slaveReadTagReg_6___d27;
  tUInt8 DEF_slaveRS_EQ_0_1_AND_NOT_slaveReadBurstCountReg__ETC___d23;
  tUInt8 DEF_NOT_slaveReadBurstCountReg_EQ_0___d22;
  tUInt8 DEF_slaveRS_EQ_1_4_AND_NOT_slaveReadBurstCountReg__ETC___d25;
  tUInt8 DEF_x__h2353;
  tUInt8 DEF_IF_slaveReadBurstCountReg_EQ_0_THEN_req_ar_fif_ETC___d14;
  tUInt32 DEF_x__h2327;
  tUInt32 DEF_IF_slaveReadBurstCountReg_EQ_0_THEN_req_ar_fif_ETC___d18;
  tUInt8 DEF_x__h2031;
  tUInt8 DEF_x__h2293;
  tUInt8 DEF_x__h2236;
  tUInt32 DEF_x__h2264;
  tUInt8 DEF_x_tag__h2378;
  tUInt32 DEF_x__h2181;
  tUInt32 DEF_req_ar_fifo_first____d11;
  DEF_req_ar_fifo_first____d11 = INST_req_ar_fifo.METH_first();
  DEF_x__h2181 = INST_slaveReadAddrReg.METH_read();
  DEF__read__h419 = INST_slaveReadBurstCountReg.METH_read();
  DEF_x_tag__h2378 = INST_slaveReadTagReg.METH_read();
  DEF_x_select__h2377 = INST_slaveRS.METH_read();
  DEF_x__h2236 = (tUInt8)((tUInt8)255u & (DEF_req_ar_fifo_first____d11 >> 6u));
  DEF_x__h2264 = (tUInt32)(32767u & (DEF_req_ar_fifo_first____d11 >> 14u));
  DEF_x__h2293 = (tUInt8)((tUInt8)63u & DEF_req_ar_fifo_first____d11);
  DEF_x__h2031 = (tUInt8)(DEF_req_ar_fifo_first____d11 >> 29u);
  DEF_slaveReadBurstCountReg_EQ_0___d2 = DEF__read__h419 == (tUInt8)0u;
  DEF_x__h2327 = 32767u & (DEF_x__h2181 + 4u);
  DEF_IF_slaveReadBurstCountReg_EQ_0_THEN_req_ar_fif_ETC___d18 = DEF_slaveReadBurstCountReg_EQ_0___d2 ? DEF_x__h2264 : DEF_x__h2327;
  DEF_x__h2353 = (tUInt8)255u & (DEF__read__h419 - (tUInt8)1u);
  DEF_IF_slaveReadBurstCountReg_EQ_0_THEN_req_ar_fif_ETC___d14 = DEF_slaveReadBurstCountReg_EQ_0___d2 ? DEF_x__h2236 : DEF_x__h2353;
  DEF_NOT_slaveReadBurstCountReg_EQ_0___d22 = !DEF_slaveReadBurstCountReg_EQ_0___d2;
  DEF_slaveRS_EQ_1_4_AND_NOT_slaveReadBurstCountReg__ETC___d25 = DEF_x_select__h2377 == (tUInt8)1u && DEF_NOT_slaveReadBurstCountReg_EQ_0___d22;
  DEF_slaveRS_EQ_0_1_AND_NOT_slaveReadBurstCountReg__ETC___d23 = DEF_x_select__h2377 == (tUInt8)0u && DEF_NOT_slaveReadBurstCountReg_EQ_0___d22;
  DEF_slaveRS_CONCAT_slaveReadTagReg_6___d27 = (tUInt8)127u & ((DEF_x_select__h2377 << 6u) | DEF_x_tag__h2378);
  INST_slaveReadAddrReg.METH_write(DEF_IF_slaveReadBurstCountReg_EQ_0_THEN_req_ar_fif_ETC___d18);
  INST_slaveReadBurstCountReg.METH_write(DEF_IF_slaveReadBurstCountReg_EQ_0_THEN_req_ar_fif_ETC___d14);
  if (DEF_slaveReadBurstCountReg_EQ_0___d2)
    INST_slaveRS.METH_write(DEF_x__h2031);
  if (DEF_slaveReadBurstCountReg_EQ_0___d2)
    INST_slaveReadTagReg.METH_write(DEF_x__h2293);
  if (DEF_slaveReadBurstCountReg_EQ_0___d2)
    INST_req_ar_fifo.METH_deq();
  if (DEF_slaveRS_EQ_0_1_AND_NOT_slaveReadBurstCountReg__ETC___d23)
    INST_slaveReadAddrFifos_0.METH_enq(DEF_x__h2181);
  if (DEF_slaveRS_EQ_1_4_AND_NOT_slaveReadBurstCountReg__ETC___d25)
    INST_slaveReadAddrFifos_1.METH_enq(DEF_x__h2181);
  if (DEF_NOT_slaveReadBurstCountReg_EQ_0___d22)
    INST_slaveReadReqInfoFifo.METH_enq(DEF_slaveRS_CONCAT_slaveReadTagReg_6___d27);
}

void MOD_mkDmaIndicationProxySynth::RL_p_requestFiredIncrement()
{
  tUInt32 DEF_x__h2626;
  DEF_v___1__h3333 = INST_p_requestFiredCount.METH_read();
  DEF_x__h2626 = DEF_v___1__h3333 + 1u;
  INST_p_requestFiredCount.METH_write(DEF_x__h2626);
}

void MOD_mkDmaIndicationProxySynth::RL_p_writeCtrlReg()
{
  tUInt8 DEF_slaveWriteAddrFifos_0_first__4_BITS_13_TO_0_7__ETC___d38;
  tUInt8 DEF_slaveWriteDataFifos_0_first__9_BIT_0___d40;
  tUInt32 DEF_addr__h2922;
  DEF_x__h3818 = INST_slaveWriteDataFifos_0.METH_first();
  DEF_slaveWriteAddrFifos_0_first____d34 = INST_slaveWriteAddrFifos_0.METH_first();
  DEF_addr__h2922 = (tUInt32)(16383u & DEF_slaveWriteAddrFifos_0_first____d34);
  DEF_slaveWriteDataFifos_0_first__9_BIT_0___d40 = (tUInt8)((tUInt8)1u & DEF_x__h3818);
  DEF_slaveWriteAddrFifos_0_first__4_BITS_13_TO_0_7__ETC___d38 = DEF_addr__h2922 == 8u;
  INST_slaveWriteAddrFifos_0.METH_deq();
  INST_slaveWriteDataFifos_0.METH_deq();
  if (DEF_slaveWriteAddrFifos_0_first__4_BITS_13_TO_0_7__ETC___d38)
    INST_p_putEnable.METH_write(DEF_slaveWriteDataFifos_0_first__9_BIT_0___d40);
}

void MOD_mkDmaIndicationProxySynth::RL_p_readCtrlReg()
{
  tUInt32 DEF_x__h3296;
  tUInt32 DEF_addr__h3213;
  DEF_x__h4030 = INST_p_outOfRangeWriteCount.METH_read();
  DEF_v___1__h3333 = INST_p_requestFiredCount.METH_read();
  DEF_slaveReadAddrFifos_0_first____d44 = INST_slaveReadAddrFifos_0.METH_first();
  DEF_addr__h3213 = (tUInt32)(16383u & DEF_slaveReadAddrFifos_0_first____d44);
  switch (DEF_addr__h3213) {
  case 4u:
    DEF_x__h3296 = DEF_x__h4030;
    break;
  case 0u:
    DEF_x__h3296 = DEF_v___1__h3333;
    break;
  default:
    DEF_x__h3296 = 5899680u;
  }
  INST_slaveReadAddrFifos_0.METH_deq();
  INST_slaveReadDataFifos_0.METH_enq(DEF_x__h3296);
}

void MOD_mkDmaIndicationProxySynth::RL_p_readWriteFifo()
{
  INST_slaveReadAddrFifos_0.METH_deq();
  INST_slaveReadDataFifos_0.METH_enq(5965232u);
}

void MOD_mkDmaIndicationProxySynth::RL_p_slaveWriteputFailed()
{
  tUInt32 DEF_x__h3787;
  tUInt32 DEF_IF_p_putFailedrequestFifo_count_6_EQ_0_7_THEN__ETC___d70;
  DEF__read__h3515 = INST_p_putFailedrequestFifo_count.METH_read();
  DEF_x__h3818 = INST_slaveWriteDataFifos_0.METH_first();
  DEF_p_putFailedrequestFifo_count_6_EQ_0___d57 = DEF__read__h3515 == 0u;
  DEF_x__h3787 = DEF__read__h3515 + 1u;
  DEF_IF_p_putFailedrequestFifo_count_6_EQ_0_7_THEN__ETC___d70 = DEF_p_putFailedrequestFifo_count_6_EQ_0___d57 ? DEF__read__h3515 : DEF_x__h3787;
  INST_slaveWriteAddrFifos_0.METH_deq();
  INST_slaveWriteDataFifos_0.METH_deq();
  INST_p_putFailedrequestFifo_fbnbuff.METH_write(DEF_x__h3818);
  INST_p_putFailedrequestFifo_count.METH_write(DEF_IF_p_putFailedrequestFifo_count_6_EQ_0_7_THEN__ETC___d70);
  if (DEF_p_putFailedrequestFifo_count_6_EQ_0___d57)
    INST_p_putFailedrequestFifo_fifo.METH_enq(DEF_x__h3818);
}

void MOD_mkDmaIndicationProxySynth::RL_p_handleputFailedrequest()
{
  INST_p_putFailedrequestFifo_fifo.METH_deq();
  INST_p_requestFiredPulse.METH_wset();
}

void MOD_mkDmaIndicationProxySynth::RL_p_handleputFailedrequestFailure()
{
  INST_p_putFailedrequestFifo_fifo.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkDmaIndicationProxySynth::RL_p_outOfRangeWrite()
{
  tUInt32 DEF_x__h4026;
  DEF_x__h4030 = INST_p_outOfRangeWriteCount.METH_read();
  DEF_x__h4026 = DEF_x__h4030 + 1u;
  INST_slaveWriteAddrFifos_0.METH_deq();
  INST_slaveWriteDataFifos_0.METH_deq();
  INST_p_outOfRangeWriteCount.METH_write(DEF_x__h4026);
}

void MOD_mkDmaIndicationProxySynth::RL_writeCtrlReg()
{
  tUInt8 DEF_slaveWriteAddrFifos_1_first__1_BITS_13_TO_0_4__ETC___d85;
  tUInt8 DEF_slaveWriteDataFifos_1_first__6_BIT_0___d87;
  tUInt32 DEF_addr__h4411;
  DEF_slaveWriteAddrFifos_1_first____d81 = INST_slaveWriteAddrFifos_1.METH_first();
  DEF_addr__h4411 = (tUInt32)(16383u & DEF_slaveWriteAddrFifos_1_first____d81);
  DEF_slaveWriteDataFifos_1_first__6_BIT_0___d87 = (tUInt8)((tUInt8)1u & INST_slaveWriteDataFifos_1.METH_first());
  DEF_slaveWriteAddrFifos_1_first__1_BITS_13_TO_0_4__ETC___d85 = DEF_addr__h4411 == 4u;
  INST_slaveWriteAddrFifos_1.METH_deq();
  INST_slaveWriteDataFifos_1.METH_deq();
  if (DEF_slaveWriteAddrFifos_1_first__1_BITS_13_TO_0_4__ETC___d85)
    INST_interruptEnableReg.METH_write(DEF_slaveWriteDataFifos_1_first__6_BIT_0___d87);
}

void MOD_mkDmaIndicationProxySynth::RL_writeIndicatorFifo()
{
  tUInt32 DEF_x__h4639;
  DEF_v___1__h12568 = INST_outOfRangeWriteCount.METH_read();
  DEF_x__h4639 = DEF_v___1__h12568 + 1u;
  INST_slaveWriteAddrFifos_1.METH_deq();
  INST_slaveWriteDataFifos_1.METH_deq();
  INST_outOfRangeWriteCount.METH_write(DEF_x__h4639);
}

void MOD_mkDmaIndicationProxySynth::RL_configRespread()
{
  tUInt32 DEF_x__h5084;
  tUInt8 DEF_configRespresponseFifo_fifo_notEmpty__4_AND_co_ETC___d111;
  tUInt32 DEF_v___1__h4971;
  tUInt32 DEF_x__h5016;
  tUInt8 DEF_configRespresponseFifo_count_07_EQ_2___d108;
  tUInt32 DEF_IF_configRespresponseFifo_count_07_EQ_2_08_THE_ETC___d110;
  tUInt32 DEF_configRespresponseFifo_count_BITS_26_TO_0___h5093;
  tUInt32 DEF_v__h4987;
  tUInt32 DEF__read__h4821;
  DEF_configRespresponseFifo_fifo_notEmpty____d94 = INST_configRespresponseFifo_fifo.METH_notEmpty();
  DEF_x_first__h4769 = INST_configRespresponseFifo_fifo.METH_first();
  DEF__read__h4821 = INST_configRespresponseFifo_count.METH_read();
  DEF_v___1__h12573 = INST_underflowReadCountReg.METH_read();
  DEF_configRespresponseFifo_count_BITS_26_TO_0___h5093 = (tUInt32)(134217727u & DEF__read__h4821);
  DEF_x__h5016 = DEF__read__h4821 + 1u;
  DEF_configRespresponseFifo_count_07_EQ_2___d108 = DEF__read__h4821 == 2u;
  DEF_IF_configRespresponseFifo_count_07_EQ_2_08_THE_ETC___d110 = DEF_configRespresponseFifo_count_07_EQ_2___d108 ? 0u : DEF_x__h5016;
  DEF_NOT_configRespresponseFifo_fifo_notEmpty__4___d95 = !DEF_configRespresponseFifo_fifo_notEmpty____d94;
  DEF_configRespresponseFifo_fifo_notEmpty__4_AND_co_ETC___d111 = DEF_configRespresponseFifo_fifo_notEmpty____d94 && DEF_configRespresponseFifo_count_07_EQ_2___d108;
  DEF_x__h5084 = (DEF_configRespresponseFifo_count_BITS_26_TO_0___h5093 << 5u) | (tUInt32)((tUInt8)0u);
  wop_primShiftLWide(96u, 96u, DEF_x_first__h4769, 32u, (tUInt32)(DEF_x__h5084), DEF_x__h5077);
  DEF_v__h4987 = DEF_x__h5077.get_whole_word(2u);
  DEF_v___1__h4971 = DEF_configRespresponseFifo_fifo_notEmpty____d94 ? DEF_v__h4987 : 3134249690u;
  DEF_x__h9757 = DEF_v___1__h12573 + 1u;
  INST_slaveReadAddrFifos_1.METH_deq();
  if (DEF_configRespresponseFifo_fifo_notEmpty____d94)
    INST_configRespresponseFifo_count.METH_write(DEF_IF_configRespresponseFifo_count_07_EQ_2_08_THE_ETC___d110);
  if (DEF_configRespresponseFifo_fifo_notEmpty__4_AND_co_ETC___d111)
    INST_configRespresponseFifo_fifo.METH_deq();
  if (DEF_NOT_configRespresponseFifo_fifo_notEmpty__4___d95)
    INST_underflowReadCountReg.METH_write(DEF_x__h9757);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_configRespresponseFifo_fifo_notEmpty__4___d95)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
  INST_slaveReadDataFifos_1.METH_enq(DEF_v___1__h4971);
}

void MOD_mkDmaIndicationProxySynth::RL_addrResponseread()
{
  tUInt32 DEF_x__h5610;
  tUInt8 DEF_addrResponseresponseFifo_fifo_notEmpty__20_AND_ETC___d133;
  tUInt32 DEF_v___1__h5497;
  tUInt32 DEF_x__h5542;
  tUInt8 DEF_addrResponseresponseFifo_count_29_EQ_1___d130;
  tUInt32 DEF_IF_addrResponseresponseFifo_count_29_EQ_1_30_T_ETC___d132;
  tUInt32 DEF_addrResponseresponseFifo_count_BITS_26_TO_0___h5619;
  tUInt64 DEF_x__h5603;
  tUInt32 DEF_v__h5513;
  tUInt32 DEF__read__h5365;
  tUInt64 DEF_x_first__h5313;
  DEF_x_first__h5313 = INST_addrResponseresponseFifo_fifo.METH_first();
  DEF__read__h5365 = INST_addrResponseresponseFifo_count.METH_read();
  DEF_v___1__h12573 = INST_underflowReadCountReg.METH_read();
  DEF_addrResponseresponseFifo_fifo_notEmpty____d120 = INST_addrResponseresponseFifo_fifo.METH_notEmpty();
  DEF_addrResponseresponseFifo_count_BITS_26_TO_0___h5619 = (tUInt32)(134217727u & DEF__read__h5365);
  DEF_addrResponseresponseFifo_count_29_EQ_1___d130 = DEF__read__h5365 == 1u;
  DEF_x__h5542 = DEF__read__h5365 + 1u;
  DEF_IF_addrResponseresponseFifo_count_29_EQ_1_30_T_ETC___d132 = DEF_addrResponseresponseFifo_count_29_EQ_1___d130 ? 0u : DEF_x__h5542;
  DEF_NOT_addrResponseresponseFifo_fifo_notEmpty__20___d121 = !DEF_addrResponseresponseFifo_fifo_notEmpty____d120;
  DEF_addrResponseresponseFifo_fifo_notEmpty__20_AND_ETC___d133 = DEF_addrResponseresponseFifo_fifo_notEmpty____d120 && DEF_addrResponseresponseFifo_count_29_EQ_1___d130;
  DEF_x__h5610 = (DEF_addrResponseresponseFifo_count_BITS_26_TO_0___h5619 << 5u) | (tUInt32)((tUInt8)0u);
  DEF_x__h5603 = primShiftL64(64u, 64u, (tUInt64)(DEF_x_first__h5313), 32u, (tUInt32)(DEF_x__h5610));
  DEF_v__h5513 = (tUInt32)(DEF_x__h5603 >> 32u);
  DEF_v___1__h5497 = DEF_addrResponseresponseFifo_fifo_notEmpty____d120 ? DEF_v__h5513 : 3134249690u;
  DEF_x__h9757 = DEF_v___1__h12573 + 1u;
  INST_slaveReadAddrFifos_1.METH_deq();
  if (DEF_addrResponseresponseFifo_fifo_notEmpty____d120)
    INST_addrResponseresponseFifo_count.METH_write(DEF_IF_addrResponseresponseFifo_count_29_EQ_1_30_T_ETC___d132);
  if (DEF_addrResponseresponseFifo_fifo_notEmpty__20_AND_ETC___d133)
    INST_addrResponseresponseFifo_fifo.METH_deq();
  if (DEF_NOT_addrResponseresponseFifo_fifo_notEmpty__20___d121)
    INST_underflowReadCountReg.METH_write(DEF_x__h9757);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_addrResponseresponseFifo_fifo_notEmpty__20___d121)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
  INST_slaveReadDataFifos_1.METH_enq(DEF_v___1__h5497);
}

void MOD_mkDmaIndicationProxySynth::RL_badPointerread()
{
  tUInt32 DEF_x__h6125;
  tUInt8 DEF_badPointerresponseFifo_fifo_notEmpty__40_AND_b_ETC___d153;
  tUInt32 DEF_v__h6028;
  tUInt32 DEF_v___1__h6012;
  tUInt32 DEF_x__h6057;
  tUInt8 DEF_badPointerresponseFifo_count_49_EQ_0___d150;
  tUInt32 DEF_IF_badPointerresponseFifo_count_49_EQ_0_50_THE_ETC___d152;
  tUInt32 DEF_badPointerresponseFifo_count_BITS_26_TO_0___h6134;
  tUInt32 DEF_x_first__h5828;
  tUInt32 DEF__read__h5880;
  DEF__read__h5880 = INST_badPointerresponseFifo_count.METH_read();
  DEF_x_first__h5828 = INST_badPointerresponseFifo_fifo.METH_first();
  DEF_v___1__h12573 = INST_underflowReadCountReg.METH_read();
  DEF_badPointerresponseFifo_fifo_notEmpty____d140 = INST_badPointerresponseFifo_fifo.METH_notEmpty();
  DEF_badPointerresponseFifo_count_BITS_26_TO_0___h6134 = (tUInt32)(134217727u & DEF__read__h5880);
  DEF_badPointerresponseFifo_count_49_EQ_0___d150 = DEF__read__h5880 == 0u;
  DEF_x__h6057 = DEF__read__h5880 + 1u;
  DEF_IF_badPointerresponseFifo_count_49_EQ_0_50_THE_ETC___d152 = DEF_badPointerresponseFifo_count_49_EQ_0___d150 ? DEF__read__h5880 : DEF_x__h6057;
  DEF_NOT_badPointerresponseFifo_fifo_notEmpty__40___d141 = !DEF_badPointerresponseFifo_fifo_notEmpty____d140;
  DEF_badPointerresponseFifo_fifo_notEmpty__40_AND_b_ETC___d153 = DEF_badPointerresponseFifo_fifo_notEmpty____d140 && DEF_badPointerresponseFifo_count_49_EQ_0___d150;
  DEF_x__h6125 = (DEF_badPointerresponseFifo_count_BITS_26_TO_0___h6134 << 5u) | (tUInt32)((tUInt8)0u);
  DEF_v__h6028 = primShiftL32(32u, 32u, (tUInt32)(DEF_x_first__h5828), 32u, (tUInt32)(DEF_x__h6125));
  DEF_v___1__h6012 = DEF_badPointerresponseFifo_fifo_notEmpty____d140 ? DEF_v__h6028 : 3134249690u;
  DEF_x__h9757 = DEF_v___1__h12573 + 1u;
  INST_slaveReadAddrFifos_1.METH_deq();
  if (DEF_badPointerresponseFifo_fifo_notEmpty____d140)
    INST_badPointerresponseFifo_count.METH_write(DEF_IF_badPointerresponseFifo_count_49_EQ_0_50_THE_ETC___d152);
  if (DEF_badPointerresponseFifo_fifo_notEmpty__40_AND_b_ETC___d153)
    INST_badPointerresponseFifo_fifo.METH_deq();
  if (DEF_NOT_badPointerresponseFifo_fifo_notEmpty__40___d141)
    INST_underflowReadCountReg.METH_write(DEF_x__h9757);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_badPointerresponseFifo_fifo_notEmpty__40___d141)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
  INST_slaveReadDataFifos_1.METH_enq(DEF_v___1__h6012);
}

void MOD_mkDmaIndicationProxySynth::RL_badAddrTransread()
{
  tUInt32 DEF_x__h6637;
  tUInt8 DEF_badAddrTransresponseFifo_fifo_notEmpty__59_AND_ETC___d172;
  tUInt32 DEF_v___1__h6524;
  tUInt32 DEF_x__h6569;
  tUInt8 DEF_badAddrTransresponseFifo_count_68_EQ_4___d169;
  tUInt32 DEF_IF_badAddrTransresponseFifo_count_68_EQ_4_69_T_ETC___d171;
  tUInt32 DEF_badAddrTransresponseFifo_count_BITS_26_TO_0___h6646;
  tUInt32 DEF_v__h6540;
  tUInt32 DEF__read__h6392;
  DEF_x_first__h6340 = INST_badAddrTransresponseFifo_fifo.METH_first();
  DEF__read__h6392 = INST_badAddrTransresponseFifo_count.METH_read();
  DEF_v___1__h12573 = INST_underflowReadCountReg.METH_read();
  DEF_badAddrTransresponseFifo_fifo_notEmpty____d159 = INST_badAddrTransresponseFifo_fifo.METH_notEmpty();
  DEF_badAddrTransresponseFifo_count_BITS_26_TO_0___h6646 = (tUInt32)(134217727u & DEF__read__h6392);
  DEF_badAddrTransresponseFifo_count_68_EQ_4___d169 = DEF__read__h6392 == 4u;
  DEF_x__h6569 = DEF__read__h6392 + 1u;
  DEF_IF_badAddrTransresponseFifo_count_68_EQ_4_69_T_ETC___d171 = DEF_badAddrTransresponseFifo_count_68_EQ_4___d169 ? 0u : DEF_x__h6569;
  DEF_NOT_badAddrTransresponseFifo_fifo_notEmpty__59___d160 = !DEF_badAddrTransresponseFifo_fifo_notEmpty____d159;
  DEF_badAddrTransresponseFifo_fifo_notEmpty__59_AND_ETC___d172 = DEF_badAddrTransresponseFifo_fifo_notEmpty____d159 && DEF_badAddrTransresponseFifo_count_68_EQ_4___d169;
  DEF_x__h6637 = (DEF_badAddrTransresponseFifo_count_BITS_26_TO_0___h6646 << 5u) | (tUInt32)((tUInt8)0u);
  wop_primShiftLWide(160u, 160u, DEF_x_first__h6340, 32u, (tUInt32)(DEF_x__h6637), DEF_x__h6630);
  DEF_v__h6540 = DEF_x__h6630.get_whole_word(4u);
  DEF_v___1__h6524 = DEF_badAddrTransresponseFifo_fifo_notEmpty____d159 ? DEF_v__h6540 : 3134249690u;
  DEF_x__h9757 = DEF_v___1__h12573 + 1u;
  INST_slaveReadAddrFifos_1.METH_deq();
  if (DEF_badAddrTransresponseFifo_fifo_notEmpty____d159)
    INST_badAddrTransresponseFifo_count.METH_write(DEF_IF_badAddrTransresponseFifo_count_68_EQ_4_69_T_ETC___d171);
  if (DEF_badAddrTransresponseFifo_fifo_notEmpty__59_AND_ETC___d172)
    INST_badAddrTransresponseFifo_fifo.METH_deq();
  if (DEF_NOT_badAddrTransresponseFifo_fifo_notEmpty__59___d160)
    INST_underflowReadCountReg.METH_write(DEF_x__h9757);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_badAddrTransresponseFifo_fifo_notEmpty__59___d160)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
  INST_slaveReadDataFifos_1.METH_enq(DEF_v___1__h6524);
}

void MOD_mkDmaIndicationProxySynth::RL_badPageSizeread()
{
  tUInt32 DEF_x__h7149;
  tUInt8 DEF_badPageSizeresponseFifo_fifo_notEmpty__79_AND__ETC___d192;
  tUInt32 DEF_v___1__h7036;
  tUInt32 DEF_x__h7081;
  tUInt8 DEF_badPageSizeresponseFifo_count_88_EQ_1___d189;
  tUInt32 DEF_IF_badPageSizeresponseFifo_count_88_EQ_1_89_TH_ETC___d191;
  tUInt32 DEF_badPageSizeresponseFifo_count_BITS_26_TO_0___h7158;
  tUInt64 DEF_x__h7142;
  tUInt32 DEF_v__h7052;
  tUInt32 DEF__read__h6904;
  tUInt64 DEF_x_first__h6852;
  DEF_x_first__h6852 = INST_badPageSizeresponseFifo_fifo.METH_first();
  DEF__read__h6904 = INST_badPageSizeresponseFifo_count.METH_read();
  DEF_v___1__h12573 = INST_underflowReadCountReg.METH_read();
  DEF_badPageSizeresponseFifo_fifo_notEmpty____d179 = INST_badPageSizeresponseFifo_fifo.METH_notEmpty();
  DEF_badPageSizeresponseFifo_count_BITS_26_TO_0___h7158 = (tUInt32)(134217727u & DEF__read__h6904);
  DEF_badPageSizeresponseFifo_count_88_EQ_1___d189 = DEF__read__h6904 == 1u;
  DEF_x__h7081 = DEF__read__h6904 + 1u;
  DEF_IF_badPageSizeresponseFifo_count_88_EQ_1_89_TH_ETC___d191 = DEF_badPageSizeresponseFifo_count_88_EQ_1___d189 ? 0u : DEF_x__h7081;
  DEF_NOT_badPageSizeresponseFifo_fifo_notEmpty__79___d180 = !DEF_badPageSizeresponseFifo_fifo_notEmpty____d179;
  DEF_badPageSizeresponseFifo_fifo_notEmpty__79_AND__ETC___d192 = DEF_badPageSizeresponseFifo_fifo_notEmpty____d179 && DEF_badPageSizeresponseFifo_count_88_EQ_1___d189;
  DEF_x__h7149 = (DEF_badPageSizeresponseFifo_count_BITS_26_TO_0___h7158 << 5u) | (tUInt32)((tUInt8)0u);
  DEF_x__h7142 = primShiftL64(64u, 64u, (tUInt64)(DEF_x_first__h6852), 32u, (tUInt32)(DEF_x__h7149));
  DEF_v__h7052 = (tUInt32)(DEF_x__h7142 >> 32u);
  DEF_v___1__h7036 = DEF_badPageSizeresponseFifo_fifo_notEmpty____d179 ? DEF_v__h7052 : 3134249690u;
  DEF_x__h9757 = DEF_v___1__h12573 + 1u;
  INST_slaveReadAddrFifos_1.METH_deq();
  if (DEF_badPageSizeresponseFifo_fifo_notEmpty____d179)
    INST_badPageSizeresponseFifo_count.METH_write(DEF_IF_badPageSizeresponseFifo_count_88_EQ_1_89_TH_ETC___d191);
  if (DEF_badPageSizeresponseFifo_fifo_notEmpty__79_AND__ETC___d192)
    INST_badPageSizeresponseFifo_fifo.METH_deq();
  if (DEF_NOT_badPageSizeresponseFifo_fifo_notEmpty__79___d180)
    INST_underflowReadCountReg.METH_write(DEF_x__h9757);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_badPageSizeresponseFifo_fifo_notEmpty__79___d180)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
  INST_slaveReadDataFifos_1.METH_enq(DEF_v___1__h7036);
}

void MOD_mkDmaIndicationProxySynth::RL_badNumberEntriesread()
{
  tUInt32 DEF_x__h7661;
  tUInt8 DEF_badNumberEntriesresponseFifo_fifo_notEmpty__99_ETC___d212;
  tUInt32 DEF_v___1__h7548;
  tUInt32 DEF_x__h7593;
  tUInt8 DEF_badNumberEntriesresponseFifo_count_08_EQ_1___d209;
  tUInt32 DEF_IF_badNumberEntriesresponseFifo_count_08_EQ_1__ETC___d211;
  tUInt32 DEF_badNumberEntriesresponseFifo_count_BITS_26_TO_0___h7670;
  tUInt64 DEF_x__h7654;
  tUInt32 DEF_v__h7564;
  tUInt32 DEF__read__h7416;
  tUInt64 DEF_x_first__h7364;
  DEF_x_first__h7364 = INST_badNumberEntriesresponseFifo_fifo.METH_first();
  DEF__read__h7416 = INST_badNumberEntriesresponseFifo_count.METH_read();
  DEF_v___1__h12573 = INST_underflowReadCountReg.METH_read();
  DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199 = INST_badNumberEntriesresponseFifo_fifo.METH_notEmpty();
  DEF_badNumberEntriesresponseFifo_count_BITS_26_TO_0___h7670 = (tUInt32)(134217727u & DEF__read__h7416);
  DEF_badNumberEntriesresponseFifo_count_08_EQ_1___d209 = DEF__read__h7416 == 1u;
  DEF_x__h7593 = DEF__read__h7416 + 1u;
  DEF_IF_badNumberEntriesresponseFifo_count_08_EQ_1__ETC___d211 = DEF_badNumberEntriesresponseFifo_count_08_EQ_1___d209 ? 0u : DEF_x__h7593;
  DEF_NOT_badNumberEntriesresponseFifo_fifo_notEmpty_ETC___d200 = !DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199;
  DEF_badNumberEntriesresponseFifo_fifo_notEmpty__99_ETC___d212 = DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199 && DEF_badNumberEntriesresponseFifo_count_08_EQ_1___d209;
  DEF_x__h7661 = (DEF_badNumberEntriesresponseFifo_count_BITS_26_TO_0___h7670 << 5u) | (tUInt32)((tUInt8)0u);
  DEF_x__h7654 = primShiftL64(64u, 64u, (tUInt64)(DEF_x_first__h7364), 32u, (tUInt32)(DEF_x__h7661));
  DEF_v__h7564 = (tUInt32)(DEF_x__h7654 >> 32u);
  DEF_v___1__h7548 = DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199 ? DEF_v__h7564 : 3134249690u;
  DEF_x__h9757 = DEF_v___1__h12573 + 1u;
  INST_slaveReadAddrFifos_1.METH_deq();
  if (DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199)
    INST_badNumberEntriesresponseFifo_count.METH_write(DEF_IF_badNumberEntriesresponseFifo_count_08_EQ_1__ETC___d211);
  if (DEF_badNumberEntriesresponseFifo_fifo_notEmpty__99_ETC___d212)
    INST_badNumberEntriesresponseFifo_fifo.METH_deq();
  if (DEF_NOT_badNumberEntriesresponseFifo_fifo_notEmpty_ETC___d200)
    INST_underflowReadCountReg.METH_write(DEF_x__h9757);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_badNumberEntriesresponseFifo_fifo_notEmpty_ETC___d200)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
  INST_slaveReadDataFifos_1.METH_enq(DEF_v___1__h7548);
}

void MOD_mkDmaIndicationProxySynth::RL_badAddrread()
{
  tUInt32 DEF_x__h8173;
  tUInt8 DEF_badAddrresponseFifo_fifo_notEmpty__19_AND_badA_ETC___d232;
  tUInt32 DEF_v___1__h8060;
  tUInt32 DEF_x__h8105;
  tUInt8 DEF_badAddrresponseFifo_count_28_EQ_4___d229;
  tUInt32 DEF_IF_badAddrresponseFifo_count_28_EQ_4_29_THEN_0_ETC___d231;
  tUInt32 DEF_badAddrresponseFifo_count_BITS_26_TO_0___h8182;
  tUInt32 DEF_v__h8076;
  tUInt32 DEF__read__h7928;
  DEF_x_first__h7876 = INST_badAddrresponseFifo_fifo.METH_first();
  DEF__read__h7928 = INST_badAddrresponseFifo_count.METH_read();
  DEF_v___1__h12573 = INST_underflowReadCountReg.METH_read();
  DEF_badAddrresponseFifo_fifo_notEmpty____d219 = INST_badAddrresponseFifo_fifo.METH_notEmpty();
  DEF_badAddrresponseFifo_count_BITS_26_TO_0___h8182 = (tUInt32)(134217727u & DEF__read__h7928);
  DEF_badAddrresponseFifo_count_28_EQ_4___d229 = DEF__read__h7928 == 4u;
  DEF_x__h8105 = DEF__read__h7928 + 1u;
  DEF_IF_badAddrresponseFifo_count_28_EQ_4_29_THEN_0_ETC___d231 = DEF_badAddrresponseFifo_count_28_EQ_4___d229 ? 0u : DEF_x__h8105;
  DEF_NOT_badAddrresponseFifo_fifo_notEmpty__19___d220 = !DEF_badAddrresponseFifo_fifo_notEmpty____d219;
  DEF_badAddrresponseFifo_fifo_notEmpty__19_AND_badA_ETC___d232 = DEF_badAddrresponseFifo_fifo_notEmpty____d219 && DEF_badAddrresponseFifo_count_28_EQ_4___d229;
  DEF_x__h8173 = (DEF_badAddrresponseFifo_count_BITS_26_TO_0___h8182 << 5u) | (tUInt32)((tUInt8)0u);
  wop_primShiftLWide(160u, 160u, DEF_x_first__h7876, 32u, (tUInt32)(DEF_x__h8173), DEF_x__h8166);
  DEF_v__h8076 = DEF_x__h8166.get_whole_word(4u);
  DEF_v___1__h8060 = DEF_badAddrresponseFifo_fifo_notEmpty____d219 ? DEF_v__h8076 : 3134249690u;
  DEF_x__h9757 = DEF_v___1__h12573 + 1u;
  INST_slaveReadAddrFifos_1.METH_deq();
  if (DEF_badAddrresponseFifo_fifo_notEmpty____d219)
    INST_badAddrresponseFifo_count.METH_write(DEF_IF_badAddrresponseFifo_count_28_EQ_4_29_THEN_0_ETC___d231);
  if (DEF_badAddrresponseFifo_fifo_notEmpty__19_AND_badA_ETC___d232)
    INST_badAddrresponseFifo_fifo.METH_deq();
  if (DEF_NOT_badAddrresponseFifo_fifo_notEmpty__19___d220)
    INST_underflowReadCountReg.METH_write(DEF_x__h9757);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_badAddrresponseFifo_fifo_notEmpty__19___d220)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
  INST_slaveReadDataFifos_1.METH_enq(DEF_v___1__h8060);
}

void MOD_mkDmaIndicationProxySynth::RL_reportStateDbgread()
{
  tUInt32 DEF_x__h8690;
  tUInt8 DEF_reportStateDbgresponseFifo_fifo_notEmpty__39_A_ETC___d252;
  tUInt32 DEF_v___1__h8577;
  tUInt32 DEF_x__h8622;
  tUInt8 DEF_reportStateDbgresponseFifo_count_48_EQ_3___d249;
  tUInt32 DEF_IF_reportStateDbgresponseFifo_count_48_EQ_3_49_ETC___d251;
  tUInt32 DEF_reportStateDbgresponseFifo_count_BITS_26_TO_0___h8699;
  tUInt32 DEF_v__h8593;
  tUInt32 DEF__read__h8445;
  DEF_x_first__h8393 = INST_reportStateDbgresponseFifo_fifo.METH_first();
  DEF__read__h8445 = INST_reportStateDbgresponseFifo_count.METH_read();
  DEF_v___1__h12573 = INST_underflowReadCountReg.METH_read();
  DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239 = INST_reportStateDbgresponseFifo_fifo.METH_notEmpty();
  DEF_reportStateDbgresponseFifo_count_BITS_26_TO_0___h8699 = (tUInt32)(134217727u & DEF__read__h8445);
  DEF_reportStateDbgresponseFifo_count_48_EQ_3___d249 = DEF__read__h8445 == 3u;
  DEF_x__h8622 = DEF__read__h8445 + 1u;
  DEF_IF_reportStateDbgresponseFifo_count_48_EQ_3_49_ETC___d251 = DEF_reportStateDbgresponseFifo_count_48_EQ_3___d249 ? 0u : DEF_x__h8622;
  DEF_NOT_reportStateDbgresponseFifo_fifo_notEmpty__39___d240 = !DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239;
  DEF_reportStateDbgresponseFifo_fifo_notEmpty__39_A_ETC___d252 = DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239 && DEF_reportStateDbgresponseFifo_count_48_EQ_3___d249;
  DEF_x__h8690 = (DEF_reportStateDbgresponseFifo_count_BITS_26_TO_0___h8699 << 5u) | (tUInt32)((tUInt8)0u);
  wop_primShiftLWide(128u, 128u, DEF_x_first__h8393, 32u, (tUInt32)(DEF_x__h8690), DEF_x__h8683);
  DEF_v__h8593 = DEF_x__h8683.get_whole_word(3u);
  DEF_v___1__h8577 = DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239 ? DEF_v__h8593 : 3134249690u;
  DEF_x__h9757 = DEF_v___1__h12573 + 1u;
  INST_slaveReadAddrFifos_1.METH_deq();
  if (DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239)
    INST_reportStateDbgresponseFifo_count.METH_write(DEF_IF_reportStateDbgresponseFifo_count_48_EQ_3_49_ETC___d251);
  if (DEF_reportStateDbgresponseFifo_fifo_notEmpty__39_A_ETC___d252)
    INST_reportStateDbgresponseFifo_fifo.METH_deq();
  if (DEF_NOT_reportStateDbgresponseFifo_fifo_notEmpty__39___d240)
    INST_underflowReadCountReg.METH_write(DEF_x__h9757);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_reportStateDbgresponseFifo_fifo_notEmpty__39___d240)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
  INST_slaveReadDataFifos_1.METH_enq(DEF_v___1__h8577);
}

void MOD_mkDmaIndicationProxySynth::RL_reportMemoryTrafficread()
{
  tUInt32 DEF_x__h9202;
  tUInt8 DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty__ETC___d272;
  tUInt32 DEF_v___1__h9089;
  tUInt32 DEF_x__h9134;
  tUInt8 DEF_reportMemoryTrafficresponseFifo_count_68_EQ_1___d269;
  tUInt32 DEF_IF_reportMemoryTrafficresponseFifo_count_68_EQ_ETC___d271;
  tUInt32 DEF_reportMemoryTrafficresponseFifo_count_BITS_26_TO_0___h9211;
  tUInt64 DEF_x__h9195;
  tUInt32 DEF_v__h9105;
  tUInt32 DEF__read__h8957;
  tUInt64 DEF_x_first__h8905;
  DEF_x_first__h8905 = INST_reportMemoryTrafficresponseFifo_fifo.METH_first();
  DEF__read__h8957 = INST_reportMemoryTrafficresponseFifo_count.METH_read();
  DEF_v___1__h12573 = INST_underflowReadCountReg.METH_read();
  DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259 = INST_reportMemoryTrafficresponseFifo_fifo.METH_notEmpty();
  DEF_reportMemoryTrafficresponseFifo_count_BITS_26_TO_0___h9211 = (tUInt32)(134217727u & DEF__read__h8957);
  DEF_reportMemoryTrafficresponseFifo_count_68_EQ_1___d269 = DEF__read__h8957 == 1u;
  DEF_x__h9134 = DEF__read__h8957 + 1u;
  DEF_IF_reportMemoryTrafficresponseFifo_count_68_EQ_ETC___d271 = DEF_reportMemoryTrafficresponseFifo_count_68_EQ_1___d269 ? 0u : DEF_x__h9134;
  DEF_NOT_reportMemoryTrafficresponseFifo_fifo_notEm_ETC___d260 = !DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259;
  DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty__ETC___d272 = DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259 && DEF_reportMemoryTrafficresponseFifo_count_68_EQ_1___d269;
  DEF_x__h9202 = (DEF_reportMemoryTrafficresponseFifo_count_BITS_26_TO_0___h9211 << 5u) | (tUInt32)((tUInt8)0u);
  DEF_x__h9195 = primShiftL64(64u, 64u, (tUInt64)(DEF_x_first__h8905), 32u, (tUInt32)(DEF_x__h9202));
  DEF_v__h9105 = (tUInt32)(DEF_x__h9195 >> 32u);
  DEF_v___1__h9089 = DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259 ? DEF_v__h9105 : 3134249690u;
  DEF_x__h9757 = DEF_v___1__h12573 + 1u;
  INST_slaveReadAddrFifos_1.METH_deq();
  if (DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259)
    INST_reportMemoryTrafficresponseFifo_count.METH_write(DEF_IF_reportMemoryTrafficresponseFifo_count_68_EQ_ETC___d271);
  if (DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty__ETC___d272)
    INST_reportMemoryTrafficresponseFifo_fifo.METH_deq();
  if (DEF_NOT_reportMemoryTrafficresponseFifo_fifo_notEm_ETC___d260)
    INST_underflowReadCountReg.METH_write(DEF_x__h9757);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_reportMemoryTrafficresponseFifo_fifo_notEm_ETC___d260)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
  INST_slaveReadDataFifos_1.METH_enq(DEF_v___1__h9089);
}

void MOD_mkDmaIndicationProxySynth::RL_tagMismatchread()
{
  tUInt32 DEF_x__h9717;
  tUInt8 DEF_tagMismatchresponseFifo_fifo_notEmpty__79_AND__ETC___d292;
  tUInt32 DEF_v___1__h9604;
  tUInt32 DEF_x__h9649;
  tUInt8 DEF_tagMismatchresponseFifo_count_88_EQ_2___d289;
  tUInt32 DEF_IF_tagMismatchresponseFifo_count_88_EQ_2_89_TH_ETC___d291;
  tUInt32 DEF_tagMismatchresponseFifo_count_BITS_26_TO_0___h9726;
  tUInt32 DEF_v__h9620;
  tUInt32 DEF__read__h9472;
  DEF_x_first__h9420 = INST_tagMismatchresponseFifo_fifo.METH_first();
  DEF__read__h9472 = INST_tagMismatchresponseFifo_count.METH_read();
  DEF_v___1__h12573 = INST_underflowReadCountReg.METH_read();
  DEF_tagMismatchresponseFifo_fifo_notEmpty____d279 = INST_tagMismatchresponseFifo_fifo.METH_notEmpty();
  DEF_tagMismatchresponseFifo_count_BITS_26_TO_0___h9726 = (tUInt32)(134217727u & DEF__read__h9472);
  DEF_tagMismatchresponseFifo_count_88_EQ_2___d289 = DEF__read__h9472 == 2u;
  DEF_x__h9649 = DEF__read__h9472 + 1u;
  DEF_IF_tagMismatchresponseFifo_count_88_EQ_2_89_TH_ETC___d291 = DEF_tagMismatchresponseFifo_count_88_EQ_2___d289 ? 0u : DEF_x__h9649;
  DEF_NOT_tagMismatchresponseFifo_fifo_notEmpty__79___d280 = !DEF_tagMismatchresponseFifo_fifo_notEmpty____d279;
  DEF_tagMismatchresponseFifo_fifo_notEmpty__79_AND__ETC___d292 = DEF_tagMismatchresponseFifo_fifo_notEmpty____d279 && DEF_tagMismatchresponseFifo_count_88_EQ_2___d289;
  DEF_x__h9717 = (DEF_tagMismatchresponseFifo_count_BITS_26_TO_0___h9726 << 5u) | (tUInt32)((tUInt8)0u);
  wop_primShiftLWide(96u, 96u, DEF_x_first__h9420, 32u, (tUInt32)(DEF_x__h9717), DEF_x__h9710);
  DEF_v__h9620 = DEF_x__h9710.get_whole_word(2u);
  DEF_v___1__h9604 = DEF_tagMismatchresponseFifo_fifo_notEmpty____d279 ? DEF_v__h9620 : 3134249690u;
  DEF_x__h9757 = DEF_v___1__h12573 + 1u;
  INST_slaveReadAddrFifos_1.METH_deq();
  if (DEF_tagMismatchresponseFifo_fifo_notEmpty____d279)
    INST_tagMismatchresponseFifo_count.METH_write(DEF_IF_tagMismatchresponseFifo_count_88_EQ_2_89_TH_ETC___d291);
  if (DEF_tagMismatchresponseFifo_fifo_notEmpty__79_AND__ETC___d292)
    INST_tagMismatchresponseFifo_fifo.METH_deq();
  if (DEF_NOT_tagMismatchresponseFifo_fifo_notEmpty__79___d280)
    INST_underflowReadCountReg.METH_write(DEF_x__h9757);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_tagMismatchresponseFifo_fifo_notEmpty__79___d280)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
  INST_slaveReadDataFifos_1.METH_enq(DEF_v___1__h9604);
}

void MOD_mkDmaIndicationProxySynth::RL_readCtrlReg()
{
  tUInt32 DEF__theResult___snd__h9961;
  tUInt32 DEF_v___1__h12564;
  tUInt32 DEF_v___1__h12583;
  tUInt32 DEF_v___1__h12577;
  tUInt32 DEF_x__h9925;
  tUInt32 DEF_addr__h9924;
  DEF_configRespresponseFifo_fifo_notEmpty____d94 = INST_configRespresponseFifo_fifo.METH_notEmpty();
  DEF_v___1__h12568 = INST_outOfRangeWriteCount.METH_read();
  DEF_x__h12719 = INST_outOfRangeReadCountReg.METH_read();
  DEF_slaveReadAddrFifos_1_first____d100 = INST_slaveReadAddrFifos_1.METH_first();
  DEF_v___1__h12573 = INST_underflowReadCountReg.METH_read();
  DEF_tagMismatchresponseFifo_fifo_notEmpty____d279 = INST_tagMismatchresponseFifo_fifo.METH_notEmpty();
  DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259 = INST_reportMemoryTrafficresponseFifo_fifo.METH_notEmpty();
  DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239 = INST_reportStateDbgresponseFifo_fifo.METH_notEmpty();
  DEF_badAddrresponseFifo_fifo_notEmpty____d219 = INST_badAddrresponseFifo_fifo.METH_notEmpty();
  DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199 = INST_badNumberEntriesresponseFifo_fifo.METH_notEmpty();
  DEF_badPageSizeresponseFifo_fifo_notEmpty____d179 = INST_badPageSizeresponseFifo_fifo.METH_notEmpty();
  DEF_badAddrTransresponseFifo_fifo_notEmpty____d159 = INST_badAddrTransresponseFifo_fifo.METH_notEmpty();
  DEF_addrResponseresponseFifo_fifo_notEmpty____d120 = INST_addrResponseresponseFifo_fifo.METH_notEmpty();
  DEF_badPointerresponseFifo_fifo_notEmpty____d140 = INST_badPointerresponseFifo_fifo.METH_notEmpty();
  DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311 = DEF_tagMismatchresponseFifo_fifo_notEmpty____d279 || (DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259 || (DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239 || (DEF_badAddrresponseFifo_fifo_notEmpty____d219 || (DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199 || (DEF_badPageSizeresponseFifo_fifo_notEmpty____d179 || (DEF_badAddrTransresponseFifo_fifo_notEmpty____d159 || (DEF_badPointerresponseFifo_fifo_notEmpty____d140 || (DEF_addrResponseresponseFifo_fifo_notEmpty____d120 || DEF_configRespresponseFifo_fifo_notEmpty____d94))))))));
  DEF_interruptEnableReg__h12580 = INST_interruptEnableReg.METH_read();
  DEF_addr__h9924 = (tUInt32)(16383u & DEF_slaveReadAddrFifos_1_first____d100);
  DEF_v___1__h12577 = DEF_interruptEnableReg__h12580 ? 1u : 0u;
  DEF_v___1__h12583 = DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311 ? 1u : 0u;
  DEF__theResult___snd__h9961 = DEF_tagMismatchresponseFifo_fifo_notEmpty____d279 ? 9u : (DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259 ? 8u : (DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239 ? 7u : (DEF_badAddrresponseFifo_fifo_notEmpty____d219 ? 6u : (DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199 ? 5u : (DEF_badPageSizeresponseFifo_fifo_notEmpty____d179 ? 4u : (DEF_badAddrTransresponseFifo_fifo_notEmpty____d159 ? 3u : (DEF_badPointerresponseFifo_fifo_notEmpty____d140 ? 2u : (DEF_addrResponseresponseFifo_fifo_notEmpty____d120 ? 1u : (DEF_configRespresponseFifo_fifo_notEmpty____d94 ? 0u : 4294967295u)))))))));
  DEF_v___1__h12564 = DEF__theResult___snd__h9961 + 1u;
  switch (DEF_addr__h9924) {
  case 24u:
    DEF_x__h9925 = DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311 ? DEF_v___1__h12564 : 0u;
    break;
  case 20u:
    DEF_x__h9925 = DEF_v___1__h12568;
    break;
  case 16u:
    DEF_x__h9925 = DEF_x__h12719;
    break;
  case 12u:
    DEF_x__h9925 = DEF_v___1__h12573;
    break;
  case 8u:
    DEF_x__h9925 = 10u;
    break;
  case 4u:
    DEF_x__h9925 = DEF_v___1__h12577;
    break;
  case 0u:
    DEF_x__h9925 = DEF_v___1__h12583;
    break;
  default:
    DEF_x__h9925 = 5899680u;
  }
  INST_slaveReadAddrFifos_1.METH_deq();
  INST_slaveReadDataFifos_1.METH_enq(DEF_x__h9925);
}

void MOD_mkDmaIndicationProxySynth::RL_outOfRangeRead()
{
  tUInt32 DEF_x__h12715;
  DEF_x__h12719 = INST_outOfRangeReadCountReg.METH_read();
  DEF_x__h12715 = DEF_x__h12719 + 1u;
  INST_slaveReadAddrFifos_1.METH_deq();
  INST_slaveReadDataFifos_1.METH_enq(0u);
  INST_outOfRangeReadCountReg.METH_write(DEF_x__h12715);
}


/* Methods */

tUInt32 MOD_mkDmaIndicationProxySynth::METH_portalIfc_ifcType()
{
  tUInt32 PORT_portalIfc_ifcType;
  PORT_portalIfc_ifcType = 3370957757u;
  return PORT_portalIfc_ifcType;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_ifcType()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_ifcType;
  tUInt8 PORT_RDY_portalIfc_ifcType;
  DEF_CAN_FIRE_portalIfc_ifcType = (tUInt8)1u;
  PORT_RDY_portalIfc_ifcType = DEF_CAN_FIRE_portalIfc_ifcType;
  return PORT_RDY_portalIfc_ifcType;
}

tUInt32 MOD_mkDmaIndicationProxySynth::METH_portalIfc_ifcId()
{
  tUInt32 PORT_portalIfc_ifcId;
  PORT_portalIfc_ifcId = PORT_id;
  return PORT_portalIfc_ifcId;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_ifcId()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_ifcId;
  tUInt8 PORT_RDY_portalIfc_ifcId;
  DEF_CAN_FIRE_portalIfc_ifcId = (tUInt8)1u;
  PORT_RDY_portalIfc_ifcId = DEF_CAN_FIRE_portalIfc_ifcId;
  return PORT_RDY_portalIfc_ifcId;
}

void MOD_mkDmaIndicationProxySynth::METH_portalIfc_slave_read_server_readReq_put(tUInt32 ARG_portalIfc_slave_read_server_readReq_put)
{
  INST_req_ar_fifo.METH_enq(ARG_portalIfc_slave_read_server_readReq_put);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_slave_read_server_readReq_put()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put;
  tUInt8 PORT_RDY_portalIfc_slave_read_server_readReq_put;
  DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put = INST_req_ar_fifo.METH_i_notFull();
  PORT_RDY_portalIfc_slave_read_server_readReq_put = DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put;
  return PORT_RDY_portalIfc_slave_read_server_readReq_put;
}

tUInt64 MOD_mkDmaIndicationProxySynth::METH_portalIfc_slave_read_server_readData_get()
{
  tUInt8 DEF_slaveReadReqInfoFifo_first__46_BIT_6_47_EQ_0___d348;
  tUInt8 DEF_slaveReadReqInfoFifo_first__46_BIT_6_47_EQ_1___d349;
  tUInt32 DEF_v__h12862;
  tUInt8 DEF_y_avValue_tag__h12937;
  tUInt32 DEF_x_first__h1591;
  tUInt32 DEF_x_first__h1663;
  tUInt64 PORT_portalIfc_slave_read_server_readData_get;
  DEF_x_first__h1663 = INST_slaveReadDataFifos_1.METH_first();
  DEF_x_first__h1591 = INST_slaveReadDataFifos_0.METH_first();
  DEF_slaveReadReqInfoFifo_first____d346 = INST_slaveReadReqInfoFifo.METH_first();
  DEF_x__h12939 = (tUInt8)(DEF_slaveReadReqInfoFifo_first____d346 >> 6u);
  DEF_y_avValue_tag__h12937 = (tUInt8)((tUInt8)63u & DEF_slaveReadReqInfoFifo_first____d346);
  switch (DEF_x__h12939) {
  case (tUInt8)0u:
    DEF_v__h12862 = DEF_x_first__h1591;
    break;
  case (tUInt8)1u:
    DEF_v__h12862 = DEF_x_first__h1663;
    break;
  default:
    DEF_v__h12862 = 2863311530u;
  }
  PORT_portalIfc_slave_read_server_readData_get = 274877906943llu & ((((tUInt64)(DEF_v__h12862)) << 6u) | (tUInt64)(DEF_y_avValue_tag__h12937));
  DEF_slaveReadReqInfoFifo_first__46_BIT_6_47_EQ_1___d349 = DEF_x__h12939 == (tUInt8)1u;
  DEF_slaveReadReqInfoFifo_first__46_BIT_6_47_EQ_0___d348 = DEF_x__h12939 == (tUInt8)0u;
  INST_slaveReadReqInfoFifo.METH_deq();
  if (DEF_slaveReadReqInfoFifo_first__46_BIT_6_47_EQ_0___d348)
    INST_slaveReadDataFifos_0.METH_deq();
  if (DEF_slaveReadReqInfoFifo_first__46_BIT_6_47_EQ_1___d349)
    INST_slaveReadDataFifos_1.METH_deq();
  return PORT_portalIfc_slave_read_server_readData_get;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_slave_read_server_readData_get()
{
  tUInt8 DEF_CASE_slaveReadReqInfoFifo_first__46_BIT_6_47_0_ETC___d358;
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get;
  tUInt8 PORT_RDY_portalIfc_slave_read_server_readData_get;
  DEF_slaveReadReqInfoFifo_first____d346 = INST_slaveReadReqInfoFifo.METH_first();
  DEF_x__h12939 = (tUInt8)(DEF_slaveReadReqInfoFifo_first____d346 >> 6u);
  switch (DEF_x__h12939) {
  case (tUInt8)0u:
    DEF_CASE_slaveReadReqInfoFifo_first__46_BIT_6_47_0_ETC___d358 = INST_slaveReadDataFifos_0.METH_i_notEmpty();
    break;
  case (tUInt8)1u:
    DEF_CASE_slaveReadReqInfoFifo_first__46_BIT_6_47_0_ETC___d358 = INST_slaveReadDataFifos_1.METH_i_notEmpty();
    break;
  default:
    DEF_CASE_slaveReadReqInfoFifo_first__46_BIT_6_47_0_ETC___d358 = (tUInt8)1u;
  }
  DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get = INST_slaveReadReqInfoFifo.METH_i_notEmpty() && DEF_CASE_slaveReadReqInfoFifo_first__46_BIT_6_47_0_ETC___d358;
  PORT_RDY_portalIfc_slave_read_server_readData_get = DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get;
  return PORT_RDY_portalIfc_slave_read_server_readData_get;
}

void MOD_mkDmaIndicationProxySynth::METH_portalIfc_slave_write_server_writeReq_put(tUInt32 ARG_portalIfc_slave_write_server_writeReq_put)
{
  INST_req_aw_fifo.METH_enq(ARG_portalIfc_slave_write_server_writeReq_put);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_slave_write_server_writeReq_put()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeReq_put;
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put = INST_req_aw_fifo.METH_i_notFull();
  PORT_RDY_portalIfc_slave_write_server_writeReq_put = DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put;
  return PORT_RDY_portalIfc_slave_write_server_writeReq_put;
}

void MOD_mkDmaIndicationProxySynth::METH_portalIfc_slave_write_server_writeData_put(tUInt64 ARG_portalIfc_slave_write_server_writeData_put)
{
  tUInt32 DEF_x__h13117;
  tUInt8 DEF_x__h13155;
  tUInt8 DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d372;
  tUInt8 DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d373;
  tUInt8 DEF_x__h13492;
  tUInt32 DEF_wa__h13100;
  tUInt8 DEF_x__h13427;
  tUInt8 DEF_y_avValue_snd_snd_snd__h13171;
  tUInt32 DEF_y_avValue_fst__h13091;
  tUInt32 DEF_x__h13349;
  tUInt8 DEF_wid__h13013;
  tUInt32 DEF_wa__h13012;
  DEF_req_aw_fifo_first____d361 = INST_req_aw_fifo.METH_first();
  DEF_wa__h13012 = INST_slaveWriteAddrReg.METH_read();
  DEF_x__h13023 = INST_slaveWriteBurstCountReg.METH_read();
  DEF_wid__h13013 = INST_slaveWriteTagReg.METH_read();
  DEF_ws__h13010 = INST_slaveWS.METH_read();
  DEF_x__h13349 = (tUInt32)(ARG_portalIfc_slave_write_server_writeData_put >> 6u);
  DEF_y_avValue_fst__h13091 = (tUInt32)(32767u & (DEF_req_aw_fifo_first____d361 >> 14u));
  DEF_y_avValue_snd_snd_fst__h13170 = (tUInt8)((tUInt8)255u & (DEF_req_aw_fifo_first____d361 >> 6u));
  DEF_y_avValue_snd_snd_snd__h13171 = (tUInt8)((tUInt8)63u & DEF_req_aw_fifo_first____d361);
  DEF_x__h13427 = (tUInt8)((tUInt8)63u & ARG_portalIfc_slave_write_server_writeData_put);
  DEF_y_avValue_snd_fst__h13165 = (tUInt8)(DEF_req_aw_fifo_first____d361 >> 29u);
  DEF_slaveWriteBurstCountReg_59_EQ_0___d360 = DEF_x__h13023 == (tUInt8)0u;
  DEF_ws__h13102 = DEF_slaveWriteBurstCountReg_59_EQ_0___d360 ? DEF_y_avValue_snd_fst__h13165 : DEF_ws__h13010;
  DEF_wa__h13100 = DEF_slaveWriteBurstCountReg_59_EQ_0___d360 ? DEF_y_avValue_fst__h13091 : DEF_wa__h13012;
  DEF_wbc__h13104 = DEF_slaveWriteBurstCountReg_59_EQ_0___d360 ? DEF_y_avValue_snd_snd_fst__h13170 : DEF_x__h13023;
  DEF_x__h13492 = DEF_slaveWriteBurstCountReg_59_EQ_0___d360 ? DEF_y_avValue_snd_snd_snd__h13171 : DEF_wid__h13013;
  DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375 = DEF_wbc__h13104 == (tUInt8)1u;
  DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d373 = DEF_ws__h13102 == (tUInt8)1u;
  DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d372 = DEF_ws__h13102 == (tUInt8)0u;
  DEF_x__h13155 = (tUInt8)255u & (DEF_wbc__h13104 - (tUInt8)1u);
  DEF_x__h13117 = 32767u & (DEF_wa__h13100 + 4u);
  if (DEF_slaveWriteBurstCountReg_59_EQ_0___d360)
    INST_req_aw_fifo.METH_deq();
  INST_slaveWriteAddrReg.METH_write(DEF_x__h13117);
  INST_slaveWriteBurstCountReg.METH_write(DEF_x__h13155);
  if (DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d372)
    INST_slaveWriteAddrFifos_0.METH_enq(DEF_wa__h13100);
  if (DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d373)
    INST_slaveWriteAddrFifos_1.METH_enq(DEF_wa__h13100);
  if (DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d372)
    INST_slaveWriteDataFifos_0.METH_enq(DEF_x__h13349);
  if (DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d373)
    INST_slaveWriteDataFifos_1.METH_enq(DEF_x__h13349);
  if (DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375)
    INST_slaveBrespFifo.METH_enq(DEF_x__h13427);
  INST_slaveWriteTagReg.METH_write(DEF_x__h13492);
  INST_slaveWS.METH_write(DEF_ws__h13102);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_slave_write_server_writeData_put()
{
  tUInt8 DEF_CASE_IF_slaveWriteBurstCountReg_59_EQ_0_60_THE_ETC___d392;
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeData_put;
  DEF_req_aw_fifo_first____d361 = INST_req_aw_fifo.METH_first();
  DEF_x__h13023 = INST_slaveWriteBurstCountReg.METH_read();
  DEF_ws__h13010 = INST_slaveWS.METH_read();
  DEF_y_avValue_snd_snd_fst__h13170 = (tUInt8)((tUInt8)255u & (DEF_req_aw_fifo_first____d361 >> 6u));
  DEF_y_avValue_snd_fst__h13165 = (tUInt8)(DEF_req_aw_fifo_first____d361 >> 29u);
  DEF_slaveWriteBurstCountReg_59_EQ_0___d360 = DEF_x__h13023 == (tUInt8)0u;
  DEF_ws__h13102 = DEF_slaveWriteBurstCountReg_59_EQ_0___d360 ? DEF_y_avValue_snd_fst__h13165 : DEF_ws__h13010;
  switch (DEF_ws__h13102) {
  case (tUInt8)0u:
    DEF_CASE_IF_slaveWriteBurstCountReg_59_EQ_0_60_THE_ETC___d392 = INST_slaveWriteAddrFifos_0.METH_i_notFull() && INST_slaveWriteDataFifos_0.METH_i_notFull();
    break;
  case (tUInt8)1u:
    DEF_CASE_IF_slaveWriteBurstCountReg_59_EQ_0_60_THE_ETC___d392 = INST_slaveWriteAddrFifos_1.METH_i_notFull() && INST_slaveWriteDataFifos_1.METH_i_notFull();
    break;
  default:
    DEF_CASE_IF_slaveWriteBurstCountReg_59_EQ_0_60_THE_ETC___d392 = (tUInt8)1u;
  }
  DEF_wbc__h13104 = DEF_slaveWriteBurstCountReg_59_EQ_0___d360 ? DEF_y_avValue_snd_snd_fst__h13170 : DEF_x__h13023;
  DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375 = DEF_wbc__h13104 == (tUInt8)1u;
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put = (!DEF_slaveWriteBurstCountReg_59_EQ_0___d360 || INST_req_aw_fifo.METH_i_notEmpty()) && ((!DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375 || INST_slaveBrespFifo.METH_i_notFull()) && DEF_CASE_IF_slaveWriteBurstCountReg_59_EQ_0_60_THE_ETC___d392);
  PORT_RDY_portalIfc_slave_write_server_writeData_put = DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put;
  return PORT_RDY_portalIfc_slave_write_server_writeData_put;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_portalIfc_slave_write_server_writeDone_get()
{
  tUInt8 DEF_portalIfc_slave_write_server_writeDone_get__avValue1;
  tUInt8 PORT_portalIfc_slave_write_server_writeDone_get;
  DEF_portalIfc_slave_write_server_writeDone_get__avValue1 = INST_slaveBrespFifo.METH_first();
  PORT_portalIfc_slave_write_server_writeDone_get = DEF_portalIfc_slave_write_server_writeDone_get__avValue1;
  INST_slaveBrespFifo.METH_deq();
  return PORT_portalIfc_slave_write_server_writeDone_get;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_slave_write_server_writeDone_get()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeDone_get;
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get = INST_slaveBrespFifo.METH_i_notEmpty();
  PORT_RDY_portalIfc_slave_write_server_writeDone_get = DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get;
  return PORT_RDY_portalIfc_slave_write_server_writeDone_get;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_portalIfc_interrupt__read()
{
  tUInt8 PORT_portalIfc_interrupt__read;
  DEF_configRespresponseFifo_fifo_notEmpty____d94 = INST_configRespresponseFifo_fifo.METH_notEmpty();
  DEF_tagMismatchresponseFifo_fifo_notEmpty____d279 = INST_tagMismatchresponseFifo_fifo.METH_notEmpty();
  DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259 = INST_reportMemoryTrafficresponseFifo_fifo.METH_notEmpty();
  DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239 = INST_reportStateDbgresponseFifo_fifo.METH_notEmpty();
  DEF_badAddrresponseFifo_fifo_notEmpty____d219 = INST_badAddrresponseFifo_fifo.METH_notEmpty();
  DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199 = INST_badNumberEntriesresponseFifo_fifo.METH_notEmpty();
  DEF_badPageSizeresponseFifo_fifo_notEmpty____d179 = INST_badPageSizeresponseFifo_fifo.METH_notEmpty();
  DEF_badAddrTransresponseFifo_fifo_notEmpty____d159 = INST_badAddrTransresponseFifo_fifo.METH_notEmpty();
  DEF_badPointerresponseFifo_fifo_notEmpty____d140 = INST_badPointerresponseFifo_fifo.METH_notEmpty();
  DEF_addrResponseresponseFifo_fifo_notEmpty____d120 = INST_addrResponseresponseFifo_fifo.METH_notEmpty();
  DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311 = DEF_tagMismatchresponseFifo_fifo_notEmpty____d279 || (DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259 || (DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239 || (DEF_badAddrresponseFifo_fifo_notEmpty____d219 || (DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199 || (DEF_badPageSizeresponseFifo_fifo_notEmpty____d179 || (DEF_badAddrTransresponseFifo_fifo_notEmpty____d159 || (DEF_badPointerresponseFifo_fifo_notEmpty____d140 || (DEF_addrResponseresponseFifo_fifo_notEmpty____d120 || DEF_configRespresponseFifo_fifo_notEmpty____d94))))))));
  DEF_interruptEnableReg__h12580 = INST_interruptEnableReg.METH_read();
  PORT_portalIfc_interrupt__read = DEF_interruptEnableReg__h12580 && DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311;
  return PORT_portalIfc_interrupt__read;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_interrupt__read()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_interrupt__read;
  tUInt8 PORT_RDY_portalIfc_interrupt__read;
  DEF_CAN_FIRE_portalIfc_interrupt__read = (tUInt8)1u;
  PORT_RDY_portalIfc_interrupt__read = DEF_CAN_FIRE_portalIfc_interrupt__read;
  return PORT_RDY_portalIfc_interrupt__read;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_configResp(tUInt32 ARG_ifc_configResp_pointer,
							tUInt64 ARG_ifc_configResp_msg)
{
  DEF_x__h13575.set_whole_word((tUInt32)((tUInt8)(ARG_ifc_configResp_pointer >> 24u)),
			       2u).set_whole_word((((tUInt32)(16777215u & ARG_ifc_configResp_pointer)) << 8u) | (tUInt32)((tUInt8)(ARG_ifc_configResp_msg >> 32u)),
						  1u).set_whole_word((tUInt32)(ARG_ifc_configResp_msg), 0u);
  INST_configRespresponseFifo_fifo.METH_enq(DEF_x__h13575);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_configResp()
{
  tUInt8 DEF_CAN_FIRE_ifc_configResp;
  tUInt8 PORT_RDY_ifc_configResp;
  DEF_CAN_FIRE_ifc_configResp = INST_configRespresponseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_configResp = DEF_CAN_FIRE_ifc_configResp;
  return PORT_RDY_ifc_configResp;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_addrResponse(tUInt64 ARG_ifc_addrResponse_physAddr)
{
  INST_addrResponseresponseFifo_fifo.METH_enq(ARG_ifc_addrResponse_physAddr);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_addrResponse()
{
  tUInt8 DEF_CAN_FIRE_ifc_addrResponse;
  tUInt8 PORT_RDY_ifc_addrResponse;
  DEF_CAN_FIRE_ifc_addrResponse = INST_addrResponseresponseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_addrResponse = DEF_CAN_FIRE_ifc_addrResponse;
  return PORT_RDY_ifc_addrResponse;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_badPointer(tUInt32 ARG_ifc_badPointer_pointer)
{
  INST_badPointerresponseFifo_fifo.METH_enq(ARG_ifc_badPointer_pointer);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_badPointer()
{
  tUInt8 DEF_CAN_FIRE_ifc_badPointer;
  tUInt8 PORT_RDY_ifc_badPointer;
  DEF_CAN_FIRE_ifc_badPointer = INST_badPointerresponseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_badPointer = DEF_CAN_FIRE_ifc_badPointer;
  return PORT_RDY_ifc_badPointer;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_badAddrTrans(tUInt32 ARG_ifc_badAddrTrans_pointer,
							  tUInt64 ARG_ifc_badAddrTrans_offset,
							  tUInt64 ARG_ifc_badAddrTrans_barrier)
{
  DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395.set_bits_in_word((tUInt8)(ARG_ifc_badAddrTrans_offset >> 56u),
										 3u,
										 0u,
										 8u).set_whole_word((tUInt32)(ARG_ifc_badAddrTrans_offset >> 24u),
												    2u).set_whole_word((((tUInt32)(16777215u & ARG_ifc_badAddrTrans_offset)) << 8u) | (tUInt32)((tUInt8)(ARG_ifc_badAddrTrans_barrier >> 32u)),
														       1u).set_whole_word((tUInt32)(ARG_ifc_badAddrTrans_barrier),
																	  0u);
  DEF_x__h13656.set_whole_word((tUInt32)((tUInt8)(ARG_ifc_badAddrTrans_pointer >> 24u)),
			       4u).set_whole_word((((tUInt32)(16777215u & ARG_ifc_badAddrTrans_pointer)) << 8u) | (tUInt32)(DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395.get_bits_in_word8(3u,
																									    0u,
																									    8u)),
						  3u).set_whole_word(DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395.get_whole_word(2u),
								     2u).set_whole_word(DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395.get_whole_word(1u),
											1u).set_whole_word(DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395.get_whole_word(0u),
													   0u);
  INST_badAddrTransresponseFifo_fifo.METH_enq(DEF_x__h13656);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_badAddrTrans()
{
  tUInt8 DEF_CAN_FIRE_ifc_badAddrTrans;
  tUInt8 PORT_RDY_ifc_badAddrTrans;
  DEF_CAN_FIRE_ifc_badAddrTrans = INST_badAddrTransresponseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_badAddrTrans = DEF_CAN_FIRE_ifc_badAddrTrans;
  return PORT_RDY_ifc_badAddrTrans;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_badPageSize(tUInt32 ARG_ifc_badPageSize_pointer,
							 tUInt32 ARG_ifc_badPageSize_sz)
{
  tUInt64 DEF_x__h13688;
  DEF_x__h13688 = (((tUInt64)(ARG_ifc_badPageSize_pointer)) << 32u) | (tUInt64)(ARG_ifc_badPageSize_sz);
  INST_badPageSizeresponseFifo_fifo.METH_enq(DEF_x__h13688);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_badPageSize()
{
  tUInt8 DEF_CAN_FIRE_ifc_badPageSize;
  tUInt8 PORT_RDY_ifc_badPageSize;
  DEF_CAN_FIRE_ifc_badPageSize = INST_badPageSizeresponseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_badPageSize = DEF_CAN_FIRE_ifc_badPageSize;
  return PORT_RDY_ifc_badPageSize;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_badNumberEntries(tUInt32 ARG_ifc_badNumberEntries_pointer,
							      tUInt32 ARG_ifc_badNumberEntries_sz)
{
  tUInt64 DEF_x__h13726;
  DEF_x__h13726 = (((tUInt64)(ARG_ifc_badNumberEntries_pointer)) << 32u) | (tUInt64)(ARG_ifc_badNumberEntries_sz);
  INST_badNumberEntriesresponseFifo_fifo.METH_enq(DEF_x__h13726);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_badNumberEntries()
{
  tUInt8 DEF_CAN_FIRE_ifc_badNumberEntries;
  tUInt8 PORT_RDY_ifc_badNumberEntries;
  DEF_CAN_FIRE_ifc_badNumberEntries = INST_badNumberEntriesresponseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_badNumberEntries = DEF_CAN_FIRE_ifc_badNumberEntries;
  return PORT_RDY_ifc_badNumberEntries;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_badAddr(tUInt32 ARG_ifc_badAddr_pointer,
						     tUInt64 ARG_ifc_badAddr_offset,
						     tUInt64 ARG_ifc_badAddr_physAddr)
{
  DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399.set_bits_in_word((tUInt8)(ARG_ifc_badAddr_offset >> 32u),
									     3u,
									     0u,
									     8u).build_concat((((tUInt64)((tUInt32)(ARG_ifc_badAddr_offset))) << 32u) | (tUInt64)((tUInt32)(ARG_ifc_badAddr_physAddr >> 32u)),
											      32u,
											      64u).set_whole_word((tUInt32)(ARG_ifc_badAddr_physAddr),
														  0u);
  DEF_x__h13762.set_whole_word((tUInt32)((tUInt8)(ARG_ifc_badAddr_pointer >> 24u)),
			       4u).set_whole_word((((tUInt32)(16777215u & ARG_ifc_badAddr_pointer)) << 8u) | (tUInt32)(DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399.get_bits_in_word8(3u,
																								   0u,
																								   8u)),
						  3u).set_whole_word(DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399.get_whole_word(2u),
								     2u).set_whole_word(DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399.get_whole_word(1u),
											1u).set_whole_word(DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399.get_whole_word(0u),
													   0u);
  INST_badAddrresponseFifo_fifo.METH_enq(DEF_x__h13762);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_badAddr()
{
  tUInt8 DEF_CAN_FIRE_ifc_badAddr;
  tUInt8 PORT_RDY_ifc_badAddr;
  DEF_CAN_FIRE_ifc_badAddr = INST_badAddrresponseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_badAddr = DEF_CAN_FIRE_ifc_badAddr;
  return PORT_RDY_ifc_badAddr;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_reportStateDbg(tUWide ARG_ifc_reportStateDbg_rec)
{
  PORT_ifc_reportStateDbg_rec = ARG_ifc_reportStateDbg_rec;
  INST_reportStateDbgresponseFifo_fifo.METH_enq(ARG_ifc_reportStateDbg_rec);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_reportStateDbg()
{
  tUInt8 DEF_CAN_FIRE_ifc_reportStateDbg;
  tUInt8 PORT_RDY_ifc_reportStateDbg;
  DEF_CAN_FIRE_ifc_reportStateDbg = INST_reportStateDbgresponseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_reportStateDbg = DEF_CAN_FIRE_ifc_reportStateDbg;
  return PORT_RDY_ifc_reportStateDbg;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_reportMemoryTraffic(tUInt64 ARG_ifc_reportMemoryTraffic_words)
{
  INST_reportMemoryTrafficresponseFifo_fifo.METH_enq(ARG_ifc_reportMemoryTraffic_words);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_reportMemoryTraffic()
{
  tUInt8 DEF_CAN_FIRE_ifc_reportMemoryTraffic;
  tUInt8 PORT_RDY_ifc_reportMemoryTraffic;
  DEF_CAN_FIRE_ifc_reportMemoryTraffic = INST_reportMemoryTrafficresponseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_reportMemoryTraffic = DEF_CAN_FIRE_ifc_reportMemoryTraffic;
  return PORT_RDY_ifc_reportMemoryTraffic;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_tagMismatch(tUInt8 ARG_ifc_tagMismatch_x,
							 tUInt32 ARG_ifc_tagMismatch_a,
							 tUInt32 ARG_ifc_tagMismatch_b)
{
  DEF_x__h13872.build_concat(0u, 65u, 31u).set_bits_in_word(ARG_ifc_tagMismatch_x,
							    2u,
							    0u,
							    1u).set_whole_word(ARG_ifc_tagMismatch_a,
									       1u).set_whole_word(ARG_ifc_tagMismatch_b,
												  0u);
  INST_tagMismatchresponseFifo_fifo.METH_enq(DEF_x__h13872);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_tagMismatch()
{
  tUInt8 DEF_CAN_FIRE_ifc_tagMismatch;
  tUInt8 PORT_RDY_ifc_tagMismatch;
  DEF_CAN_FIRE_ifc_tagMismatch = INST_tagMismatchresponseFifo_fifo.METH_i_notFull();
  PORT_RDY_ifc_tagMismatch = DEF_CAN_FIRE_ifc_tagMismatch;
  return PORT_RDY_ifc_tagMismatch;
}


/* Reset routines */

void MOD_mkDmaIndicationProxySynth::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_underflowReadCountReg.reset_RST(ARG_rst_in);
  INST_tagMismatchresponseFifo_fifo.reset_RST(ARG_rst_in);
  INST_tagMismatchresponseFifo_count.reset_RST(ARG_rst_in);
  INST_slaveWriteTagReg.reset_RST(ARG_rst_in);
  INST_slaveWriteDataFifos_1.reset_RST(ARG_rst_in);
  INST_slaveWriteDataFifos_0.reset_RST(ARG_rst_in);
  INST_slaveWriteBurstCountReg.reset_RST(ARG_rst_in);
  INST_slaveWriteAddrReg.reset_RST(ARG_rst_in);
  INST_slaveWriteAddrFifos_1.reset_RST(ARG_rst_in);
  INST_slaveWriteAddrFifos_0.reset_RST(ARG_rst_in);
  INST_slaveWS.reset_RST(ARG_rst_in);
  INST_slaveReadTagReg.reset_RST(ARG_rst_in);
  INST_slaveReadReqInfoFifo.reset_RST(ARG_rst_in);
  INST_slaveReadDataFifos_1.reset_RST(ARG_rst_in);
  INST_slaveReadDataFifos_0.reset_RST(ARG_rst_in);
  INST_slaveReadBurstCountReg.reset_RST(ARG_rst_in);
  INST_slaveReadAddrReg.reset_RST(ARG_rst_in);
  INST_slaveReadAddrFifos_1.reset_RST(ARG_rst_in);
  INST_slaveReadAddrFifos_0.reset_RST(ARG_rst_in);
  INST_slaveRS.reset_RST(ARG_rst_in);
  INST_slaveBrespFifo.reset_RST(ARG_rst_in);
  INST_req_aw_fifo.reset_RST(ARG_rst_in);
  INST_req_ar_fifo.reset_RST(ARG_rst_in);
  INST_reportStateDbgresponseFifo_fifo.reset_RST(ARG_rst_in);
  INST_reportStateDbgresponseFifo_count.reset_RST(ARG_rst_in);
  INST_reportMemoryTrafficresponseFifo_fifo.reset_RST(ARG_rst_in);
  INST_reportMemoryTrafficresponseFifo_count.reset_RST(ARG_rst_in);
  INST_p_requestFiredCount.reset_RST(ARG_rst_in);
  INST_p_putFailedrequestFifo_fifo.reset_RST(ARG_rst_in);
  INST_p_putFailedrequestFifo_fbnbuff.reset_RST(ARG_rst_in);
  INST_p_putFailedrequestFifo_count.reset_RST(ARG_rst_in);
  INST_p_putEnable.reset_RST(ARG_rst_in);
  INST_p_outOfRangeWriteCount.reset_RST(ARG_rst_in);
  INST_outOfRangeWriteCount.reset_RST(ARG_rst_in);
  INST_outOfRangeReadCountReg.reset_RST(ARG_rst_in);
  INST_interruptEnableReg.reset_RST(ARG_rst_in);
  INST_configRespresponseFifo_fifo.reset_RST(ARG_rst_in);
  INST_configRespresponseFifo_count.reset_RST(ARG_rst_in);
  INST_badPointerresponseFifo_fifo.reset_RST(ARG_rst_in);
  INST_badPointerresponseFifo_count.reset_RST(ARG_rst_in);
  INST_badPageSizeresponseFifo_fifo.reset_RST(ARG_rst_in);
  INST_badPageSizeresponseFifo_count.reset_RST(ARG_rst_in);
  INST_badNumberEntriesresponseFifo_fifo.reset_RST(ARG_rst_in);
  INST_badNumberEntriesresponseFifo_count.reset_RST(ARG_rst_in);
  INST_badAddrresponseFifo_fifo.reset_RST(ARG_rst_in);
  INST_badAddrresponseFifo_count.reset_RST(ARG_rst_in);
  INST_badAddrTransresponseFifo_fifo.reset_RST(ARG_rst_in);
  INST_badAddrTransresponseFifo_count.reset_RST(ARG_rst_in);
  INST_addrResponseresponseFifo_fifo.reset_RST(ARG_rst_in);
  INST_addrResponseresponseFifo_count.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkDmaIndicationProxySynth::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkDmaIndicationProxySynth::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_addrResponseresponseFifo_count.dump_state(indent + 2u);
  INST_addrResponseresponseFifo_fifo.dump_state(indent + 2u);
  INST_badAddrTransresponseFifo_count.dump_state(indent + 2u);
  INST_badAddrTransresponseFifo_fifo.dump_state(indent + 2u);
  INST_badAddrresponseFifo_count.dump_state(indent + 2u);
  INST_badAddrresponseFifo_fifo.dump_state(indent + 2u);
  INST_badNumberEntriesresponseFifo_count.dump_state(indent + 2u);
  INST_badNumberEntriesresponseFifo_fifo.dump_state(indent + 2u);
  INST_badPageSizeresponseFifo_count.dump_state(indent + 2u);
  INST_badPageSizeresponseFifo_fifo.dump_state(indent + 2u);
  INST_badPointerresponseFifo_count.dump_state(indent + 2u);
  INST_badPointerresponseFifo_fifo.dump_state(indent + 2u);
  INST_configRespresponseFifo_count.dump_state(indent + 2u);
  INST_configRespresponseFifo_fifo.dump_state(indent + 2u);
  INST_interruptEnableReg.dump_state(indent + 2u);
  INST_outOfRangeReadCountReg.dump_state(indent + 2u);
  INST_outOfRangeWriteCount.dump_state(indent + 2u);
  INST_p_outOfRangeWriteCount.dump_state(indent + 2u);
  INST_p_putEnable.dump_state(indent + 2u);
  INST_p_putFailedrequestFifo_count.dump_state(indent + 2u);
  INST_p_putFailedrequestFifo_fbnbuff.dump_state(indent + 2u);
  INST_p_putFailedrequestFifo_fifo.dump_state(indent + 2u);
  INST_p_requestFiredCount.dump_state(indent + 2u);
  INST_p_requestFiredPulse.dump_state(indent + 2u);
  INST_reportMemoryTrafficresponseFifo_count.dump_state(indent + 2u);
  INST_reportMemoryTrafficresponseFifo_fifo.dump_state(indent + 2u);
  INST_reportStateDbgresponseFifo_count.dump_state(indent + 2u);
  INST_reportStateDbgresponseFifo_fifo.dump_state(indent + 2u);
  INST_req_ar_fifo.dump_state(indent + 2u);
  INST_req_aw_fifo.dump_state(indent + 2u);
  INST_slaveBrespFifo.dump_state(indent + 2u);
  INST_slaveRS.dump_state(indent + 2u);
  INST_slaveReadAddrFifos_0.dump_state(indent + 2u);
  INST_slaveReadAddrFifos_1.dump_state(indent + 2u);
  INST_slaveReadAddrReg.dump_state(indent + 2u);
  INST_slaveReadBurstCountReg.dump_state(indent + 2u);
  INST_slaveReadDataFifos_0.dump_state(indent + 2u);
  INST_slaveReadDataFifos_1.dump_state(indent + 2u);
  INST_slaveReadReqInfoFifo.dump_state(indent + 2u);
  INST_slaveReadTagReg.dump_state(indent + 2u);
  INST_slaveWS.dump_state(indent + 2u);
  INST_slaveWriteAddrFifos_0.dump_state(indent + 2u);
  INST_slaveWriteAddrFifos_1.dump_state(indent + 2u);
  INST_slaveWriteAddrReg.dump_state(indent + 2u);
  INST_slaveWriteBurstCountReg.dump_state(indent + 2u);
  INST_slaveWriteDataFifos_0.dump_state(indent + 2u);
  INST_slaveWriteDataFifos_1.dump_state(indent + 2u);
  INST_slaveWriteTagReg.dump_state(indent + 2u);
  INST_tagMismatchresponseFifo_count.dump_state(indent + 2u);
  INST_tagMismatchresponseFifo_fifo.dump_state(indent + 2u);
  INST_underflowReadCountReg.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkDmaIndicationProxySynth::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 118u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_addrResponseresponseFifo_fifo_notEmpty__20___d121", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_badAddrTransresponseFifo_fifo_notEmpty__59___d160", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_badAddrresponseFifo_fifo_notEmpty__19___d220", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_badNumberEntriesresponseFifo_fifo_notEmpty_ETC___d200", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_badPageSizeresponseFifo_fifo_notEmpty__79___d180", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_badPointerresponseFifo_fifo_notEmpty__40___d141", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_configRespresponseFifo_fifo_notEmpty__4___d95", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_reportMemoryTrafficresponseFifo_fifo_notEm_ETC___d260", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_reportStateDbgresponseFifo_fifo_notEmpty__39___d240", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_tagMismatchresponseFifo_fifo_notEmpty__79___d280", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h3515", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h419", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrResponseresponseFifo_fifo_notEmpty____d120", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "badAddrTransresponseFifo_fifo_notEmpty____d159", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "badAddrresponseFifo_fifo_notEmpty____d219", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "badNumberEntriesresponseFifo_fifo_notEmpty____d199", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "badPageSizeresponseFifo_fifo_notEmpty____d179", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "badPointerresponseFifo_fifo_notEmpty____d140", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "configRespresponseFifo_fifo_notEmpty____d94", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395", 104u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399", 104u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "interruptEnableReg__h12580", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "p_putFailedrequestFifo_count_6_EQ_0___d57", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reportMemoryTrafficresponseFifo_fifo_notEmpty____d259", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reportStateDbgresponseFifo_fifo_notEmpty____d239", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "req_aw_fifo_first____d361", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slaveReadAddrFifos_0_first____d44", 15u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slaveReadAddrFifos_1_first____d100", 15u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slaveReadBurstCountReg_EQ_0___d2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slaveReadReqInfoFifo_first____d346", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slaveWriteAddrFifos_0_first____d34", 15u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slaveWriteAddrFifos_1_first____d81", 15u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slaveWriteBurstCountReg_59_EQ_0___d360", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagMismatchresponseFifo_fifo_notEmpty____d279", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v___1__h12568", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v___1__h12573", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v___1__h3333", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "wbc__h13104", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ws__h13010", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ws__h13102", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h12719", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h12939", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13023", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13575", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13656", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13762", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13872", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h3818", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h4030", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h5077", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h6630", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8166", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8683", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9710", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9757", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h4769", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h6340", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h7876", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h8393", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h9420", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_select__h2377", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y_avValue_snd_fst__h13165", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y_avValue_snd_snd_fst__h13170", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ifc_reportStateDbg_rec", 128u);
  num = INST_addrResponseresponseFifo_count.dump_VCD_defs(num);
  num = INST_addrResponseresponseFifo_fifo.dump_VCD_defs(num);
  num = INST_badAddrTransresponseFifo_count.dump_VCD_defs(num);
  num = INST_badAddrTransresponseFifo_fifo.dump_VCD_defs(num);
  num = INST_badAddrresponseFifo_count.dump_VCD_defs(num);
  num = INST_badAddrresponseFifo_fifo.dump_VCD_defs(num);
  num = INST_badNumberEntriesresponseFifo_count.dump_VCD_defs(num);
  num = INST_badNumberEntriesresponseFifo_fifo.dump_VCD_defs(num);
  num = INST_badPageSizeresponseFifo_count.dump_VCD_defs(num);
  num = INST_badPageSizeresponseFifo_fifo.dump_VCD_defs(num);
  num = INST_badPointerresponseFifo_count.dump_VCD_defs(num);
  num = INST_badPointerresponseFifo_fifo.dump_VCD_defs(num);
  num = INST_configRespresponseFifo_count.dump_VCD_defs(num);
  num = INST_configRespresponseFifo_fifo.dump_VCD_defs(num);
  num = INST_interruptEnableReg.dump_VCD_defs(num);
  num = INST_outOfRangeReadCountReg.dump_VCD_defs(num);
  num = INST_outOfRangeWriteCount.dump_VCD_defs(num);
  num = INST_p_outOfRangeWriteCount.dump_VCD_defs(num);
  num = INST_p_putEnable.dump_VCD_defs(num);
  num = INST_p_putFailedrequestFifo_count.dump_VCD_defs(num);
  num = INST_p_putFailedrequestFifo_fbnbuff.dump_VCD_defs(num);
  num = INST_p_putFailedrequestFifo_fifo.dump_VCD_defs(num);
  num = INST_p_requestFiredCount.dump_VCD_defs(num);
  num = INST_p_requestFiredPulse.dump_VCD_defs(num);
  num = INST_reportMemoryTrafficresponseFifo_count.dump_VCD_defs(num);
  num = INST_reportMemoryTrafficresponseFifo_fifo.dump_VCD_defs(num);
  num = INST_reportStateDbgresponseFifo_count.dump_VCD_defs(num);
  num = INST_reportStateDbgresponseFifo_fifo.dump_VCD_defs(num);
  num = INST_req_ar_fifo.dump_VCD_defs(num);
  num = INST_req_aw_fifo.dump_VCD_defs(num);
  num = INST_slaveBrespFifo.dump_VCD_defs(num);
  num = INST_slaveRS.dump_VCD_defs(num);
  num = INST_slaveReadAddrFifos_0.dump_VCD_defs(num);
  num = INST_slaveReadAddrFifos_1.dump_VCD_defs(num);
  num = INST_slaveReadAddrReg.dump_VCD_defs(num);
  num = INST_slaveReadBurstCountReg.dump_VCD_defs(num);
  num = INST_slaveReadDataFifos_0.dump_VCD_defs(num);
  num = INST_slaveReadDataFifos_1.dump_VCD_defs(num);
  num = INST_slaveReadReqInfoFifo.dump_VCD_defs(num);
  num = INST_slaveReadTagReg.dump_VCD_defs(num);
  num = INST_slaveWS.dump_VCD_defs(num);
  num = INST_slaveWriteAddrFifos_0.dump_VCD_defs(num);
  num = INST_slaveWriteAddrFifos_1.dump_VCD_defs(num);
  num = INST_slaveWriteAddrReg.dump_VCD_defs(num);
  num = INST_slaveWriteBurstCountReg.dump_VCD_defs(num);
  num = INST_slaveWriteDataFifos_0.dump_VCD_defs(num);
  num = INST_slaveWriteDataFifos_1.dump_VCD_defs(num);
  num = INST_slaveWriteTagReg.dump_VCD_defs(num);
  num = INST_tagMismatchresponseFifo_count.dump_VCD_defs(num);
  num = INST_tagMismatchresponseFifo_fifo.dump_VCD_defs(num);
  num = INST_underflowReadCountReg.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkDmaIndicationProxySynth::dump_VCD(tVCDDumpType dt,
					     unsigned int levels,
					     MOD_mkDmaIndicationProxySynth &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkDmaIndicationProxySynth::vcd_defs(tVCDDumpType dt,
					     MOD_mkDmaIndicationProxySynth &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 104u);
    vcd_write_x(sim_hdl, num++, 104u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 15u);
    vcd_write_x(sim_hdl, num++, 15u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 15u);
    vcd_write_x(sim_hdl, num++, 15u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 128u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375) != DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375, 1u);
	backing.DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375 = DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375;
      }
      ++num;
      if ((backing.DEF_NOT_addrResponseresponseFifo_fifo_notEmpty__20___d121) != DEF_NOT_addrResponseresponseFifo_fifo_notEmpty__20___d121)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_addrResponseresponseFifo_fifo_notEmpty__20___d121, 1u);
	backing.DEF_NOT_addrResponseresponseFifo_fifo_notEmpty__20___d121 = DEF_NOT_addrResponseresponseFifo_fifo_notEmpty__20___d121;
      }
      ++num;
      if ((backing.DEF_NOT_badAddrTransresponseFifo_fifo_notEmpty__59___d160) != DEF_NOT_badAddrTransresponseFifo_fifo_notEmpty__59___d160)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_badAddrTransresponseFifo_fifo_notEmpty__59___d160, 1u);
	backing.DEF_NOT_badAddrTransresponseFifo_fifo_notEmpty__59___d160 = DEF_NOT_badAddrTransresponseFifo_fifo_notEmpty__59___d160;
      }
      ++num;
      if ((backing.DEF_NOT_badAddrresponseFifo_fifo_notEmpty__19___d220) != DEF_NOT_badAddrresponseFifo_fifo_notEmpty__19___d220)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_badAddrresponseFifo_fifo_notEmpty__19___d220, 1u);
	backing.DEF_NOT_badAddrresponseFifo_fifo_notEmpty__19___d220 = DEF_NOT_badAddrresponseFifo_fifo_notEmpty__19___d220;
      }
      ++num;
      if ((backing.DEF_NOT_badNumberEntriesresponseFifo_fifo_notEmpty_ETC___d200) != DEF_NOT_badNumberEntriesresponseFifo_fifo_notEmpty_ETC___d200)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_badNumberEntriesresponseFifo_fifo_notEmpty_ETC___d200, 1u);
	backing.DEF_NOT_badNumberEntriesresponseFifo_fifo_notEmpty_ETC___d200 = DEF_NOT_badNumberEntriesresponseFifo_fifo_notEmpty_ETC___d200;
      }
      ++num;
      if ((backing.DEF_NOT_badPageSizeresponseFifo_fifo_notEmpty__79___d180) != DEF_NOT_badPageSizeresponseFifo_fifo_notEmpty__79___d180)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_badPageSizeresponseFifo_fifo_notEmpty__79___d180, 1u);
	backing.DEF_NOT_badPageSizeresponseFifo_fifo_notEmpty__79___d180 = DEF_NOT_badPageSizeresponseFifo_fifo_notEmpty__79___d180;
      }
      ++num;
      if ((backing.DEF_NOT_badPointerresponseFifo_fifo_notEmpty__40___d141) != DEF_NOT_badPointerresponseFifo_fifo_notEmpty__40___d141)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_badPointerresponseFifo_fifo_notEmpty__40___d141, 1u);
	backing.DEF_NOT_badPointerresponseFifo_fifo_notEmpty__40___d141 = DEF_NOT_badPointerresponseFifo_fifo_notEmpty__40___d141;
      }
      ++num;
      if ((backing.DEF_NOT_configRespresponseFifo_fifo_notEmpty__4___d95) != DEF_NOT_configRespresponseFifo_fifo_notEmpty__4___d95)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_configRespresponseFifo_fifo_notEmpty__4___d95, 1u);
	backing.DEF_NOT_configRespresponseFifo_fifo_notEmpty__4___d95 = DEF_NOT_configRespresponseFifo_fifo_notEmpty__4___d95;
      }
      ++num;
      if ((backing.DEF_NOT_reportMemoryTrafficresponseFifo_fifo_notEm_ETC___d260) != DEF_NOT_reportMemoryTrafficresponseFifo_fifo_notEm_ETC___d260)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_reportMemoryTrafficresponseFifo_fifo_notEm_ETC___d260, 1u);
	backing.DEF_NOT_reportMemoryTrafficresponseFifo_fifo_notEm_ETC___d260 = DEF_NOT_reportMemoryTrafficresponseFifo_fifo_notEm_ETC___d260;
      }
      ++num;
      if ((backing.DEF_NOT_reportStateDbgresponseFifo_fifo_notEmpty__39___d240) != DEF_NOT_reportStateDbgresponseFifo_fifo_notEmpty__39___d240)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_reportStateDbgresponseFifo_fifo_notEmpty__39___d240, 1u);
	backing.DEF_NOT_reportStateDbgresponseFifo_fifo_notEmpty__39___d240 = DEF_NOT_reportStateDbgresponseFifo_fifo_notEmpty__39___d240;
      }
      ++num;
      if ((backing.DEF_NOT_tagMismatchresponseFifo_fifo_notEmpty__79___d280) != DEF_NOT_tagMismatchresponseFifo_fifo_notEmpty__79___d280)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_tagMismatchresponseFifo_fifo_notEmpty__79___d280, 1u);
	backing.DEF_NOT_tagMismatchresponseFifo_fifo_notEmpty__79___d280 = DEF_NOT_tagMismatchresponseFifo_fifo_notEmpty__79___d280;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__read__h3515) != DEF__read__h3515)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h3515, 32u);
	backing.DEF__read__h3515 = DEF__read__h3515;
      }
      ++num;
      if ((backing.DEF__read__h419) != DEF__read__h419)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h419, 8u);
	backing.DEF__read__h419 = DEF__read__h419;
      }
      ++num;
      if ((backing.DEF_addrResponseresponseFifo_fifo_notEmpty____d120) != DEF_addrResponseresponseFifo_fifo_notEmpty____d120)
      {
	vcd_write_val(sim_hdl, num, DEF_addrResponseresponseFifo_fifo_notEmpty____d120, 1u);
	backing.DEF_addrResponseresponseFifo_fifo_notEmpty____d120 = DEF_addrResponseresponseFifo_fifo_notEmpty____d120;
      }
      ++num;
      if ((backing.DEF_badAddrTransresponseFifo_fifo_notEmpty____d159) != DEF_badAddrTransresponseFifo_fifo_notEmpty____d159)
      {
	vcd_write_val(sim_hdl, num, DEF_badAddrTransresponseFifo_fifo_notEmpty____d159, 1u);
	backing.DEF_badAddrTransresponseFifo_fifo_notEmpty____d159 = DEF_badAddrTransresponseFifo_fifo_notEmpty____d159;
      }
      ++num;
      if ((backing.DEF_badAddrresponseFifo_fifo_notEmpty____d219) != DEF_badAddrresponseFifo_fifo_notEmpty____d219)
      {
	vcd_write_val(sim_hdl, num, DEF_badAddrresponseFifo_fifo_notEmpty____d219, 1u);
	backing.DEF_badAddrresponseFifo_fifo_notEmpty____d219 = DEF_badAddrresponseFifo_fifo_notEmpty____d219;
      }
      ++num;
      if ((backing.DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199) != DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199)
      {
	vcd_write_val(sim_hdl, num, DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199, 1u);
	backing.DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199 = DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199;
      }
      ++num;
      if ((backing.DEF_badPageSizeresponseFifo_fifo_notEmpty____d179) != DEF_badPageSizeresponseFifo_fifo_notEmpty____d179)
      {
	vcd_write_val(sim_hdl, num, DEF_badPageSizeresponseFifo_fifo_notEmpty____d179, 1u);
	backing.DEF_badPageSizeresponseFifo_fifo_notEmpty____d179 = DEF_badPageSizeresponseFifo_fifo_notEmpty____d179;
      }
      ++num;
      if ((backing.DEF_badPointerresponseFifo_fifo_notEmpty____d140) != DEF_badPointerresponseFifo_fifo_notEmpty____d140)
      {
	vcd_write_val(sim_hdl, num, DEF_badPointerresponseFifo_fifo_notEmpty____d140, 1u);
	backing.DEF_badPointerresponseFifo_fifo_notEmpty____d140 = DEF_badPointerresponseFifo_fifo_notEmpty____d140;
      }
      ++num;
      if ((backing.DEF_configRespresponseFifo_fifo_notEmpty____d94) != DEF_configRespresponseFifo_fifo_notEmpty____d94)
      {
	vcd_write_val(sim_hdl, num, DEF_configRespresponseFifo_fifo_notEmpty____d94, 1u);
	backing.DEF_configRespresponseFifo_fifo_notEmpty____d94 = DEF_configRespresponseFifo_fifo_notEmpty____d94;
      }
      ++num;
      if ((backing.DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395) != DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395)
      {
	vcd_write_val(sim_hdl, num, DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395, 104u);
	backing.DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395 = DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395;
      }
      ++num;
      if ((backing.DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399) != DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399)
      {
	vcd_write_val(sim_hdl, num, DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399, 104u);
	backing.DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399 = DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399;
      }
      ++num;
      if ((backing.DEF_interruptEnableReg__h12580) != DEF_interruptEnableReg__h12580)
      {
	vcd_write_val(sim_hdl, num, DEF_interruptEnableReg__h12580, 1u);
	backing.DEF_interruptEnableReg__h12580 = DEF_interruptEnableReg__h12580;
      }
      ++num;
      if ((backing.DEF_p_putFailedrequestFifo_count_6_EQ_0___d57) != DEF_p_putFailedrequestFifo_count_6_EQ_0___d57)
      {
	vcd_write_val(sim_hdl, num, DEF_p_putFailedrequestFifo_count_6_EQ_0___d57, 1u);
	backing.DEF_p_putFailedrequestFifo_count_6_EQ_0___d57 = DEF_p_putFailedrequestFifo_count_6_EQ_0___d57;
      }
      ++num;
      if ((backing.DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259) != DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259)
      {
	vcd_write_val(sim_hdl, num, DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259, 1u);
	backing.DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259 = DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259;
      }
      ++num;
      if ((backing.DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239) != DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239)
      {
	vcd_write_val(sim_hdl, num, DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239, 1u);
	backing.DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239 = DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239;
      }
      ++num;
      if ((backing.DEF_req_aw_fifo_first____d361) != DEF_req_aw_fifo_first____d361)
      {
	vcd_write_val(sim_hdl, num, DEF_req_aw_fifo_first____d361, 30u);
	backing.DEF_req_aw_fifo_first____d361 = DEF_req_aw_fifo_first____d361;
      }
      ++num;
      if ((backing.DEF_slaveReadAddrFifos_0_first____d44) != DEF_slaveReadAddrFifos_0_first____d44)
      {
	vcd_write_val(sim_hdl, num, DEF_slaveReadAddrFifos_0_first____d44, 15u);
	backing.DEF_slaveReadAddrFifos_0_first____d44 = DEF_slaveReadAddrFifos_0_first____d44;
      }
      ++num;
      if ((backing.DEF_slaveReadAddrFifos_1_first____d100) != DEF_slaveReadAddrFifos_1_first____d100)
      {
	vcd_write_val(sim_hdl, num, DEF_slaveReadAddrFifos_1_first____d100, 15u);
	backing.DEF_slaveReadAddrFifos_1_first____d100 = DEF_slaveReadAddrFifos_1_first____d100;
      }
      ++num;
      if ((backing.DEF_slaveReadBurstCountReg_EQ_0___d2) != DEF_slaveReadBurstCountReg_EQ_0___d2)
      {
	vcd_write_val(sim_hdl, num, DEF_slaveReadBurstCountReg_EQ_0___d2, 1u);
	backing.DEF_slaveReadBurstCountReg_EQ_0___d2 = DEF_slaveReadBurstCountReg_EQ_0___d2;
      }
      ++num;
      if ((backing.DEF_slaveReadReqInfoFifo_first____d346) != DEF_slaveReadReqInfoFifo_first____d346)
      {
	vcd_write_val(sim_hdl, num, DEF_slaveReadReqInfoFifo_first____d346, 7u);
	backing.DEF_slaveReadReqInfoFifo_first____d346 = DEF_slaveReadReqInfoFifo_first____d346;
      }
      ++num;
      if ((backing.DEF_slaveWriteAddrFifos_0_first____d34) != DEF_slaveWriteAddrFifos_0_first____d34)
      {
	vcd_write_val(sim_hdl, num, DEF_slaveWriteAddrFifos_0_first____d34, 15u);
	backing.DEF_slaveWriteAddrFifos_0_first____d34 = DEF_slaveWriteAddrFifos_0_first____d34;
      }
      ++num;
      if ((backing.DEF_slaveWriteAddrFifos_1_first____d81) != DEF_slaveWriteAddrFifos_1_first____d81)
      {
	vcd_write_val(sim_hdl, num, DEF_slaveWriteAddrFifos_1_first____d81, 15u);
	backing.DEF_slaveWriteAddrFifos_1_first____d81 = DEF_slaveWriteAddrFifos_1_first____d81;
      }
      ++num;
      if ((backing.DEF_slaveWriteBurstCountReg_59_EQ_0___d360) != DEF_slaveWriteBurstCountReg_59_EQ_0___d360)
      {
	vcd_write_val(sim_hdl, num, DEF_slaveWriteBurstCountReg_59_EQ_0___d360, 1u);
	backing.DEF_slaveWriteBurstCountReg_59_EQ_0___d360 = DEF_slaveWriteBurstCountReg_59_EQ_0___d360;
      }
      ++num;
      if ((backing.DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311) != DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311)
      {
	vcd_write_val(sim_hdl, num, DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311, 1u);
	backing.DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311 = DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311;
      }
      ++num;
      if ((backing.DEF_tagMismatchresponseFifo_fifo_notEmpty____d279) != DEF_tagMismatchresponseFifo_fifo_notEmpty____d279)
      {
	vcd_write_val(sim_hdl, num, DEF_tagMismatchresponseFifo_fifo_notEmpty____d279, 1u);
	backing.DEF_tagMismatchresponseFifo_fifo_notEmpty____d279 = DEF_tagMismatchresponseFifo_fifo_notEmpty____d279;
      }
      ++num;
      if ((backing.DEF_v___1__h12568) != DEF_v___1__h12568)
      {
	vcd_write_val(sim_hdl, num, DEF_v___1__h12568, 32u);
	backing.DEF_v___1__h12568 = DEF_v___1__h12568;
      }
      ++num;
      if ((backing.DEF_v___1__h12573) != DEF_v___1__h12573)
      {
	vcd_write_val(sim_hdl, num, DEF_v___1__h12573, 32u);
	backing.DEF_v___1__h12573 = DEF_v___1__h12573;
      }
      ++num;
      if ((backing.DEF_v___1__h3333) != DEF_v___1__h3333)
      {
	vcd_write_val(sim_hdl, num, DEF_v___1__h3333, 32u);
	backing.DEF_v___1__h3333 = DEF_v___1__h3333;
      }
      ++num;
      if ((backing.DEF_wbc__h13104) != DEF_wbc__h13104)
      {
	vcd_write_val(sim_hdl, num, DEF_wbc__h13104, 8u);
	backing.DEF_wbc__h13104 = DEF_wbc__h13104;
      }
      ++num;
      if ((backing.DEF_ws__h13010) != DEF_ws__h13010)
      {
	vcd_write_val(sim_hdl, num, DEF_ws__h13010, 1u);
	backing.DEF_ws__h13010 = DEF_ws__h13010;
      }
      ++num;
      if ((backing.DEF_ws__h13102) != DEF_ws__h13102)
      {
	vcd_write_val(sim_hdl, num, DEF_ws__h13102, 1u);
	backing.DEF_ws__h13102 = DEF_ws__h13102;
      }
      ++num;
      if ((backing.DEF_x__h12719) != DEF_x__h12719)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h12719, 32u);
	backing.DEF_x__h12719 = DEF_x__h12719;
      }
      ++num;
      if ((backing.DEF_x__h12939) != DEF_x__h12939)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h12939, 1u);
	backing.DEF_x__h12939 = DEF_x__h12939;
      }
      ++num;
      if ((backing.DEF_x__h13023) != DEF_x__h13023)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13023, 8u);
	backing.DEF_x__h13023 = DEF_x__h13023;
      }
      ++num;
      if ((backing.DEF_x__h13575) != DEF_x__h13575)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13575, 96u);
	backing.DEF_x__h13575 = DEF_x__h13575;
      }
      ++num;
      if ((backing.DEF_x__h13656) != DEF_x__h13656)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13656, 160u);
	backing.DEF_x__h13656 = DEF_x__h13656;
      }
      ++num;
      if ((backing.DEF_x__h13762) != DEF_x__h13762)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13762, 160u);
	backing.DEF_x__h13762 = DEF_x__h13762;
      }
      ++num;
      if ((backing.DEF_x__h13872) != DEF_x__h13872)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13872, 96u);
	backing.DEF_x__h13872 = DEF_x__h13872;
      }
      ++num;
      if ((backing.DEF_x__h3818) != DEF_x__h3818)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h3818, 32u);
	backing.DEF_x__h3818 = DEF_x__h3818;
      }
      ++num;
      if ((backing.DEF_x__h4030) != DEF_x__h4030)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h4030, 32u);
	backing.DEF_x__h4030 = DEF_x__h4030;
      }
      ++num;
      if ((backing.DEF_x__h5077) != DEF_x__h5077)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h5077, 96u);
	backing.DEF_x__h5077 = DEF_x__h5077;
      }
      ++num;
      if ((backing.DEF_x__h6630) != DEF_x__h6630)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h6630, 160u);
	backing.DEF_x__h6630 = DEF_x__h6630;
      }
      ++num;
      if ((backing.DEF_x__h8166) != DEF_x__h8166)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8166, 160u);
	backing.DEF_x__h8166 = DEF_x__h8166;
      }
      ++num;
      if ((backing.DEF_x__h8683) != DEF_x__h8683)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8683, 128u);
	backing.DEF_x__h8683 = DEF_x__h8683;
      }
      ++num;
      if ((backing.DEF_x__h9710) != DEF_x__h9710)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9710, 96u);
	backing.DEF_x__h9710 = DEF_x__h9710;
      }
      ++num;
      if ((backing.DEF_x__h9757) != DEF_x__h9757)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9757, 32u);
	backing.DEF_x__h9757 = DEF_x__h9757;
      }
      ++num;
      if ((backing.DEF_x_first__h4769) != DEF_x_first__h4769)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h4769, 96u);
	backing.DEF_x_first__h4769 = DEF_x_first__h4769;
      }
      ++num;
      if ((backing.DEF_x_first__h6340) != DEF_x_first__h6340)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h6340, 160u);
	backing.DEF_x_first__h6340 = DEF_x_first__h6340;
      }
      ++num;
      if ((backing.DEF_x_first__h7876) != DEF_x_first__h7876)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h7876, 160u);
	backing.DEF_x_first__h7876 = DEF_x_first__h7876;
      }
      ++num;
      if ((backing.DEF_x_first__h8393) != DEF_x_first__h8393)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h8393, 128u);
	backing.DEF_x_first__h8393 = DEF_x_first__h8393;
      }
      ++num;
      if ((backing.DEF_x_first__h9420) != DEF_x_first__h9420)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h9420, 96u);
	backing.DEF_x_first__h9420 = DEF_x_first__h9420;
      }
      ++num;
      if ((backing.DEF_x_select__h2377) != DEF_x_select__h2377)
      {
	vcd_write_val(sim_hdl, num, DEF_x_select__h2377, 1u);
	backing.DEF_x_select__h2377 = DEF_x_select__h2377;
      }
      ++num;
      if ((backing.DEF_y_avValue_snd_fst__h13165) != DEF_y_avValue_snd_fst__h13165)
      {
	vcd_write_val(sim_hdl, num, DEF_y_avValue_snd_fst__h13165, 1u);
	backing.DEF_y_avValue_snd_fst__h13165 = DEF_y_avValue_snd_fst__h13165;
      }
      ++num;
      if ((backing.DEF_y_avValue_snd_snd_fst__h13170) != DEF_y_avValue_snd_snd_fst__h13170)
      {
	vcd_write_val(sim_hdl, num, DEF_y_avValue_snd_snd_fst__h13170, 8u);
	backing.DEF_y_avValue_snd_snd_fst__h13170 = DEF_y_avValue_snd_snd_fst__h13170;
      }
      ++num;
      if ((backing.PORT_ifc_reportStateDbg_rec) != PORT_ifc_reportStateDbg_rec)
      {
	vcd_write_val(sim_hdl, num, PORT_ifc_reportStateDbg_rec, 128u);
	backing.PORT_ifc_reportStateDbg_rec = PORT_ifc_reportStateDbg_rec;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375, 1u);
      backing.DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375 = DEF_IF_slaveWriteBurstCountReg_59_EQ_0_60_THEN_req_ETC___d375;
      vcd_write_val(sim_hdl, num++, DEF_NOT_addrResponseresponseFifo_fifo_notEmpty__20___d121, 1u);
      backing.DEF_NOT_addrResponseresponseFifo_fifo_notEmpty__20___d121 = DEF_NOT_addrResponseresponseFifo_fifo_notEmpty__20___d121;
      vcd_write_val(sim_hdl, num++, DEF_NOT_badAddrTransresponseFifo_fifo_notEmpty__59___d160, 1u);
      backing.DEF_NOT_badAddrTransresponseFifo_fifo_notEmpty__59___d160 = DEF_NOT_badAddrTransresponseFifo_fifo_notEmpty__59___d160;
      vcd_write_val(sim_hdl, num++, DEF_NOT_badAddrresponseFifo_fifo_notEmpty__19___d220, 1u);
      backing.DEF_NOT_badAddrresponseFifo_fifo_notEmpty__19___d220 = DEF_NOT_badAddrresponseFifo_fifo_notEmpty__19___d220;
      vcd_write_val(sim_hdl, num++, DEF_NOT_badNumberEntriesresponseFifo_fifo_notEmpty_ETC___d200, 1u);
      backing.DEF_NOT_badNumberEntriesresponseFifo_fifo_notEmpty_ETC___d200 = DEF_NOT_badNumberEntriesresponseFifo_fifo_notEmpty_ETC___d200;
      vcd_write_val(sim_hdl, num++, DEF_NOT_badPageSizeresponseFifo_fifo_notEmpty__79___d180, 1u);
      backing.DEF_NOT_badPageSizeresponseFifo_fifo_notEmpty__79___d180 = DEF_NOT_badPageSizeresponseFifo_fifo_notEmpty__79___d180;
      vcd_write_val(sim_hdl, num++, DEF_NOT_badPointerresponseFifo_fifo_notEmpty__40___d141, 1u);
      backing.DEF_NOT_badPointerresponseFifo_fifo_notEmpty__40___d141 = DEF_NOT_badPointerresponseFifo_fifo_notEmpty__40___d141;
      vcd_write_val(sim_hdl, num++, DEF_NOT_configRespresponseFifo_fifo_notEmpty__4___d95, 1u);
      backing.DEF_NOT_configRespresponseFifo_fifo_notEmpty__4___d95 = DEF_NOT_configRespresponseFifo_fifo_notEmpty__4___d95;
      vcd_write_val(sim_hdl, num++, DEF_NOT_reportMemoryTrafficresponseFifo_fifo_notEm_ETC___d260, 1u);
      backing.DEF_NOT_reportMemoryTrafficresponseFifo_fifo_notEm_ETC___d260 = DEF_NOT_reportMemoryTrafficresponseFifo_fifo_notEm_ETC___d260;
      vcd_write_val(sim_hdl, num++, DEF_NOT_reportStateDbgresponseFifo_fifo_notEmpty__39___d240, 1u);
      backing.DEF_NOT_reportStateDbgresponseFifo_fifo_notEmpty__39___d240 = DEF_NOT_reportStateDbgresponseFifo_fifo_notEmpty__39___d240;
      vcd_write_val(sim_hdl, num++, DEF_NOT_tagMismatchresponseFifo_fifo_notEmpty__79___d280, 1u);
      backing.DEF_NOT_tagMismatchresponseFifo_fifo_notEmpty__79___d280 = DEF_NOT_tagMismatchresponseFifo_fifo_notEmpty__79___d280;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__read__h3515, 32u);
      backing.DEF__read__h3515 = DEF__read__h3515;
      vcd_write_val(sim_hdl, num++, DEF__read__h419, 8u);
      backing.DEF__read__h419 = DEF__read__h419;
      vcd_write_val(sim_hdl, num++, DEF_addrResponseresponseFifo_fifo_notEmpty____d120, 1u);
      backing.DEF_addrResponseresponseFifo_fifo_notEmpty____d120 = DEF_addrResponseresponseFifo_fifo_notEmpty____d120;
      vcd_write_val(sim_hdl, num++, DEF_badAddrTransresponseFifo_fifo_notEmpty____d159, 1u);
      backing.DEF_badAddrTransresponseFifo_fifo_notEmpty____d159 = DEF_badAddrTransresponseFifo_fifo_notEmpty____d159;
      vcd_write_val(sim_hdl, num++, DEF_badAddrresponseFifo_fifo_notEmpty____d219, 1u);
      backing.DEF_badAddrresponseFifo_fifo_notEmpty____d219 = DEF_badAddrresponseFifo_fifo_notEmpty____d219;
      vcd_write_val(sim_hdl, num++, DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199, 1u);
      backing.DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199 = DEF_badNumberEntriesresponseFifo_fifo_notEmpty____d199;
      vcd_write_val(sim_hdl, num++, DEF_badPageSizeresponseFifo_fifo_notEmpty____d179, 1u);
      backing.DEF_badPageSizeresponseFifo_fifo_notEmpty____d179 = DEF_badPageSizeresponseFifo_fifo_notEmpty____d179;
      vcd_write_val(sim_hdl, num++, DEF_badPointerresponseFifo_fifo_notEmpty____d140, 1u);
      backing.DEF_badPointerresponseFifo_fifo_notEmpty____d140 = DEF_badPointerresponseFifo_fifo_notEmpty____d140;
      vcd_write_val(sim_hdl, num++, DEF_configRespresponseFifo_fifo_notEmpty____d94, 1u);
      backing.DEF_configRespresponseFifo_fifo_notEmpty____d94 = DEF_configRespresponseFifo_fifo_notEmpty____d94;
      vcd_write_val(sim_hdl, num++, DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395, 104u);
      backing.DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395 = DEF_ifc_badAddrTrans_offset_CONCAT_ifc_badAddrTran_ETC___d395;
      vcd_write_val(sim_hdl, num++, DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399, 104u);
      backing.DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399 = DEF_ifc_badAddr_offset_CONCAT_ifc_badAddr_physAddr___d399;
      vcd_write_val(sim_hdl, num++, DEF_interruptEnableReg__h12580, 1u);
      backing.DEF_interruptEnableReg__h12580 = DEF_interruptEnableReg__h12580;
      vcd_write_val(sim_hdl, num++, DEF_p_putFailedrequestFifo_count_6_EQ_0___d57, 1u);
      backing.DEF_p_putFailedrequestFifo_count_6_EQ_0___d57 = DEF_p_putFailedrequestFifo_count_6_EQ_0___d57;
      vcd_write_val(sim_hdl, num++, DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259, 1u);
      backing.DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259 = DEF_reportMemoryTrafficresponseFifo_fifo_notEmpty____d259;
      vcd_write_val(sim_hdl, num++, DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239, 1u);
      backing.DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239 = DEF_reportStateDbgresponseFifo_fifo_notEmpty____d239;
      vcd_write_val(sim_hdl, num++, DEF_req_aw_fifo_first____d361, 30u);
      backing.DEF_req_aw_fifo_first____d361 = DEF_req_aw_fifo_first____d361;
      vcd_write_val(sim_hdl, num++, DEF_slaveReadAddrFifos_0_first____d44, 15u);
      backing.DEF_slaveReadAddrFifos_0_first____d44 = DEF_slaveReadAddrFifos_0_first____d44;
      vcd_write_val(sim_hdl, num++, DEF_slaveReadAddrFifos_1_first____d100, 15u);
      backing.DEF_slaveReadAddrFifos_1_first____d100 = DEF_slaveReadAddrFifos_1_first____d100;
      vcd_write_val(sim_hdl, num++, DEF_slaveReadBurstCountReg_EQ_0___d2, 1u);
      backing.DEF_slaveReadBurstCountReg_EQ_0___d2 = DEF_slaveReadBurstCountReg_EQ_0___d2;
      vcd_write_val(sim_hdl, num++, DEF_slaveReadReqInfoFifo_first____d346, 7u);
      backing.DEF_slaveReadReqInfoFifo_first____d346 = DEF_slaveReadReqInfoFifo_first____d346;
      vcd_write_val(sim_hdl, num++, DEF_slaveWriteAddrFifos_0_first____d34, 15u);
      backing.DEF_slaveWriteAddrFifos_0_first____d34 = DEF_slaveWriteAddrFifos_0_first____d34;
      vcd_write_val(sim_hdl, num++, DEF_slaveWriteAddrFifos_1_first____d81, 15u);
      backing.DEF_slaveWriteAddrFifos_1_first____d81 = DEF_slaveWriteAddrFifos_1_first____d81;
      vcd_write_val(sim_hdl, num++, DEF_slaveWriteBurstCountReg_59_EQ_0___d360, 1u);
      backing.DEF_slaveWriteBurstCountReg_59_EQ_0___d360 = DEF_slaveWriteBurstCountReg_59_EQ_0___d360;
      vcd_write_val(sim_hdl, num++, DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311, 1u);
      backing.DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311 = DEF_tagMismatchresponseFifo_fifo_notEmpty__79_OR_r_ETC___d311;
      vcd_write_val(sim_hdl, num++, DEF_tagMismatchresponseFifo_fifo_notEmpty____d279, 1u);
      backing.DEF_tagMismatchresponseFifo_fifo_notEmpty____d279 = DEF_tagMismatchresponseFifo_fifo_notEmpty____d279;
      vcd_write_val(sim_hdl, num++, DEF_v___1__h12568, 32u);
      backing.DEF_v___1__h12568 = DEF_v___1__h12568;
      vcd_write_val(sim_hdl, num++, DEF_v___1__h12573, 32u);
      backing.DEF_v___1__h12573 = DEF_v___1__h12573;
      vcd_write_val(sim_hdl, num++, DEF_v___1__h3333, 32u);
      backing.DEF_v___1__h3333 = DEF_v___1__h3333;
      vcd_write_val(sim_hdl, num++, DEF_wbc__h13104, 8u);
      backing.DEF_wbc__h13104 = DEF_wbc__h13104;
      vcd_write_val(sim_hdl, num++, DEF_ws__h13010, 1u);
      backing.DEF_ws__h13010 = DEF_ws__h13010;
      vcd_write_val(sim_hdl, num++, DEF_ws__h13102, 1u);
      backing.DEF_ws__h13102 = DEF_ws__h13102;
      vcd_write_val(sim_hdl, num++, DEF_x__h12719, 32u);
      backing.DEF_x__h12719 = DEF_x__h12719;
      vcd_write_val(sim_hdl, num++, DEF_x__h12939, 1u);
      backing.DEF_x__h12939 = DEF_x__h12939;
      vcd_write_val(sim_hdl, num++, DEF_x__h13023, 8u);
      backing.DEF_x__h13023 = DEF_x__h13023;
      vcd_write_val(sim_hdl, num++, DEF_x__h13575, 96u);
      backing.DEF_x__h13575 = DEF_x__h13575;
      vcd_write_val(sim_hdl, num++, DEF_x__h13656, 160u);
      backing.DEF_x__h13656 = DEF_x__h13656;
      vcd_write_val(sim_hdl, num++, DEF_x__h13762, 160u);
      backing.DEF_x__h13762 = DEF_x__h13762;
      vcd_write_val(sim_hdl, num++, DEF_x__h13872, 96u);
      backing.DEF_x__h13872 = DEF_x__h13872;
      vcd_write_val(sim_hdl, num++, DEF_x__h3818, 32u);
      backing.DEF_x__h3818 = DEF_x__h3818;
      vcd_write_val(sim_hdl, num++, DEF_x__h4030, 32u);
      backing.DEF_x__h4030 = DEF_x__h4030;
      vcd_write_val(sim_hdl, num++, DEF_x__h5077, 96u);
      backing.DEF_x__h5077 = DEF_x__h5077;
      vcd_write_val(sim_hdl, num++, DEF_x__h6630, 160u);
      backing.DEF_x__h6630 = DEF_x__h6630;
      vcd_write_val(sim_hdl, num++, DEF_x__h8166, 160u);
      backing.DEF_x__h8166 = DEF_x__h8166;
      vcd_write_val(sim_hdl, num++, DEF_x__h8683, 128u);
      backing.DEF_x__h8683 = DEF_x__h8683;
      vcd_write_val(sim_hdl, num++, DEF_x__h9710, 96u);
      backing.DEF_x__h9710 = DEF_x__h9710;
      vcd_write_val(sim_hdl, num++, DEF_x__h9757, 32u);
      backing.DEF_x__h9757 = DEF_x__h9757;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h4769, 96u);
      backing.DEF_x_first__h4769 = DEF_x_first__h4769;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h6340, 160u);
      backing.DEF_x_first__h6340 = DEF_x_first__h6340;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h7876, 160u);
      backing.DEF_x_first__h7876 = DEF_x_first__h7876;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h8393, 128u);
      backing.DEF_x_first__h8393 = DEF_x_first__h8393;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h9420, 96u);
      backing.DEF_x_first__h9420 = DEF_x_first__h9420;
      vcd_write_val(sim_hdl, num++, DEF_x_select__h2377, 1u);
      backing.DEF_x_select__h2377 = DEF_x_select__h2377;
      vcd_write_val(sim_hdl, num++, DEF_y_avValue_snd_fst__h13165, 1u);
      backing.DEF_y_avValue_snd_fst__h13165 = DEF_y_avValue_snd_fst__h13165;
      vcd_write_val(sim_hdl, num++, DEF_y_avValue_snd_snd_fst__h13170, 8u);
      backing.DEF_y_avValue_snd_snd_fst__h13170 = DEF_y_avValue_snd_snd_fst__h13170;
      vcd_write_val(sim_hdl, num++, PORT_ifc_reportStateDbg_rec, 128u);
      backing.PORT_ifc_reportStateDbg_rec = PORT_ifc_reportStateDbg_rec;
    }
}

void MOD_mkDmaIndicationProxySynth::vcd_prims(tVCDDumpType dt,
					      MOD_mkDmaIndicationProxySynth &backing)
{
  INST_addrResponseresponseFifo_count.dump_VCD(dt, backing.INST_addrResponseresponseFifo_count);
  INST_addrResponseresponseFifo_fifo.dump_VCD(dt, backing.INST_addrResponseresponseFifo_fifo);
  INST_badAddrTransresponseFifo_count.dump_VCD(dt, backing.INST_badAddrTransresponseFifo_count);
  INST_badAddrTransresponseFifo_fifo.dump_VCD(dt, backing.INST_badAddrTransresponseFifo_fifo);
  INST_badAddrresponseFifo_count.dump_VCD(dt, backing.INST_badAddrresponseFifo_count);
  INST_badAddrresponseFifo_fifo.dump_VCD(dt, backing.INST_badAddrresponseFifo_fifo);
  INST_badNumberEntriesresponseFifo_count.dump_VCD(dt,
						   backing.INST_badNumberEntriesresponseFifo_count);
  INST_badNumberEntriesresponseFifo_fifo.dump_VCD(dt, backing.INST_badNumberEntriesresponseFifo_fifo);
  INST_badPageSizeresponseFifo_count.dump_VCD(dt, backing.INST_badPageSizeresponseFifo_count);
  INST_badPageSizeresponseFifo_fifo.dump_VCD(dt, backing.INST_badPageSizeresponseFifo_fifo);
  INST_badPointerresponseFifo_count.dump_VCD(dt, backing.INST_badPointerresponseFifo_count);
  INST_badPointerresponseFifo_fifo.dump_VCD(dt, backing.INST_badPointerresponseFifo_fifo);
  INST_configRespresponseFifo_count.dump_VCD(dt, backing.INST_configRespresponseFifo_count);
  INST_configRespresponseFifo_fifo.dump_VCD(dt, backing.INST_configRespresponseFifo_fifo);
  INST_interruptEnableReg.dump_VCD(dt, backing.INST_interruptEnableReg);
  INST_outOfRangeReadCountReg.dump_VCD(dt, backing.INST_outOfRangeReadCountReg);
  INST_outOfRangeWriteCount.dump_VCD(dt, backing.INST_outOfRangeWriteCount);
  INST_p_outOfRangeWriteCount.dump_VCD(dt, backing.INST_p_outOfRangeWriteCount);
  INST_p_putEnable.dump_VCD(dt, backing.INST_p_putEnable);
  INST_p_putFailedrequestFifo_count.dump_VCD(dt, backing.INST_p_putFailedrequestFifo_count);
  INST_p_putFailedrequestFifo_fbnbuff.dump_VCD(dt, backing.INST_p_putFailedrequestFifo_fbnbuff);
  INST_p_putFailedrequestFifo_fifo.dump_VCD(dt, backing.INST_p_putFailedrequestFifo_fifo);
  INST_p_requestFiredCount.dump_VCD(dt, backing.INST_p_requestFiredCount);
  INST_p_requestFiredPulse.dump_VCD(dt, backing.INST_p_requestFiredPulse);
  INST_reportMemoryTrafficresponseFifo_count.dump_VCD(dt,
						      backing.INST_reportMemoryTrafficresponseFifo_count);
  INST_reportMemoryTrafficresponseFifo_fifo.dump_VCD(dt,
						     backing.INST_reportMemoryTrafficresponseFifo_fifo);
  INST_reportStateDbgresponseFifo_count.dump_VCD(dt, backing.INST_reportStateDbgresponseFifo_count);
  INST_reportStateDbgresponseFifo_fifo.dump_VCD(dt, backing.INST_reportStateDbgresponseFifo_fifo);
  INST_req_ar_fifo.dump_VCD(dt, backing.INST_req_ar_fifo);
  INST_req_aw_fifo.dump_VCD(dt, backing.INST_req_aw_fifo);
  INST_slaveBrespFifo.dump_VCD(dt, backing.INST_slaveBrespFifo);
  INST_slaveRS.dump_VCD(dt, backing.INST_slaveRS);
  INST_slaveReadAddrFifos_0.dump_VCD(dt, backing.INST_slaveReadAddrFifos_0);
  INST_slaveReadAddrFifos_1.dump_VCD(dt, backing.INST_slaveReadAddrFifos_1);
  INST_slaveReadAddrReg.dump_VCD(dt, backing.INST_slaveReadAddrReg);
  INST_slaveReadBurstCountReg.dump_VCD(dt, backing.INST_slaveReadBurstCountReg);
  INST_slaveReadDataFifos_0.dump_VCD(dt, backing.INST_slaveReadDataFifos_0);
  INST_slaveReadDataFifos_1.dump_VCD(dt, backing.INST_slaveReadDataFifos_1);
  INST_slaveReadReqInfoFifo.dump_VCD(dt, backing.INST_slaveReadReqInfoFifo);
  INST_slaveReadTagReg.dump_VCD(dt, backing.INST_slaveReadTagReg);
  INST_slaveWS.dump_VCD(dt, backing.INST_slaveWS);
  INST_slaveWriteAddrFifos_0.dump_VCD(dt, backing.INST_slaveWriteAddrFifos_0);
  INST_slaveWriteAddrFifos_1.dump_VCD(dt, backing.INST_slaveWriteAddrFifos_1);
  INST_slaveWriteAddrReg.dump_VCD(dt, backing.INST_slaveWriteAddrReg);
  INST_slaveWriteBurstCountReg.dump_VCD(dt, backing.INST_slaveWriteBurstCountReg);
  INST_slaveWriteDataFifos_0.dump_VCD(dt, backing.INST_slaveWriteDataFifos_0);
  INST_slaveWriteDataFifos_1.dump_VCD(dt, backing.INST_slaveWriteDataFifos_1);
  INST_slaveWriteTagReg.dump_VCD(dt, backing.INST_slaveWriteTagReg);
  INST_tagMismatchresponseFifo_count.dump_VCD(dt, backing.INST_tagMismatchresponseFifo_count);
  INST_tagMismatchresponseFifo_fifo.dump_VCD(dt, backing.INST_tagMismatchresponseFifo_fifo);
  INST_underflowReadCountReg.dump_VCD(dt, backing.INST_underflowReadCountReg);
}
