

================================================================
== Vitis HLS Report for 'conv2_single_from_c1'
================================================================
* Date:           Tue Oct 28 14:00:54 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327  |conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398  |conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2  |      388|      388|  3.880 us|  3.880 us|  388|  388|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     201|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    2216|     492|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      49|    -|
|Register         |        -|     -|      44|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2260|     742|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF  | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+-----+-----+
    |grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327  |conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1  |        0|   0|  2071|   88|    0|
    |grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398  |conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2  |        0|   0|   145|  404|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                      |                                                |        0|   0|  2216|  492|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln18_fu_817_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_777_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_783_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln25_2_fu_771_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln25_fu_765_p2    |      icmp|   0|  0|  15|           8|           1|
    |ymaggreater_fu_795_p2  |      icmp|   0|  0|  39|          32|           1|
    |ap_return              |    select|   0|  0|  32|           1|           1|
    |res_fu_801_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln25_fu_809_p3  |    select|   0|  0|  32|           1|          32|
    |xor_ln18_fu_789_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 201|          77|          74|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  31|          6|    1|          6|
    |grp_fu_1433_ce  |   9|          2|    1|          2|
    |grp_fu_1437_ce  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  49|         10|    3|         10|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_reg_1428                                                            |  32|   0|   32|          0|
    |ap_CS_fsm                                                               |   5|   0|    5|          0|
    |grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398_ap_start_reg  |   1|   0|    1|          0|
    |tmp_reg_1226                                                            |   5|   0|   11|          6|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |  44|   0|   50|          6|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|ap_return               |  out|   32|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|grp_fu_1021_p_din0      |  out|   32|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|grp_fu_1021_p_din1      |  out|   32|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|grp_fu_1021_p_opcode    |  out|    2|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|grp_fu_1021_p_dout0     |   in|   32|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|grp_fu_1021_p_ce        |  out|    1|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|grp_fu_1025_p_din0      |  out|   32|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|grp_fu_1025_p_din1      |  out|   32|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|grp_fu_1025_p_dout0     |   in|   32|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|grp_fu_1025_p_ce        |  out|    1|  ap_ctrl_hs|  conv2_single_from_c1|  return value|
|n2                      |   in|    5|     ap_none|                    n2|        scalar|
|conv2_weights_address0  |  out|   11|   ap_memory|         conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|         conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|         conv2_weights|         array|
|conv2_biases_address0   |  out|    5|   ap_memory|          conv2_biases|         array|
|conv2_biases_ce0        |  out|    1|   ap_memory|          conv2_biases|         array|
|conv2_biases_q0         |   in|   32|   ap_memory|          conv2_biases|         array|
|c1_vec_address0         |  out|    6|   ap_memory|                c1_vec|         array|
|c1_vec_ce0              |  out|    1|   ap_memory|                c1_vec|         array|
|c1_vec_q0               |   in|   32|   ap_memory|                c1_vec|         array|
+------------------------+-----+-----+------------+----------------------+--------------+

