#-----------------------------------------------------------
# updatemem v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# 
# Start of session at: Thu Aug 16 16:48:31 2018
# Process ID: 5084
# Current directory: C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/InterruptTest
# Command line: updatemem.exe -mode batch -source C:/Xilinx/SDK/2017.4/scripts/updatemem/main.tcl -notrace -tclargs -meminfo C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/InterruptTest/FromWebSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.mmi -data C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/microblaze/mb_bootloop_le.elf -proc design_1_i/microblaze_0 -bit C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/InterruptTest/FromWebSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit -out C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/InterruptTest/FromWebSystem.sdk/design_1_wrapper_hw_platform_0/download.bit -force
# Log file: C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/InterruptTest/updatemem.log
# Journal file: C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/InterruptTest\updatemem.jou
#-----------------------------------------------------------
source C:/Xilinx/SDK/2017.4/scripts/updatemem/main.tcl -notrace
 Loading bitfile C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/InterruptTest/FromWebSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
Loading data files...
Updating memory content...
Creating bitstream...
Writing bitstream C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/InterruptTest/FromWebSystem.sdk/design_1_wrapper_hw_platform_0/download.bit...
  update_mem: Time (s): cpu = 00:01:31 ; elapsed = 00:02:44 . Memory (MB): peak = 511.902 ; gain = 453.332
INFO: [Common 17-206] Exiting updatemem at Thu Aug 16 16:51:15 2018...
