Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov  6 20:20:27 2024
| Host         : LAPTOP-5R2MI4GQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                           1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-10   Warning           Wide multiplier                                            4           
TIMING-18  Warning           Missing input or output delay                              4           
XDCC-5     Warning           User Non-Timing constraint/property overwritten            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.678        0.000                      0                49512        0.112        0.000                      0                49512        1.100        0.000                       0                  8425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_high_to_low/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0          {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0          {0.000 2.500}        5.000           200.000         
jtag_clk_pin                  {0.000 150.000}      300.000         3.333           
sys_clk_pin                   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_high_to_low/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0                3.678        0.000                      0                49028        0.117        0.000                      0                49028        9.232        0.000                       0                  8186  
  clkfbout_clk_wiz_0                                                                                                                                                            3.592        0.000                       0                     3  
jtag_clk_pin                      146.643        0.000                      0                  480        0.112        0.000                      0                  480      149.600        0.000                       0                   235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
jtag_clk_pin        clk_out1_clk_wiz_0       11.861        0.000                      0                   42        3.216        0.000                      0                   42  
clk_out1_clk_wiz_0  jtag_clk_pin             12.717        0.000                      0                   40        0.156        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              jtag_clk_pin                            
(none)                                  clk_out1_clk_wiz_0  
(none)                                  jtag_clk_pin        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_high_to_low/inst/clk_in1
  To Clock:  clk_high_to_low/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_high_to_low/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_high_to_low/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_high_to_low/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_high_to_low/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_high_to_low/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_high_to_low/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_high_to_low/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_high_to_low/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.241ns  (logic 2.094ns (12.893%)  route 14.147ns (87.107%))
  Logic Levels:           25  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 17.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.974ns
    Clock Pessimism Removal (CPR):    -0.751ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.464    -2.974    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X150Y121       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y121       FDRE (Prop_fdre_C_Q)         0.259    -2.715 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/Q
                         net (fo=10, routed)          0.902    -1.813    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[8]
    SLICE_X144Y105       LUT2 (Prop_lut2_I1_O)        0.043    -1.770 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29/O
                         net (fo=1, routed)           0.000    -1.770    u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29_n_0
    SLICE_X144Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    -1.524 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -1.524    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X144Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.470 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -1.470    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X144Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.416 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -1.416    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X144Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.362 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -1.362    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X144Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.308 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.308    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X144Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -1.200 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[0]
                         net (fo=4, routed)           0.933    -0.267    u_tinyriscv/data3[28]
    SLICE_X169Y109       LUT6 (Prop_lut6_I0_O)        0.123    -0.144 r  u_tinyriscv/spi_ctrl[31]_i_12/O
                         net (fo=46, routed)          1.051     0.907    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[14]
    SLICE_X175Y107       LUT6 (Prop_lut6_I0_O)        0.043     0.950 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353     1.303    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043     1.346 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041     2.387    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043     2.430 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877     3.307    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107     3.414 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.414    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117     3.531 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000     3.531    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046     3.577 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541     4.117    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125     4.242 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000     4.242    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107     4.349 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294     4.644    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124     4.768 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453     6.221    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043     6.264 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329     6.593    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043     6.636 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.581     8.217    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X159Y95        LUT6 (Prop_lut6_I4_O)        0.043     8.260 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16/O
                         net (fo=8, routed)           0.451     8.710    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16_n_0
    SLICE_X163Y95        LUT6 (Prop_lut6_I4_O)        0.043     8.753 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18/O
                         net (fo=1, routed)           0.183     8.936    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18_n_0
    SLICE_X163Y96        LUT6 (Prop_lut6_I4_O)        0.043     8.979 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.733     9.712    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7_n_0
    SLICE_X145Y102       LUT6 (Prop_lut6_I4_O)        0.043     9.755 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_2/O
                         net (fo=36, routed)          1.810    11.565    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[12]
    SLICE_X183Y130       LUT6 (Prop_lut6_I4_O)        0.043    11.608 r  u_tinyriscv/u_if_id/inst_ff/qout_r[12]_i_1__0/O
                         net (fo=2, routed)           1.616    13.224    u_tinyriscv/u_if_id/inst_ff/qout_r_reg[24]_0[12]
    SLICE_X149Y111       LUT5 (Prop_lut5_I3_O)        0.043    13.267 r  u_tinyriscv/u_if_id/inst_ff/qout_r[12]_i_1__4/O
                         net (fo=1, routed)           0.000    13.267    u_tinyriscv/u_id_ex/op2_ff/id_op2_o[12]
    SLICE_X149Y111       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.336    17.737    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X149Y111       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[12]/C
                         clock pessimism             -0.751    16.986    
                         clock uncertainty           -0.074    16.912    
    SLICE_X149Y111       FDRE (Setup_fdre_C_D)        0.033    16.945    u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                         16.945    
                         arrival time                         -13.267    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.927ns  (logic 2.094ns (13.148%)  route 13.833ns (86.852%))
  Logic Levels:           25  (CARRY4=6 LUT2=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 17.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.974ns
    Clock Pessimism Removal (CPR):    -0.751ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.464    -2.974    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X150Y121       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y121       FDRE (Prop_fdre_C_Q)         0.259    -2.715 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/Q
                         net (fo=10, routed)          0.902    -1.813    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[8]
    SLICE_X144Y105       LUT2 (Prop_lut2_I1_O)        0.043    -1.770 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29/O
                         net (fo=1, routed)           0.000    -1.770    u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29_n_0
    SLICE_X144Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    -1.524 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -1.524    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X144Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.470 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -1.470    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X144Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.416 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -1.416    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X144Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.362 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -1.362    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X144Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.308 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.308    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X144Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -1.200 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[0]
                         net (fo=4, routed)           0.933    -0.267    u_tinyriscv/data3[28]
    SLICE_X169Y109       LUT6 (Prop_lut6_I0_O)        0.123    -0.144 r  u_tinyriscv/spi_ctrl[31]_i_12/O
                         net (fo=46, routed)          1.051     0.907    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[14]
    SLICE_X175Y107       LUT6 (Prop_lut6_I0_O)        0.043     0.950 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353     1.303    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043     1.346 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041     2.387    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043     2.430 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877     3.307    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107     3.414 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.414    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117     3.531 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000     3.531    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046     3.577 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541     4.117    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125     4.242 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000     4.242    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107     4.349 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294     4.644    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124     4.768 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453     6.221    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043     6.264 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329     6.593    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043     6.636 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.698     8.334    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X157Y96        LUT6 (Prop_lut6_I1_O)        0.043     8.377 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.466     8.842    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X153Y97        LUT5 (Prop_lut5_I2_O)        0.043     8.885 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.392     9.278    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X151Y100       LUT6 (Prop_lut6_I5_O)        0.043     9.321 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_5/O
                         net (fo=1, routed)           0.504     9.825    u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_5_n_0
    SLICE_X142Y106       LUT6 (Prop_lut6_I2_O)        0.043     9.868 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_2/O
                         net (fo=36, routed)          1.717    11.585    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[18]
    SLICE_X162Y144       LUT6 (Prop_lut6_I4_O)        0.043    11.628 r  u_tinyriscv/u_if_id/inst_ff/qout_r[18]_i_1__0/O
                         net (fo=2, routed)           1.282    12.910    u_tinyriscv/u_if_id/inst_ff/qout_r_reg[24]_0[18]
    SLICE_X149Y111       LUT5 (Prop_lut5_I3_O)        0.043    12.953 r  u_tinyriscv/u_if_id/inst_ff/qout_r[18]_i_1__4/O
                         net (fo=1, routed)           0.000    12.953    u_tinyriscv/u_id_ex/op2_ff/id_op2_o[18]
    SLICE_X149Y111       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.336    17.737    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X149Y111       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[18]/C
                         clock pessimism             -0.751    16.986    
                         clock uncertainty           -0.074    16.912    
    SLICE_X149Y111       FDRE (Setup_fdre_C_D)        0.034    16.946    u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         16.946    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.848ns  (logic 2.051ns (12.943%)  route 13.796ns (87.057%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 17.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.974ns
    Clock Pessimism Removal (CPR):    -0.751ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.464    -2.974    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X150Y121       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y121       FDRE (Prop_fdre_C_Q)         0.259    -2.715 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/Q
                         net (fo=10, routed)          0.902    -1.813    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[8]
    SLICE_X144Y105       LUT2 (Prop_lut2_I1_O)        0.043    -1.770 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29/O
                         net (fo=1, routed)           0.000    -1.770    u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29_n_0
    SLICE_X144Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    -1.524 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -1.524    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X144Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.470 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -1.470    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X144Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.416 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -1.416    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X144Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.362 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -1.362    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X144Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.308 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.308    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X144Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -1.200 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[0]
                         net (fo=4, routed)           0.933    -0.267    u_tinyriscv/data3[28]
    SLICE_X169Y109       LUT6 (Prop_lut6_I0_O)        0.123    -0.144 r  u_tinyriscv/spi_ctrl[31]_i_12/O
                         net (fo=46, routed)          1.051     0.907    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[14]
    SLICE_X175Y107       LUT6 (Prop_lut6_I0_O)        0.043     0.950 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353     1.303    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043     1.346 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041     2.387    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043     2.430 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877     3.307    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107     3.414 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.414    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117     3.531 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000     3.531    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046     3.577 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541     4.117    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125     4.242 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000     4.242    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107     4.349 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294     4.644    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124     4.768 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453     6.221    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043     6.264 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329     6.593    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043     6.636 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.698     8.334    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X157Y96        LUT6 (Prop_lut6_I1_O)        0.043     8.377 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.466     8.842    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X153Y97        LUT5 (Prop_lut5_I2_O)        0.043     8.885 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.392     9.278    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X151Y100       LUT6 (Prop_lut6_I5_O)        0.043     9.321 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_5/O
                         net (fo=1, routed)           0.504     9.825    u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_5_n_0
    SLICE_X142Y106       LUT6 (Prop_lut6_I2_O)        0.043     9.868 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_2/O
                         net (fo=36, routed)          1.717    11.585    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[18]
    SLICE_X162Y144       LUT6 (Prop_lut6_I4_O)        0.043    11.628 r  u_tinyriscv/u_if_id/inst_ff/qout_r[18]_i_1__0/O
                         net (fo=2, routed)           1.246    12.874    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[31]_2[18]
    SLICE_X161Y101       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.345    17.746    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk
    SLICE_X161Y101       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[18]/C
                         clock pessimism             -0.751    16.995    
                         clock uncertainty           -0.074    16.921    
    SLICE_X161Y101       FDRE (Setup_fdre_C_D)       -0.022    16.899    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                         -12.874    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.812ns  (logic 2.212ns (13.990%)  route 13.600ns (86.010%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns = ( 17.740 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.973ns
    Clock Pessimism Removal (CPR):    -0.751ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.465    -2.973    u_tinyriscv/u_id_ex/op1_ff/clk
    SLICE_X146Y116       FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y116       FDRE (Prop_fdre_C_Q)         0.259    -2.714 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[1]/Q
                         net (fo=23, routed)          0.762    -1.952    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[1]
    SLICE_X144Y103       LUT2 (Prop_lut2_I0_O)        0.043    -1.909 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][3]_i_23/O
                         net (fo=1, routed)           0.000    -1.909    u_tinyriscv/u_id_ex/op1_ff/regs[1][3]_i_23_n_0
    SLICE_X144Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -1.653 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -1.653    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][3]_i_10_n_0
    SLICE_X144Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.599 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -1.599    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18_n_0
    SLICE_X144Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.545 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -1.545    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X144Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.491 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -1.491    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X144Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.437 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -1.437    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X144Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.383 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -1.383    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X144Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.329 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.329    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X144Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -1.221 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[0]
                         net (fo=4, routed)           0.933    -0.288    u_tinyriscv/data3[28]
    SLICE_X169Y109       LUT6 (Prop_lut6_I0_O)        0.123    -0.165 r  u_tinyriscv/spi_ctrl[31]_i_12/O
                         net (fo=46, routed)          1.051     0.886    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[14]
    SLICE_X175Y107       LUT6 (Prop_lut6_I0_O)        0.043     0.929 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353     1.282    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043     1.325 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041     2.366    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043     2.409 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877     3.286    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107     3.393 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.393    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117     3.510 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000     3.510    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046     3.556 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541     4.097    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125     4.222 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000     4.222    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107     4.329 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294     4.623    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124     4.747 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453     6.200    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043     6.243 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329     6.572    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043     6.615 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.698     8.313    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X157Y96        LUT6 (Prop_lut6_I1_O)        0.043     8.356 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.466     8.821    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X153Y97        LUT5 (Prop_lut5_I2_O)        0.043     8.864 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.643     9.507    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X150Y113       LUT6 (Prop_lut6_I5_O)        0.043     9.550 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][25]_i_5/O
                         net (fo=1, routed)           0.446     9.996    u_tinyriscv/u_id_ex/inst_ff/regs[1][25]_i_5_n_0
    SLICE_X141Y113       LUT6 (Prop_lut6_I2_O)        0.043    10.039 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][25]_i_2/O
                         net (fo=36, routed)          1.399    11.438    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[25]
    SLICE_X171Y143       LUT6 (Prop_lut6_I4_O)        0.043    11.481 r  u_tinyriscv/u_if_id/inst_ff/qout_r[25]_i_1__0/O
                         net (fo=2, routed)           1.315    12.796    u_tinyriscv/u_if_id/inst_ff/qout_r_reg[24]_0[25]
    SLICE_X153Y113       LUT5 (Prop_lut5_I3_O)        0.043    12.839 r  u_tinyriscv/u_if_id/inst_ff/qout_r[25]_i_1__4/O
                         net (fo=1, routed)           0.000    12.839    u_tinyriscv/u_id_ex/op2_ff/id_op2_o[25]
    SLICE_X153Y113       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.339    17.740    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X153Y113       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[25]/C
                         clock pessimism             -0.751    16.989    
                         clock uncertainty           -0.074    16.915    
    SLICE_X153Y113       FDRE (Setup_fdre_C_D)        0.034    16.949    u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[25]
  -------------------------------------------------------------------
                         required time                         16.949    
                         arrival time                         -12.839    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.816ns  (logic 2.051ns (12.968%)  route 13.765ns (87.032%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns = ( 17.805 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.974ns
    Clock Pessimism Removal (CPR):    -0.751ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.464    -2.974    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X150Y121       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y121       FDRE (Prop_fdre_C_Q)         0.259    -2.715 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/Q
                         net (fo=10, routed)          0.902    -1.813    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[8]
    SLICE_X144Y105       LUT2 (Prop_lut2_I1_O)        0.043    -1.770 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29/O
                         net (fo=1, routed)           0.000    -1.770    u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29_n_0
    SLICE_X144Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    -1.524 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -1.524    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X144Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.470 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -1.470    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X144Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.416 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -1.416    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X144Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.362 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -1.362    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X144Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.308 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.308    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X144Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -1.200 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[0]
                         net (fo=4, routed)           0.933    -0.267    u_tinyriscv/data3[28]
    SLICE_X169Y109       LUT6 (Prop_lut6_I0_O)        0.123    -0.144 r  u_tinyriscv/spi_ctrl[31]_i_12/O
                         net (fo=46, routed)          1.051     0.907    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[14]
    SLICE_X175Y107       LUT6 (Prop_lut6_I0_O)        0.043     0.950 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353     1.303    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043     1.346 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041     2.387    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043     2.430 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877     3.307    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107     3.414 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.414    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117     3.531 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000     3.531    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046     3.577 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541     4.117    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125     4.242 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000     4.242    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107     4.349 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294     4.644    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124     4.768 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453     6.221    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043     6.264 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329     6.593    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043     6.636 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.581     8.217    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X159Y95        LUT6 (Prop_lut6_I4_O)        0.043     8.260 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16/O
                         net (fo=8, routed)           0.451     8.710    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16_n_0
    SLICE_X163Y95        LUT6 (Prop_lut6_I4_O)        0.043     8.753 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18/O
                         net (fo=1, routed)           0.183     8.936    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18_n_0
    SLICE_X163Y96        LUT6 (Prop_lut6_I4_O)        0.043     8.979 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.733     9.712    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7_n_0
    SLICE_X145Y102       LUT6 (Prop_lut6_I4_O)        0.043     9.755 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_2/O
                         net (fo=36, routed)          1.810    11.565    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[12]
    SLICE_X183Y130       LUT6 (Prop_lut6_I4_O)        0.043    11.608 r  u_tinyriscv/u_if_id/inst_ff/qout_r[12]_i_1__0/O
                         net (fo=2, routed)           1.234    12.842    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[31]_2[12]
    SLICE_X171Y107       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.404    17.805    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk
    SLICE_X171Y107       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[12]/C
                         clock pessimism             -0.751    17.054    
                         clock uncertainty           -0.074    16.980    
    SLICE_X171Y107       FDRE (Setup_fdre_C_D)       -0.022    16.958    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.737ns  (logic 2.051ns (13.034%)  route 13.686ns (86.966%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns = ( 17.805 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.974ns
    Clock Pessimism Removal (CPR):    -0.751ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.464    -2.974    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X150Y121       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y121       FDRE (Prop_fdre_C_Q)         0.259    -2.715 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/Q
                         net (fo=10, routed)          0.902    -1.813    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[8]
    SLICE_X144Y105       LUT2 (Prop_lut2_I1_O)        0.043    -1.770 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29/O
                         net (fo=1, routed)           0.000    -1.770    u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29_n_0
    SLICE_X144Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    -1.524 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -1.524    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X144Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.470 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -1.470    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X144Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.416 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -1.416    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X144Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.362 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -1.362    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X144Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.308 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.308    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X144Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -1.200 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[0]
                         net (fo=4, routed)           0.933    -0.267    u_tinyriscv/data3[28]
    SLICE_X169Y109       LUT6 (Prop_lut6_I0_O)        0.123    -0.144 r  u_tinyriscv/spi_ctrl[31]_i_12/O
                         net (fo=46, routed)          1.051     0.907    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[14]
    SLICE_X175Y107       LUT6 (Prop_lut6_I0_O)        0.043     0.950 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353     1.303    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043     1.346 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041     2.387    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043     2.430 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877     3.307    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107     3.414 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.414    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117     3.531 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000     3.531    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046     3.577 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541     4.117    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125     4.242 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000     4.242    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107     4.349 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294     4.644    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124     4.768 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453     6.221    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043     6.264 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329     6.593    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043     6.636 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.698     8.334    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X157Y96        LUT6 (Prop_lut6_I1_O)        0.043     8.377 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.466     8.842    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X153Y97        LUT5 (Prop_lut5_I2_O)        0.043     8.885 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.643     9.528    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X150Y113       LUT6 (Prop_lut6_I5_O)        0.043     9.571 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][25]_i_5/O
                         net (fo=1, routed)           0.446    10.017    u_tinyriscv/u_id_ex/inst_ff/regs[1][25]_i_5_n_0
    SLICE_X141Y113       LUT6 (Prop_lut6_I2_O)        0.043    10.060 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][25]_i_2/O
                         net (fo=36, routed)          1.399    11.459    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[25]
    SLICE_X171Y143       LUT6 (Prop_lut6_I4_O)        0.043    11.502 r  u_tinyriscv/u_if_id/inst_ff/qout_r[25]_i_1__0/O
                         net (fo=2, routed)           1.261    12.763    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[31]_2[25]
    SLICE_X171Y107       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.404    17.805    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk
    SLICE_X171Y107       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[25]/C
                         clock pessimism             -0.751    17.054    
                         clock uncertainty           -0.074    16.980    
    SLICE_X171Y107       FDRE (Setup_fdre_C_D)       -0.031    16.949    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[25]
  -------------------------------------------------------------------
                         required time                         16.949    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.623ns  (logic 2.169ns (13.884%)  route 13.454ns (86.116%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 17.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.973ns
    Clock Pessimism Removal (CPR):    -0.751ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.465    -2.973    u_tinyriscv/u_id_ex/op1_ff/clk
    SLICE_X146Y116       FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y116       FDRE (Prop_fdre_C_Q)         0.259    -2.714 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[1]/Q
                         net (fo=23, routed)          0.762    -1.952    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[1]
    SLICE_X144Y103       LUT2 (Prop_lut2_I0_O)        0.043    -1.909 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][3]_i_23/O
                         net (fo=1, routed)           0.000    -1.909    u_tinyriscv/u_id_ex/op1_ff/regs[1][3]_i_23_n_0
    SLICE_X144Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    -1.653 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    -1.653    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][3]_i_10_n_0
    SLICE_X144Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.599 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -1.599    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18_n_0
    SLICE_X144Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.545 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -1.545    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X144Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.491 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -1.491    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X144Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.437 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -1.437    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X144Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.383 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -1.383    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X144Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.329 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.329    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X144Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -1.221 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[0]
                         net (fo=4, routed)           0.933    -0.288    u_tinyriscv/data3[28]
    SLICE_X169Y109       LUT6 (Prop_lut6_I0_O)        0.123    -0.165 r  u_tinyriscv/spi_ctrl[31]_i_12/O
                         net (fo=46, routed)          1.051     0.886    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[14]
    SLICE_X175Y107       LUT6 (Prop_lut6_I0_O)        0.043     0.929 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353     1.282    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043     1.325 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041     2.366    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043     2.409 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877     3.286    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107     3.393 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.393    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117     3.510 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000     3.510    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046     3.556 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541     4.097    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125     4.222 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000     4.222    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107     4.329 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294     4.623    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124     4.747 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453     6.200    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043     6.243 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329     6.572    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043     6.615 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.698     8.313    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X157Y96        LUT6 (Prop_lut6_I1_O)        0.043     8.356 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.466     8.821    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X153Y97        LUT5 (Prop_lut5_I2_O)        0.043     8.864 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.516     9.380    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X147Y103       LUT6 (Prop_lut6_I5_O)        0.043     9.423 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7/O
                         net (fo=1, routed)           0.464     9.887    u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7_n_0
    SLICE_X140Y107       LUT6 (Prop_lut6_I4_O)        0.043     9.930 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_2/O
                         net (fo=36, routed)          1.328    11.257    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[19]
    SLICE_X153Y144       LUT6 (Prop_lut6_I4_O)        0.043    11.300 r  u_tinyriscv/u_if_id/inst_ff/qout_r[19]_i_1__0/O
                         net (fo=2, routed)           1.349    12.650    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[31]_2[19]
    SLICE_X151Y100       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.343    17.744    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk
    SLICE_X151Y100       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[19]/C
                         clock pessimism             -0.751    16.993    
                         clock uncertainty           -0.074    16.919    
    SLICE_X151Y100       FDRE (Setup_fdre_C_D)       -0.022    16.897    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         16.897    
                         arrival time                         -12.650    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.561ns  (logic 2.094ns (13.457%)  route 13.467ns (86.543%))
  Logic Levels:           25  (CARRY4=6 LUT2=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 17.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.974ns
    Clock Pessimism Removal (CPR):    -0.751ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.464    -2.974    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X150Y121       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y121       FDRE (Prop_fdre_C_Q)         0.259    -2.715 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/Q
                         net (fo=10, routed)          0.902    -1.813    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[8]
    SLICE_X144Y105       LUT2 (Prop_lut2_I1_O)        0.043    -1.770 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29/O
                         net (fo=1, routed)           0.000    -1.770    u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29_n_0
    SLICE_X144Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    -1.524 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -1.524    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X144Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.470 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -1.470    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X144Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.416 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -1.416    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X144Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.362 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -1.362    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X144Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.308 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.308    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X144Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -1.200 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[0]
                         net (fo=4, routed)           0.933    -0.267    u_tinyriscv/data3[28]
    SLICE_X169Y109       LUT6 (Prop_lut6_I0_O)        0.123    -0.144 r  u_tinyriscv/spi_ctrl[31]_i_12/O
                         net (fo=46, routed)          1.051     0.907    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[14]
    SLICE_X175Y107       LUT6 (Prop_lut6_I0_O)        0.043     0.950 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353     1.303    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043     1.346 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041     2.387    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043     2.430 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877     3.307    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107     3.414 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.414    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117     3.531 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000     3.531    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046     3.577 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541     4.117    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125     4.242 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000     4.242    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107     4.349 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294     4.644    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124     4.768 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453     6.221    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043     6.264 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329     6.593    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043     6.636 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.698     8.334    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X157Y96        LUT6 (Prop_lut6_I1_O)        0.043     8.377 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.466     8.842    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X153Y97        LUT5 (Prop_lut5_I2_O)        0.043     8.885 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.516     9.401    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X147Y103       LUT6 (Prop_lut6_I5_O)        0.043     9.444 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7/O
                         net (fo=1, routed)           0.464     9.908    u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7_n_0
    SLICE_X140Y107       LUT6 (Prop_lut6_I4_O)        0.043     9.951 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_2/O
                         net (fo=36, routed)          1.328    11.278    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[19]
    SLICE_X153Y144       LUT6 (Prop_lut6_I4_O)        0.043    11.321 r  u_tinyriscv/u_if_id/inst_ff/qout_r[19]_i_1__0/O
                         net (fo=2, routed)           1.222    12.544    u_tinyriscv/u_if_id/inst_ff/qout_r_reg[24]_0[19]
    SLICE_X149Y110       LUT5 (Prop_lut5_I3_O)        0.043    12.587 r  u_tinyriscv/u_if_id/inst_ff/qout_r[19]_i_1__4/O
                         net (fo=1, routed)           0.000    12.587    u_tinyriscv/u_id_ex/op2_ff/id_op2_o[19]
    SLICE_X149Y110       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.337    17.738    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X149Y110       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[19]/C
                         clock pessimism             -0.751    16.987    
                         clock uncertainty           -0.074    16.913    
    SLICE_X149Y110       FDRE (Setup_fdre_C_D)        0.034    16.947    u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         16.947    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[18][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.711ns  (logic 2.094ns (13.329%)  route 13.616ns (86.671%))
  Logic Levels:           25  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 17.874 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.974ns
    Clock Pessimism Removal (CPR):    -0.751ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.464    -2.974    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X150Y121       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y121       FDRE (Prop_fdre_C_Q)         0.259    -2.715 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/Q
                         net (fo=10, routed)          0.902    -1.813    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[8]
    SLICE_X144Y105       LUT2 (Prop_lut2_I1_O)        0.043    -1.770 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29/O
                         net (fo=1, routed)           0.000    -1.770    u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29_n_0
    SLICE_X144Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    -1.524 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -1.524    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X144Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.470 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -1.470    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X144Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.416 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -1.416    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X144Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.362 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -1.362    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X144Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.308 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.308    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X144Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -1.200 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[0]
                         net (fo=4, routed)           0.933    -0.267    u_tinyriscv/data3[28]
    SLICE_X169Y109       LUT6 (Prop_lut6_I0_O)        0.123    -0.144 r  u_tinyriscv/spi_ctrl[31]_i_12/O
                         net (fo=46, routed)          1.051     0.907    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[14]
    SLICE_X175Y107       LUT6 (Prop_lut6_I0_O)        0.043     0.950 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353     1.303    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043     1.346 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041     2.387    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043     2.430 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877     3.307    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107     3.414 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.414    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117     3.531 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000     3.531    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046     3.577 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541     4.117    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125     4.242 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000     4.242    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107     4.349 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294     4.644    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124     4.768 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453     6.221    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043     6.264 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329     6.593    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043     6.636 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.581     8.217    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X159Y95        LUT6 (Prop_lut6_I4_O)        0.043     8.260 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16/O
                         net (fo=8, routed)           0.451     8.710    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16_n_0
    SLICE_X163Y95        LUT6 (Prop_lut6_I4_O)        0.043     8.753 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18/O
                         net (fo=1, routed)           0.183     8.936    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18_n_0
    SLICE_X163Y96        LUT6 (Prop_lut6_I4_O)        0.043     8.979 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.733     9.712    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7_n_0
    SLICE_X145Y102       LUT6 (Prop_lut6_I4_O)        0.043     9.755 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_2/O
                         net (fo=36, routed)          2.594    12.349    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_7
    SLICE_X196Y130       LUT6 (Prop_lut6_I3_O)        0.043    12.392 r  u_tinyriscv/u_id_ex/inst_ff/regs[18][12]_i_2/O
                         net (fo=1, routed)           0.301    12.694    u_tinyriscv/u_id_ex/inst_ff/regs[18][12]_i_2_n_0
    SLICE_X196Y130       LUT5 (Prop_lut5_I0_O)        0.043    12.737 r  u_tinyriscv/u_id_ex/inst_ff/regs[18][12]_i_1/O
                         net (fo=1, routed)           0.000    12.737    u_tinyriscv/u_regs/regs_reg[18][31]_1[12]
    SLICE_X196Y130       FDRE                                         r  u_tinyriscv/u_regs/regs_reg[18][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.473    17.874    u_tinyriscv/u_regs/clk
    SLICE_X196Y130       FDRE                                         r  u_tinyriscv/u_regs/regs_reg[18][12]/C
                         clock pessimism             -0.751    17.123    
                         clock uncertainty           -0.074    17.049    
    SLICE_X196Y130       FDRE (Setup_fdre_C_D)        0.064    17.113    u_tinyriscv/u_regs/regs_reg[18][12]
  -------------------------------------------------------------------
                         required time                         17.113    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.440ns  (logic 2.051ns (13.284%)  route 13.389ns (86.716%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT3=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 17.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.974ns
    Clock Pessimism Removal (CPR):    -0.751ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.464    -2.974    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X150Y121       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y121       FDRE (Prop_fdre_C_Q)         0.259    -2.715 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[8]/Q
                         net (fo=10, routed)          0.902    -1.813    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[8]
    SLICE_X144Y105       LUT2 (Prop_lut2_I1_O)        0.043    -1.770 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29/O
                         net (fo=1, routed)           0.000    -1.770    u_tinyriscv/u_id_ex/op1_ff/regs[1][11]_i_29_n_0
    SLICE_X144Y105       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    -1.524 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -1.524    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X144Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.470 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -1.470    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X144Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.416 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -1.416    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X144Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.362 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -1.362    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X144Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.308 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.308    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X144Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -1.200 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[0]
                         net (fo=4, routed)           0.933    -0.267    u_tinyriscv/data3[28]
    SLICE_X169Y109       LUT6 (Prop_lut6_I0_O)        0.123    -0.144 r  u_tinyriscv/spi_ctrl[31]_i_12/O
                         net (fo=46, routed)          1.051     0.907    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[14]
    SLICE_X175Y107       LUT6 (Prop_lut6_I0_O)        0.043     0.950 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353     1.303    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043     1.346 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041     2.387    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043     2.430 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877     3.307    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107     3.414 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.414    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117     3.531 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000     3.531    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046     3.577 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541     4.117    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125     4.242 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000     4.242    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107     4.349 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294     4.644    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124     4.768 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453     6.221    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043     6.264 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329     6.593    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043     6.636 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.581     8.217    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X159Y95        LUT6 (Prop_lut6_I4_O)        0.043     8.260 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16/O
                         net (fo=8, routed)           0.304     8.563    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16_n_0
    SLICE_X155Y96        LUT6 (Prop_lut6_I4_O)        0.043     8.606 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][13]_i_15/O
                         net (fo=1, routed)           0.098     8.704    u_tinyriscv/u_id_ex/inst_ff/regs[1][13]_i_15_n_0
    SLICE_X155Y96        LUT6 (Prop_lut6_I4_O)        0.043     8.747 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][13]_i_5/O
                         net (fo=1, routed)           0.625     9.372    u_tinyriscv/u_id_ex/inst_ff/regs[1][13]_i_5_n_0
    SLICE_X142Y103       LUT6 (Prop_lut6_I2_O)        0.043     9.415 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][13]_i_2/O
                         net (fo=36, routed)          1.825    11.240    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[13]
    SLICE_X177Y142       LUT6 (Prop_lut6_I4_O)        0.043    11.283 r  u_tinyriscv/u_if_id/inst_ff/qout_r[13]_i_1__0/O
                         net (fo=2, routed)           1.183    12.466    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[31]_2[13]
    SLICE_X163Y118       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.337    17.738    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk
    SLICE_X163Y118       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[13]/C
                         clock pessimism             -0.751    16.987    
                         clock uncertainty           -0.074    16.913    
    SLICE_X163Y118       FDRE (Setup_fdre_C_D)       -0.022    16.891    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                         16.891    
                         arrival time                         -12.466    
  -------------------------------------------------------------------
                         slack                                  4.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_pc_reg/pc_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.340%)  route 0.091ns (47.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.032ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.633    -0.928    u_tinyriscv/u_pc_reg/clk
    SLICE_X145Y117       FDRE                                         r  u_tinyriscv/u_pc_reg/pc_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y117       FDRE (Prop_fdre_C_Q)         0.100    -0.828 r  u_tinyriscv/u_pc_reg/pc_o_reg[19]/Q
                         net (fo=2, routed)           0.091    -0.737    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[31]_2[19]
    SLICE_X144Y117       FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.852    -1.032    u_tinyriscv/u_if_id/inst_addr_ff/clk
    SLICE_X144Y117       FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[19]/C
                         clock pessimism              0.115    -0.917    
    SLICE_X144Y117       FDRE (Hold_fdre_C_D)         0.063    -0.854    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.854    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/mtvec_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/int_addr_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.810%)  route 0.110ns (46.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.040ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.623    -0.938    u_tinyriscv/u_csr_reg/clk
    SLICE_X135Y122       FDRE                                         r  u_tinyriscv/u_csr_reg/mtvec_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y122       FDRE (Prop_fdre_C_Q)         0.100    -0.838 r  u_tinyriscv/u_csr_reg/mtvec_reg[22]/Q
                         net (fo=2, routed)           0.110    -0.728    u_tinyriscv/u_csr_reg/csr_clint_csr_mtvec[22]
    SLICE_X136Y121       LUT4 (Prop_lut4_I0_O)        0.028    -0.700 r  u_tinyriscv/u_csr_reg/int_addr_o[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.700    u_tinyriscv/u_clint/int_addr_o_reg[31]_0[22]
    SLICE_X136Y121       FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.844    -1.040    u_tinyriscv/u_clint/clk
    SLICE_X136Y121       FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[22]/C
                         clock pessimism              0.135    -0.905    
    SLICE_X136Y121       FDRE (Hold_fdre_C_D)         0.087    -0.818    u_tinyriscv/u_clint/int_addr_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/mstatus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.647    -0.914    u_tinyriscv/u_csr_reg/clk
    SLICE_X155Y106       FDRE                                         r  u_tinyriscv/u_csr_reg/mstatus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y106       FDRE (Prop_fdre_C_Q)         0.100    -0.814 r  u_tinyriscv/u_csr_reg/mstatus_reg[0]/Q
                         net (fo=2, routed)           0.090    -0.724    u_tinyriscv/u_clint/data_o_reg[31]_1[0]
    SLICE_X154Y106       LUT6 (Prop_lut6_I1_O)        0.028    -0.696 r  u_tinyriscv/u_clint/data_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.696    u_tinyriscv/u_clint/data_o[0]_i_1_n_0
    SLICE_X154Y106       FDRE                                         r  u_tinyriscv/u_clint/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.868    -1.016    u_tinyriscv/u_clint/clk
    SLICE_X154Y106       FDRE                                         r  u_tinyriscv/u_clint/data_o_reg[0]/C
                         clock pessimism              0.113    -0.903    
    SLICE_X154Y106       FDRE (Hold_fdre_C_D)         0.087    -0.816    u_tinyriscv/u_clint/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.816    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/mtvec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/int_addr_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.166%)  route 0.092ns (41.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.026ns
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.638    -0.923    u_tinyriscv/u_csr_reg/clk
    SLICE_X147Y112       FDRE                                         r  u_tinyriscv/u_csr_reg/mtvec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y112       FDRE (Prop_fdre_C_Q)         0.100    -0.823 r  u_tinyriscv/u_csr_reg/mtvec_reg[9]/Q
                         net (fo=2, routed)           0.092    -0.731    u_tinyriscv/u_csr_reg/csr_clint_csr_mtvec[9]
    SLICE_X146Y112       LUT4 (Prop_lut4_I0_O)        0.028    -0.703 r  u_tinyriscv/u_csr_reg/int_addr_o[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.703    u_tinyriscv/u_clint/int_addr_o_reg[31]_0[9]
    SLICE_X146Y112       FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.858    -1.026    u_tinyriscv/u_clint/clk
    SLICE_X146Y112       FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[9]/C
                         clock pessimism              0.114    -0.912    
    SLICE_X146Y112       FDRE (Hold_fdre_C_D)         0.087    -0.825    u_tinyriscv/u_clint/int_addr_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.825    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_pc_reg/pc_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.595%)  route 0.098ns (49.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.032ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.633    -0.928    u_tinyriscv/u_pc_reg/clk
    SLICE_X145Y117       FDRE                                         r  u_tinyriscv/u_pc_reg/pc_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y117       FDRE (Prop_fdre_C_Q)         0.100    -0.828 r  u_tinyriscv/u_pc_reg/pc_o_reg[13]/Q
                         net (fo=4, routed)           0.098    -0.730    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[31]_2[13]
    SLICE_X144Y117       FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.852    -1.032    u_tinyriscv/u_if_id/inst_addr_ff/clk
    SLICE_X144Y117       FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[13]/C
                         clock pessimism              0.115    -0.917    
    SLICE_X144Y117       FDRE (Hold_fdre_C_D)         0.060    -0.857    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/mtvec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/int_addr_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.952%)  route 0.101ns (44.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.028ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    -0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.636    -0.925    u_tinyriscv/u_csr_reg/clk
    SLICE_X147Y116       FDRE                                         r  u_tinyriscv/u_csr_reg/mtvec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y116       FDRE (Prop_fdre_C_Q)         0.100    -0.825 r  u_tinyriscv/u_csr_reg/mtvec_reg[11]/Q
                         net (fo=2, routed)           0.101    -0.724    u_tinyriscv/u_csr_reg/csr_clint_csr_mtvec[11]
    SLICE_X146Y115       LUT4 (Prop_lut4_I0_O)        0.028    -0.696 r  u_tinyriscv/u_csr_reg/int_addr_o[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.696    u_tinyriscv/u_clint/int_addr_o_reg[31]_0[11]
    SLICE_X146Y115       FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.856    -1.028    u_tinyriscv/u_clint/clk
    SLICE_X146Y115       FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[11]/C
                         clock pessimism              0.116    -0.912    
    SLICE_X146Y115       FDRE (Hold_fdre_C_D)         0.087    -0.825    u_tinyriscv/u_clint/int_addr_o_reg[11]
  -------------------------------------------------------------------
                         required time                          0.825    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_div/dividend_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_div/dividend_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.239%)  route 0.122ns (48.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    -0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.692    -0.869    u_tinyriscv/u_div/clk
    SLICE_X147Y90        FDRE                                         r  u_tinyriscv/u_div/dividend_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y90        FDRE (Prop_fdre_C_Q)         0.100    -0.769 r  u_tinyriscv/u_div/dividend_r_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.647    u_tinyriscv/u_div/in16[8]
    SLICE_X148Y89        LUT6 (Prop_lut6_I3_O)        0.028    -0.619 r  u_tinyriscv/u_div/dividend_r[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.619    u_tinyriscv/u_div/dividend_r[8]
    SLICE_X148Y89        FDRE                                         r  u_tinyriscv/u_div/dividend_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.934    -0.950    u_tinyriscv/u_div/clk
    SLICE_X148Y89        FDRE                                         r  u_tinyriscv/u_div/dividend_r_reg[8]/C
                         clock pessimism              0.115    -0.835    
    SLICE_X148Y89        FDRE (Hold_fdre_C_D)         0.087    -0.748    u_tinyriscv/u_div/dividend_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/mtvec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/int_addr_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.657%)  route 0.102ns (44.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.031ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.633    -0.928    u_tinyriscv/u_csr_reg/clk
    SLICE_X139Y113       FDRE                                         r  u_tinyriscv/u_csr_reg/mtvec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y113       FDRE (Prop_fdre_C_Q)         0.100    -0.828 r  u_tinyriscv/u_csr_reg/mtvec_reg[12]/Q
                         net (fo=2, routed)           0.102    -0.726    u_tinyriscv/u_csr_reg/csr_clint_csr_mtvec[12]
    SLICE_X140Y113       LUT4 (Prop_lut4_I0_O)        0.028    -0.698 r  u_tinyriscv/u_csr_reg/int_addr_o[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.698    u_tinyriscv/u_clint/int_addr_o_reg[31]_0[12]
    SLICE_X140Y113       FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.853    -1.031    u_tinyriscv/u_clint/clk
    SLICE_X140Y113       FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[12]/C
                         clock pessimism              0.116    -0.915    
    SLICE_X140Y113       FDRE (Hold_fdre_C_D)         0.087    -0.828    u_tinyriscv/u_clint/int_addr_o_reg[12]
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 spi_0/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.130ns (54.727%)  route 0.108ns (45.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.735    -0.826    spi_0/clk_out1
    SLICE_X203Y101       FDRE                                         r  spi_0/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y101       FDRE (Prop_fdre_C_Q)         0.100    -0.726 r  spi_0/clk_cnt_reg[4]/Q
                         net (fo=6, routed)           0.108    -0.618    spi_0/clk_cnt_reg[4]
    SLICE_X202Y101       LUT5 (Prop_lut5_I2_O)        0.030    -0.588 r  spi_0/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.588    spi_0/p_0_in[7]
    SLICE_X202Y101       FDRE                                         r  spi_0/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.958    -0.926    spi_0/clk_out1
    SLICE_X202Y101       FDRE                                         r  spi_0/clk_cnt_reg[7]/C
                         clock pessimism              0.111    -0.815    
    SLICE_X202Y101       FDRE (Hold_fdre_C_D)         0.096    -0.719    spi_0/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 spi_0/spi_clk_edge_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.749%)  route 0.102ns (44.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.734    -0.827    spi_0/clk_out1
    SLICE_X201Y105       FDRE                                         r  spi_0/spi_clk_edge_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y105       FDRE (Prop_fdre_C_Q)         0.100    -0.727 r  spi_0/spi_clk_edge_cnt_reg[0]/Q
                         net (fo=12, routed)          0.102    -0.625    spi_0/spi_clk_edge_cnt[0]
    SLICE_X200Y105       LUT6 (Prop_lut6_I2_O)        0.028    -0.597 r  spi_0/done_i_1/O
                         net (fo=1, routed)           0.000    -0.597    spi_0/done0
    SLICE_X200Y105       FDRE                                         r  spi_0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.957    -0.927    spi_0/clk_out1
    SLICE_X200Y105       FDRE                                         r  spi_0/done_reg/C
                         clock pessimism              0.111    -0.816    
    SLICE_X200Y105       FDRE (Hold_fdre_C_D)         0.087    -0.729    spi_0/done_reg
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y16   clk_high_to_low/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y5  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X44Y123    count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X44Y123    count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X44Y125    count_reg[17]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X44Y125    count_reg[19]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X44Y126    count_reg[21]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X44Y126    count_reg[23]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X44Y127    count_reg[25]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X44Y127    count_reg[26]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y5  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X166Y89    u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X166Y89    u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X172Y104   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X166Y89    u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X166Y89    u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_high_to_low/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y17   clk_high_to_low/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_high_to_low/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_high_to_low/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_high_to_low/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  clk_high_to_low/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  jtag_clk_pin
  To Clock:  jtag_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      146.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      149.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             146.643ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (jtag_clk_pin rise@300.000ns - jtag_clk_pin fall@150.000ns)
  Data Path Delay:        3.265ns  (logic 0.497ns (15.222%)  route 2.768ns (84.778%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 304.247 - 300.000 ) 
    Source Clock Delay      (SCD):    4.959ns = ( 154.959 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin fall edge)
                                                    150.000   150.000 f  
    AR40                                              0.000   150.000 f  jtag_TCK (IN)
                         net (fo=0)                   0.000   150.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710   150.710 f  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505   153.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   153.307 f  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.652   154.959    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y117       FDSE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y117       FDSE (Prop_fdse_C_Q)         0.263   155.222 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          0.645   155.868    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X205Y117       LUT6 (Prop_lut6_I0_O)        0.043   155.911 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.978   156.889    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X203Y122       LUT3 (Prop_lut3_I0_O)        0.054   156.943 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.144   158.087    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X201Y117       LUT4 (Prop_lut4_I3_O)        0.137   158.224 r  u_jtag_top/u_jtag_driver/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000   158.224    u_jtag_top/u_jtag_driver/shift_reg[7]_i_1_n_0
    SLICE_X201Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.473   304.247    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X201Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[7]/C
                         clock pessimism              0.621   304.868    
                         clock uncertainty           -0.035   304.833    
    SLICE_X201Y117       FDRE (Setup_fdre_C_D)        0.034   304.867    u_jtag_top/u_jtag_driver/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        304.867    
                         arrival time                        -158.224    
  -------------------------------------------------------------------
                         slack                                146.643    

Slack (MET) :             146.744ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (jtag_clk_pin rise@300.000ns - jtag_clk_pin fall@150.000ns)
  Data Path Delay:        3.194ns  (logic 0.497ns (15.561%)  route 2.697ns (84.439%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 304.247 - 300.000 ) 
    Source Clock Delay      (SCD):    4.959ns = ( 154.959 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin fall edge)
                                                    150.000   150.000 f  
    AR40                                              0.000   150.000 f  jtag_TCK (IN)
                         net (fo=0)                   0.000   150.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710   150.710 f  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505   153.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   153.307 f  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.652   154.959    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y117       FDSE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y117       FDSE (Prop_fdse_C_Q)         0.263   155.222 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          0.645   155.868    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X205Y117       LUT6 (Prop_lut6_I0_O)        0.043   155.911 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.978   156.889    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X203Y122       LUT3 (Prop_lut3_I0_O)        0.054   156.943 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.073   158.016    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X202Y117       LUT6 (Prop_lut6_I0_O)        0.137   158.153 r  u_jtag_top/u_jtag_driver/shift_reg[14]_i_1/O
                         net (fo=1, routed)           0.000   158.153    u_jtag_top/u_jtag_driver/shift_reg[14]_i_1_n_0
    SLICE_X202Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.473   304.247    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[14]/C
                         clock pessimism              0.621   304.868    
                         clock uncertainty           -0.035   304.833    
    SLICE_X202Y117       FDRE (Setup_fdre_C_D)        0.064   304.897    u_jtag_top/u_jtag_driver/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        304.897    
                         arrival time                        -158.153    
  -------------------------------------------------------------------
                         slack                                146.744    

Slack (MET) :             146.749ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (jtag_clk_pin rise@300.000ns - jtag_clk_pin fall@150.000ns)
  Data Path Delay:        3.190ns  (logic 0.497ns (15.580%)  route 2.693ns (84.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 304.247 - 300.000 ) 
    Source Clock Delay      (SCD):    4.959ns = ( 154.959 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin fall edge)
                                                    150.000   150.000 f  
    AR40                                              0.000   150.000 f  jtag_TCK (IN)
                         net (fo=0)                   0.000   150.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710   150.710 f  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505   153.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   153.307 f  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.652   154.959    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y117       FDSE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y117       FDSE (Prop_fdse_C_Q)         0.263   155.222 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          0.645   155.868    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X205Y117       LUT6 (Prop_lut6_I0_O)        0.043   155.911 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.978   156.889    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X203Y122       LUT3 (Prop_lut3_I0_O)        0.054   156.943 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.069   158.012    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X202Y117       LUT4 (Prop_lut4_I3_O)        0.137   158.149 r  u_jtag_top/u_jtag_driver/shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000   158.149    u_jtag_top/u_jtag_driver/shift_reg[15]_i_1_n_0
    SLICE_X202Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.473   304.247    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[15]/C
                         clock pessimism              0.621   304.868    
                         clock uncertainty           -0.035   304.833    
    SLICE_X202Y117       FDRE (Setup_fdre_C_D)        0.065   304.898    u_jtag_top/u_jtag_driver/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        304.898    
                         arrival time                        -158.149    
  -------------------------------------------------------------------
                         slack                                146.749    

Slack (MET) :             146.824ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (jtag_clk_pin rise@300.000ns - jtag_clk_pin fall@150.000ns)
  Data Path Delay:        3.082ns  (logic 0.497ns (16.128%)  route 2.585ns (83.872%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 304.246 - 300.000 ) 
    Source Clock Delay      (SCD):    4.959ns = ( 154.959 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin fall edge)
                                                    150.000   150.000 f  
    AR40                                              0.000   150.000 f  jtag_TCK (IN)
                         net (fo=0)                   0.000   150.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710   150.710 f  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505   153.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   153.307 f  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.652   154.959    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y117       FDSE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y117       FDSE (Prop_fdse_C_Q)         0.263   155.222 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          0.645   155.868    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X205Y117       LUT6 (Prop_lut6_I0_O)        0.043   155.911 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.978   156.889    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X203Y122       LUT3 (Prop_lut3_I0_O)        0.054   156.943 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          0.961   157.904    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X203Y118       LUT4 (Prop_lut4_I3_O)        0.137   158.041 r  u_jtag_top/u_jtag_driver/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000   158.041    u_jtag_top/u_jtag_driver/shift_reg[16]_i_1_n_0
    SLICE_X203Y118       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472   304.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X203Y118       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[16]/C
                         clock pessimism              0.621   304.867    
                         clock uncertainty           -0.035   304.832    
    SLICE_X203Y118       FDRE (Setup_fdre_C_D)        0.033   304.865    u_jtag_top/u_jtag_driver/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        304.865    
                         arrival time                        -158.041    
  -------------------------------------------------------------------
                         slack                                146.824    

Slack (MET) :             146.831ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (jtag_clk_pin rise@300.000ns - jtag_clk_pin fall@150.000ns)
  Data Path Delay:        3.107ns  (logic 0.497ns (15.994%)  route 2.610ns (84.006%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 304.246 - 300.000 ) 
    Source Clock Delay      (SCD):    4.959ns = ( 154.959 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin fall edge)
                                                    150.000   150.000 f  
    AR40                                              0.000   150.000 f  jtag_TCK (IN)
                         net (fo=0)                   0.000   150.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710   150.710 f  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505   153.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   153.307 f  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.652   154.959    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y117       FDSE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y117       FDSE (Prop_fdse_C_Q)         0.263   155.222 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          0.645   155.868    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X205Y117       LUT6 (Prop_lut6_I0_O)        0.043   155.911 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.978   156.889    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X203Y122       LUT3 (Prop_lut3_I0_O)        0.054   156.943 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          0.987   157.930    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X202Y119       LUT4 (Prop_lut4_I3_O)        0.137   158.067 r  u_jtag_top/u_jtag_driver/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000   158.067    u_jtag_top/u_jtag_driver/shift_reg[8]_i_1_n_0
    SLICE_X202Y119       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472   304.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y119       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[8]/C
                         clock pessimism              0.621   304.867    
                         clock uncertainty           -0.035   304.832    
    SLICE_X202Y119       FDRE (Setup_fdre_C_D)        0.066   304.898    u_jtag_top/u_jtag_driver/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        304.898    
                         arrival time                        -158.067    
  -------------------------------------------------------------------
                         slack                                146.831    

Slack (MET) :             146.892ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (jtag_clk_pin rise@300.000ns - jtag_clk_pin fall@150.000ns)
  Data Path Delay:        3.016ns  (logic 0.497ns (16.478%)  route 2.519ns (83.522%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 304.247 - 300.000 ) 
    Source Clock Delay      (SCD):    4.959ns = ( 154.959 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin fall edge)
                                                    150.000   150.000 f  
    AR40                                              0.000   150.000 f  jtag_TCK (IN)
                         net (fo=0)                   0.000   150.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710   150.710 f  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505   153.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   153.307 f  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.652   154.959    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y117       FDSE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y117       FDSE (Prop_fdse_C_Q)         0.263   155.222 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          0.645   155.868    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X205Y117       LUT6 (Prop_lut6_I0_O)        0.043   155.911 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.978   156.889    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X203Y122       LUT3 (Prop_lut3_I0_O)        0.054   156.943 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          0.895   157.838    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X201Y117       LUT6 (Prop_lut6_I0_O)        0.137   157.975 r  u_jtag_top/u_jtag_driver/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000   157.975    u_jtag_top/u_jtag_driver/shift_reg[4]_i_1_n_0
    SLICE_X201Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.473   304.247    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X201Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[4]/C
                         clock pessimism              0.621   304.868    
                         clock uncertainty           -0.035   304.833    
    SLICE_X201Y117       FDRE (Setup_fdre_C_D)        0.034   304.867    u_jtag_top/u_jtag_driver/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        304.867    
                         arrival time                        -157.975    
  -------------------------------------------------------------------
                         slack                                146.892    

Slack (MET) :             146.915ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (jtag_clk_pin rise@300.000ns - jtag_clk_pin fall@150.000ns)
  Data Path Delay:        2.992ns  (logic 0.497ns (16.614%)  route 2.495ns (83.386%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 304.246 - 300.000 ) 
    Source Clock Delay      (SCD):    4.959ns = ( 154.959 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin fall edge)
                                                    150.000   150.000 f  
    AR40                                              0.000   150.000 f  jtag_TCK (IN)
                         net (fo=0)                   0.000   150.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710   150.710 f  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505   153.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   153.307 f  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.652   154.959    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y117       FDSE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y117       FDSE (Prop_fdse_C_Q)         0.263   155.222 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          0.645   155.868    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X205Y117       LUT6 (Prop_lut6_I0_O)        0.043   155.911 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.978   156.889    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X203Y122       LUT3 (Prop_lut3_I0_O)        0.054   156.943 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          0.871   157.814    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X203Y118       LUT5 (Prop_lut5_I3_O)        0.137   157.951 r  u_jtag_top/u_jtag_driver/shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000   157.951    u_jtag_top/u_jtag_driver/shift_reg[10]_i_1_n_0
    SLICE_X203Y118       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472   304.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X203Y118       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[10]/C
                         clock pessimism              0.621   304.867    
                         clock uncertainty           -0.035   304.832    
    SLICE_X203Y118       FDRE (Setup_fdre_C_D)        0.034   304.866    u_jtag_top/u_jtag_driver/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        304.866    
                         arrival time                        -157.951    
  -------------------------------------------------------------------
                         slack                                146.915    

Slack (MET) :             146.939ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (jtag_clk_pin rise@300.000ns - jtag_clk_pin fall@150.000ns)
  Data Path Delay:        2.997ns  (logic 0.497ns (16.581%)  route 2.500ns (83.419%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 304.246 - 300.000 ) 
    Source Clock Delay      (SCD):    4.959ns = ( 154.959 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin fall edge)
                                                    150.000   150.000 f  
    AR40                                              0.000   150.000 f  jtag_TCK (IN)
                         net (fo=0)                   0.000   150.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710   150.710 f  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505   153.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   153.307 f  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.652   154.959    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y117       FDSE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y117       FDSE (Prop_fdse_C_Q)         0.263   155.222 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          0.645   155.868    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X205Y117       LUT6 (Prop_lut6_I0_O)        0.043   155.911 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.978   156.889    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X203Y122       LUT3 (Prop_lut3_I0_O)        0.054   156.943 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          0.877   157.820    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X202Y119       LUT4 (Prop_lut4_I3_O)        0.137   157.957 r  u_jtag_top/u_jtag_driver/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000   157.957    u_jtag_top/u_jtag_driver/shift_reg[17]_i_1_n_0
    SLICE_X202Y119       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472   304.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y119       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[17]/C
                         clock pessimism              0.621   304.867    
                         clock uncertainty           -0.035   304.832    
    SLICE_X202Y119       FDRE (Setup_fdre_C_D)        0.064   304.896    u_jtag_top/u_jtag_driver/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                        304.896    
                         arrival time                        -157.957    
  -------------------------------------------------------------------
                         slack                                146.939    

Slack (MET) :             146.940ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (jtag_clk_pin rise@300.000ns - jtag_clk_pin fall@150.000ns)
  Data Path Delay:        2.997ns  (logic 0.497ns (16.582%)  route 2.500ns (83.418%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 304.246 - 300.000 ) 
    Source Clock Delay      (SCD):    4.959ns = ( 154.959 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin fall edge)
                                                    150.000   150.000 f  
    AR40                                              0.000   150.000 f  jtag_TCK (IN)
                         net (fo=0)                   0.000   150.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710   150.710 f  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505   153.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   153.307 f  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.652   154.959    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y117       FDSE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y117       FDSE (Prop_fdse_C_Q)         0.263   155.222 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          0.645   155.868    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X205Y117       LUT6 (Prop_lut6_I0_O)        0.043   155.911 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.978   156.889    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X203Y122       LUT3 (Prop_lut3_I0_O)        0.054   156.943 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          0.877   157.820    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X202Y119       LUT4 (Prop_lut4_I3_O)        0.137   157.957 r  u_jtag_top/u_jtag_driver/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000   157.957    u_jtag_top/u_jtag_driver/shift_reg[18]_i_1_n_0
    SLICE_X202Y119       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472   304.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y119       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[18]/C
                         clock pessimism              0.621   304.867    
                         clock uncertainty           -0.035   304.832    
    SLICE_X202Y119       FDRE (Setup_fdre_C_D)        0.065   304.897    u_jtag_top/u_jtag_driver/shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        304.897    
                         arrival time                        -157.957    
  -------------------------------------------------------------------
                         slack                                146.940    

Slack (MET) :             146.948ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (jtag_clk_pin rise@300.000ns - jtag_clk_pin fall@150.000ns)
  Data Path Delay:        2.992ns  (logic 0.497ns (16.612%)  route 2.495ns (83.389%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 304.247 - 300.000 ) 
    Source Clock Delay      (SCD):    4.959ns = ( 154.959 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin fall edge)
                                                    150.000   150.000 f  
    AR40                                              0.000   150.000 f  jtag_TCK (IN)
                         net (fo=0)                   0.000   150.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710   150.710 f  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505   153.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   153.307 f  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.652   154.959    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y117       FDSE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y117       FDSE (Prop_fdse_C_Q)         0.263   155.222 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          0.645   155.868    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X205Y117       LUT6 (Prop_lut6_I0_O)        0.043   155.911 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.978   156.889    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X203Y122       LUT3 (Prop_lut3_I0_O)        0.054   156.943 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          0.871   157.814    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X202Y117       LUT4 (Prop_lut4_I3_O)        0.137   157.951 r  u_jtag_top/u_jtag_driver/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000   157.951    u_jtag_top/u_jtag_driver/shift_reg[13]_i_1_n_0
    SLICE_X202Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.473   304.247    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[13]/C
                         clock pessimism              0.621   304.868    
                         clock uncertainty           -0.035   304.833    
    SLICE_X202Y117       FDRE (Setup_fdre_C_D)        0.066   304.899    u_jtag_top/u_jtag_driver/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        304.899    
                         arrival time                        -157.951    
  -------------------------------------------------------------------
                         slack                                146.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/dtm_req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.089%)  route 0.082ns (38.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.721     2.267    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X201Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y122       FDCE (Prop_fdce_C_Q)         0.100     2.367 r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[34]/Q
                         net (fo=1, routed)           0.082     2.449    u_jtag_top/u_jtag_driver/tx/req_data_reg[39]_1[34]
    SLICE_X200Y122       LUT2 (Prop_lut2_I0_O)        0.028     2.477 r  u_jtag_top/u_jtag_driver/tx/req_data[34]_i_1/O
                         net (fo=1, routed)           0.000     2.477    u_jtag_top/u_jtag_driver/tx/req_data0_in[34]
    SLICE_X200Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.942     2.917    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[34]/C
                         clock pessimism             -0.639     2.278    
    SLICE_X200Y122       FDCE (Hold_fdce_C_D)         0.087     2.365    u_jtag_top/u_jtag_driver/tx/req_data_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/dm_resp_data_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.146ns (73.913%)  route 0.052ns (26.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.720     2.266    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y123       FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y123       FDCE (Prop_fdce_C_Q)         0.118     2.384 r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[29]/Q
                         net (fo=1, routed)           0.052     2.436    u_jtag_top/u_jtag_driver/dm_resp_data[29]
    SLICE_X203Y123       LUT4 (Prop_lut4_I2_O)        0.028     2.464 r  u_jtag_top/u_jtag_driver/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     2.464    u_jtag_top/u_jtag_driver/shift_reg[29]_i_1_n_0
    SLICE_X203Y123       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.940     2.915    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X203Y123       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[29]/C
                         clock pessimism             -0.638     2.277    
    SLICE_X203Y123       FDRE (Hold_fdre_C_D)         0.060     2.337    u_jtag_top/u_jtag_driver/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.730%)  route 0.105ns (51.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.720     2.266    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X197Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y121       FDCE (Prop_fdce_C_Q)         0.100     2.366 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/Q
                         net (fo=1, routed)           0.105     2.471    u_jtag_top/u_jtag_driver/recv_data[2]
    SLICE_X199Y120       FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.943     2.918    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X199Y120       FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[2]/C
                         clock pessimism             -0.617     2.301    
    SLICE_X199Y120       FDCE (Hold_fdce_C_D)         0.040     2.341    u_jtag_top/u_jtag_driver/dm_resp_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.237%)  route 0.103ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.726     2.272    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X203Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y117       FDRE (Prop_fdre_C_Q)         0.100     2.372 r  u_jtag_top/u_jtag_driver/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.103     2.475    u_jtag_top/u_jtag_driver/in7[0]
    SLICE_X202Y116       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.948     2.923    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y116       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[1]/C
                         clock pessimism             -0.638     2.285    
    SLICE_X202Y116       FDCE (Hold_fdce_C_D)         0.059     2.344    u_jtag_top/u_jtag_driver/dtm_req_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.468%)  route 0.111ns (52.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.725     2.271    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X199Y117       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y117       FDCE (Prop_fdce_C_Q)         0.100     2.371 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/Q
                         net (fo=1, routed)           0.111     2.482    u_jtag_top/u_jtag_driver/recv_data[6]
    SLICE_X200Y117       FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.947     2.922    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X200Y117       FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[6]/C
                         clock pessimism             -0.617     2.305    
    SLICE_X200Y117       FDCE (Hold_fdce_C_D)         0.045     2.350    u_jtag_top/u_jtag_driver/dm_resp_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.146ns (70.892%)  route 0.060ns (29.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.721     2.267    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y122       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y122       FDRE (Prop_fdre_C_Q)         0.118     2.385 r  u_jtag_top/u_jtag_driver/shift_reg_reg[34]/Q
                         net (fo=2, routed)           0.060     2.445    u_jtag_top/u_jtag_driver/shift_reg_reg_n_0_[34]
    SLICE_X203Y122       LUT6 (Prop_lut6_I0_O)        0.028     2.473 r  u_jtag_top/u_jtag_driver/shift_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     2.473    u_jtag_top/u_jtag_driver/shift_reg[33]_i_1_n_0
    SLICE_X203Y122       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.942     2.917    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X203Y122       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[33]/C
                         clock pessimism             -0.639     2.278    
    SLICE_X203Y122       FDRE (Hold_fdre_C_D)         0.061     2.339    u_jtag_top/u_jtag_driver/shift_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/dm_resp_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.825%)  route 0.105ns (45.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.719     2.265    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X199Y123       FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y123       FDCE (Prop_fdce_C_Q)         0.100     2.365 r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[27]/Q
                         net (fo=1, routed)           0.105     2.471    u_jtag_top/u_jtag_driver/dm_resp_data[27]
    SLICE_X201Y123       LUT5 (Prop_lut5_I3_O)        0.028     2.499 r  u_jtag_top/u_jtag_driver/shift_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     2.499    u_jtag_top/u_jtag_driver/shift_reg[27]_i_1_n_0
    SLICE_X201Y123       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.940     2.915    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X201Y123       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[27]/C
                         clock pessimism             -0.617     2.298    
    SLICE_X201Y123       FDRE (Hold_fdre_C_D)         0.061     2.359    u_jtag_top/u_jtag_driver/shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/dm_resp_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.146ns (61.169%)  route 0.093ns (38.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.726     2.272    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X200Y117       FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y117       FDCE (Prop_fdce_C_Q)         0.118     2.390 r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[13]/Q
                         net (fo=1, routed)           0.093     2.483    u_jtag_top/u_jtag_driver/dm_resp_data[13]
    SLICE_X202Y117       LUT4 (Prop_lut4_I2_O)        0.028     2.511 r  u_jtag_top/u_jtag_driver/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.511    u_jtag_top/u_jtag_driver/shift_reg[13]_i_1_n_0
    SLICE_X202Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.947     2.922    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[13]/C
                         clock pessimism             -0.638     2.284    
    SLICE_X202Y117       FDRE (Hold_fdre_C_D)         0.087     2.371    u_jtag_top/u_jtag_driver/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/dtm_req_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.724     2.270    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X201Y119       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y119       FDCE (Prop_fdce_C_Q)         0.100     2.370 r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[17]/Q
                         net (fo=1, routed)           0.122     2.492    u_jtag_top/u_jtag_driver/tx/req_data_reg[39]_1[17]
    SLICE_X200Y119       LUT2 (Prop_lut2_I0_O)        0.029     2.521 r  u_jtag_top/u_jtag_driver/tx/req_data[17]_i_1/O
                         net (fo=1, routed)           0.000     2.521    u_jtag_top/u_jtag_driver/tx/req_data0_in[17]
    SLICE_X200Y119       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.945     2.920    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y119       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[17]/C
                         clock pessimism             -0.639     2.281    
    SLICE_X200Y119       FDCE (Hold_fdce_C_D)         0.096     2.377    u_jtag_top/u_jtag_driver/tx/req_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/dtm_req_data_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.721     2.267    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X201Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y122       FDCE (Prop_fdce_C_Q)         0.100     2.367 r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[25]/Q
                         net (fo=1, routed)           0.122     2.489    u_jtag_top/u_jtag_driver/tx/req_data_reg[39]_1[25]
    SLICE_X200Y122       LUT2 (Prop_lut2_I0_O)        0.029     2.518 r  u_jtag_top/u_jtag_driver/tx/req_data[25]_i_1/O
                         net (fo=1, routed)           0.000     2.518    u_jtag_top/u_jtag_driver/tx/req_data0_in[25]
    SLICE_X200Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.942     2.917    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[25]/C
                         clock pessimism             -0.639     2.278    
    SLICE_X200Y122       FDCE (Hold_fdce_C_D)         0.096     2.374    u_jtag_top/u_jtag_driver/tx/req_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_clk_pin
Waveform(ns):       { 0.000 150.000 }
Period(ns):         300.000
Sources:            { jtag_TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.408         300.000     298.592    BUFGCTRL_X0Y0   jtag_TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         300.000     299.250    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.750         300.000     299.250    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.750         300.000     299.250    SLICE_X204Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         300.000     299.250    SLICE_X204Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.750         300.000     299.250    SLICE_X204Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            0.750         300.000     299.250    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[8]/C
Min Period        n/a     FDCE/C   n/a            0.750         300.000     299.250    SLICE_X204Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/C
Min Period        n/a     FDCE/C   n/a            0.750         300.000     299.250    SLICE_X200Y117  u_jtag_top/u_jtag_driver/dm_resp_data_reg[18]/C
Min Period        n/a     FDCE/C   n/a            0.750         300.000     299.250    SLICE_X202Y123  u_jtag_top/u_jtag_driver/dm_resp_data_reg[34]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         150.000     149.600    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         150.000     149.600    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         150.000     149.600    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         150.000     149.600    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         150.000     149.600    SLICE_X204Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         150.000     149.600    SLICE_X204Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         150.000     149.600    SLICE_X204Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         150.000     149.600    SLICE_X204Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         150.000     149.600    SLICE_X204Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         150.000     149.600    SLICE_X204Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         150.000     149.650    SLICE_X205Y119  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.350         150.000     149.650    SLICE_X205Y119  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         150.000     149.650    SLICE_X204Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         150.000     149.650    SLICE_X204Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         150.000     149.650    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         150.000     149.650    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         150.000     149.650    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         150.000     149.650    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         150.000     149.650    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         150.000     149.650    SLICE_X205Y118  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  jtag_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.861ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.328ns (32.783%)  route 0.673ns (67.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 17.875 - 20.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.608     4.915    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X201Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y118       FDCE (Prop_fdce_C_Q)         0.204     5.119 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[21]/Q
                         net (fo=1, routed)           0.673     5.792    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[21]
    SLICE_X198Y118       LUT2 (Prop_lut2_I0_O)        0.124     5.916 r  u_jtag_top/u_jtag_dm/rx/recv_data[21]_i_1/O
                         net (fo=1, routed)           0.000     5.916    u_jtag_top/u_jtag_dm/rx/recv_data0_in[21]
    SLICE_X198Y118       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.474    17.875    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X198Y118       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[21]/C
                         clock pessimism              0.000    17.875    
                         clock uncertainty           -0.164    17.711    
    SLICE_X198Y118       FDCE (Setup_fdce_C_D)        0.066    17.777    u_jtag_top/u_jtag_dm/rx/recv_data_reg[21]
  -------------------------------------------------------------------
                         required time                         17.777    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                 11.861    

Slack (MET) :             11.866ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.359ns (36.067%)  route 0.636ns (63.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 17.875 - 20.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.607     4.914    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y119       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y119       FDCE (Prop_fdce_C_Q)         0.236     5.150 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[17]/Q
                         net (fo=1, routed)           0.636     5.787    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[17]
    SLICE_X198Y119       LUT2 (Prop_lut2_I0_O)        0.123     5.910 r  u_jtag_top/u_jtag_dm/rx/recv_data[17]_i_1/O
                         net (fo=1, routed)           0.000     5.910    u_jtag_top/u_jtag_dm/rx/recv_data0_in[17]
    SLICE_X198Y119       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.474    17.875    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X198Y119       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[17]/C
                         clock pessimism              0.000    17.875    
                         clock uncertainty           -0.164    17.711    
    SLICE_X198Y119       FDCE (Setup_fdce_C_D)        0.064    17.775    u_jtag_top/u_jtag_dm/rx/recv_data_reg[17]
  -------------------------------------------------------------------
                         required time                         17.775    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 11.866    

Slack (MET) :             11.911ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.360ns (39.262%)  route 0.557ns (60.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 17.872 - 20.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.607     4.914    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y119       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y119       FDCE (Prop_fdce_C_Q)         0.236     5.150 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[37]/Q
                         net (fo=1, routed)           0.557     5.707    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[37]
    SLICE_X199Y121       LUT2 (Prop_lut2_I0_O)        0.124     5.831 r  u_jtag_top/u_jtag_dm/rx/recv_data[37]_i_1/O
                         net (fo=1, routed)           0.000     5.831    u_jtag_top/u_jtag_dm/rx/recv_data0_in[37]
    SLICE_X199Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.471    17.872    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X199Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
                         clock pessimism              0.000    17.872    
                         clock uncertainty           -0.164    17.708    
    SLICE_X199Y121       FDCE (Setup_fdce_C_D)        0.034    17.742    u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]
  -------------------------------------------------------------------
                         required time                         17.742    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 11.911    

Slack (MET) :             11.951ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.274ns (29.443%)  route 0.657ns (70.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 17.875 - 20.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.608     4.915    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X201Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y118       FDCE (Prop_fdce_C_Q)         0.223     5.138 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.657     5.795    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[20]
    SLICE_X198Y118       LUT2 (Prop_lut2_I0_O)        0.051     5.846 r  u_jtag_top/u_jtag_dm/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     5.846    u_jtag_top/u_jtag_dm/rx/recv_data0_in[20]
    SLICE_X198Y118       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.474    17.875    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X198Y118       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/C
                         clock pessimism              0.000    17.875    
                         clock uncertainty           -0.164    17.711    
    SLICE_X198Y118       FDCE (Setup_fdce_C_D)        0.086    17.797    u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]
  -------------------------------------------------------------------
                         required time                         17.797    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 11.951    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.329ns (37.635%)  route 0.545ns (62.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 17.875 - 20.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.610     4.917    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X201Y116       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y116       FDCE (Prop_fdce_C_Q)         0.204     5.121 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[5]/Q
                         net (fo=1, routed)           0.545     5.667    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[5]
    SLICE_X199Y118       LUT2 (Prop_lut2_I0_O)        0.125     5.792 r  u_jtag_top/u_jtag_dm/rx/recv_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.792    u_jtag_top/u_jtag_dm/rx/recv_data0_in[5]
    SLICE_X199Y118       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.474    17.875    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X199Y118       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[5]/C
                         clock pessimism              0.000    17.875    
                         clock uncertainty           -0.164    17.711    
    SLICE_X199Y118       FDCE (Setup_fdce_C_D)        0.034    17.745    u_jtag_top/u_jtag_dm/rx/recv_data_reg[5]
  -------------------------------------------------------------------
                         required time                         17.745    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                 11.954    

Slack (MET) :             11.966ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.360ns (40.153%)  route 0.537ns (59.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 17.872 - 20.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.603     4.910    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y122       FDCE (Prop_fdce_C_Q)         0.236     5.146 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[31]/Q
                         net (fo=1, routed)           0.537     5.683    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[31]
    SLICE_X198Y121       LUT2 (Prop_lut2_I0_O)        0.124     5.807 r  u_jtag_top/u_jtag_dm/rx/recv_data[31]_i_1/O
                         net (fo=1, routed)           0.000     5.807    u_jtag_top/u_jtag_dm/rx/recv_data0_in[31]
    SLICE_X198Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.471    17.872    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X198Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[31]/C
                         clock pessimism              0.000    17.872    
                         clock uncertainty           -0.164    17.708    
    SLICE_X198Y121       FDCE (Setup_fdce_C_D)        0.065    17.773    u_jtag_top/u_jtag_dm/rx/recv_data_reg[31]
  -------------------------------------------------------------------
                         required time                         17.773    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                 11.966    

Slack (MET) :             11.983ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.359ns (40.833%)  route 0.520ns (59.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 17.871 - 20.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.603     4.910    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y122       FDCE (Prop_fdce_C_Q)         0.236     5.146 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[25]/Q
                         net (fo=1, routed)           0.520     5.667    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[25]
    SLICE_X198Y122       LUT2 (Prop_lut2_I0_O)        0.123     5.790 r  u_jtag_top/u_jtag_dm/rx/recv_data[25]_i_1/O
                         net (fo=1, routed)           0.000     5.790    u_jtag_top/u_jtag_dm/rx/recv_data0_in[25]
    SLICE_X198Y122       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.470    17.871    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X198Y122       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/C
                         clock pessimism              0.000    17.871    
                         clock uncertainty           -0.164    17.707    
    SLICE_X198Y122       FDCE (Setup_fdce_C_D)        0.065    17.772    u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]
  -------------------------------------------------------------------
                         required time                         17.772    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 11.983    

Slack (MET) :             11.984ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.327ns (38.615%)  route 0.520ns (61.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 17.872 - 20.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.604     4.911    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X201Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y121       FDCE (Prop_fdce_C_Q)         0.204     5.115 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[29]/Q
                         net (fo=1, routed)           0.520     5.635    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[29]
    SLICE_X199Y121       LUT2 (Prop_lut2_I0_O)        0.123     5.758 r  u_jtag_top/u_jtag_dm/rx/recv_data[29]_i_1/O
                         net (fo=1, routed)           0.000     5.758    u_jtag_top/u_jtag_dm/rx/recv_data0_in[29]
    SLICE_X199Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.471    17.872    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X199Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[29]/C
                         clock pessimism              0.000    17.872    
                         clock uncertainty           -0.164    17.708    
    SLICE_X199Y121       FDCE (Setup_fdce_C_D)        0.034    17.742    u_jtag_top/u_jtag_dm/rx/recv_data_reg[29]
  -------------------------------------------------------------------
                         required time                         17.742    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 11.984    

Slack (MET) :             12.005ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.313ns (36.768%)  route 0.538ns (63.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 17.872 - 20.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.603     4.910    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y122       FDCE (Prop_fdce_C_Q)         0.259     5.169 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.538     5.708    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[34]
    SLICE_X199Y121       LUT2 (Prop_lut2_I0_O)        0.054     5.762 r  u_jtag_top/u_jtag_dm/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000     5.762    u_jtag_top/u_jtag_dm/rx/recv_data0_in[34]
    SLICE_X199Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.471    17.872    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X199Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[34]/C
                         clock pessimism              0.000    17.872    
                         clock uncertainty           -0.164    17.708    
    SLICE_X199Y121       FDCE (Setup_fdce_C_D)        0.058    17.766    u_jtag_top/u_jtag_dm/rx/recv_data_reg[34]
  -------------------------------------------------------------------
                         required time                         17.766    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                 12.005    

Slack (MET) :             12.010ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.308ns (36.419%)  route 0.538ns (63.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 17.872 - 20.000 ) 
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.603     4.910    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y122       FDCE (Prop_fdce_C_Q)         0.259     5.169 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           0.538     5.707    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[30]
    SLICE_X199Y121       LUT2 (Prop_lut2_I0_O)        0.049     5.756 r  u_jtag_top/u_jtag_dm/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000     5.756    u_jtag_top/u_jtag_dm/rx/recv_data0_in[30]
    SLICE_X199Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                  IBUFDS                       0.000    20.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986    20.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    14.752 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    16.318    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    16.401 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.471    17.872    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X199Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]/C
                         clock pessimism              0.000    17.872    
                         clock uncertainty           -0.164    17.708    
    SLICE_X199Y121       FDCE (Setup_fdce_C_D)        0.058    17.766    u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]
  -------------------------------------------------------------------
                         required time                         17.766    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 12.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.216ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.130ns (48.596%)  route 0.138ns (51.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.727     2.273    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X201Y116       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y116       FDCE (Prop_fdce_C_Q)         0.100     2.373 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[4]/Q
                         net (fo=1, routed)           0.138     2.511    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[4]
    SLICE_X198Y116       LUT2 (Prop_lut2_I0_O)        0.030     2.541 r  u_jtag_top/u_jtag_dm/rx/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.541    u_jtag_top/u_jtag_dm/rx/recv_data0_in[4]
    SLICE_X198Y116       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.949    -0.935    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X198Y116       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[4]/C
                         clock pessimism              0.000    -0.935    
                         clock uncertainty            0.164    -0.771    
    SLICE_X198Y116       FDCE (Hold_fdce_C_D)         0.096    -0.675    u_jtag_top/u_jtag_dm/rx/recv_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.255ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.129ns (42.086%)  route 0.178ns (57.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.722     2.268    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X201Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y121       FDCE (Prop_fdce_C_Q)         0.100     2.368 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[28]/Q
                         net (fo=1, routed)           0.178     2.546    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[28]
    SLICE_X198Y121       LUT2 (Prop_lut2_I0_O)        0.029     2.575 r  u_jtag_top/u_jtag_dm/rx/recv_data[28]_i_1/O
                         net (fo=1, routed)           0.000     2.575    u_jtag_top/u_jtag_dm/rx/recv_data0_in[28]
    SLICE_X198Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.944    -0.940    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X198Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]/C
                         clock pessimism              0.000    -0.940    
                         clock uncertainty            0.164    -0.776    
    SLICE_X198Y121       FDCE (Hold_fdce_C_D)         0.096    -0.680    u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.263ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.897%)  route 0.178ns (58.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.727     2.273    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X201Y116       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y116       FDCE (Prop_fdce_C_Q)         0.100     2.373 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.178     2.551    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[10]
    SLICE_X198Y116       LUT2 (Prop_lut2_I0_O)        0.028     2.579 r  u_jtag_top/u_jtag_dm/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.579    u_jtag_top/u_jtag_dm/rx/recv_data0_in[10]
    SLICE_X198Y116       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.949    -0.935    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X198Y116       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[10]/C
                         clock pessimism              0.000    -0.935    
                         clock uncertainty            0.164    -0.771    
    SLICE_X198Y116       FDCE (Hold_fdce_C_D)         0.087    -0.684    u_jtag_top/u_jtag_dm/rx/recv_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.270ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.130ns (43.259%)  route 0.171ns (56.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.725     2.271    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X201Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y118       FDCE (Prop_fdce_C_Q)         0.100     2.371 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.171     2.542    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[12]
    SLICE_X199Y118       LUT2 (Prop_lut2_I0_O)        0.030     2.572 r  u_jtag_top/u_jtag_dm/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     2.572    u_jtag_top/u_jtag_dm/rx/recv_data0_in[12]
    SLICE_X199Y118       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.947    -0.937    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X199Y118       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/C
                         clock pessimism              0.000    -0.937    
                         clock uncertainty            0.164    -0.773    
    SLICE_X199Y118       FDCE (Hold_fdce_C_D)         0.075    -0.698    u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.270ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.126ns (39.190%)  route 0.196ns (60.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.727     2.273    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X201Y116       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y116       FDCE (Prop_fdce_C_Q)         0.100     2.373 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[2]/Q
                         net (fo=1, routed)           0.196     2.569    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[2]
    SLICE_X198Y116       LUT2 (Prop_lut2_I0_O)        0.026     2.595 r  u_jtag_top/u_jtag_dm/rx/recv_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.595    u_jtag_top/u_jtag_dm/rx/recv_data0_in[2]
    SLICE_X198Y116       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.949    -0.935    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X198Y116       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[2]/C
                         clock pessimism              0.000    -0.935    
                         clock uncertainty            0.164    -0.771    
    SLICE_X198Y116       FDCE (Hold_fdce_C_D)         0.096    -0.675    u_jtag_top/u_jtag_dm/rx/recv_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.272ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.155ns (53.896%)  route 0.133ns (46.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.722     2.268    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X201Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y121       FDCE (Prop_fdce_C_Q)         0.091     2.359 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[33]/Q
                         net (fo=1, routed)           0.133     2.492    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[33]
    SLICE_X199Y121       LUT2 (Prop_lut2_I0_O)        0.064     2.556 r  u_jtag_top/u_jtag_dm/rx/recv_data[33]_i_1/O
                         net (fo=1, routed)           0.000     2.556    u_jtag_top/u_jtag_dm/rx/recv_data0_in[33]
    SLICE_X199Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.944    -0.940    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X199Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[33]/C
                         clock pessimism              0.000    -0.940    
                         clock uncertainty            0.164    -0.776    
    SLICE_X199Y121       FDCE (Hold_fdce_C_D)         0.060    -0.716    u_jtag_top/u_jtag_dm/rx/recv_data_reg[33]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.273ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.147ns (45.299%)  route 0.178ns (54.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.724     2.270    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y119       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y119       FDCE (Prop_fdce_C_Q)         0.118     2.388 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[18]/Q
                         net (fo=1, routed)           0.178     2.566    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[18]
    SLICE_X198Y119       LUT2 (Prop_lut2_I0_O)        0.029     2.595 r  u_jtag_top/u_jtag_dm/rx/recv_data[18]_i_1/O
                         net (fo=1, routed)           0.000     2.595    u_jtag_top/u_jtag_dm/rx/recv_data0_in[18]
    SLICE_X198Y119       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.946    -0.938    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X198Y119       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]/C
                         clock pessimism              0.000    -0.938    
                         clock uncertainty            0.164    -0.774    
    SLICE_X198Y119       FDCE (Hold_fdce_C_D)         0.096    -0.678    u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.276ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.150ns (45.800%)  route 0.178ns (54.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.721     2.267    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y122       FDCE (Prop_fdce_C_Q)         0.118     2.385 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/Q
                         net (fo=1, routed)           0.178     2.563    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[26]
    SLICE_X198Y122       LUT2 (Prop_lut2_I0_O)        0.032     2.595 r  u_jtag_top/u_jtag_dm/rx/recv_data[26]_i_1/O
                         net (fo=1, routed)           0.000     2.595    u_jtag_top/u_jtag_dm/rx/recv_data0_in[26]
    SLICE_X198Y122       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.943    -0.941    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X198Y122       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/C
                         clock pessimism              0.000    -0.941    
                         clock uncertainty            0.164    -0.777    
    SLICE_X198Y122       FDCE (Hold_fdce_C_D)         0.096    -0.681    u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.281ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.720%)  route 0.158ns (57.280%))
  Logic Levels:           0  
  Clock Path Skew:        -3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.728     2.274    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X202Y115       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y115       FDCE (Prop_fdce_C_Q)         0.118     2.392 r  u_jtag_top/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.158     2.550    u_jtag_top/u_jtag_dm/rx/dtm_req_valid_i
    SLICE_X199Y115       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.950    -0.934    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X199Y115       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/req_d_reg/C
                         clock pessimism              0.000    -0.934    
                         clock uncertainty            0.164    -0.770    
    SLICE_X199Y115       FDCE (Hold_fdce_C_D)         0.040    -0.730    u_jtag_top/u_jtag_dm/rx/req_d_reg
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.285ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - jtag_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.130ns (41.203%)  route 0.186ns (58.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305     1.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.546 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.722     2.268    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X201Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/req_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y121       FDCE (Prop_fdce_C_Q)         0.100     2.368 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[38]/Q
                         net (fo=1, routed)           0.186     2.554    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[38]
    SLICE_X199Y121       LUT2 (Prop_lut2_I0_O)        0.030     2.584 r  u_jtag_top/u_jtag_dm/rx/recv_data[38]_i_1/O
                         net (fo=1, routed)           0.000     2.584    u_jtag_top/u_jtag_dm/rx/recv_data0_in[38]
    SLICE_X199Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.944    -0.940    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X199Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[38]/C
                         clock pessimism              0.000    -0.940    
                         clock uncertainty            0.164    -0.776    
    SLICE_X199Y121       FDCE (Hold_fdce_C_D)         0.075    -0.701    u_jtag_top/u_jtag_dm/rx/recv_data_reg[38]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  3.285    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  jtag_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       12.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (jtag_clk_pin rise@300.000ns - clk_out1_clk_wiz_0 rise@280.000ns)
  Data Path Delay:        14.258ns  (logic 0.302ns (2.118%)  route 13.956ns (97.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 304.243 - 300.000 ) 
    Source Clock Delay      (SCD):    -2.832ns = ( 277.168 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    E19                  IBUFDS                       0.000   280.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081   281.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309   273.772 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   275.469    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   275.562 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.606   277.168    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X202Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y121       FDCE (Prop_fdce_C_Q)         0.259   277.427 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/Q
                         net (fo=1, routed)          13.956   291.383    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[32]
    SLICE_X200Y121       LUT2 (Prop_lut2_I0_O)        0.043   291.426 r  u_jtag_top/u_jtag_driver/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000   291.426    u_jtag_top/u_jtag_driver/rx/recv_data0_in[34]
    SLICE_X200Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.469   304.243    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/C
                         clock pessimism              0.000   304.243    
                         clock uncertainty           -0.164   304.080    
    SLICE_X200Y121       FDCE (Setup_fdce_C_D)        0.064   304.144    u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]
  -------------------------------------------------------------------
                         required time                        304.144    
                         arrival time                        -291.426    
  -------------------------------------------------------------------
                         slack                                 12.717    

Slack (MET) :             14.419ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (jtag_clk_pin rise@300.000ns - clk_out1_clk_wiz_0 rise@280.000ns)
  Data Path Delay:        12.522ns  (logic 0.266ns (2.124%)  route 12.256ns (97.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 304.240 - 300.000 ) 
    Source Clock Delay      (SCD):    -2.831ns = ( 277.169 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    E19                  IBUFDS                       0.000   280.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081   281.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309   273.772 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   275.469    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   275.562 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.607   277.169    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X197Y120       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y120       FDCE (Prop_fdce_C_Q)         0.223   277.392 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[26]/Q
                         net (fo=1, routed)          12.256   289.648    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[24]
    SLICE_X197Y123       LUT2 (Prop_lut2_I0_O)        0.043   289.691 r  u_jtag_top/u_jtag_driver/rx/recv_data[26]_i_1/O
                         net (fo=1, routed)           0.000   289.691    u_jtag_top/u_jtag_driver/rx/recv_data0_in[26]
    SLICE_X197Y123       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.466   304.240    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X197Y123       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[26]/C
                         clock pessimism              0.000   304.240    
                         clock uncertainty           -0.164   304.077    
    SLICE_X197Y123       FDCE (Setup_fdce_C_D)        0.034   304.111    u_jtag_top/u_jtag_driver/rx/recv_data_reg[26]
  -------------------------------------------------------------------
                         required time                        304.111    
                         arrival time                        -289.691    
  -------------------------------------------------------------------
                         slack                                 14.419    

Slack (MET) :             14.465ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (jtag_clk_pin rise@300.000ns - clk_out1_clk_wiz_0 rise@280.000ns)
  Data Path Delay:        12.508ns  (logic 0.266ns (2.127%)  route 12.242ns (97.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 304.241 - 300.000 ) 
    Source Clock Delay      (SCD):    -2.831ns = ( 277.169 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    E19                  IBUFDS                       0.000   280.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081   281.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309   273.772 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   275.469    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   275.562 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.607   277.169    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X197Y120       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y120       FDCE (Prop_fdce_C_Q)         0.223   277.392 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[22]/Q
                         net (fo=1, routed)          12.242   289.634    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[20]
    SLICE_X198Y123       LUT2 (Prop_lut2_I0_O)        0.043   289.677 r  u_jtag_top/u_jtag_driver/rx/recv_data[22]_i_1/O
                         net (fo=1, routed)           0.000   289.677    u_jtag_top/u_jtag_driver/rx/recv_data0_in[22]
    SLICE_X198Y123       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.467   304.241    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X198Y123       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/C
                         clock pessimism              0.000   304.241    
                         clock uncertainty           -0.164   304.078    
    SLICE_X198Y123       FDCE (Setup_fdce_C_D)        0.064   304.142    u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]
  -------------------------------------------------------------------
                         required time                        304.142    
                         arrival time                        -289.677    
  -------------------------------------------------------------------
                         slack                                 14.465    

Slack (MET) :             14.733ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (jtag_clk_pin rise@300.000ns - clk_out1_clk_wiz_0 rise@280.000ns)
  Data Path Delay:        12.237ns  (logic 0.341ns (2.787%)  route 11.896ns (97.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 304.245 - 300.000 ) 
    Source Clock Delay      (SCD):    -2.830ns = ( 277.170 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    E19                  IBUFDS                       0.000   280.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081   281.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309   273.772 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   275.469    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   275.562 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.608   277.170    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X197Y119       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y119       FDCE (Prop_fdce_C_Q)         0.204   277.374 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/Q
                         net (fo=1, routed)          11.896   289.270    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[11]
    SLICE_X197Y118       LUT2 (Prop_lut2_I0_O)        0.137   289.407 r  u_jtag_top/u_jtag_driver/rx/recv_data[13]_i_1/O
                         net (fo=1, routed)           0.000   289.407    u_jtag_top/u_jtag_driver/rx/recv_data0_in[13]
    SLICE_X197Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.471   304.245    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X197Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/C
                         clock pessimism              0.000   304.245    
                         clock uncertainty           -0.164   304.082    
    SLICE_X197Y118       FDCE (Setup_fdce_C_D)        0.058   304.140    u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]
  -------------------------------------------------------------------
                         required time                        304.140    
                         arrival time                        -289.407    
  -------------------------------------------------------------------
                         slack                                 14.733    

Slack (MET) :             14.888ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (jtag_clk_pin rise@300.000ns - clk_out1_clk_wiz_0 rise@280.000ns)
  Data Path Delay:        12.090ns  (logic 0.266ns (2.200%)  route 11.824ns (97.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 304.243 - 300.000 ) 
    Source Clock Delay      (SCD):    -2.833ns = ( 277.167 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    E19                  IBUFDS                       0.000   280.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081   281.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309   273.772 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   275.469    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   275.562 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.605   277.167    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X195Y121       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y121       FDCE (Prop_fdce_C_Q)         0.223   277.390 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/Q
                         net (fo=1, routed)          11.824   289.214    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[34]
    SLICE_X200Y121       LUT2 (Prop_lut2_I0_O)        0.043   289.257 r  u_jtag_top/u_jtag_driver/rx/recv_data[36]_i_1/O
                         net (fo=1, routed)           0.000   289.257    u_jtag_top/u_jtag_driver/rx/recv_data0_in[36]
    SLICE_X200Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.469   304.243    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/C
                         clock pessimism              0.000   304.243    
                         clock uncertainty           -0.164   304.080    
    SLICE_X200Y121       FDCE (Setup_fdce_C_D)        0.065   304.145    u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]
  -------------------------------------------------------------------
                         required time                        304.145    
                         arrival time                        -289.257    
  -------------------------------------------------------------------
                         slack                                 14.888    

Slack (MET) :             14.910ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (jtag_clk_pin rise@300.000ns - clk_out1_clk_wiz_0 rise@280.000ns)
  Data Path Delay:        12.035ns  (logic 0.302ns (2.509%)  route 11.733ns (97.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 304.245 - 300.000 ) 
    Source Clock Delay      (SCD):    -2.829ns = ( 277.171 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    E19                  IBUFDS                       0.000   280.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081   281.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309   273.772 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   275.469    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   275.562 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.609   277.171    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X196Y118       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y118       FDCE (Prop_fdce_C_Q)         0.259   277.430 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/Q
                         net (fo=1, routed)          11.733   289.163    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[8]
    SLICE_X197Y118       LUT2 (Prop_lut2_I0_O)        0.043   289.206 r  u_jtag_top/u_jtag_driver/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000   289.206    u_jtag_top/u_jtag_driver/rx/recv_data0_in[10]
    SLICE_X197Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.471   304.245    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X197Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/C
                         clock pessimism              0.000   304.245    
                         clock uncertainty           -0.164   304.082    
    SLICE_X197Y118       FDCE (Setup_fdce_C_D)        0.034   304.116    u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]
  -------------------------------------------------------------------
                         required time                        304.116    
                         arrival time                        -289.206    
  -------------------------------------------------------------------
                         slack                                 14.910    

Slack (MET) :             15.022ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (jtag_clk_pin rise@300.000ns - clk_out1_clk_wiz_0 rise@280.000ns)
  Data Path Delay:        11.949ns  (logic 0.373ns (3.122%)  route 11.576ns (96.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 304.247 - 300.000 ) 
    Source Clock Delay      (SCD):    -2.829ns = ( 277.171 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    E19                  IBUFDS                       0.000   280.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081   281.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309   273.772 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   275.469    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   275.562 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.609   277.171    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X196Y118       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y118       FDCE (Prop_fdce_C_Q)         0.236   277.407 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[7]/Q
                         net (fo=1, routed)          11.576   288.983    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[5]
    SLICE_X199Y117       LUT2 (Prop_lut2_I0_O)        0.137   289.120 r  u_jtag_top/u_jtag_driver/rx/recv_data[7]_i_1/O
                         net (fo=1, routed)           0.000   289.120    u_jtag_top/u_jtag_driver/rx/recv_data0_in[7]
    SLICE_X199Y117       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.473   304.247    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X199Y117       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[7]/C
                         clock pessimism              0.000   304.247    
                         clock uncertainty           -0.164   304.084    
    SLICE_X199Y117       FDCE (Setup_fdce_C_D)        0.058   304.142    u_jtag_top/u_jtag_driver/rx/recv_data_reg[7]
  -------------------------------------------------------------------
                         required time                        304.142    
                         arrival time                        -289.120    
  -------------------------------------------------------------------
                         slack                                 15.022    

Slack (MET) :             15.146ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (jtag_clk_pin rise@300.000ns - clk_out1_clk_wiz_0 rise@280.000ns)
  Data Path Delay:        11.822ns  (logic 0.337ns (2.851%)  route 11.485ns (97.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.242ns = ( 304.242 - 300.000 ) 
    Source Clock Delay      (SCD):    -2.831ns = ( 277.169 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    E19                  IBUFDS                       0.000   280.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081   281.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309   273.772 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   275.469    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   275.562 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.607   277.169    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X197Y120       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y120       FDCE (Prop_fdce_C_Q)         0.204   277.373 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[3]/Q
                         net (fo=1, routed)          11.485   288.858    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[1]
    SLICE_X197Y121       LUT2 (Prop_lut2_I0_O)        0.133   288.991 r  u_jtag_top/u_jtag_driver/rx/recv_data[3]_i_1/O
                         net (fo=1, routed)           0.000   288.991    u_jtag_top/u_jtag_driver/rx/recv_data0_in[3]
    SLICE_X197Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.468   304.242    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X197Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/C
                         clock pessimism              0.000   304.242    
                         clock uncertainty           -0.164   304.079    
    SLICE_X197Y121       FDCE (Setup_fdce_C_D)        0.058   304.137    u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]
  -------------------------------------------------------------------
                         required time                        304.137    
                         arrival time                        -288.991    
  -------------------------------------------------------------------
                         slack                                 15.146    

Slack (MET) :             15.151ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (jtag_clk_pin rise@300.000ns - clk_out1_clk_wiz_0 rise@280.000ns)
  Data Path Delay:        11.794ns  (logic 0.266ns (2.255%)  route 11.528ns (97.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 304.245 - 300.000 ) 
    Source Clock Delay      (SCD):    -2.830ns = ( 277.170 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    E19                  IBUFDS                       0.000   280.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081   281.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309   273.772 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   275.469    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   275.562 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.608   277.170    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X197Y119       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y119       FDCE (Prop_fdce_C_Q)         0.223   277.393 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/Q
                         net (fo=1, routed)          11.528   288.921    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[10]
    SLICE_X197Y118       LUT2 (Prop_lut2_I0_O)        0.043   288.964 r  u_jtag_top/u_jtag_driver/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000   288.964    u_jtag_top/u_jtag_driver/rx/recv_data0_in[12]
    SLICE_X197Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.471   304.245    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X197Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/C
                         clock pessimism              0.000   304.245    
                         clock uncertainty           -0.164   304.082    
    SLICE_X197Y118       FDCE (Setup_fdce_C_D)        0.033   304.115    u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]
  -------------------------------------------------------------------
                         required time                        304.115    
                         arrival time                        -288.964    
  -------------------------------------------------------------------
                         slack                                 15.151    

Slack (MET) :             15.178ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (jtag_clk_pin rise@300.000ns - clk_out1_clk_wiz_0 rise@280.000ns)
  Data Path Delay:        11.764ns  (logic 0.302ns (2.567%)  route 11.462ns (97.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 304.241 - 300.000 ) 
    Source Clock Delay      (SCD):    -2.831ns = ( 277.169 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    E19                  IBUFDS                       0.000   280.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081   281.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309   273.772 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   275.469    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   275.562 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.607   277.169    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X196Y120       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y120       FDCE (Prop_fdce_C_Q)         0.259   277.428 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[32]/Q
                         net (fo=1, routed)          11.462   288.890    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[30]
    SLICE_X197Y122       LUT2 (Prop_lut2_I0_O)        0.043   288.933 r  u_jtag_top/u_jtag_driver/rx/recv_data[32]_i_1/O
                         net (fo=1, routed)           0.000   288.933    u_jtag_top/u_jtag_driver/rx/recv_data0_in[32]
    SLICE_X197Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                    300.000   300.000 r  
    AR40                                              0.000   300.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000   300.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602   300.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089   302.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   302.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.467   304.241    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X197Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/C
                         clock pessimism              0.000   304.241    
                         clock uncertainty           -0.164   304.078    
    SLICE_X197Y122       FDCE (Setup_fdce_C_D)        0.033   304.111    u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]
  -------------------------------------------------------------------
                         required time                        304.111    
                         arrival time                        -288.933    
  -------------------------------------------------------------------
                         slack                                 15.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 0.269ns (3.580%)  route 7.245ns (96.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.472    -2.127    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X197Y120       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y120       FDCE (Prop_fdce_C_Q)         0.162    -1.965 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[27]/Q
                         net (fo=1, routed)           7.245     5.280    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[25]
    SLICE_X197Y123       LUT2 (Prop_lut2_I0_O)        0.107     5.387 r  u_jtag_top/u_jtag_driver/rx/recv_data[27]_i_1/O
                         net (fo=1, routed)           0.000     5.387    u_jtag_top/u_jtag_driver/rx/recv_data0_in[27]
    SLICE_X197Y123       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.600     4.907    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X197Y123       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]/C
                         clock pessimism              0.000     4.907    
                         clock uncertainty            0.164     5.071    
    SLICE_X197Y123       FDCE (Hold_fdce_C_D)         0.160     5.231    u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.231    
                         arrival time                           5.387    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 0.242ns (3.202%)  route 7.316ns (96.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.472    -2.127    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X196Y120       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y120       FDCE (Prop_fdce_C_Q)         0.206    -1.921 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           7.316     5.395    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[28]
    SLICE_X197Y121       LUT2 (Prop_lut2_I0_O)        0.036     5.431 r  u_jtag_top/u_jtag_driver/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000     5.431    u_jtag_top/u_jtag_driver/rx/recv_data0_in[30]
    SLICE_X197Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.603     4.910    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X197Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/C
                         clock pessimism              0.000     4.910    
                         clock uncertainty            0.164     5.074    
    SLICE_X197Y121       FDCE (Hold_fdce_C_D)         0.153     5.227    u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.227    
                         arrival time                           5.431    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 0.178ns (2.328%)  route 7.468ns (97.672%))
  Logic Levels:           0  
  Clock Path Skew:        7.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.477    -2.122    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X201Y115       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y115       FDCE (Prop_fdce_C_Q)         0.178    -1.944 r  u_jtag_top/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           7.468     5.524    u_jtag_top/u_jtag_driver/rx/dm_resp_i
    SLICE_X200Y115       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.611     4.918    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y115       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_d_reg/C
                         clock pessimism              0.000     4.918    
                         clock uncertainty            0.164     5.082    
    SLICE_X200Y115       FDCE (Hold_fdce_C_D)         0.127     5.209    u_jtag_top/u_jtag_driver/rx/req_d_reg
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.524    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.710ns  (logic 0.266ns (3.450%)  route 7.444ns (96.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.473    -2.126    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X197Y119       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y119       FDCE (Prop_fdce_C_Q)         0.162    -1.964 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/Q
                         net (fo=1, routed)           7.444     5.480    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[7]
    SLICE_X199Y119       LUT2 (Prop_lut2_I0_O)        0.104     5.584 r  u_jtag_top/u_jtag_driver/rx/recv_data[9]_i_1/O
                         net (fo=1, routed)           0.000     5.584    u_jtag_top/u_jtag_driver/rx/recv_data0_in[9]
    SLICE_X199Y119       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.607     4.914    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X199Y119       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/C
                         clock pessimism              0.000     4.914    
                         clock uncertainty            0.164     5.078    
    SLICE_X199Y119       FDCE (Hold_fdce_C_D)         0.160     5.238    u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.238    
                         arrival time                           5.584    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 0.242ns (3.098%)  route 7.570ns (96.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.472    -2.127    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X196Y120       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y120       FDCE (Prop_fdce_C_Q)         0.206    -1.921 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           7.570     5.649    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[22]
    SLICE_X197Y122       LUT2 (Prop_lut2_I0_O)        0.036     5.685 r  u_jtag_top/u_jtag_driver/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000     5.685    u_jtag_top/u_jtag_driver/rx/recv_data0_in[24]
    SLICE_X197Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.602     4.909    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X197Y122       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/C
                         clock pessimism              0.000     4.909    
                         clock uncertainty            0.164     5.073    
    SLICE_X197Y122       FDCE (Hold_fdce_C_D)         0.154     5.227    u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.227    
                         arrival time                           5.685    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 0.206ns (2.564%)  route 7.829ns (97.436%))
  Logic Levels:           0  
  Clock Path Skew:        7.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.477    -2.122    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X198Y115       FDCE                                         r  u_jtag_top/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y115       FDCE (Prop_fdce_C_Q)         0.206    -1.916 r  u_jtag_top/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           7.829     5.913    u_jtag_top/u_jtag_driver/tx/dm_ack_i
    SLICE_X203Y114       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.612     4.919    u_jtag_top/u_jtag_driver/tx/jtag_TCK_IBUF_BUFG
    SLICE_X203Y114       FDCE                                         r  u_jtag_top/u_jtag_driver/tx/ack_d_reg/C
                         clock pessimism              0.000     4.919    
                         clock uncertainty            0.164     5.083    
    SLICE_X203Y114       FDCE (Hold_fdce_C_D)         0.108     5.191    u_jtag_top/u_jtag_driver/tx/ack_d_reg
  -------------------------------------------------------------------
                         required time                         -5.191    
                         arrival time                           5.913    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.249ns (3.022%)  route 7.990ns (96.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.473    -2.126    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X198Y120       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y120       FDCE (Prop_fdce_C_Q)         0.206    -1.920 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/Q
                         net (fo=1, routed)           7.990     6.070    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[33]
    SLICE_X200Y121       LUT2 (Prop_lut2_I0_O)        0.043     6.113 r  u_jtag_top/u_jtag_driver/rx/recv_data[35]_i_1/O
                         net (fo=1, routed)           0.000     6.113    u_jtag_top/u_jtag_driver/rx/recv_data0_in[35]
    SLICE_X200Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.604     4.911    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y121       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/C
                         clock pessimism              0.000     4.911    
                         clock uncertainty            0.164     5.075    
    SLICE_X200Y121       FDCE (Hold_fdce_C_D)         0.192     5.267    u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]
  -------------------------------------------------------------------
                         required time                         -5.267    
                         arrival time                           6.113    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.298ns (3.518%)  route 8.173ns (96.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.473    -2.126    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X196Y118       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y118       FDCE (Prop_fdce_C_Q)         0.189    -1.937 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[15]/Q
                         net (fo=1, routed)           8.173     6.236    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[13]
    SLICE_X200Y116       LUT2 (Prop_lut2_I0_O)        0.109     6.345 r  u_jtag_top/u_jtag_driver/rx/recv_data[15]_i_1/O
                         net (fo=1, routed)           0.000     6.345    u_jtag_top/u_jtag_driver/rx/recv_data0_in[15]
    SLICE_X200Y116       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.610     4.917    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y116       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[15]/C
                         clock pessimism              0.000     4.917    
                         clock uncertainty            0.164     5.081    
    SLICE_X200Y116       FDCE (Hold_fdce_C_D)         0.192     5.273    u_jtag_top/u_jtag_driver/rx/recv_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.273    
                         arrival time                           6.345    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 0.273ns (3.220%)  route 8.204ns (96.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    -2.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.475    -2.124    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X197Y116       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y116       FDCE (Prop_fdce_C_Q)         0.162    -1.962 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[19]/Q
                         net (fo=1, routed)           8.204     6.242    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[17]
    SLICE_X200Y116       LUT2 (Prop_lut2_I0_O)        0.111     6.353 r  u_jtag_top/u_jtag_driver/rx/recv_data[19]_i_1/O
                         net (fo=1, routed)           0.000     6.353    u_jtag_top/u_jtag_driver/rx/recv_data0_in[19]
    SLICE_X200Y116       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.610     4.917    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X200Y116       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[19]/C
                         clock pessimism              0.000     4.917    
                         clock uncertainty            0.164     5.081    
    SLICE_X200Y116       FDCE (Hold_fdce_C_D)         0.192     5.273    u_jtag_top/u_jtag_driver/rx/recv_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.273    
                         arrival time                           6.353    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             jtag_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 0.295ns (3.472%)  route 8.202ns (96.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.473    -2.126    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X198Y120       FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y120       FDCE (Prop_fdce_C_Q)         0.189    -1.937 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[39]/Q
                         net (fo=1, routed)           8.202     6.265    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[37]
    SLICE_X198Y123       LUT2 (Prop_lut2_I0_O)        0.106     6.371 r  u_jtag_top/u_jtag_driver/rx/recv_data[39]_i_2/O
                         net (fo=1, routed)           0.000     6.371    u_jtag_top/u_jtag_driver/rx/recv_data0_in[39]
    SLICE_X198Y123       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505     3.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.307 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.601     4.908    u_jtag_top/u_jtag_driver/rx/jtag_TCK_IBUF_BUFG
    SLICE_X198Y123       FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]/C
                         clock pessimism              0.000     4.908    
                         clock uncertainty            0.164     5.072    
    SLICE_X198Y123       FDCE (Hold_fdce_C_D)         0.192     5.264    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]
  -------------------------------------------------------------------
                         required time                         -5.264    
                         arrival time                           6.371    
  -------------------------------------------------------------------
                         slack                                  1.107    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_debug_pin
                            (input port)
  Destination:            uart_debug_tst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.098ns  (logic 2.765ns (45.334%)  route 3.334ns (54.666%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  uart_debug_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_debug_pin
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  uart_debug_pin_IBUF_inst/O
                         net (fo=20, routed)          3.334     3.974    uart_debug_tst_OBUF
    AP42                 OBUF (Prop_obuf_I_O)         2.124     6.098 r  uart_debug_tst_OBUF_inst/O
                         net (fo=0)                   0.000     6.098    uart_debug_tst
    AP42                                                              r  uart_debug_tst (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_debug_pin
                            (input port)
  Destination:            uart_debug_tst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.363ns (47.629%)  route 1.499ns (52.371%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  uart_debug_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_debug_pin
    AV30                 IBUF (Prop_ibuf_I_O)         0.147     0.147 r  uart_debug_pin_IBUF_inst/O
                         net (fo=20, routed)          1.499     1.645    uart_debug_tst_OBUF
    AP42                 OBUF (Prop_obuf_I_O)         1.216     2.862 r  uart_debug_tst_OBUF_inst/O
                         net (fo=0)                   0.000     2.862    uart_debug_tst
    AP42                                                              r  uart_debug_tst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_0/tx_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 2.298ns (24.460%)  route 7.098ns (75.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.792    -2.646    uart_0/clk_out1
    SLICE_X199Y92        FDRE                                         r  uart_0/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y92        FDRE (Prop_fdre_C_Q)         0.223    -2.423 r  uart_0/tx_reg_reg/Q
                         net (fo=1, routed)           7.098     4.675    uart_tx_pin_OBUF
    AU36                 OBUF (Prop_obuf_I_O)         2.075     6.750 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000     6.750    uart_tx_pin
    AU36                                                              r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            halted_ind
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 2.328ns (34.897%)  route 4.344ns (65.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.606    -2.832    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X189Y119       FDCE                                         r  u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y119       FDCE (Prop_fdce_C_Q)         0.223    -2.609 r  u_jtag_top/u_jtag_dm/dm_halt_req_reg/Q
                         net (fo=6, routed)           4.344     1.735    halted_ind_OBUF
    AR37                 OBUF (Prop_obuf_I_O)         2.105     3.840 r  halted_ind_OBUF_inst/O
                         net (fo=0)                   0.000     3.840    halted_ind
    AR37                                                              r  halted_ind (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.736ns  (logic 2.246ns (39.162%)  route 3.490ns (60.838%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.789    -2.649    gpio_0/clk_out1
    SLICE_X190Y90        FDRE                                         r  gpio_0/gpio_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y90        FDRE (Prop_fdre_C_Q)         0.259    -2.390 r  gpio_0/gpio_ctrl_reg[0]/Q
                         net (fo=3, routed)           0.555    -1.835    gpio_0/gpio_ctrl[0]
    SLICE_X190Y90        LUT2 (Prop_lut2_I0_O)        0.047    -1.788 f  gpio_0/gpio_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.935     1.147    gpio_IOBUF[0]_inst/T
    AM22                 OBUFT (TriStatE_obuft_T_O)
                                                      1.940     3.087 r  gpio_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.087    gpio[0]
    AM22                                                              r  gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 succ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            succ
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 2.360ns (40.710%)  route 3.437ns (59.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.461    -2.977    clk
    SLICE_X146Y129       FDRE                                         r  succ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y129       FDRE (Prop_fdre_C_Q)         0.259    -2.718 r  succ_reg/Q
                         net (fo=1, routed)           3.437     0.719    succ_OBUF
    AN39                 OBUF (Prop_obuf_I_O)         2.101     2.820 r  succ_OBUF_inst/O
                         net (fo=0)                   0.000     2.820    succ
    AN39                                                              r  succ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.414ns  (logic 2.256ns (41.675%)  route 3.158ns (58.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.621    -2.817    spi_0/clk_out1
    SLICE_X200Y102       FDRE                                         r  spi_0/spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y102       FDRE (Prop_fdre_C_Q)         0.259    -2.558 r  spi_0/spi_mosi_reg/Q
                         net (fo=1, routed)           3.158     0.600    spi_mosi_OBUF
    AL20                 OBUF (Prop_obuf_I_O)         1.997     2.597 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     2.597    spi_mosi
    AL20                                                              r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.214ns  (logic 2.262ns (43.386%)  route 2.952ns (56.614%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.792    -2.646    spi_0/clk_out1
    SLICE_X197Y98        FDRE                                         r  spi_0/spi_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y98        FDRE (Prop_fdre_C_Q)         0.223    -2.423 f  spi_0/spi_ctrl_reg[3]/Q
                         net (fo=2, routed)           0.344    -2.079    spi_0/spi_ctrl_reg_n_0_[3]
    SLICE_X197Y98        LUT1 (Prop_lut1_I0_O)        0.043    -2.036 r  spi_0/spi_ss_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.608     0.572    spi_ss_OBUF
    AK20                 OBUF (Prop_obuf_I_O)         1.996     2.568 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     2.568    spi_ss
    AK20                                                              r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.320ns  (logic 2.259ns (42.456%)  route 3.062ns (57.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.621    -2.817    spi_0/clk_out1
    SLICE_X200Y105       FDRE                                         r  spi_0/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y105       FDRE (Prop_fdre_C_Q)         0.259    -2.558 r  spi_0/spi_clk_reg/Q
                         net (fo=2, routed)           3.062     0.504    spi_clk_OBUF
    AK23                 OBUF (Prop_obuf_I_O)         2.000     2.503 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.503    spi_clk
    AK23                                                              r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.125ns (42.051%)  route 2.929ns (57.949%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.792    -2.646    gpio_0/clk_out1
    SLICE_X197Y95        FDRE                                         r  gpio_0/gpio_ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y95        FDRE (Prop_fdre_C_Q)         0.223    -2.423 r  gpio_0/gpio_ctrl_reg[2]/Q
                         net (fo=3, routed)           0.537    -1.886    gpio_0/gpio_ctrl[2]
    SLICE_X191Y90        LUT2 (Prop_lut2_I0_O)        0.043    -1.843 f  gpio_0/gpio_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.392     0.549    gpio_IOBUF[1]_inst/T
    AL22                 OBUFT (TriStatE_obuft_T_O)
                                                      1.859     2.408 r  gpio_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.408    gpio[1]
    AL22                                                              r  gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 over_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            over
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.066ns  (logic 2.349ns (46.359%)  route 2.717ns (53.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.081     1.081    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -6.228 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -4.531    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.461    -2.977    clk
    SLICE_X152Y126       FDRE                                         r  over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y126       FDRE (Prop_fdre_C_Q)         0.259    -2.718 r  over_reg/Q
                         net (fo=1, routed)           2.717    -0.001    over_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         2.090     2.089 r  over_OBUF_inst/O
                         net (fo=0)                   0.000     2.089    over
    AM39                                                              r  over (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.567ns (70.312%)  route 0.662ns (29.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.900    -0.984    clk
    SLICE_X47Y127        FDPE                                         r  led_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.124    -0.860 r  led_out_reg/Q
                         net (fo=2, routed)           0.662    -0.198    led_out_OBUF
    AU39                 OBUF (Prop_obuf_I_O)         1.443     1.244 r  led_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.244    led_out
    AU39                                                              r  led_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.323ns (73.227%)  route 0.484ns (26.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.680    -0.881    clk
    SLICE_X47Y127        FDPE                                         r  led_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.100    -0.781 r  led_out_reg/Q
                         net (fo=2, routed)           0.484    -0.297    led_out_OBUF
    AU39                 OBUF (Prop_obuf_I_O)         1.223     0.925 r  led_out_OBUF_inst/O
                         net (fo=0)                   0.000     0.925    led_out
    AU39                                                              r  led_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 0.513ns (25.328%)  route 1.512ns (74.672%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.783    -0.778    gpio_0/clk_out1
    SLICE_X190Y90        FDRE                                         r  gpio_0/gpio_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y90        FDRE (Prop_fdre_C_Q)         0.107    -0.671 r  gpio_0/gpio_ctrl_reg[3]/Q
                         net (fo=3, routed)           0.133    -0.538    gpio_0/gpio_ctrl[3]
    SLICE_X191Y90        LUT2 (Prop_lut2_I1_O)        0.064    -0.474 r  gpio_0/gpio_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.380     0.905    gpio_IOBUF[1]_inst/T
    AL22                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     1.247 r  gpio_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.247    gpio[1]
    AL22                                                              r  gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 over_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            over
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.300ns (52.723%)  route 1.165ns (47.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.634    -0.927    clk
    SLICE_X152Y126       FDRE                                         r  over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y126       FDRE (Prop_fdre_C_Q)         0.118    -0.809 r  over_reg/Q
                         net (fo=1, routed)           1.165     0.356    over_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.182     1.538 r  over_OBUF_inst/O
                         net (fo=0)                   0.000     1.538    over
    AM39                                                              r  over (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 0.553ns (22.790%)  route 1.874ns (77.210%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.783    -0.778    gpio_0/clk_out1
    SLICE_X190Y90        FDRE                                         r  gpio_0/gpio_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y90        FDRE (Prop_fdre_C_Q)         0.107    -0.671 r  gpio_0/gpio_ctrl_reg[1]/Q
                         net (fo=6, routed)           0.200    -0.471    gpio_0/Q[0]
    SLICE_X190Y90        LUT2 (Prop_lut2_I1_O)        0.064    -0.407 r  gpio_0/gpio_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.673     1.267    gpio_IOBUF[0]_inst/T
    AM22                 OBUFT (TriStatD_obuft_T_O)
                                                      0.382     1.649 r  gpio_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.649    gpio[0]
    AM22                                                              r  gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.644ns  (logic 1.217ns (46.038%)  route 1.427ns (53.962%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.785    -0.776    spi_0/clk_out1
    SLICE_X197Y98        FDRE                                         r  spi_0/spi_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y98        FDRE (Prop_fdre_C_Q)         0.100    -0.676 f  spi_0/spi_ctrl_reg[3]/Q
                         net (fo=2, routed)           0.167    -0.509    spi_0/spi_ctrl_reg_n_0_[3]
    SLICE_X197Y98        LUT1 (Prop_lut1_I0_O)        0.028    -0.481 r  spi_0/spi_ss_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.260     0.779    spi_ss_OBUF
    AK20                 OBUF (Prop_obuf_I_O)         1.089     1.868 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     1.868    spi_ss
    AK20                                                              r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.714ns  (logic 1.211ns (44.609%)  route 1.504ns (55.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.734    -0.827    spi_0/clk_out1
    SLICE_X200Y105       FDRE                                         r  spi_0/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y105       FDRE (Prop_fdre_C_Q)         0.118    -0.709 r  spi_0/spi_clk_reg/Q
                         net (fo=2, routed)           1.504     0.795    spi_clk_OBUF
    AK23                 OBUF (Prop_obuf_I_O)         1.093     1.887 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.887    spi_clk
    AK23                                                              r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.208ns (43.797%)  route 1.551ns (56.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.735    -0.826    spi_0/clk_out1
    SLICE_X200Y102       FDRE                                         r  spi_0/spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y102       FDRE (Prop_fdre_C_Q)         0.118    -0.708 r  spi_0/spi_mosi_reg/Q
                         net (fo=1, routed)           1.551     0.843    spi_mosi_OBUF
    AL20                 OBUF (Prop_obuf_I_O)         1.090     1.933 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.933    spi_mosi
    AL20                                                              r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 succ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            succ
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.017ns  (logic 1.311ns (43.454%)  route 1.706ns (56.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.632    -0.929    clk
    SLICE_X146Y129       FDRE                                         r  succ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y129       FDRE (Prop_fdre_C_Q)         0.118    -0.811 r  succ_reg/Q
                         net (fo=1, routed)           1.706     0.895    succ_OBUF
    AN39                 OBUF (Prop_obuf_I_O)         1.193     2.088 r  succ_OBUF_inst/O
                         net (fo=0)                   0.000     2.088    succ
    AN39                                                              r  succ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            halted_ind
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.548ns  (logic 1.297ns (36.566%)  route 2.251ns (63.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.722    -0.839    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X189Y119       FDCE                                         r  u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y119       FDCE (Prop_fdce_C_Q)         0.100    -0.739 r  u_jtag_top/u_jtag_dm/dm_halt_req_reg/Q
                         net (fo=6, routed)           2.251     1.512    halted_ind_OBUF
    AR37                 OBUF (Prop_obuf_I_O)         1.197     2.709 r  halted_ind_OBUF_inst/O
                         net (fo=0)                   0.000     2.709    halted_ind
    AR37                                                              r  halted_ind (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_0/tx_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.434ns  (logic 1.268ns (23.326%)  route 4.167ns (76.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.503     0.503    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -2.356 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.587    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.784    -0.777    uart_0/clk_out1
    SLICE_X199Y92        FDRE                                         r  uart_0/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y92        FDRE (Prop_fdre_C_Q)         0.100    -0.677 r  uart_0/tx_reg_reg/Q
                         net (fo=1, routed)           4.167     3.490    uart_tx_pin_OBUF
    AU36                 OBUF (Prop_obuf_I_O)         1.168     4.657 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000     4.657    uart_tx_pin
    AU36                                                              r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_high_to_low/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_high_to_low/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 0.030ns (1.692%)  route 1.743ns (98.308%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    E19                  IBUFDS                       0.000     2.500 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     3.053    clk_high_to_low/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.301    -0.248 f  clk_high_to_low/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.834     0.586    clk_high_to_low/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.616 f  clk_high_to_low/inst/clkf_buf/O
                         net (fo=1, routed)           0.909     1.525    clk_high_to_low/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV                                   f  clk_high_to_low/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_high_to_low/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_high_to_low/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.040ns  (logic 0.083ns (2.730%)  route 2.957ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkf_buf/O
                         net (fo=1, routed)           1.391    -2.208    clk_high_to_low/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV                                   r  clk_high_to_low/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  jtag_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/jtag_TDO_reg/C
                            (falling edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            jtag_TDO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.187ns  (logic 2.232ns (43.034%)  route 2.955ns (56.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin fall edge)
                                                    150.000   150.000 f  
    AR40                                              0.000   150.000 f  jtag_TCK (IN)
                         net (fo=0)                   0.000   150.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.710   150.710 f  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.505   153.214    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   153.307 f  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.611   154.918    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X203Y115       FDRE                                         r  u_jtag_top/u_jtag_driver/jtag_TDO_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y115       FDRE (Prop_fdre_C_Q)         0.228   155.146 r  u_jtag_top/u_jtag_driver/jtag_TDO_reg/Q
                         net (fo=1, routed)           2.955   158.101    jtag_TDO_OBUF
    AK22                 OBUF (Prop_obuf_I_O)         2.004   160.106 r  jtag_TDO_OBUF_inst/O
                         net (fo=0)                   0.000   160.106    jtag_TDO
    AK22                                                              r  jtag_TDO (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/jtag_TDO_reg/C
                            (falling edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Destination:            jtag_TDO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.204ns (45.613%)  route 1.436ns (54.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk_pin fall edge)
                                                    150.000   150.000 f  
    AR40                                              0.000   150.000 f  jtag_TCK (IN)
                         net (fo=0)                   0.000   150.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.215   150.215 f  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.305   151.520    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   151.546 f  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.728   152.274    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X203Y115       FDRE                                         r  u_jtag_top/u_jtag_driver/jtag_TDO_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y115       FDRE (Prop_fdre_C_Q)         0.107   152.381 r  u_jtag_top/u_jtag_driver/jtag_TDO_reg/Q
                         net (fo=1, routed)           1.436   153.817    jtag_TDO_OBUF
    AK22                 OBUF (Prop_obuf_I_O)         1.097   154.915 r  jtag_TDO_OBUF_inst/O
                         net (fo=0)                   0.000   154.915    jtag_TDO
    AK22                                                              r  jtag_TDO (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         49109 Endpoints
Min Delay         49109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.661ns  (logic 1.905ns (7.726%)  route 22.756ns (92.274%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 r  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.341    10.061    u_tinyriscv/u_if_id/inst_ff/sys_rst_IBUF
    SLICE_X193Y126       LUT2 (Prop_lut2_I0_O)        0.043    10.104 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          1.404    11.508    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X179Y113       LUT6 (Prop_lut6_I5_O)        0.043    11.551 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          0.749    12.300    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X175Y107       LUT6 (Prop_lut6_I2_O)        0.043    12.343 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353    12.696    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043    12.739 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041    13.780    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043    13.823 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877    14.700    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107    14.807 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.807    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117    14.924 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.924    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046    14.970 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541    15.511    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125    15.636 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000    15.636    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107    15.743 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294    16.038    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124    16.162 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453    17.614    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043    17.657 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329    17.986    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043    18.029 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.581    19.610    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X159Y95        LUT6 (Prop_lut6_I4_O)        0.043    19.653 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16/O
                         net (fo=8, routed)           0.451    20.104    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16_n_0
    SLICE_X163Y95        LUT6 (Prop_lut6_I4_O)        0.043    20.147 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18/O
                         net (fo=1, routed)           0.183    20.330    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18_n_0
    SLICE_X163Y96        LUT6 (Prop_lut6_I4_O)        0.043    20.373 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.733    21.106    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7_n_0
    SLICE_X145Y102       LUT6 (Prop_lut6_I4_O)        0.043    21.149 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_2/O
                         net (fo=36, routed)          1.810    22.959    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[12]
    SLICE_X183Y130       LUT6 (Prop_lut6_I4_O)        0.043    23.002 r  u_tinyriscv/u_if_id/inst_ff/qout_r[12]_i_1__0/O
                         net (fo=2, routed)           1.616    24.618    u_tinyriscv/u_if_id/inst_ff/qout_r_reg[24]_0[12]
    SLICE_X149Y111       LUT5 (Prop_lut5_I3_O)        0.043    24.661 r  u_tinyriscv/u_if_id/inst_ff/qout_r[12]_i_1__4/O
                         net (fo=1, routed)           0.000    24.661    u_tinyriscv/u_id_ex/op2_ff/id_op2_o[12]
    SLICE_X149Y111       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.336    -2.263    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X149Y111       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[12]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.346ns  (logic 1.905ns (7.826%)  route 22.441ns (92.174%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 r  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.341    10.061    u_tinyriscv/u_if_id/inst_ff/sys_rst_IBUF
    SLICE_X193Y126       LUT2 (Prop_lut2_I0_O)        0.043    10.104 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          1.404    11.508    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X179Y113       LUT6 (Prop_lut6_I5_O)        0.043    11.551 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          0.749    12.300    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X175Y107       LUT6 (Prop_lut6_I2_O)        0.043    12.343 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353    12.696    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043    12.739 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041    13.780    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043    13.823 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877    14.700    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107    14.807 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.807    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117    14.924 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.924    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046    14.970 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541    15.511    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125    15.636 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000    15.636    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107    15.743 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294    16.038    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124    16.162 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453    17.614    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043    17.657 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329    17.986    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043    18.029 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.698    19.727    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X157Y96        LUT6 (Prop_lut6_I1_O)        0.043    19.770 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.466    20.236    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X153Y97        LUT5 (Prop_lut5_I2_O)        0.043    20.279 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.392    20.671    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X151Y100       LUT6 (Prop_lut6_I5_O)        0.043    20.714 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_5/O
                         net (fo=1, routed)           0.504    21.218    u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_5_n_0
    SLICE_X142Y106       LUT6 (Prop_lut6_I2_O)        0.043    21.261 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_2/O
                         net (fo=36, routed)          1.717    22.978    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[18]
    SLICE_X162Y144       LUT6 (Prop_lut6_I4_O)        0.043    23.021 r  u_tinyriscv/u_if_id/inst_ff/qout_r[18]_i_1__0/O
                         net (fo=2, routed)           1.282    24.303    u_tinyriscv/u_if_id/inst_ff/qout_r_reg[24]_0[18]
    SLICE_X149Y111       LUT5 (Prop_lut5_I3_O)        0.043    24.346 r  u_tinyriscv/u_if_id/inst_ff/qout_r[18]_i_1__4/O
                         net (fo=1, routed)           0.000    24.346    u_tinyriscv/u_id_ex/op2_ff/id_op2_o[18]
    SLICE_X149Y111       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.336    -2.263    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X149Y111       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[18]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.267ns  (logic 1.862ns (7.674%)  route 22.405ns (92.326%))
  Logic Levels:           19  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 r  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.341    10.061    u_tinyriscv/u_if_id/inst_ff/sys_rst_IBUF
    SLICE_X193Y126       LUT2 (Prop_lut2_I0_O)        0.043    10.104 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          1.404    11.508    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X179Y113       LUT6 (Prop_lut6_I5_O)        0.043    11.551 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          0.749    12.300    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X175Y107       LUT6 (Prop_lut6_I2_O)        0.043    12.343 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353    12.696    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043    12.739 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041    13.780    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043    13.823 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877    14.700    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107    14.807 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.807    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117    14.924 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.924    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046    14.970 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541    15.511    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125    15.636 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000    15.636    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107    15.743 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294    16.038    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124    16.162 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453    17.614    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043    17.657 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329    17.986    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043    18.029 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.698    19.727    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X157Y96        LUT6 (Prop_lut6_I1_O)        0.043    19.770 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.466    20.236    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X153Y97        LUT5 (Prop_lut5_I2_O)        0.043    20.279 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.392    20.671    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X151Y100       LUT6 (Prop_lut6_I5_O)        0.043    20.714 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_5/O
                         net (fo=1, routed)           0.504    21.218    u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_5_n_0
    SLICE_X142Y106       LUT6 (Prop_lut6_I2_O)        0.043    21.261 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_2/O
                         net (fo=36, routed)          1.717    22.978    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[18]
    SLICE_X162Y144       LUT6 (Prop_lut6_I4_O)        0.043    23.021 r  u_tinyriscv/u_if_id/inst_ff/qout_r[18]_i_1__0/O
                         net (fo=2, routed)           1.246    24.267    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[31]_2[18]
    SLICE_X161Y101       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.345    -2.254    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk
    SLICE_X161Y101       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[18]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.253ns  (logic 1.905ns (7.856%)  route 22.348ns (92.144%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=11 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 r  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.341    10.061    u_tinyriscv/u_if_id/inst_ff/sys_rst_IBUF
    SLICE_X193Y126       LUT2 (Prop_lut2_I0_O)        0.043    10.104 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          1.404    11.508    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X179Y113       LUT6 (Prop_lut6_I5_O)        0.043    11.551 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          0.749    12.300    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X175Y107       LUT6 (Prop_lut6_I2_O)        0.043    12.343 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353    12.696    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043    12.739 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041    13.780    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043    13.823 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877    14.700    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107    14.807 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.807    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117    14.924 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.924    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046    14.970 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541    15.511    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125    15.636 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000    15.636    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107    15.743 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294    16.038    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124    16.162 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453    17.614    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043    17.657 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329    17.986    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043    18.029 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.698    19.727    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X157Y96        LUT6 (Prop_lut6_I1_O)        0.043    19.770 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.466    20.236    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X153Y97        LUT5 (Prop_lut5_I2_O)        0.043    20.279 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.643    20.922    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X150Y113       LUT6 (Prop_lut6_I5_O)        0.043    20.965 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][25]_i_5/O
                         net (fo=1, routed)           0.446    21.411    u_tinyriscv/u_id_ex/inst_ff/regs[1][25]_i_5_n_0
    SLICE_X141Y113       LUT6 (Prop_lut6_I2_O)        0.043    21.454 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][25]_i_2/O
                         net (fo=36, routed)          1.399    22.852    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[25]
    SLICE_X171Y143       LUT6 (Prop_lut6_I4_O)        0.043    22.895 r  u_tinyriscv/u_if_id/inst_ff/qout_r[25]_i_1__0/O
                         net (fo=2, routed)           1.315    24.210    u_tinyriscv/u_if_id/inst_ff/qout_r_reg[24]_0[25]
    SLICE_X153Y113       LUT5 (Prop_lut5_I3_O)        0.043    24.253 r  u_tinyriscv/u_if_id/inst_ff/qout_r[25]_i_1__4/O
                         net (fo=1, routed)           0.000    24.253    u_tinyriscv/u_id_ex/op2_ff/id_op2_o[25]
    SLICE_X153Y113       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.339    -2.260    u_tinyriscv/u_id_ex/op2_ff/clk
    SLICE_X153Y113       FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[25]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.236ns  (logic 1.862ns (7.684%)  route 22.374ns (92.316%))
  Logic Levels:           19  (IBUF=1 LUT2=1 LUT3=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 r  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.341    10.061    u_tinyriscv/u_if_id/inst_ff/sys_rst_IBUF
    SLICE_X193Y126       LUT2 (Prop_lut2_I0_O)        0.043    10.104 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          1.404    11.508    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X179Y113       LUT6 (Prop_lut6_I5_O)        0.043    11.551 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          0.749    12.300    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X175Y107       LUT6 (Prop_lut6_I2_O)        0.043    12.343 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353    12.696    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043    12.739 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041    13.780    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043    13.823 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877    14.700    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107    14.807 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.807    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117    14.924 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.924    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046    14.970 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541    15.511    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125    15.636 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000    15.636    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107    15.743 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294    16.038    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124    16.162 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453    17.614    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043    17.657 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329    17.986    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043    18.029 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.581    19.610    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X159Y95        LUT6 (Prop_lut6_I4_O)        0.043    19.653 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16/O
                         net (fo=8, routed)           0.451    20.104    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16_n_0
    SLICE_X163Y95        LUT6 (Prop_lut6_I4_O)        0.043    20.147 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18/O
                         net (fo=1, routed)           0.183    20.330    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18_n_0
    SLICE_X163Y96        LUT6 (Prop_lut6_I4_O)        0.043    20.373 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.733    21.106    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7_n_0
    SLICE_X145Y102       LUT6 (Prop_lut6_I4_O)        0.043    21.149 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_2/O
                         net (fo=36, routed)          1.810    22.959    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[12]
    SLICE_X183Y130       LUT6 (Prop_lut6_I4_O)        0.043    23.002 r  u_tinyriscv/u_if_id/inst_ff/qout_r[12]_i_1__0/O
                         net (fo=2, routed)           1.234    24.236    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[31]_2[12]
    SLICE_X171Y107       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.404    -2.195    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk
    SLICE_X171Y107       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[12]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.156ns  (logic 1.862ns (7.710%)  route 22.294ns (92.290%))
  Logic Levels:           19  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 r  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.341    10.061    u_tinyriscv/u_if_id/inst_ff/sys_rst_IBUF
    SLICE_X193Y126       LUT2 (Prop_lut2_I0_O)        0.043    10.104 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          1.404    11.508    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X179Y113       LUT6 (Prop_lut6_I5_O)        0.043    11.551 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          0.749    12.300    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X175Y107       LUT6 (Prop_lut6_I2_O)        0.043    12.343 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353    12.696    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043    12.739 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041    13.780    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043    13.823 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877    14.700    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107    14.807 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.807    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117    14.924 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.924    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046    14.970 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541    15.511    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125    15.636 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000    15.636    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107    15.743 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294    16.038    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124    16.162 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453    17.614    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043    17.657 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329    17.986    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043    18.029 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.698    19.727    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X157Y96        LUT6 (Prop_lut6_I1_O)        0.043    19.770 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.466    20.236    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X153Y97        LUT5 (Prop_lut5_I2_O)        0.043    20.279 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.643    20.922    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X150Y113       LUT6 (Prop_lut6_I5_O)        0.043    20.965 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][25]_i_5/O
                         net (fo=1, routed)           0.446    21.411    u_tinyriscv/u_id_ex/inst_ff/regs[1][25]_i_5_n_0
    SLICE_X141Y113       LUT6 (Prop_lut6_I2_O)        0.043    21.454 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][25]_i_2/O
                         net (fo=36, routed)          1.399    22.852    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[25]
    SLICE_X171Y143       LUT6 (Prop_lut6_I4_O)        0.043    22.895 r  u_tinyriscv/u_if_id/inst_ff/qout_r[25]_i_1__0/O
                         net (fo=2, routed)           1.261    24.156    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[31]_2[25]
    SLICE_X171Y107       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.404    -2.195    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk
    SLICE_X171Y107       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[25]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[18][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.130ns  (logic 1.905ns (7.896%)  route 22.225ns (92.104%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 r  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.341    10.061    u_tinyriscv/u_if_id/inst_ff/sys_rst_IBUF
    SLICE_X193Y126       LUT2 (Prop_lut2_I0_O)        0.043    10.104 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          1.404    11.508    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X179Y113       LUT6 (Prop_lut6_I5_O)        0.043    11.551 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          0.749    12.300    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X175Y107       LUT6 (Prop_lut6_I2_O)        0.043    12.343 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353    12.696    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043    12.739 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041    13.780    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043    13.823 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877    14.700    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107    14.807 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.807    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117    14.924 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.924    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046    14.970 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541    15.511    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125    15.636 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000    15.636    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107    15.743 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294    16.038    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124    16.162 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453    17.614    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043    17.657 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329    17.986    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043    18.029 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.581    19.610    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X159Y95        LUT6 (Prop_lut6_I4_O)        0.043    19.653 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16/O
                         net (fo=8, routed)           0.451    20.104    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16_n_0
    SLICE_X163Y95        LUT6 (Prop_lut6_I4_O)        0.043    20.147 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18/O
                         net (fo=1, routed)           0.183    20.330    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18_n_0
    SLICE_X163Y96        LUT6 (Prop_lut6_I4_O)        0.043    20.373 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.733    21.106    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7_n_0
    SLICE_X145Y102       LUT6 (Prop_lut6_I4_O)        0.043    21.149 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_2/O
                         net (fo=36, routed)          2.594    23.743    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_7
    SLICE_X196Y130       LUT6 (Prop_lut6_I3_O)        0.043    23.786 r  u_tinyriscv/u_id_ex/inst_ff/regs[18][12]_i_2/O
                         net (fo=1, routed)           0.301    24.087    u_tinyriscv/u_id_ex/inst_ff/regs[18][12]_i_2_n_0
    SLICE_X196Y130       LUT5 (Prop_lut5_I0_O)        0.043    24.130 r  u_tinyriscv/u_id_ex/inst_ff/regs[18][12]_i_1/O
                         net (fo=1, routed)           0.000    24.130    u_tinyriscv/u_regs/regs_reg[18][31]_1[12]
    SLICE_X196Y130       FDRE                                         r  u_tinyriscv/u_regs/regs_reg[18][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.473    -2.126    u_tinyriscv/u_regs/clk
    SLICE_X196Y130       FDRE                                         r  u_tinyriscv/u_regs/regs_reg[18][12]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.064ns  (logic 1.862ns (7.739%)  route 22.202ns (92.261%))
  Logic Levels:           19  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 r  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.341    10.061    u_tinyriscv/u_if_id/inst_ff/sys_rst_IBUF
    SLICE_X193Y126       LUT2 (Prop_lut2_I0_O)        0.043    10.104 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          1.404    11.508    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X179Y113       LUT6 (Prop_lut6_I5_O)        0.043    11.551 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          0.749    12.300    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X175Y107       LUT6 (Prop_lut6_I2_O)        0.043    12.343 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353    12.696    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043    12.739 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041    13.780    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043    13.823 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877    14.700    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107    14.807 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.807    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117    14.924 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.924    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046    14.970 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541    15.511    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125    15.636 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000    15.636    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107    15.743 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294    16.038    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124    16.162 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453    17.614    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043    17.657 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329    17.986    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043    18.029 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.698    19.727    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X157Y96        LUT6 (Prop_lut6_I1_O)        0.043    19.770 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.466    20.236    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X153Y97        LUT5 (Prop_lut5_I2_O)        0.043    20.279 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.516    20.795    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X147Y103       LUT6 (Prop_lut6_I5_O)        0.043    20.838 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7/O
                         net (fo=1, routed)           0.464    21.301    u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7_n_0
    SLICE_X140Y107       LUT6 (Prop_lut6_I4_O)        0.043    21.344 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_2/O
                         net (fo=36, routed)          1.328    22.672    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[19]
    SLICE_X153Y144       LUT6 (Prop_lut6_I4_O)        0.043    22.715 r  u_tinyriscv/u_if_id/inst_ff/qout_r[19]_i_1__0/O
                         net (fo=2, routed)           1.349    24.064    u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[31]_2[19]
    SLICE_X151Y100       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.343    -2.256    u_tinyriscv/u_id_ex/reg2_rdata_ff/clk
    SLICE_X151Y100       FDRE                                         r  u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_reg[19]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[7][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.991ns  (logic 1.905ns (7.942%)  route 22.086ns (92.058%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 r  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.341    10.061    u_tinyriscv/u_if_id/inst_ff/sys_rst_IBUF
    SLICE_X193Y126       LUT2 (Prop_lut2_I0_O)        0.043    10.104 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          1.404    11.508    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X179Y113       LUT6 (Prop_lut6_I5_O)        0.043    11.551 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          0.749    12.300    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X175Y107       LUT6 (Prop_lut6_I2_O)        0.043    12.343 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353    12.696    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043    12.739 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041    13.780    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043    13.823 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877    14.700    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107    14.807 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.807    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117    14.924 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.924    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046    14.970 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541    15.511    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125    15.636 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000    15.636    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107    15.743 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294    16.038    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124    16.162 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453    17.614    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043    17.657 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329    17.986    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043    18.029 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.581    19.610    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X159Y95        LUT6 (Prop_lut6_I4_O)        0.043    19.653 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16/O
                         net (fo=8, routed)           0.451    20.104    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16_n_0
    SLICE_X163Y95        LUT6 (Prop_lut6_I4_O)        0.043    20.147 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18/O
                         net (fo=1, routed)           0.183    20.330    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18_n_0
    SLICE_X163Y96        LUT6 (Prop_lut6_I4_O)        0.043    20.373 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.733    21.106    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7_n_0
    SLICE_X145Y102       LUT6 (Prop_lut6_I4_O)        0.043    21.149 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_2/O
                         net (fo=36, routed)          2.397    23.545    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_7
    SLICE_X194Y132       LUT6 (Prop_lut6_I3_O)        0.043    23.588 r  u_tinyriscv/u_id_ex/inst_ff/regs[7][12]_i_2/O
                         net (fo=1, routed)           0.360    23.948    u_tinyriscv/u_id_ex/inst_ff/regs[7][12]_i_2_n_0
    SLICE_X194Y132       LUT5 (Prop_lut5_I0_O)        0.043    23.991 r  u_tinyriscv/u_id_ex/inst_ff/regs[7][12]_i_1/O
                         net (fo=1, routed)           0.000    23.991    u_tinyriscv/u_regs/regs_reg[7][31]_1[12]
    SLICE_X194Y132       FDRE                                         r  u_tinyriscv/u_regs/regs_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.474    -2.125    u_tinyriscv/u_regs/clk
    SLICE_X194Y132       FDRE                                         r  u_tinyriscv/u_regs/regs_reg[7][12]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[26][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.984ns  (logic 1.905ns (7.944%)  route 22.078ns (92.056%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 r  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.341    10.061    u_tinyriscv/u_if_id/inst_ff/sys_rst_IBUF
    SLICE_X193Y126       LUT2 (Prop_lut2_I0_O)        0.043    10.104 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          1.404    11.508    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X179Y113       LUT6 (Prop_lut6_I5_O)        0.043    11.551 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          0.749    12.300    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X175Y107       LUT6 (Prop_lut6_I2_O)        0.043    12.343 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.353    12.696    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X174Y106       LUT6 (Prop_lut6_I2_O)        0.043    12.739 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.041    13.780    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X163Y101       LUT3 (Prop_lut3_I0_O)        0.043    13.823 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         0.877    14.700    u_ram/_ram_reg_768_1023_7_7/A0
    SLICE_X152Y105       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.107    14.807 r  u_ram/_ram_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.807    u_ram/_ram_reg_768_1023_7_7/OC
    SLICE_X152Y105       MUXF7 (Prop_muxf7_I1_O)      0.117    14.924 r  u_ram/_ram_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.924    u_ram/_ram_reg_768_1023_7_7/O0
    SLICE_X152Y105       MUXF8 (Prop_muxf8_I0_O)      0.046    14.970 r  u_ram/_ram_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.541    15.511    u_ram/_ram_reg_768_1023_7_7_n_0
    SLICE_X153Y101       LUT6 (Prop_lut6_I0_O)        0.125    15.636 r  u_ram/qout_r[7]_i_16/O
                         net (fo=1, routed)           0.000    15.636    u_ram/qout_r[7]_i_16_n_0
    SLICE_X153Y101       MUXF7 (Prop_muxf7_I0_O)      0.107    15.743 r  u_ram/qout_r_reg[7]_i_9/O
                         net (fo=1, routed)           0.294    16.038    u_ram/qout_r_reg[7]_i_9_n_0
    SLICE_X159Y101       LUT6 (Prop_lut6_I1_O)        0.124    16.162 r  u_ram/qout_r[7]_i_5/O
                         net (fo=4, routed)           1.453    17.614    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[7]
    SLICE_X197Y101       LUT6 (Prop_lut6_I0_O)        0.043    17.657 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4/O
                         net (fo=1, routed)           0.329    17.986    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_4_n_0
    SLICE_X194Y102       LUT6 (Prop_lut6_I3_O)        0.043    18.029 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[7]_i_3/O
                         net (fo=6, routed)           1.581    19.610    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X159Y95        LUT6 (Prop_lut6_I4_O)        0.043    19.653 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16/O
                         net (fo=8, routed)           0.451    20.104    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_16_n_0
    SLICE_X163Y95        LUT6 (Prop_lut6_I4_O)        0.043    20.147 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18/O
                         net (fo=1, routed)           0.183    20.330    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_18_n_0
    SLICE_X163Y96        LUT6 (Prop_lut6_I4_O)        0.043    20.373 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7/O
                         net (fo=1, routed)           0.733    21.106    u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_7_n_0
    SLICE_X145Y102       LUT6 (Prop_lut6_I4_O)        0.043    21.149 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][12]_i_2/O
                         net (fo=36, routed)          2.648    23.797    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_7
    SLICE_X197Y131       LUT6 (Prop_lut6_I2_O)        0.043    23.840 r  u_tinyriscv/u_id_ex/inst_ff/regs[26][12]_i_2/O
                         net (fo=1, routed)           0.101    23.941    u_tinyriscv/u_id_ex/inst_ff/regs[26][12]_i_2_n_0
    SLICE_X197Y131       LUT5 (Prop_lut5_I0_O)        0.043    23.984 r  u_tinyriscv/u_id_ex/inst_ff/regs[26][12]_i_1/O
                         net (fo=1, routed)           0.000    23.984    u_tinyriscv/u_regs/regs_reg[26][31]_1[12]
    SLICE_X197Y131       FDRE                                         r  u_tinyriscv/u_regs/regs_reg[26][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.986     0.986    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -5.248 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -3.682    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.599 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        1.473    -2.126    u_tinyriscv/u_regs/clk
    SLICE_X197Y131       FDRE                                         r  u_tinyriscv/u_regs/regs_reg[26][12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.226ns (29.200%)  route 0.548ns (70.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.226     0.226 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        0.548     0.774    sys_rst_IBUF
    SLICE_X44Y122        FDCE                                         f  count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.900    -0.984    clk
    SLICE_X44Y122        FDCE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.226ns (29.200%)  route 0.548ns (70.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.226     0.226 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        0.548     0.774    sys_rst_IBUF
    SLICE_X44Y122        FDCE                                         f  count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.900    -0.984    clk
    SLICE_X44Y122        FDCE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.226ns (29.200%)  route 0.548ns (70.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.226     0.226 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        0.548     0.774    sys_rst_IBUF
    SLICE_X44Y122        FDCE                                         f  count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.900    -0.984    clk
    SLICE_X44Y122        FDCE                                         r  count_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.226ns (29.200%)  route 0.548ns (70.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.226     0.226 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        0.548     0.774    sys_rst_IBUF
    SLICE_X44Y122        FDCE                                         f  count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.900    -0.984    clk
    SLICE_X44Y122        FDCE                                         r  count_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.226ns (29.200%)  route 0.548ns (70.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.226     0.226 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        0.548     0.774    sys_rst_IBUF
    SLICE_X44Y122        FDCE                                         f  count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.900    -0.984    clk
    SLICE_X44Y122        FDCE                                         r  count_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.226ns (29.200%)  route 0.548ns (70.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.226     0.226 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        0.548     0.774    sys_rst_IBUF
    SLICE_X44Y122        FDCE                                         f  count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.900    -0.984    clk
    SLICE_X44Y122        FDCE                                         r  count_reg[8]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.226ns (29.171%)  route 0.549ns (70.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.226     0.226 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        0.549     0.775    sys_rst_IBUF
    SLICE_X46Y123        FDCE                                         f  count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.898    -0.986    clk
    SLICE_X46Y123        FDCE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            count_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.226ns (27.619%)  route 0.592ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.226     0.226 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        0.592     0.818    sys_rst_IBUF
    SLICE_X44Y125        FDCE                                         f  count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.897    -0.987    clk
    SLICE_X44Y125        FDCE                                         r  count_reg[14]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            count_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.226ns (27.619%)  route 0.592ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.226     0.226 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        0.592     0.818    sys_rst_IBUF
    SLICE_X44Y125        FDCE                                         f  count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.897    -0.987    clk
    SLICE_X44Y125        FDCE                                         r  count_reg[16]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            count_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.226ns (27.619%)  route 0.592ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.226     0.226 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        0.592     0.818    sys_rst_IBUF
    SLICE_X44Y125        FDCE                                         f  count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.553     0.553    clk_high_to_low/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.748 r  clk_high_to_low/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.914    clk_high_to_low/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  clk_high_to_low/inst/clkout1_buf/O
                         net (fo=8184, routed)        0.897    -0.987    clk
    SLICE_X44Y125        FDCE                                         r  count_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  jtag_clk_pin

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/sticky_busy_reg/CLR
                            (recovery check against rising-edge clock jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.310ns  (logic 0.720ns (6.986%)  route 9.590ns (93.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.590    10.310    u_jtag_top/u_jtag_driver/sys_rst_IBUF
    SLICE_X205Y117       FDCE                                         f  u_jtag_top/u_jtag_driver/sticky_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602     0.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.514     4.288    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X205Y117       FDCE                                         r  u_jtag_top/u_jtag_driver/sticky_busy_reg/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[11]/CLR
                            (recovery check against rising-edge clock jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.179ns  (logic 0.720ns (7.076%)  route 9.459ns (92.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.459    10.179    u_jtag_top/u_jtag_driver/sys_rst_IBUF
    SLICE_X202Y118       FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602     0.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472     4.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[11]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[12]/CLR
                            (recovery check against rising-edge clock jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.179ns  (logic 0.720ns (7.076%)  route 9.459ns (92.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.459    10.179    u_jtag_top/u_jtag_driver/sys_rst_IBUF
    SLICE_X202Y118       FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602     0.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472     4.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[12]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[13]/CLR
                            (recovery check against rising-edge clock jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.179ns  (logic 0.720ns (7.076%)  route 9.459ns (92.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.459    10.179    u_jtag_top/u_jtag_driver/sys_rst_IBUF
    SLICE_X202Y118       FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602     0.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472     4.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[13]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[14]/CLR
                            (recovery check against rising-edge clock jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.179ns  (logic 0.720ns (7.076%)  route 9.459ns (92.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.459    10.179    u_jtag_top/u_jtag_driver/sys_rst_IBUF
    SLICE_X202Y118       FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602     0.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472     4.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[14]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[15]/CLR
                            (recovery check against rising-edge clock jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.179ns  (logic 0.720ns (7.076%)  route 9.459ns (92.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.459    10.179    u_jtag_top/u_jtag_driver/sys_rst_IBUF
    SLICE_X202Y118       FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602     0.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472     4.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[15]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[16]/CLR
                            (recovery check against rising-edge clock jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.179ns  (logic 0.720ns (7.076%)  route 9.459ns (92.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.459    10.179    u_jtag_top/u_jtag_driver/sys_rst_IBUF
    SLICE_X202Y118       FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602     0.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472     4.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[16]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[6]/CLR
                            (recovery check against rising-edge clock jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.179ns  (logic 0.720ns (7.076%)  route 9.459ns (92.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.459    10.179    u_jtag_top/u_jtag_driver/sys_rst_IBUF
    SLICE_X202Y118       FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602     0.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472     4.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[7]/CLR
                            (recovery check against rising-edge clock jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.179ns  (logic 0.720ns (7.076%)  route 9.459ns (92.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.459    10.179    u_jtag_top/u_jtag_driver/sys_rst_IBUF
    SLICE_X202Y118       FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602     0.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.472     4.246    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X202Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[0]/PRE
                            (recovery check against rising-edge clock jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.001ns  (logic 0.720ns (7.203%)  route 9.280ns (92.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV40                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AV40                 IBUF (Prop_ibuf_I_O)         0.720     0.720 f  sys_rst_IBUF_inst/O
                         net (fo=1581, routed)        9.280    10.001    u_jtag_top/u_jtag_driver/sys_rst_IBUF
    SLICE_X205Y119       FDPE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.602     0.602 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.691    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.774 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.513     4.287    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X205Y119       FDPE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_TMS
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.985ns  (logic 0.246ns (6.173%)  route 3.739ns (93.827%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU38                                              0.000     0.000 r  jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_TMS
    AU38                 IBUF (Prop_ibuf_I_O)         0.218     0.218 r  jtag_TMS_IBUF_inst/O
                         net (fo=16, routed)          3.739     3.957    u_jtag_top/u_jtag_driver/jtag_TMS_IBUF
    SLICE_X205Y119       LUT3 (Prop_lut3_I1_O)        0.028     3.985 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.985    u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[0]_i_1_n_0
    SLICE_X205Y119       FDPE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.969     2.944    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X205Y119       FDPE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[0]/C

Slack:                    inf
  Source:                 jtag_TMS
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.990ns  (logic 0.246ns (6.165%)  route 3.744ns (93.835%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU38                                              0.000     0.000 f  jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_TMS
    AU38                 IBUF (Prop_ibuf_I_O)         0.218     0.218 f  jtag_TMS_IBUF_inst/O
                         net (fo=16, routed)          3.744     3.962    u_jtag_top/u_jtag_driver/jtag_TMS_IBUF
    SLICE_X204Y118       LUT3 (Prop_lut3_I2_O)        0.028     3.990 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[7]_i_1/O
                         net (fo=1, routed)           0.000     3.990    u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[7]_i_1_n_0
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.970     2.945    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[7]/C

Slack:                    inf
  Source:                 jtag_TMS
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.991ns  (logic 0.246ns (6.164%)  route 3.745ns (93.836%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU38                                              0.000     0.000 f  jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_TMS
    AU38                 IBUF (Prop_ibuf_I_O)         0.218     0.218 f  jtag_TMS_IBUF_inst/O
                         net (fo=16, routed)          3.745     3.963    u_jtag_top/u_jtag_driver/jtag_TMS_IBUF
    SLICE_X204Y118       LUT4 (Prop_lut4_I2_O)        0.028     3.991 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[5]_i_1/O
                         net (fo=1, routed)           0.000     3.991    u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[5]_i_1_n_0
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.970     2.945    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[5]/C

Slack:                    inf
  Source:                 jtag_TMS
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.992ns  (logic 0.247ns (6.187%)  route 3.745ns (93.813%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU38                                              0.000     0.000 r  jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_TMS
    AU38                 IBUF (Prop_ibuf_I_O)         0.218     0.218 r  jtag_TMS_IBUF_inst/O
                         net (fo=16, routed)          3.745     3.963    u_jtag_top/u_jtag_driver/jtag_TMS_IBUF
    SLICE_X204Y118       LUT3 (Prop_lut3_I2_O)        0.029     3.992 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[6]_i_1/O
                         net (fo=1, routed)           0.000     3.992    u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[6]_i_1_n_0
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.970     2.945    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[6]/C

Slack:                    inf
  Source:                 jtag_TMS
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.992ns  (logic 0.248ns (6.213%)  route 3.744ns (93.787%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU38                                              0.000     0.000 r  jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_TMS
    AU38                 IBUF (Prop_ibuf_I_O)         0.218     0.218 r  jtag_TMS_IBUF_inst/O
                         net (fo=16, routed)          3.744     3.962    u_jtag_top/u_jtag_driver/jtag_TMS_IBUF
    SLICE_X204Y118       LUT3 (Prop_lut3_I1_O)        0.030     3.992 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[9]_i_1/O
                         net (fo=1, routed)           0.000     3.992    u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[9]_i_1_n_0
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.970     2.945    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/C

Slack:                    inf
  Source:                 jtag_TDI
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.009ns  (logic 0.244ns (6.088%)  route 3.765ns (93.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  jtag_TDI (IN)
                         net (fo=0)                   0.000     0.000    jtag_TDI
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  jtag_TDI_IBUF_inst/O
                         net (fo=4, routed)           3.765     3.981    u_jtag_top/u_jtag_driver/jtag_TDI_IBUF
    SLICE_X203Y122       LUT6 (Prop_lut6_I2_O)        0.028     4.009 r  u_jtag_top/u_jtag_driver/shift_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     4.009    u_jtag_top/u_jtag_driver/shift_reg[31]_i_1_n_0
    SLICE_X203Y122       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.942     2.917    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X203Y122       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[31]/C

Slack:                    inf
  Source:                 jtag_TDI
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.043ns  (logic 0.244ns (6.037%)  route 3.799ns (93.963%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  jtag_TDI (IN)
                         net (fo=0)                   0.000     0.000    jtag_TDI
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  jtag_TDI_IBUF_inst/O
                         net (fo=4, routed)           3.799     4.015    u_jtag_top/u_jtag_driver/jtag_TDI_IBUF
    SLICE_X201Y117       LUT6 (Prop_lut6_I5_O)        0.028     4.043 r  u_jtag_top/u_jtag_driver/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     4.043    u_jtag_top/u_jtag_driver/shift_reg[4]_i_1_n_0
    SLICE_X201Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.947     2.922    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X201Y117       FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 jtag_TMS
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.052ns  (logic 0.246ns (6.072%)  route 3.806ns (93.928%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU38                                              0.000     0.000 f  jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_TMS
    AU38                 IBUF (Prop_ibuf_I_O)         0.218     0.218 f  jtag_TMS_IBUF_inst/O
                         net (fo=16, routed)          3.806     4.024    u_jtag_top/u_jtag_driver/jtag_TMS_IBUF
    SLICE_X204Y118       LUT2 (Prop_lut2_I1_O)        0.028     4.052 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[10]_i_1/O
                         net (fo=1, routed)           0.000     4.052    u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[10]_i_1_n_0
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.970     2.945    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[10]/C

Slack:                    inf
  Source:                 jtag_TMS
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.054ns  (logic 0.246ns (6.069%)  route 3.808ns (93.931%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU38                                              0.000     0.000 f  jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_TMS
    AU38                 IBUF (Prop_ibuf_I_O)         0.218     0.218 f  jtag_TMS_IBUF_inst/O
                         net (fo=16, routed)          3.808     4.026    u_jtag_top/u_jtag_driver/jtag_TMS_IBUF
    SLICE_X204Y118       LUT5 (Prop_lut5_I1_O)        0.028     4.054 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.054    u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[1]_i_1_n_0
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.970     2.945    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[1]/C

Slack:                    inf
  Source:                 jtag_TMS
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk_pin  {rise@0.000ns fall@150.000ns period=300.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.054ns  (logic 0.248ns (6.118%)  route 3.806ns (93.882%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU38                                              0.000     0.000 f  jtag_TMS (IN)
                         net (fo=0)                   0.000     0.000    jtag_TMS
    AU38                 IBUF (Prop_ibuf_I_O)         0.218     0.218 f  jtag_TMS_IBUF_inst/O
                         net (fo=16, routed)          3.806     4.024    u_jtag_top/u_jtag_driver/jtag_TMS_IBUF
    SLICE_X204Y118       LUT2 (Prop_lut2_I1_O)        0.030     4.054 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[4]_i_1/O
                         net (fo=1, routed)           0.000     4.054    u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state[4]_i_1_n_0
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk_pin rise edge)
                                                      0.000     0.000 r  
    AR40                                              0.000     0.000 r  jtag_TCK (IN)
                         net (fo=0)                   0.000     0.000    jtag_TCK
    AR40                 IBUF (Prop_ibuf_I_O)         0.383     0.383 r  jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.563     1.945    jtag_TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.975 r  jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.970     2.945    u_jtag_top/u_jtag_driver/jtag_TCK_IBUF_BUFG
    SLICE_X204Y118       FDCE                                         r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[4]/C





