<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>PAVGB/PAVGW—Average Packed Integers</title>
</head>
<body>
<h1 id="pavgb-pavgw-average-packed-integers">PAVGB/PAVGW—Average Packed Integers</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32 bit Mode Support</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F E0 /r1</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE</td>
	<td>Average packed unsigned byte integers from PAVGB mm1, mm2/m64</td>
</tr>
<tr>
	<td>66 0F E0, /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Average packed unsigned byte integers from PAVGB xmm1, xmm2/m128</td>
</tr>
<tr>
	<td>0F E3 /r1</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE</td>
	<td>Average packed unsigned word integers from PAVGW mm1, mm2/m64</td>
</tr>
<tr>
	<td>66 0F E3 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Average packed unsigned word integers from PAVGW xmm1, xmm2/m128</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F.WIG E0 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Average packed unsigned byte integers from VPAVGB xmm1, xmm2, xmm3/m128</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F.WIG E3 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Average packed unsigned word integers from VPAVGW xmm1, xmm2, xmm3/m128</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F.WIG E0 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Average packed unsigned byte integers from VPAVGB ymm1, ymm2, ymm3/m256store to ymm1.</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F.WIG E3 /r VPAVGW ymm1, ymm2, ymm3/m256</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Average packed unsigned word integers from ymm2, ymm3/m256 with rounding to ymm1.</td>
</tr>
</table>
<p class="notes">Notes: 1. See note in Section 2.4, “Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual,Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.</p><h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVM</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Performs a SIMD average of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the results in the destination operand. For each corresponding pair of data elements in the first and second operands, the elements are added together, a 1 is added to the temporary sum, and that result is shifted right one bit position.</p><p>The (V)PAVGB instruction operates on packed unsigned bytes and the (V)PAVGW instruction operates on packed unsigned words.</p><p>In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).</p><p>Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register. 128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or a 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.</p><p>VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed. VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.</p><h2 id="operation">Operation</h2>
<pre>PAVGB (with 64-bit operands)
  DEST[7:0] ← (SRC[7:0] + DEST[7:0] + 1) >> 1; (* Temp sum before shifting is 9 bits *)
  (* Repeat operation performed for bytes 2 through 6 *)
  DEST[63:56] ← (SRC[63:56] + DEST[63:56] + 1) >> 1;
PAVGW (with 64-bit operands)
  DEST[15:0] ← (SRC[15:0] + DEST[15:0] + 1) >> 1; (* Temp sum before shifting is 17 bits *)
  (* Repeat operation performed for words 2 and 3 *)
  DEST[63:48] ← (SRC[63:48] + DEST[63:48] + 1) >> 1;
PAVGB (with 128-bit operands)
  DEST[7:0] ← (SRC[7:0] + DEST[7:0] + 1) >> 1; (* Temp sum before shifting is 9 bits *)
  (* Repeat operation performed for bytes 2 through 14 *)
  DEST[127:120] ← (SRC[127:120] + DEST[127:120] + 1) >> 1;
PAVGW (with 128-bit operands)
  DEST[15:0] ← (SRC[15:0] + DEST[15:0] + 1) >> 1; (* Temp sum before shifting is 17 bits *)
  (* Repeat operation performed for words 2 through 6 *)
  DEST[127:112] ← (SRC[127:112] + DEST[127:112] + 1) >> 1;
VPAVGB (VEX.128 encoded version)
  DEST[7:0] ← (SRC1[7:0] + SRC2[7:0] + 1) >> 1;
  (* Repeat operation performed for bytes 2 through 15 *)
  DEST[127:120] ← (SRC1[127:120] + SRC2[127:120] + 1) >> 1
  DEST[VLMAX-1:128] ← 0
VPAVGW (VEX.128 encoded version)
  DEST[15:0] ← (SRC1[15:0] + SRC2[15:0] + 1) >> 1;
  (* Repeat operation performed for 16-bit words 2 through 7 *)
  DEST[127:112] ← (SRC1[127:112] + SRC2[127:112] + 1) >> 1
  DEST[VLMAX-1:128] ← 0
VPAVGB (VEX.256 encoded instruction)
  DEST[7:0] ← (SRC1[7:0] + SRC2[7:0] + 1) >> 1; (* Temp sum before shifting is 9 bits *)
  (* Repeat operation performed for bytes 2 through 31)
  DEST[255:248] ← (SRC1[255:248] + SRC2[255:248] + 1) >> 1;
VPAVGW (VEX.256 encoded instruction)
  DEST[15:0] ← (SRC1[15:0] + SRC2[15:0] + 1) >> 1; (* Temp sum before shifting is 17 bits *)
  (* Repeat operation performed for words 2 through 15)
  DEST[255:14]) ← (SRC1[255:240] + SRC2[255:240] + 1) >> 1;
</pre><h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>PAVGB:</td>
	<td>__m64 _mm_avg_pu8 (__m64 a, __m64 b)</td>
</tr>
<tr>
	<td>PAVGW:</td>
	<td>__m64 _mm_avg_pu16 (__m64 a, __m64 b)</td>
</tr>
<tr>
	<td>(V)PAVGB:</td>
	<td>__m128i _mm_avg_epu8 ( __m128i a, __m128i b)</td>
</tr>
<tr>
	<td>(V)PAVGW:</td>
	<td>__m128i _mm_avg_epu16 ( __m128i a, __m128i b)</td>
</tr>
<tr>
	<td>VPAVGB:</td>
	<td>__m256i _mm256_avg_epu8 ( __m256i a, __m256i b)</td>
</tr>
<tr>
	<td>VPAVGW:</td>
	<td>__m256i _mm256_avg_epu16 ( __m256i a, __m256i b)</td>
</tr>
</table>
<h2 id="flags-affected">Flags Affected</h2>
<p>None.</p><h2 id="numeric-exceptions">Numeric Exceptions</h2>
<p>None.</p><h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 4; additionally</p><table>
<tr>
	<td>#UD</td>
	<td>If VEX.L = 1.</td>
</tr>
</table>
</body>
</html>
