#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8767d07170 .scope module, "dut_tb" "dut_tb" 2 1;
 .timescale 0 0;
P_0x7f8767d0e670 .param/l "HEIGHT" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x7f8767d0e6b0 .param/l "WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
v0x7f8767c038a0_0 .var "clk", 0 0;
v0x7f8767c03940_0 .net "column_counter", 4 0, v0x7f8767c03340_0;  1 drivers
v0x7f8767c039f0_0 .var "enable", 0 0;
v0x7f8767c03ac0_0 .net "row_counter", 4 0, v0x7f8767c03550_0;  1 drivers
v0x7f8767c03b70_0 .var "rst", 1 0;
L_0x7f8767c03c40 .part v0x7f8767c03b70_0, 0, 1;
S_0x7f8767d00040 .scope module, "counter_dut" "counter" 2 41, 3 1 0, S_0x7f8767d07170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 5 "column_counter"
    .port_info 4 /OUTPUT 5 "row_counter"
P_0x7f8767d001a0 .param/l "COUNT" 0 3 50, +C4<00000000000000000000000000000001>;
P_0x7f8767d001e0 .param/l "HEIGHT" 0 3 1, +C4<00000000000000000000000000100000>;
P_0x7f8767d00220 .param/l "RST" 0 3 49, +C4<00000000000000000000000000000000>;
P_0x7f8767d00260 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000100000>;
v0x7f8767d015d0_0 .net "clk", 0 0, v0x7f8767c038a0_0;  1 drivers
v0x7f8767c03340_0 .var "column_counter", 4 0;
v0x7f8767c03400_0 .net "enable", 0 0, v0x7f8767c039f0_0;  1 drivers
v0x7f8767c034b0_0 .var "flag", 0 0;
v0x7f8767c03550_0 .var "row_counter", 4 0;
v0x7f8767c03640_0 .net "rst", 0 0, L_0x7f8767c03c40;  1 drivers
v0x7f8767c036e0_0 .var "state_col", 0 0;
v0x7f8767c03780_0 .var "state_row", 0 0;
E_0x7f8767d11950 .event posedge, v0x7f8767d015d0_0;
    .scope S_0x7f8767d00040;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8767c034b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f8767d00040;
T_1 ;
    %wait E_0x7f8767d11950;
    %load/vec4 v0x7f8767c03640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8767c036e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8767c036e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8767c036e0_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x7f8767c03400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8767c036e0_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8767c036e0_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8767d00040;
T_2 ;
    %wait E_0x7f8767d11950;
    %load/vec4 v0x7f8767c03640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8767c03340_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8767c036e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8767c03340_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8767c03340_0, 0;
    %load/vec4 v0x7f8767c03400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x7f8767c03340_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %assign/vec4 v0x7f8767c03340_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x7f8767c03400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x7f8767c03340_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %assign/vec4 v0x7f8767c03340_0, 0;
T_2.8 ;
    %load/vec4 v0x7f8767c03340_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8767c034b0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8767c034b0_0, 0;
T_2.11 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8767d00040;
T_3 ;
    %wait E_0x7f8767d11950;
    %load/vec4 v0x7f8767c03640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8767c03780_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f8767c03780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8767c03780_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x7f8767c03400_0;
    %load/vec4 v0x7f8767c034b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8767c03780_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8767c03780_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8767d00040;
T_4 ;
    %wait E_0x7f8767d11950;
    %load/vec4 v0x7f8767c03640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8767c03550_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8767c03780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8767c03550_0, 0;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8767c03550_0, 0;
    %load/vec4 v0x7f8767c03400_0;
    %load/vec4 v0x7f8767c034b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x7f8767c03550_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %assign/vec4 v0x7f8767c03550_0, 0;
T_4.6 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x7f8767c03400_0;
    %load/vec4 v0x7f8767c034b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x7f8767c03550_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %assign/vec4 v0x7f8767c03550_0, 0;
T_4.8 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8767d07170;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8767c038a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f8767d07170;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x7f8767c038a0_0;
    %inv;
    %store/vec4 v0x7f8767c038a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f8767d07170;
T_7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f8767c03b70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8767c039f0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8767c039f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8767c039f0_0, 0, 1;
    %delay 14, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8767c039f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8767c039f0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7f8767d07170;
T_8 ;
    %wait E_0x7f8767d11950;
    %load/vec4 v0x7f8767c03b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7f8767c03b70_0, 0;
    %vpi_call 2 30 "$monitor", "Time=%0d,Row=%0d,Column=%0d", $time, v0x7f8767c03ac0_0, v0x7f8767c03940_0 {0 0 0};
    %pushi/vec4 2064, 0, 64;
    %vpi_func 2 31 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_8.0, 5;
    %vpi_call 2 32 "$finish" {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f8767d07170;
T_9 ;
    %vpi_call 2 51 "$dumpfile", "lab2.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dut_tb.v";
    "counter.v";
