<center>
    <h1 align="center">Shift Register</h1>
    <h4 align="center">A Verilog exercise for Shift Register design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 19 Aug 2024<br>
        <strong>Last tested version:</strong> 0819
    </p> 
</center>

# About the project
I referred to the Verilog tutorial from YouTuber Merak's channel.
![waveform](waveform.jpg)
[Shift-register](https://youtu.be/hOFsHtW5xd0)