# Reading pref.tcl
# do final_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:48 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 04:37:49 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/controllerc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:49 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/controllerc.sv 
# -- Compiling module controllerc
# 
# Top level modules:
# 	controllerc
# End time: 04:37:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/decoderdec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:49 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/decoderdec.sv 
# -- Compiling module decoderdec
# 
# Top level modules:
# 	decoderdec
# End time: 04:37:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:49 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 04:37:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:50 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 04:37:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:50 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 04:37:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:50 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 04:37:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:50 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 04:37:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:50 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 04:37:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:51 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 04:37:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:51 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 04:37:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:51 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 04:37:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/top_sim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:51 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/top_sim.sv 
# -- Compiling module top_sim
# 
# Top level modules:
# 	top_sim
# End time: 04:37:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:51 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 04:37:52 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:52 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 04:37:52 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:37:52 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:37:52 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:37:52 on Nov 24,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.top_sim
# Loading work.arm
# Loading work.controllerc
# Loading work.decoderdec
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'arm'.  Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/arm File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/top_sim.sv Line: 23
# ** Warning: (vsim-3722) C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/top_sim.sv(23): [TFMPC] - Missing connection for port 'ALUControl'.
# ** Warning: (vsim-3722) C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/top_sim.sv(23): [TFMPC] - Missing connection for port 'RegWrite'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Usuario  Hostname: VIVOBOOKM1405YA  ProcessID: 5468
#           Attempting to use alternate WLF file "./wlftbng6dr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbng6dr
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# ğŸ“Š MONITOR DE EJECUCIÃ“N:
# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
# Cycle â”‚  PC (hex)  â”‚ Instr (hex) â”‚ MemWrite â”‚ ALU Result
# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
# 
# 
# â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
# â•‘ SUMA, RESTA Y MULTIPLICACIÃ“N CON ARM
# â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
# 
# ğŸ“‹ INFORMACIÃ“N DEL PROGRAMA:
#    â€¢ Operando 1: 10
#    â€¢ Operando 2: 3
# 
# 
# ğŸ“ OPERACIONES A REALIZAR:
#    â• SUMA:           10 + 3 = 13
#    â– RESTA:          10 - 3 = 7
#    âœ–ï¸  MULTIPLICACIÃ“N: 10 Ã— 3 = 30
# 
#     1 â”‚  0x00000000 â”‚ 0xe3a00000 â”‚    0    â”‚ 0x00000000
#     2 â”‚  0x00000004 â”‚ 0xe5901000 â”‚    0    â”‚ 0x00000000
#     3 â”‚  0x00000008 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#     4 â”‚  0x0000000c â”‚ 0xe5902004 â”‚    0    â”‚ 0x00000004
#     5 â”‚  0x00000010 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#     6 â”‚  0x00000014 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#     7 â”‚  0x00000018 â”‚ 0xe0813002 â”‚    0    â”‚ 0x0000000d
#     8 â”‚  0x0000001c â”‚ 0xe5803008 â”‚    1    â”‚ 0x00000008
#     9 â”‚  0x00000020 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    10 â”‚  0x00000024 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    11 â”‚  0x00000028 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    12 â”‚  0x0000002c â”‚ 0xe0414002 â”‚    0    â”‚ 0x00000007
#    13 â”‚  0x00000030 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    14 â”‚  0x00000034 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    15 â”‚  0x00000038 â”‚ 0xe580400c â”‚    1    â”‚ 0x0000000c
#    16 â”‚  0x0000003c â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    17 â”‚  0x00000040 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    18 â”‚  0x00000044 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    19 â”‚  0x00000048 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    20 â”‚  0x0000004c â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    21 â”‚  0x00000050 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    22 â”‚  0x00000054 â”‚ 0xe0a50291 â”‚    0    â”‚ 0x00000000
#    23 â”‚  0x00000058 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    24 â”‚  0x0000005c â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    25 â”‚  0x00000060 â”‚ 0xe5805010 â”‚    1    â”‚ 0x00000010
#    26 â”‚  0x00000064 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    27 â”‚  0x00000068 â”‚ 0xe1a00000 â”‚    0    â”‚ 0x00000000
#    28 â”‚  0x0000006c â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    29 â”‚  0x00000070 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    30 â”‚  0x00000074 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    31 â”‚  0x00000078 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    32 â”‚  0x0000007c â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    33 â”‚  0x00000080 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    34 â”‚  0x00000084 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    35 â”‚  0x00000088 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    36 â”‚  0x0000008c â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    37 â”‚  0x00000090 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    38 â”‚  0x00000094 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    39 â”‚  0x00000098 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    40 â”‚  0x0000009c â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    41 â”‚  0x000000a0 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    42 â”‚  0x000000a4 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    43 â”‚  0x000000a8 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    44 â”‚  0x000000ac â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    45 â”‚  0x000000b0 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    46 â”‚  0x000000b4 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    47 â”‚  0x000000b8 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    48 â”‚  0x000000bc â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    49 â”‚  0x000000c0 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
#    50 â”‚  0x000000c4 â”‚ 0xxxxxxxxx â”‚    0    â”‚ 0xxxxxxxxx
# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
# 
# ğŸ” VERIFICACIÃ“N DE RESULTADOS:
# 
# ğŸ“Œ VALORES EN REGISTROS:
#    R1 =         10 (esperado: 10)   âœ… OK
#    R2 =          3 (esperado: 3)   âœ… OK
#    R3 =         13 (esperado: 13)   âœ… OK
#    R4 =          7 (esperado: 7)   âœ… OK
#    R5 =          0 (esperado: 30) âŒ FAIL
# 
# ğŸ“Œ VALORES EN MEMORIA (dmem):
#    RAM[0] =         10 (operando 1)
#    RAM[1] =          3 (operando 2)
#    â• RAM[2] (SUMA)           =         13 (esperado: 13)   âœ… OK
#    â– RAM[3] (RESTA)          =          7 (esperado: 7)   âœ… OK
#    âœ–ï¸  RAM[4] (MULTIPLICACIÃ“N) =          0 (esperado: 30) âŒ FAIL
# 
# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
# 
# ğŸ“Š REPORTE FINAL:
# 
#    âŒ ALGUNAS OPERACIONES FALLARON
# 
#    âŒ MultiplicaciÃ³n: esperado 30, obtenido          0
# 
#    Ciclos ejecutados:          50
# 
# 
# 
# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
# 
# âœ… Prueba completada
# 
# ** Note: $stop    : C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/testbench.sv(57)
#    Time: 10022 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/testbench.sv line 57
# End time: 04:38:00 on Nov 24,2025, Elapsed time: 0:00:08
# Errors: 0, Warnings: 5
