Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 29 15:38:34 2025
| Host         : LAPTOP-IUC6KUAA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Comunicazione_seriale_timing_summary_routed.rpt -pb Comunicazione_seriale_timing_summary_routed.pb -rpx Comunicazione_seriale_timing_summary_routed.rpx -warn_on_violation
| Design       : Comunicazione_seriale
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     104         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (113)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (203)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (113)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: clck (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nodo_a/rc_A/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nodo_a/rc_A/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nodo_a/tx_uart/FSM_sequential_stbeCur_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nodo_a/tx_uart/rClkDiv_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nodo_a/tx_uart/rClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nodo_b/rc_B/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nodo_b/rc_B/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nodo_b/rc_B/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nodo_b/rc_B/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nodo_b/rc_B/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nodo_b/rx_uart/rClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (203)
--------------------------------------------------
 There are 203 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  214          inf        0.000                      0                  214           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nodo_b/wom/output_val_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.192ns  (logic 3.322ns (63.992%)  route 1.870ns (36.008%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE                         0.000     0.000 r  nodo_b/wom/output_val_reg[2]/C
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nodo_b/wom/output_val_reg[2]/Q
                         net (fo=1, routed)           1.870     2.348    Data_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.844     5.192 r  Data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.192    Data[2]
    T9                                                                r  Data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/wom/output_val_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.163ns  (logic 3.297ns (63.869%)  route 1.865ns (36.131%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE                         0.000     0.000 r  nodo_b/wom/output_val_reg[0]/C
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nodo_b/wom/output_val_reg[0]/Q
                         net (fo=1, routed)           1.865     2.343    Data_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.819     5.163 r  Data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.163    Data[0]
    R10                                                               r  Data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/rx_uart/OE_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            OE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.071ns  (logic 3.257ns (64.240%)  route 1.813ns (35.760%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  nodo_b/rx_uart/OE_reg/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nodo_b/rx_uart/OE_reg/Q
                         net (fo=1, routed)           1.813     2.232    OE_OBUF
    V12                  OBUF (Prop_obuf_I_O)         2.838     5.071 r  OE_OBUF_inst/O
                         net (fo=0)                   0.000     5.071    OE
    V12                                                               r  OE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/wom/output_val_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.059ns  (logic 3.188ns (63.017%)  route 1.871ns (36.983%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE                         0.000     0.000 r  nodo_b/wom/output_val_reg[1]/C
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nodo_b/wom/output_val_reg[1]/Q
                         net (fo=1, routed)           1.871     2.389    Data_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.670     5.059 r  Data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.059    Data[1]
    T10                                                               r  Data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/wom/output_val_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.992ns  (logic 3.312ns (66.340%)  route 1.680ns (33.660%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE                         0.000     0.000 r  nodo_b/wom/output_val_reg[7]/C
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nodo_b/wom/output_val_reg[7]/Q
                         net (fo=1, routed)           1.680     2.158    Data_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         2.834     4.992 r  Data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.992    Data[7]
    V11                                                               r  Data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/wom/output_val_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.980ns  (logic 3.300ns (66.262%)  route 1.680ns (33.738%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE                         0.000     0.000 r  nodo_b/wom/output_val_reg[4]/C
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nodo_b/wom/output_val_reg[4]/Q
                         net (fo=1, routed)           1.680     2.158    Data_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.822     4.980 r  Data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.980    Data[4]
    T13                                                               r  Data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/rx_uart/PE_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.954ns  (logic 3.127ns (63.127%)  route 1.827ns (36.873%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  nodo_b/rx_uart/PE_reg/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nodo_b/rx_uart/PE_reg/Q
                         net (fo=1, routed)           1.827     2.283    PE_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.671     4.954 r  PE_OBUF_inst/O
                         net (fo=0)                   0.000     4.954    PE
    U12                                                               r  PE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/wom/output_val_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.863ns  (logic 3.164ns (65.065%)  route 1.699ns (34.935%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE                         0.000     0.000 r  nodo_b/wom/output_val_reg[3]/C
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nodo_b/wom/output_val_reg[3]/Q
                         net (fo=1, routed)           1.699     2.217    Data_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.646     4.863 r  Data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.863    Data[3]
    U13                                                               r  Data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/wom/output_val_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.827ns  (logic 3.165ns (65.573%)  route 1.662ns (34.427%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE                         0.000     0.000 r  nodo_b/wom/output_val_reg[5]/C
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nodo_b/wom/output_val_reg[5]/Q
                         net (fo=1, routed)           1.662     2.180    Data_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         2.647     4.827 r  Data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.827    Data[5]
    V14                                                               r  Data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/wom/output_val_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.825ns  (logic 3.163ns (65.561%)  route 1.662ns (34.439%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE                         0.000     0.000 r  nodo_b/wom/output_val_reg[6]/C
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nodo_b/wom/output_val_reg[6]/Q
                         net (fo=1, routed)           1.662     2.180    Data_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         2.645     4.825 r  Data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.825    Data[6]
    U14                                                               r  Data[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nodo_b/rx_uart/rdSReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nodo_b/rx_uart/rdReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nodo_b/rx_uart/rdSReg_reg[6]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nodo_b/rx_uart/rdSReg_reg[6]/Q
                         net (fo=3, routed)           0.075     0.203    nodo_b/rx_uart/p_1_in9_in
    SLICE_X1Y55          FDRE                                         r  nodo_b/rx_uart/rdReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/rc_B/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nodo_b/rc_B/FSM_onehot_curr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  nodo_b/rc_B/FSM_onehot_curr_state_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nodo_b/rc_B/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=3, routed)           0.070     0.211    nodo_b/rc_B/FSM_onehot_curr_state_reg_n_0_[1]
    SLICE_X0Y58          FDRE                                         r  nodo_b/rc_B/FSM_onehot_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/rx_uart/rdSReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nodo_b/rx_uart/rdReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.307%)  route 0.078ns (35.693%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nodo_b/rx_uart/rdSReg_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nodo_b/rx_uart/rdSReg_reg[3]/Q
                         net (fo=3, routed)           0.078     0.219    nodo_b/rx_uart/p_4_in10_in
    SLICE_X1Y55          FDRE                                         r  nodo_b/rx_uart/rdReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/rx_uart/rdSReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nodo_b/rx_uart/rdReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.128ns (57.247%)  route 0.096ns (42.753%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nodo_b/rx_uart/rdSReg_reg[7]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nodo_b/rx_uart/rdSReg_reg[7]/Q
                         net (fo=3, routed)           0.096     0.224    nodo_b/rx_uart/p_0_in7_in
    SLICE_X1Y55          FDRE                                         r  nodo_b/rx_uart/rdReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/rx_uart/rdReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nodo_b/wom/MEM_reg_0_7_0_5/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  nodo_b/rx_uart/rdReg_reg[2]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nodo_b/rx_uart/rdReg_reg[2]/Q
                         net (fo=1, routed)           0.101     0.242    nodo_b/wom/MEM_reg_0_7_0_5/DIB0
    SLICE_X2Y55          RAMD32                                       r  nodo_b/wom/MEM_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/rc_B/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nodo_b/rc_B/Write_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.464%)  route 0.123ns (46.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  nodo_b/rc_B/FSM_onehot_curr_state_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nodo_b/rc_B/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=3, routed)           0.123     0.264    nodo_b/rc_B/FSM_onehot_curr_state_reg_n_0_[1]
    SLICE_X1Y59          LDCE                                         r  nodo_b/rc_B/Write_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/rc_B/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nodo_b/rc_B/FSM_onehot_curr_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (48.007%)  route 0.139ns (51.993%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  nodo_b/rc_B/FSM_onehot_curr_state_reg[2]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nodo_b/rc_B/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=2, routed)           0.139     0.267    nodo_b/rc_B/FSM_onehot_curr_state_reg_n_0_[2]
    SLICE_X0Y58          FDRE                                         r  nodo_b/rc_B/FSM_onehot_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/rx_uart/rdSReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nodo_b/rx_uart/rdSReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.459%)  route 0.128ns (47.541%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nodo_b/rx_uart/rdSReg_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nodo_b/rx_uart/rdSReg_reg[2]/Q
                         net (fo=3, routed)           0.128     0.269    nodo_b/rx_uart/p_5_in12_in
    SLICE_X1Y54          FDRE                                         r  nodo_b/rx_uart/rdSReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/rx_uart/rdSReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nodo_b/rx_uart/rdReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.418%)  route 0.128ns (47.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  nodo_b/rx_uart/rdSReg_reg[4]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nodo_b/rx_uart/rdSReg_reg[4]/Q
                         net (fo=3, routed)           0.128     0.269    nodo_b/rx_uart/p_3_in13_in
    SLICE_X1Y55          FDRE                                         r  nodo_b/rx_uart/rdReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nodo_b/rx_uart/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nodo_b/rx_uart/OE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.128ns (47.398%)  route 0.142ns (52.602%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  nodo_b/rx_uart/RDA_reg/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  nodo_b/rx_uart/RDA_reg/Q
                         net (fo=3, routed)           0.142     0.270    nodo_b/rx_uart/RDA
    SLICE_X0Y57          FDCE                                         r  nodo_b/rx_uart/OE_reg/D
  -------------------------------------------------------------------    -------------------





