#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jun 22 10:30:15 2016
# Process ID: 31932
# Log file: /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/hdl/vivado.log
# Journal file: /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/hdl/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_myip_0_0/sim_design_myip_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axilite_master_dummy_transactor4_0_0/sim_design_axilite_master_dummy_transactor4_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axilite_master_dummy_transactor4_0_1/sim_design_axilite_master_dummy_transactor4_0_1.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5936.582 ; gain = 102.539 ; free physical = 4233 ; free virtual = 19300
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.myip_v1_S00_AXI(C_S_AXI_DATA_WID...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 10:31:22 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 10:31:22 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6109.246 ; gain = 169.664 ; free physical = 4027 ; free virtual = 19214
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd}
Adding component instance block -- user.org:user:axis_to_bram:1.0 - axis_to_bram_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- user.org:user:testbench_axilite_master:1.0 - port_slave_transactor
Adding component instance block -- user.org:user:testbench_axilite_master:1.0 - data_slave_transactor
Adding component instance block -- user.org:user:my_montgomery:1.0 - my_montgomery_0
Successfully read diagram <sim_design> from BD file </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd>
delete_bd_objs [get_bd_intf_nets axis_to_bram_0_bram]
connect_bd_net [get_bd_pins axis_to_bram_0/bram_en] [get_bd_pins my_montgomery_0/bram_en]
WARNING: [BD 41-1306] The connection to interface pin /axis_to_bram_0/bram_en is being overridden by the user. This pin will not be connected as a part of interface connection bram
WARNING: [BD 41-1306] The connection to interface pin /my_montgomery_0/bram_en is being overridden by the user. This pin will not be connected as a part of interface connection bram
connect_bd_net [get_bd_pins axis_to_bram_0/bram_din] [get_bd_pins my_montgomery_0/bram_din]
WARNING: [BD 41-1306] The connection to interface pin /axis_to_bram_0/bram_din is being overridden by the user. This pin will not be connected as a part of interface connection bram
WARNING: [BD 41-1306] The connection to interface pin /my_montgomery_0/bram_din is being overridden by the user. This pin will not be connected as a part of interface connection bram
connect_bd_net [get_bd_pins axis_to_bram_0/bram_addr] [get_bd_pins my_montgomery_0/bram_addr]
WARNING: [BD 41-1306] The connection to interface pin /axis_to_bram_0/bram_addr is being overridden by the user. This pin will not be connected as a part of interface connection bram
WARNING: [BD 41-1306] The connection to interface pin /my_montgomery_0/bram_addr is being overridden by the user. This pin will not be connected as a part of interface connection bram
connect_bd_net [get_bd_pins axis_to_bram_0/bram_we] [get_bd_pins my_montgomery_0/bram_we]
WARNING: [BD 41-1306] The connection to interface pin /axis_to_bram_0/bram_we is being overridden by the user. This pin will not be connected as a part of interface connection bram
WARNING: [BD 41-1306] The connection to interface pin /my_montgomery_0/bram_we is being overridden by the user. This pin will not be connected as a part of interface connection bram
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
CRITICAL WARNING: [BD 41-1660] Reset pin /axis_to_bram_0/s00_axis_aresetn (associated clock /axis_to_bram_0/s00_axis_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /port_slave_transactor/m00_axi_aresetn (associated clock /port_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /data_slave_transactor/m00_axi_aresetn (associated clock /data_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s00_axi_aresetn (associated clock /my_montgomery_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s01_axi_aresetn (associated clock /my_montgomery_0/s01_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/S00_AXI/S00_AXI_reg> is not mapped into </port_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/s01_axi/Reg> is not mapped into </data_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/data_slave_transactor/transaction_write_data

Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sim_design_axis_to_bram_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sim_design_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sim_design_xlconstant_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sim_design_testbench_axilite_master_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block port_slave_transactor .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sim_design_port_slave_transactor_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_slave_transactor .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sim_design_my_montgomery_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.hwdef
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/427559de/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.myip_v1_S00_AXI(C_S_AXI_DATA_WID...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 10:33:30 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 10:33:30 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6217.832 ; gain = 25.746 ; free physical = 3852 ; free virtual = 19085
ipx::edit_ip_in_project -upgrade true -name my_montgomery_v1_0_project -directory /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4300] HDL parameter 'BRAM_WORD_COUNT' has its value changed from '128' to '32'.
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_S01_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/user.org_user_my_montgomery_1.0.zip [ipx::current_core]
current_project myproject
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
report_ip_status -name ip_status
current_project my_montgomery_v1_0_project
current_project myproject
upgrade_ip -vlnv user.org:user:my_montgomery:1.0 [get_ips  sim_design_my_montgomery_0_0]
Upgrading '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd'
INFO: [IP_Flow 19-1972] Upgraded sim_design_my_montgomery_0_0 from my_montgomery_v1.0 1.0 to my_montgomery_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim_design_my_montgomery_0_0.upgrade_log'.
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
startgroup
endgroup
report_ip_status -name ip_status 
current_project my_montgomery_v1_0_project
ipx::add_user_parameter BRAM_WORD_COUNT [ipx::current_core]
WARNING: [IP_Flow 19-660] A user_parameter named "BRAM_WORD_COUNT" already exists, cannot add it again.
set_property value_resolve_type user [ipx::get_user_parameters BRAM_WORD_COUNT -of_objects [ipx::current_core]]
ipgui::add_param -name {BRAM_WORD_COUNT} -component [ipx::current_core]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "BRAM_WORD_COUNT" -component [ipx::current_core] ]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/user.org_user_my_montgomery_1.0.zip [ipx::current_core]
current_project myproject
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
CRITICAL WARNING: [BD 41-1660] Reset pin /axis_to_bram_0/s00_axis_aresetn (associated clock /axis_to_bram_0/s00_axis_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /port_slave_transactor/m00_axi_aresetn (associated clock /port_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /data_slave_transactor/m00_axi_aresetn (associated clock /data_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s00_axi_aresetn (associated clock /my_montgomery_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s01_axi_aresetn (associated clock /my_montgomery_0/s01_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/S00_AXI/S00_AXI_reg> is not mapped into </port_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/s01_axi/Reg> is not mapped into </data_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/data_slave_transactor/transaction_write_data

Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_testbench_axilite_master_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block port_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_port_slave_transactor_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.hwdef
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/1e835b35/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/1e835b35/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/1e835b35/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/1e835b35/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/1e835b35/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/1e835b35/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/1e835b35/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/1e835b35/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/1e835b35/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/1e835b35/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/1e835b35/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/1e835b35/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0(BRAM_WORD_COU...
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 10:35:50 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 10:35:50 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 7421.816 ; gain = 714.445 ; free physical = 2612 ; free virtual = 17873
restart; run 1ms
INFO: [Simtcl 6-17] Simulation restarted
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:my_montgomery:1.0 [get_ips  sim_design_my_montgomery_0_0]
Upgrading '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd'
INFO: [IP_Flow 19-1972] Upgraded sim_design_my_montgomery_0_0 from my_montgomery_v1.0 1.0 to my_montgomery_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim_design_my_montgomery_0_0.upgrade_log'.
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
startgroup
set_property -dict [list CONFIG.BRAM_WORD_COUNT {32}] [get_bd_cells my_montgomery_0]
endgroup
report_ip_status -name ip_status 
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
CRITICAL WARNING: [BD 41-1660] Reset pin /axis_to_bram_0/s00_axis_aresetn (associated clock /axis_to_bram_0/s00_axis_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /port_slave_transactor/m00_axi_aresetn (associated clock /port_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /data_slave_transactor/m00_axi_aresetn (associated clock /data_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s00_axi_aresetn (associated clock /my_montgomery_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s01_axi_aresetn (associated clock /my_montgomery_0/s01_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/S00_AXI/S00_AXI_reg> is not mapped into </port_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/s01_axi/Reg> is not mapped into </data_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/data_slave_transactor/transaction_write_data

Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_testbench_axilite_master_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block port_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_port_slave_transactor_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.hwdef
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 10:37:16 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 10:37:16 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7742.121 ; gain = 0.000 ; free physical = 2321 ; free virtual = 17611
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- user.org:user:axis_to_bram:1.0 - axis_to_bram_0
Adding component instance block -- user.org:user:myip:1.0 - myip_0
WARNING: [BD 41-176] The physical port 's00_axi_awid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_awlen' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_awsize' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_awburst' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_awlock' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_awcache' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_awregion' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_awqos' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_awuser' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_wlast' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_wuser' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_bid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_buser' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_arid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_arlen' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_arsize' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_arburst' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_arlock' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_arcache' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_arregion' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_arqos' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_aruser' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_rid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_rlast' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's00_axi_ruser' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_awid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_awlen' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_awsize' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_awburst' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_awlock' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_awcache' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_awregion' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_awqos' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_awuser' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_wlast' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_wuser' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_bid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_buser' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_arid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_arlen' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_arsize' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_arburst' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_arlock' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_arcache' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_arregion' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_arqos' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_aruser' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_rid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_rlast' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 's01_axi_ruser' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'bram_clk' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd>
current_bd_design [get_bd_designs sim_design]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_addr]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_we]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_din]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_en]
connect_bd_intf_net [get_bd_intf_pins axis_to_bram_0/bram] [get_bd_intf_pins my_montgomery_0/bram]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
CRITICAL WARNING: [BD 41-1660] Reset pin /axis_to_bram_0/s00_axis_aresetn (associated clock /axis_to_bram_0/s00_axis_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /port_slave_transactor/m00_axi_aresetn (associated clock /port_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /data_slave_transactor/m00_axi_aresetn (associated clock /data_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s00_axi_aresetn (associated clock /my_montgomery_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s01_axi_aresetn (associated clock /my_montgomery_0/s01_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/S00_AXI/S00_AXI_reg> is not mapped into </port_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/s01_axi/Reg> is not mapped into </data_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/data_slave_transactor/transaction_write_data

Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sim_design_axis_to_bram_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sim_design_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sim_design_xlconstant_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sim_design_testbench_axilite_master_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block port_slave_transactor .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sim_design_port_slave_transactor_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_slave_transactor .
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sim_design_my_montgomery_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.hwdef
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/cf17e2f9/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 10:38:16 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 10:38:16 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7819.086 ; gain = 0.004 ; free physical = 2231 ; free virtual = 17514
current_bd_design [get_bd_designs design_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:my_montgomery:1.0 my_montgomery_0
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI] [get_bd_intf_pins my_montgomery_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M03_AXI] [get_bd_intf_pins my_montgomery_0/s01_axi]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins my_montgomery_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins my_montgomery_0/s01_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins my_montgomery_0/s01_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins my_montgomery_0/s00_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_din]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_en]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_we]
delete_bd_objs [get_bd_nets axis_to_bram_0_bram_addr]
connect_bd_intf_net [get_bd_intf_pins axis_to_bram_0/bram] [get_bd_intf_pins my_montgomery_0/bram]
delete_bd_objs [get_bd_cells myip_0]
regenerate_bd_layout
save_bd_design
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/imports/hdl/design_1_wrapper.v" into library work [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/imports/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library work [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v:1]
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/S00_AXI/S00_AXI_reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/s01_axi/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_to_bram_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_my_montgomery_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_s00_mmu_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/S00_AXI/S00_AXI_reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/s01_axi/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_to_bram_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_my_montgomery_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_us_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_s00_mmu_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 22 10:40:21 2016] Launched synth_1...
Run output will be captured here: /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 7890.516 ; gain = 50.453 ; free physical = 2090 ; free virtual = 17427
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[7]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[2]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[26]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[9]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[9]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[2]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[29]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[5]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_arburst[1]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_arlen[7]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[8]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[8]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[24]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[27]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[14]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[1]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[12]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_arlen[3]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[4]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[30]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[22]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[20]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[18]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[16]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[4]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_arlen[5]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[26]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[28]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_arlen[1]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[6]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[24]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[6]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[3]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[11]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[21]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[25]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[23]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[19]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[15]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[13]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[10]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[7]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[18]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[5]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[3]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[1]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_arlen[2]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[25]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[28]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_arburst[0]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_arlen[0]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_arlen[4]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[17]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[27]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[31]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[0]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_arlen[6]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[0]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[11]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[10]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[12]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[13]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[14]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[15]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[16]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[17]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[19]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[20]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[21]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[22]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_araddr[23]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rdata[29]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_rready'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/inst/myip_data_slave_inst/s01_axi_arvalid'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[22]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[18]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[9]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[6]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[19]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[15]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[7]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[20]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[12]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[4]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[16]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[25]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[13]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[11]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[1]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[10]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[17]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[21]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[24]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[2]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[5]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[14]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[23]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[26]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_araddr[8]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_0/s01_axi_arcache[1]'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:100]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:100]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:159]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:161]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:162]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:163]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:164]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:165]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:166]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:167]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:173]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:211]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:212]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:213]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:214]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:215]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:216]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:251]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:332]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:407]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:408]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:428]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:686]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:687]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:688]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:689]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:690]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:695]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:696]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:697]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:698]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:699]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:700]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:701]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:702]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:703]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:704]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:705]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:706]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:707]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:708]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:709]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:710]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:711]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:712]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:713]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:714]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:715]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:716]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:717]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:718]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:719]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:720]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:807]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:810]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:813]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:819]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:828]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:831]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:834]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:837]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:840]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:843]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:846]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:849]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:852]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:855]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:858]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:861]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:864]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:876]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:879]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:882]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:885]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc:889]
Finished Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/constrs_1/new/design_1_wrapper.xdc]
Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 8224.039 ; gain = 333.523 ; free physical = 1372 ; free virtual = 17207
delete_debug_core [get_debug_cores {u_ila_0_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_to_bram_0/s00_axis_tdata[0]} {design_1_i/axis_to_bram_0/s00_axis_tdata[1]} {design_1_i/axis_to_bram_0/s00_axis_tdata[2]} {design_1_i/axis_to_bram_0/s00_axis_tdata[3]} {design_1_i/axis_to_bram_0/s00_axis_tdata[4]} {design_1_i/axis_to_bram_0/s00_axis_tdata[5]} {design_1_i/axis_to_bram_0/s00_axis_tdata[6]} {design_1_i/axis_to_bram_0/s00_axis_tdata[7]} {design_1_i/axis_to_bram_0/s00_axis_tdata[8]} {design_1_i/axis_to_bram_0/s00_axis_tdata[9]} {design_1_i/axis_to_bram_0/s00_axis_tdata[10]} {design_1_i/axis_to_bram_0/s00_axis_tdata[11]} {design_1_i/axis_to_bram_0/s00_axis_tdata[12]} {design_1_i/axis_to_bram_0/s00_axis_tdata[13]} {design_1_i/axis_to_bram_0/s00_axis_tdata[14]} {design_1_i/axis_to_bram_0/s00_axis_tdata[15]} {design_1_i/axis_to_bram_0/s00_axis_tdata[16]} {design_1_i/axis_to_bram_0/s00_axis_tdata[17]} {design_1_i/axis_to_bram_0/s00_axis_tdata[18]} {design_1_i/axis_to_bram_0/s00_axis_tdata[19]} {design_1_i/axis_to_bram_0/s00_axis_tdata[20]} {design_1_i/axis_to_bram_0/s00_axis_tdata[21]} {design_1_i/axis_to_bram_0/s00_axis_tdata[22]} {design_1_i/axis_to_bram_0/s00_axis_tdata[23]} {design_1_i/axis_to_bram_0/s00_axis_tdata[24]} {design_1_i/axis_to_bram_0/s00_axis_tdata[25]} {design_1_i/axis_to_bram_0/s00_axis_tdata[26]} {design_1_i/axis_to_bram_0/s00_axis_tdata[27]} {design_1_i/axis_to_bram_0/s00_axis_tdata[28]} {design_1_i/axis_to_bram_0/s00_axis_tdata[29]} {design_1_i/axis_to_bram_0/s00_axis_tdata[30]} {design_1_i/axis_to_bram_0/s00_axis_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_to_bram_0/bram_addr[0]} {design_1_i/axis_to_bram_0/bram_addr[1]} {design_1_i/axis_to_bram_0/bram_addr[2]} {design_1_i/axis_to_bram_0/bram_addr[3]} {design_1_i/axis_to_bram_0/bram_addr[4]} {design_1_i/axis_to_bram_0/bram_addr[5]} {design_1_i/axis_to_bram_0/bram_addr[6]} {design_1_i/axis_to_bram_0/bram_addr[7]} {design_1_i/axis_to_bram_0/bram_addr[8]} {design_1_i/axis_to_bram_0/bram_addr[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_to_bram_0/bram_din[0]} {design_1_i/axis_to_bram_0/bram_din[1]} {design_1_i/axis_to_bram_0/bram_din[2]} {design_1_i/axis_to_bram_0/bram_din[3]} {design_1_i/axis_to_bram_0/bram_din[4]} {design_1_i/axis_to_bram_0/bram_din[5]} {design_1_i/axis_to_bram_0/bram_din[6]} {design_1_i/axis_to_bram_0/bram_din[7]} {design_1_i/axis_to_bram_0/bram_din[8]} {design_1_i/axis_to_bram_0/bram_din[9]} {design_1_i/axis_to_bram_0/bram_din[10]} {design_1_i/axis_to_bram_0/bram_din[11]} {design_1_i/axis_to_bram_0/bram_din[12]} {design_1_i/axis_to_bram_0/bram_din[13]} {design_1_i/axis_to_bram_0/bram_din[14]} {design_1_i/axis_to_bram_0/bram_din[15]} {design_1_i/axis_to_bram_0/bram_din[16]} {design_1_i/axis_to_bram_0/bram_din[17]} {design_1_i/axis_to_bram_0/bram_din[18]} {design_1_i/axis_to_bram_0/bram_din[19]} {design_1_i/axis_to_bram_0/bram_din[20]} {design_1_i/axis_to_bram_0/bram_din[21]} {design_1_i/axis_to_bram_0/bram_din[22]} {design_1_i/axis_to_bram_0/bram_din[23]} {design_1_i/axis_to_bram_0/bram_din[24]} {design_1_i/axis_to_bram_0/bram_din[25]} {design_1_i/axis_to_bram_0/bram_din[26]} {design_1_i/axis_to_bram_0/bram_din[27]} {design_1_i/axis_to_bram_0/bram_din[28]} {design_1_i/axis_to_bram_0/bram_din[29]} {design_1_i/axis_to_bram_0/bram_din[30]} {design_1_i/axis_to_bram_0/bram_din[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/axis_to_bram_0/s00_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/axis_to_bram_0/s00_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/axis_to_bram_0/s00_axis_tvalid ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jun 22 10:49:35 2016] Launched impl_1...
Run output will be captured here: /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.runs/impl_1/runme.log
file copy -force /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.runs/impl_1/design_1_wrapper.sysdef /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/sdk/design_1_wrapper.hdf

assign_bd_address [get_bd_addr_segs {my_montgomery_0/S00_AXI/S00_AXI_reg my_montgomery_0/s01_axi/Reg }]
</my_montgomery_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
</my_montgomery_0/s01_axi/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000[ 64K ]>
save_bd_design
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_to_bram_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_my_montgomery_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_to_bram_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_my_montgomery_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_us_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 22 10:54:13 2016] Launched synth_1...
Run output will be captured here: /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.runs/synth_1/runme.log
[Wed Jun 22 10:54:13 2016] Launched impl_1...
Run output will be captured here: /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.runs/impl_1/runme.log
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd}
restart; run 400ns
INFO: [Simtcl 6-17] Simulation restarted
restart; run 500ns
INFO: [Simtcl 6-17] Simulation restarted
current_project my_montgomery_v1_0_project
file mkdir /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project/my_montgomery_v1_0_project.sdk
file copy -force /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.runs/impl_1/design_1_wrapper.sysdef /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/sdk/design_1_wrapper.hdf

current_project myproject
current_bd_design [get_bd_designs design_1]
current_project my_montgomery_v1_0_project
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/src/tb_montgomery_wrapper.v
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
ipx::add_file src/tb_montgomery_wrapper.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/tb_montgomery_wrapper.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/tb_montgomery_wrapper.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/user.org_user_my_montgomery_1.0.zip [ipx::current_core]
current_project myproject
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
current_project my_montgomery_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/user.org_user_my_montgomery_1.0.zip [ipx::current_core]
current_project myproject
report_ip_status -name ip_status 
report_ip_status: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8925.383 ; gain = 570.316 ; free physical = 789 ; free virtual = 16466
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
current_project my_montgomery_v1_0_project
report_ip_status -name ip_status
WARNING: [IP_Flow 19-4317] There are no IP instances in the project, so no report is generated.
current_project myproject
upgrade_ip [get_ips  {design_1_my_montgomery_0_0 sim_design_my_montgomery_0_0}]
Upgrading '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_my_montgomery_0_0 from my_montgomery_v1.0 1.0 to my_montgomery_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_my_montgomery_0_0/design_1_my_montgomery_0_0.upgrade_log'.
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd> 
Upgrading '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd'
INFO: [IP_Flow 19-1972] Upgraded sim_design_my_montgomery_0_0 from my_montgomery_v1.0 1.0 to my_montgomery_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim_design_my_montgomery_0_0.upgrade_log'.
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
report_ip_status -name ip_status 
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
CRITICAL WARNING: [BD 41-1660] Reset pin /axis_to_bram_0/s00_axis_aresetn (associated clock /axis_to_bram_0/s00_axis_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /port_slave_transactor/m00_axi_aresetn (associated clock /port_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /data_slave_transactor/m00_axi_aresetn (associated clock /data_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s00_axi_aresetn (associated clock /my_montgomery_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s01_axi_aresetn (associated clock /my_montgomery_0/s01_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/S00_AXI/S00_AXI_reg> is not mapped into </port_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/s01_axi/Reg> is not mapped into </data_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/data_slave_transactor/transaction_write_data

Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_testbench_axilite_master_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block port_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_port_slave_transactor_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.hwdef
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 11:14:06 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 11:14:06 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 8987.012 ; gain = 0.000 ; free physical = 625 ; free virtual = 16394
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd}
write_bd_tcl /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/bd/sim_design.tcl
INFO: [BD 5-148] Tcl file written out </volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/bd/sim_design.tcl>.

open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd}
write_bd_tcl /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/bd/design_1.tcl
INFO: [BD 5-148] Tcl file written out </volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/bd/design_1.tcl>.

WARNING: [BD 5-339] The block design <design_1> has not been validated, therefore, a block design created using this Tcl file
</volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/bd/design_1.tcl> may result in errors during validation.
write_project_tcl -no_copy_sources {/users/cosic/rdeclerc/Downloads/build.tcl}
INFO: [Vivado-projutils-8] Tcl script 'build.tcl' generated in output directory '/users/cosic/rdeclerc/Downloads'

INFO: [Vivado-projutils-15] Please note that by default, the file path for the project source files were set wrt the 'origin_dir' variable in the
 generated script. When this script is executed from the output directory, these source files will be referenced wrt this 'origin_dir' path value.
 In case this script was later physically moved to a different directory, the 'origin_dir' value MUST be set manually with the path relative to the
 new output directory to make sure that the source files are referenced correctly from the original project.

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
WARNING: [VRFC 10-756] identifier axis_new_write is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:79]
ERROR: [VRFC 10-1280] procedural assignment to a non-register axis_new_write is not permitted, left-hand side should be reg/integer/time/genvar [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:122]
ERROR: [VRFC 10-1280] procedural assignment to a non-register axis_new_write is not permitted, left-hand side should be reg/integer/time/genvar [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:122]
ERROR: [VRFC 10-1280] procedural assignment to a non-register axis_new_write is not permitted, left-hand side should be reg/integer/time/genvar [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:125]
ERROR: [VRFC 10-1280] procedural assignment to a non-register axis_new_write is not permitted, left-hand side should be reg/integer/time/genvar [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:125]
ERROR: [VRFC 10-1280] procedural assignment to a non-register axis_new_write is not permitted, left-hand side should be reg/integer/time/genvar [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:133]
ERROR: [VRFC 10-1280] procedural assignment to a non-register axis_new_write is not permitted, left-hand side should be reg/integer/time/genvar [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:133]
ERROR: [VRFC 10-1040] module tb_sim_design_wrapper ignored due to previous errors [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:27]
INFO: [USF-XSim-99] Step results log file:'/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
WARNING: [VRFC 10-756] identifier axis_new_write is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 12:15:06 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 12:15:06 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 8987.012 ; gain = 0.000 ; free physical = 169 ; free virtual = 16375
restart; run 200ns
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
WARNING: [VRFC 10-756] identifier axis_new_write is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:79]
ERROR: [VRFC 10-1280] procedural assignment to a non-register w_axis_data is not permitted, left-hand side should be reg/integer/time/genvar [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:123]
ERROR: [VRFC 10-1280] procedural assignment to a non-register w_axis_data is not permitted, left-hand side should be reg/integer/time/genvar [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:123]
ERROR: [VRFC 10-1280] procedural assignment to a non-register w_axis_data is not permitted, left-hand side should be reg/integer/time/genvar [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:127]
ERROR: [VRFC 10-1280] procedural assignment to a non-register w_axis_data is not permitted, left-hand side should be reg/integer/time/genvar [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:127]
ERROR: [VRFC 10-1040] module tb_sim_design_wrapper ignored due to previous errors [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:27]
INFO: [USF-XSim-99] Step results log file:'/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_run' was cancelled
1
    while executing
"catch {open_run $synth_run -name $netlist} open_err"
    (procedure "::tclapp::xilinx::xsim::usf_write_design_netlist" line 45)
    invoked from within
"::tclapp::xilinx::xsim::usf_write_design_netlist"
    (procedure "usf_xsim_setup_simulation" line 22)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 15)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type functional -run_dir /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproj..."
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
WARNING: [VRFC 10-756] identifier axis_new_write is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 12:20:24 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 12:20:24 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 9177.316 ; gain = 26.996 ; free physical = 137 ; free virtual = 16238
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
WARNING: [VRFC 10-756] identifier axis_new_write is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 12:22:22 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 12:22:22 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 9196.594 ; gain = 0.004 ; free physical = 166 ; free virtual = 16206
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
WARNING: [VRFC 10-756] identifier axis_new_write is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 12:23:53 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 12:23:53 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 9199.922 ; gain = 0.004 ; free physical = 167 ; free virtual = 16202
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 13:07:51 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 13:07:51 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 9202.973 ; gain = 0.000 ; free physical = 181 ; free virtual = 16196
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 13:09:04 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 13:09:04 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 9204.969 ; gain = 0.004 ; free physical = 193 ; free virtual = 16220
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 13:09:42 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 13:09:42 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 9205.965 ; gain = 0.000 ; free physical = 208 ; free virtual = 16217
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 13:14:58 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 13:14:58 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 9205.965 ; gain = 0.000 ; free physical = 178 ; free virtual = 16201
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_1/sim/sim_design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/0fbdbef2/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.sim_design_xlconstant_0_1
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 13:17:07 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 13:17:07 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 9205.965 ; gain = 0.000 ; free physical = 202 ; free virtual = 16199
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd}
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
startgroup
create_bd_port -dir I transaction_type
connect_bd_net [get_bd_pins /port_slave_transactor/transaction_type] [get_bd_ports transaction_type]
endgroup
set_property name port_slave_transaction_type [get_bd_ports transaction_type]
regenerate_bd_layout
save_bd_design
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
ipx::edit_ip_in_project -upgrade true -name testbench_axilite_master_v1_0_project -directory /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/testbench_axilite_master_v1_0_project /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes ports [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_M00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0/user.org_user_testbench_axilite_master_1.0.zip [ipx::current_core]
current_project myproject
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
current_project testbench_axilite_master_v1_0_project
current_project myproject
upgrade_ip [get_ips  {sim_design_testbench_axilite_master_0_0 sim_design_port_slave_transactor_0}]
Upgrading '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd'
INFO: [IP_Flow 19-1972] Upgraded sim_design_port_slave_transactor_0 from testbench_axilite_master_v1.0 1.0 to testbench_axilite_master_v1.0 1.0
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'sim_design_port_slave_transactor_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim_design_port_slave_transactor_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded sim_design_testbench_axilite_master_0_0 from testbench_axilite_master_v1.0 1.0 to testbench_axilite_master_v1.0 1.0
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'sim_design_testbench_axilite_master_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim_design_testbench_axilite_master_0_0.upgrade_log'.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'sim_design_port_slave_transactor_0' has identified issues that may require user intervention. Please review the upgrade log '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim_design_port_slave_transactor_0.upgrade_log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'sim_design_testbench_axilite_master_0_0' has identified issues that may require user intervention. Please review the upgrade log '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim_design_testbench_axilite_master_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
report_ip_status -name ip_status 
startgroup
create_bd_port -dir I -from 31 -to 0 transaction_addr
connect_bd_net [get_bd_pins /port_slave_transactor/transaction_addr] [get_bd_ports transaction_addr]
endgroup
set_property name port_slave_transaction_addr [get_bd_ports transaction_addr]
regenerate_bd_layout
save_bd_design
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd}
generate_target all [get_files  /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd]
CRITICAL WARNING: [BD 41-1660] Reset pin /axis_to_bram_0/s00_axis_aresetn (associated clock /axis_to_bram_0/s00_axis_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s00_axi_aresetn (associated clock /my_montgomery_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s01_axi_aresetn (associated clock /my_montgomery_0/s01_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /data_slave_transactor/m00_axi_aresetn (associated clock /data_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /port_slave_transactor/m00_axi_aresetn (associated clock /port_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/s01_axi/Reg> is not mapped into </data_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/S00_AXI/S00_AXI_reg> is not mapped into </port_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/data_slave_transactor/transaction_write_data
/data_slave_transactor/transaction_addr

Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sim_design_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sim_design_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sim_design_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sim_design_testbench_axilite_master_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sim_design_testbench_axilite_master_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_testbench_axilite_master_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block port_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sim_design_port_slave_transactor_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sim_design_port_slave_transactor_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_port_slave_transactor_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.hwdef
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd}
current_project testbench_axilite_master_v1_0_project
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_M00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0/user.org_user_testbench_axilite_master_1.0.zip [ipx::current_core]
current_project myproject
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
current_project testbench_axilite_master_v1_0_project
current_project myproject
upgrade_ip [get_ips  {sim_design_testbench_axilite_master_0_0 sim_design_port_slave_transactor_0}]
Upgrading '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd'
INFO: [IP_Flow 19-1972] Upgraded sim_design_port_slave_transactor_0 from testbench_axilite_master_v1.0 1.0 to testbench_axilite_master_v1.0 1.0
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'sim_design_port_slave_transactor_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim_design_port_slave_transactor_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded sim_design_testbench_axilite_master_0_0 from testbench_axilite_master_v1.0 1.0 to testbench_axilite_master_v1.0 1.0
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'sim_design_testbench_axilite_master_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim_design_testbench_axilite_master_0_0.upgrade_log'.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'sim_design_port_slave_transactor_0' has identified issues that may require user intervention. Please review the upgrade log '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim_design_port_slave_transactor_0.upgrade_log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'sim_design_testbench_axilite_master_0_0' has identified issues that may require user intervention. Please review the upgrade log '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim_design_testbench_axilite_master_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
upgrade_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 11769.859 ; gain = 14.008 ; free physical = 161 ; free virtual = 11962
report_ip_status -name ip_status 
startgroup
create_bd_port -dir O -from 31 -to 0 transaction_read_data
connect_bd_net [get_bd_pins /port_slave_transactor/transaction_read_data] [get_bd_ports transaction_read_data]
endgroup
set_property name port_slave_transaction_read_data [get_bd_ports transaction_read_data]
generate_target all [get_files  /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd]
CRITICAL WARNING: [BD 41-1660] Reset pin /axis_to_bram_0/s00_axis_aresetn (associated clock /axis_to_bram_0/s00_axis_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s00_axi_aresetn (associated clock /my_montgomery_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s01_axi_aresetn (associated clock /my_montgomery_0/s01_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /data_slave_transactor/m00_axi_aresetn (associated clock /data_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /port_slave_transactor/m00_axi_aresetn (associated clock /port_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/s01_axi/Reg> is not mapped into </data_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/S00_AXI/S00_AXI_reg> is not mapped into </port_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/data_slave_transactor/transaction_write_data
/data_slave_transactor/transaction_addr

Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sim_design_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sim_design_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sim_design_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sim_design_testbench_axilite_master_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sim_design_testbench_axilite_master_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_testbench_axilite_master_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block port_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sim_design_port_slave_transactor_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sim_design_port_slave_transactor_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_port_slave_transactor_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.hwdef
generate_target: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:08 . Memory (MB): peak = 11785.141 ; gain = 0.996 ; free physical = 135 ; free virtual = 11884
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/5c1a523a/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
ERROR: [VRFC 10-1412] syntax error near input [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/5c1a523a/hdl/testbench_axilite_master_v1_0_M00_AXI.v:35]
INFO: [USF-XSim-99] Step results log file:'/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xvlog.log' file for more information.
current_project testbench_axilite_master_v1_0_project
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0/user.org_user_testbench_axilite_master_1.0.zip [ipx::current_core]
current_project myproject
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
current_project testbench_axilite_master_v1_0_project
current_project myproject
upgrade_ip [get_ips  {sim_design_testbench_axilite_master_0_0 sim_design_port_slave_transactor_0}]
Upgrading '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd'
INFO: [IP_Flow 19-1972] Upgraded sim_design_port_slave_transactor_0 from testbench_axilite_master_v1.0 1.0 to testbench_axilite_master_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim_design_port_slave_transactor_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded sim_design_testbench_axilite_master_0_0 from testbench_axilite_master_v1.0 1.0 to testbench_axilite_master_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim_design_testbench_axilite_master_0_0.upgrade_log'.
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
report_ip_status -name ip_status 
launch_simulation
CRITICAL WARNING: [BD 41-1660] Reset pin /axis_to_bram_0/s00_axis_aresetn (associated clock /axis_to_bram_0/s00_axis_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s00_axi_aresetn (associated clock /my_montgomery_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s01_axi_aresetn (associated clock /my_montgomery_0/s01_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /data_slave_transactor/m00_axi_aresetn (associated clock /data_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /port_slave_transactor/m00_axi_aresetn (associated clock /port_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/s01_axi/Reg> is not mapped into </data_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/S00_AXI/S00_AXI_reg> is not mapped into </port_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/data_slave_transactor/transaction_write_data
/data_slave_transactor/transaction_addr

Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_testbench_axilite_master_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block port_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_port_slave_transactor_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.hwdef
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/cc7de4c2/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
ERROR: [VRFC 10-1412] syntax error near always [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/cc7de4c2/hdl/testbench_axilite_master_v1_0_M00_AXI.v:443]
ERROR: [VRFC 10-1412] syntax error near always [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/cc7de4c2/hdl/testbench_axilite_master_v1_0_M00_AXI.v:478]
ERROR: [VRFC 10-1412] syntax error near always [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/cc7de4c2/hdl/testbench_axilite_master_v1_0_M00_AXI.v:497]
ERROR: [VRFC 10-1412] syntax error near always [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/cc7de4c2/hdl/testbench_axilite_master_v1_0_M00_AXI.v:514]
ERROR: [VRFC 10-1412] syntax error near always [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/cc7de4c2/hdl/testbench_axilite_master_v1_0_M00_AXI.v:538]
ERROR: [VRFC 10-1412] syntax error near always [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/cc7de4c2/hdl/testbench_axilite_master_v1_0_M00_AXI.v:651]
ERROR: [VRFC 10-1412] syntax error near always [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/cc7de4c2/hdl/testbench_axilite_master_v1_0_M00_AXI.v:669]
ERROR: [VRFC 10-1412] syntax error near always [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/cc7de4c2/hdl/testbench_axilite_master_v1_0_M00_AXI.v:687]
ERROR: [VRFC 10-1412] syntax error near always [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/cc7de4c2/hdl/testbench_axilite_master_v1_0_M00_AXI.v:705]
ERROR: [VRFC 10-1412] syntax error near always [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/cc7de4c2/hdl/testbench_axilite_master_v1_0_M00_AXI.v:723]
ERROR: [VRFC 10-1412] syntax error near endmodule [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/cc7de4c2/hdl/testbench_axilite_master_v1_0_M00_AXI.v:739]
INFO: [USF-XSim-99] Step results log file:'/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xvlog.log' file for more information.
current_project testbench_axilite_master_v1_0_project
update_compile_order -fileset sources_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0/user.org_user_testbench_axilite_master_1.0.zip [ipx::current_core]
current_project myproject
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
current_project testbench_axilite_master_v1_0_project
current_project myproject
upgrade_ip [get_ips  {sim_design_testbench_axilite_master_0_0 sim_design_port_slave_transactor_0}]
Upgrading '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd'
INFO: [IP_Flow 19-1972] Upgraded sim_design_port_slave_transactor_0 from testbench_axilite_master_v1.0 1.0 to testbench_axilite_master_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim_design_port_slave_transactor_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded sim_design_testbench_axilite_master_0_0 from testbench_axilite_master_v1.0 1.0 to testbench_axilite_master_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim_design_testbench_axilite_master_0_0.upgrade_log'.
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
report_ip_status -name ip_status 
launch_simulation
CRITICAL WARNING: [BD 41-1660] Reset pin /axis_to_bram_0/s00_axis_aresetn (associated clock /axis_to_bram_0/s00_axis_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s00_axi_aresetn (associated clock /my_montgomery_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s01_axi_aresetn (associated clock /my_montgomery_0/s01_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /data_slave_transactor/m00_axi_aresetn (associated clock /data_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /port_slave_transactor/m00_axi_aresetn (associated clock /port_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/s01_axi/Reg> is not mapped into </data_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/S00_AXI/S00_AXI_reg> is not mapped into </port_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/data_slave_transactor/transaction_write_data
/data_slave_transactor/transaction_addr

Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_testbench_axilite_master_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block port_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_port_slave_transactor_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.hwdef
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/570473ef/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/570473ef/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 13:46:48 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 13:46:48 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
port2 read=xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 11844.895 ; gain = 15.816 ; free physical = 196 ; free virtual = 11840
restart; run 500ns
INFO: [Simtcl 6-17] Simulation restarted
port2 read=xxxxxxxx
restart; run 500ns
INFO: [Simtcl 6-17] Simulation restarted
port2 read=xxxxxxxx
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/570473ef/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/570473ef/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 13:49:40 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 13:49:40 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
port2 read=xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 12249.898 ; gain = 0.004 ; free physical = 238 ; free virtual = 11717
current_project my_montgomery_v1_0_project
current_project myproject
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
current_project my_montgomery_v1_0_project
current_project myproject
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_my_montgomery_0_0 sim_design_my_montgomery_0_0}]
Upgrading '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_my_montgomery_0_0 from my_montgomery_v1.0 1.0 to my_montgomery_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/ip/design_1_my_montgomery_0_0/design_1_my_montgomery_0_0.upgrade_log'.
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd> 
Upgrading '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd'
INFO: [IP_Flow 19-1972] Upgraded sim_design_my_montgomery_0_0 from my_montgomery_v1.0 1.0 to my_montgomery_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim_design_my_montgomery_0_0.upgrade_log'.
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 12283.066 ; gain = 5.141 ; free physical = 174 ; free virtual = 11638
report_ip_status -name ip_status 
regenerate_bd_layout
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
restart; run 500ns
INFO: [Simtcl 6-17] Simulation restarted
restart; run 800ns
INFO: [Simtcl 6-17] Simulation restarted
port2 read=xxxxxxxx
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
restart; run 800ns
INFO: [Simtcl 6-17] Simulation restarted
port2 read=xxxxxxxx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
CRITICAL WARNING: [BD 41-1660] Reset pin /axis_to_bram_0/s00_axis_aresetn (associated clock /axis_to_bram_0/s00_axis_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /data_slave_transactor/m00_axi_aresetn (associated clock /data_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /port_slave_transactor/m00_axi_aresetn (associated clock /port_slave_transactor/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s00_axi_aresetn (associated clock /my_montgomery_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1660] Reset pin /my_montgomery_0/s01_axi_aresetn (associated clock /my_montgomery_0/s01_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /m00_axi_aclk to include reset source name m00_axi_aresetn.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/s01_axi/Reg> is not mapped into </data_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </my_montgomery_0/S00_AXI/S00_AXI_reg> is not mapped into </port_slave_transactor/M00_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/data_slave_transactor/transaction_write_data
/data_slave_transactor/transaction_addr

Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v
Verilog Output written to : /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v
Wrote  : </volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/sim_design.bd> 
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_axis_to_bram_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_to_bram_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_testbench_axilite_master_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block port_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_port_slave_transactor_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_slave_transactor .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_design_my_montgomery_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_montgomery_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design.hwh
Generated Block Design Tcl file /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hw_handoff/sim_design_bd.tcl
Generated Hardware Definition File /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.hwdef
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/570473ef/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/570473ef/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 13:57:16 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 13:57:16 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 12898.383 ; gain = 0.000 ; free physical = 369 ; free virtual = 11387
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
port2 read=00000001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 12905.379 ; gain = 6.996 ; free physical = 298 ; free virtual = 11365
save_wave_config {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_sim_design_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_sim_design_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/axis_to_bram_v1_0/fb3c6ae2/hdl/axis_to_bram_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_bram_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_axis_to_bram_0_0/sim/sim_design_axis_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_axis_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_xlconstant_0_0/sim/sim_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/570473ef/hdl/testbench_axilite_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/testbench_axilite_master_v1_0/570473ef/hdl/testbench_axilite_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_axilite_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_testbench_axilite_master_0_0/sim/sim_design_testbench_axilite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_testbench_axilite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_port_slave_transactor_0/sim/sim_design_port_slave_transactor_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_port_slave_transactor_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_data_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_axilite_data_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:149]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/montgomery_wrapper.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_verilog
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:27]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:32]
WARNING: [VRFC 10-756] identifier r_dinb_read is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/ram_verilog.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_port_slave_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_port_slave_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_montgomery_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/ip/sim_design_my_montgomery_0_0/sim/sim_design_my_montgomery_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_my_montgomery_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/sim_design/hdl/sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sim_design_wrapper
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/rtl/tb_sim_design_wrapper.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5a65fcddb9134e61b005675c05bd6054 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sim_design_wrapper_behav xil_defaultlib.tb_sim_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_in [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:157]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port data_out [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/ipshared/user.org/my_montgomery_v1_0/3396f3c1/hdl/my_montgomery_v1_0.v:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axis_to_bram_v1_0_S00_AXIS(C_S_A...
Compiling module xil_defaultlib.axis_to_bram_v1_0
Compiling module xil_defaultlib.sim_design_axis_to_bram_0_0
Compiling module xil_defaultlib.testbench_axilite_master_v1_0_M0...
Compiling module xil_defaultlib.testbench_axilite_master_v1_0
Compiling module xil_defaultlib.sim_design_port_slave_transactor...
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.my_montgomery_port_slave_AXI(C_S...
Compiling module xil_defaultlib.myip_axilite_data_slave(C_S_AXI_...
Compiling module xil_defaultlib.ram_verilog(BRAM_ADDR_WIDTH=10,B...
Compiling module xil_defaultlib.my_montgomery_v1_0
Compiling module xil_defaultlib.sim_design_my_montgomery_0_0
Compiling module xil_defaultlib.sim_design_testbench_axilite_mas...
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.sim_design_xlconstant_0_0
Compiling module xil_defaultlib.sim_design
Compiling module xil_defaultlib.sim_design_wrapper
Compiling module xil_defaultlib.tb_sim_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim_design_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav/xsim.dir/tb_sim_design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 14:02:24 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 14:02:24 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sim_design_wrapper_behav -key {Behavioral:sim_1:Functional:tb_sim_design_wrapper} -tclbatch {tb_sim_design_wrapper.tcl} -log {simulate.log} -view /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /volume1/scratch/rdeclerc/repos/digital_platforms/hw/src/wcfg/tb_sim_design_wrapper_behav1.wcfg
source tb_sim_design_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
port2 read=00000001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sim_design_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 12923.398 ; gain = 0.004 ; free physical = 193 ; free virtual = 11384
current_project my_montgomery_v1_0_project
current_project myproject
open_bd_design {/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000[ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
report_ip_status -name ip_status 
current_project my_montgomery_v1_0_project
ipx::merge_project_changes ports [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_S01_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/user.org_user_my_montgomery_1.0.zip [ipx::current_core]
ipx::add_file src/adder.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/adder.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/adder.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file src/adder.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/adder.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/adder.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/user.org_user_my_montgomery_1.0.zip [ipx::current_core]
set_property top tb_montgomery_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_project myproject
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/testbench_axilite_master_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/myip2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/volume1/scratch/rdeclerc/puf-vm/SecureInstructionMemory/hardware/ip_repo'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
current_project my_montgomery_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
can't read "obj_type": no such variable
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: can't read "obj_type": no such variable
    ::xilinx.com_bd_rule_axi4::can_apply_rule Line 9
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_montgomery_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project/my_montgomery_v1_0_project.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_montgomery_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/src/montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery_wrapper
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/src/montgomery_wrapper.v:148]
WARNING: [VRFC 10-756] identifier r_port2_data_valid is used before its declaration [/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/src/montgomery_wrapper.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/ip_repo/my_montgomery_1.0/src/tb_montgomery_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project/my_montgomery_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project/my_montgomery_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto bd94cec719fd43578590095d76a5b28b --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_montgomery_wrapper_behav xil_defaultlib.tb_montgomery_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.montgomery_wrapper
Compiling module xil_defaultlib.tb_montgomery_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_montgomery_wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project/my_montgomery_v1_0_project.sim/sim_1/behav/xsim.dir/tb_montgomery_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project/my_montgomery_v1_0_project.sim/sim_1/behav/xsim.dir/tb_montgomery_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 14:59:54 2016. For additional details about this file, please refer to the WebTalk help file at /esat/koninck1/scratch/pmaene/Cellar/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 14:59:54 2016...
run_program: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:09 . Memory (MB): peak = 14570.230 ; gain = 0.000 ; free physical = 228 ; free virtual = 9837
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project/my_montgomery_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_montgomery_wrapper_behav -key {Behavioral:sim_1:Functional:tb_montgomery_wrapper} -tclbatch {tb_montgomery_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_montgomery_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 14658.258 ; gain = 77.031 ; free physical = 134 ; free virtual = 9793
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_montgomery_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 14658.258 ; gain = 115.027 ; free physical = 134 ; free virtual = 9793
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:17 . Memory (MB): peak = 15374.258 ; gain = 0.000 ; free physical = 208 ; free virtual = 9045
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_montgomery_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
WARNING: [USF-XSim-69] Failed to change file permissions to executable (/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project/my_montgomery_v1_0_project.sim/sim_1/behav/compile.sh): couldn't fork child process: not enough memory
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project/my_montgomery_v1_0_project.sim/sim_1/behav'
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing '/volume1/scratch/rdeclerc/repos/digital_platforms/hw/myproject/myproject.tmp/my_montgomery_v1_0_project/my_montgomery_v1_0_project.sim/sim_1/behav/compile.sh' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
