---

## ğŸš€ Project Overview

UART is a widely used protocol for **serial communication** between digital devices.
This project implements the **UART Receiver module**, which:

* âœ… Listens to the **serial input line (RXD)**
* âœ… Detects the **start bit**
* âœ… Samples the incoming **8-bit data** at the correct baud rate
* âœ… Checks the **stop bit**
* âœ… Outputs the received **parallel 8-bit data** with a **data valid flag**
* âœ… Provides a **frame error flag** when the stop bit check fails

---

## ğŸ› ï¸ Block Diagram

Hereâ€™s the simplified logic of how it works:

```
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚   Start Bit â”‚  â†’ Detect falling edge â†’ Enable sampling
      â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
             â”‚
             â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚   Shift Reg â”‚  â†’ Collect 8 bits at baud intervals
      â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
             â”‚
             â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚   Stop Bit  â”‚  â†’ Validate frame
      â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
             â”‚
             â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚  Data Out   â”‚  â†’ Parallel 8-bit + Data Valid Flag + Error Flag
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“‚ Repository Structure

```
ğŸ“ UART-Receiver
 â”£ ğŸ“„ uart_receiver.v     # Main UART Receiver Verilog code
 â”£ ğŸ“„ tb_uart_receiver.v  # Testbench for simulation
 â”£ ğŸ“„ README.md           # Documentation (this file)
 â”— ğŸ“„ waveform.png        # Example simulation waveform
```

---

## âš¡ How It Works (Simplified)

1. **Idle State**: RX line is high (`1`).
2. **Start Bit Detection**: When RX goes low, start is detected.
3. **Bit Sampling**: At every baud interval, the RX line is sampled.

   * Collect **8 data bits** into a register.
4. **Stop Bit Check**:

   * If stop bit = `1` â†’ Frame valid.
   * If
