- 👋 Hi, I’m @rtl-modeler
- 👀 I’m interested in FPGA hardware design using Verilog HDL or DSP Builder (for Intel(R) FPGA).
- 🌱 I’m currently learning System Verilog ...
- (💞️ I’m looking to collaborate on ...)
- (📫 How to reach me ...)

<!---
rtl-modeler/rtl-modeler is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
