// Seed: 141513536
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_5 = 1 != 1;
  supply1 id_6 = 1;
  assign id_4 = id_3;
  wire id_7;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output wor id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri id_8,
    output wor id_9,
    output uwire id_10
    , id_19,
    input uwire id_11,
    input uwire id_12,
    output supply0 id_13,
    output tri id_14,
    input tri id_15,
    input supply1 id_16,
    input wire id_17
);
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
