Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Working/Digital Electronics/Mips-Pipelined/Mips-Pipelined-Project/Components/Register-File/Regfiletb_isim_beh.exe -prj E:/Working/Digital Electronics/Mips-Pipelined/Mips-Pipelined-Project/Components/Register-File/Regfiletb_beh.prj work.Regfiletb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Working/Digital Electronics/Mips-Pipelined/Mips-Pipelined-Project/Components/Register-File/Regfile.v" into library work
Analyzing Verilog file "E:/Working/Digital Electronics/Mips-Pipelined/Mips-Pipelined-Project/Components/Register-File/Regfiletb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159308 KB
Fuse CPU Usage: 218 ms
Compiling module Regfile
Compiling module Regfiletb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/Working/Digital Electronics/Mips-Pipelined/Mips-Pipelined-Project/Components/Register-File/Regfiletb_isim_beh.exe
Fuse Memory Usage: 164784 KB
Fuse CPU Usage: 280 ms
