/*
	Ben Davis
	2/15/24
	EE 371
	Lab 4, Task 2
	
	This module
	
*/

module binary_fpga (
					input logic CLOCK_50,
					input logic [9:0] SW,
					input logic [3:0] KEY,
					output logic [9:0] LEDR,
					output logic [6:0] HEX0,
					output logic [6:0] HEX1);
					
	logic [7:0] data_A;
	logic [4:0] L;
	logic [4:0] addr;
	logic [7:0] data_in; //never used, ram placeholder
	logic [7:0] ram_out;
	
	fsm_bin fsm (.clk(CLOCK_50), .reset(~KEY[0]), .start(SW[9]), .done, .A(SW[7:0]),
							.go, .finish, .data(data_A));
	
	data_bin asm (.clk(CLOCK_50), .A(data_A), .ram_out(ram_out), 
																.addr(addr), .L(L));
	
	ram32x8 ram (.clk(CLOCK_50) , .wr(SW[8]), .addr(addr), 
									.data_in(data_in), .data_out(ram_out));