#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed May 10 12:27:57 2017
# Process ID: 8528
# Current directory: C:/College/Thesis/spi_test_noFIFO/spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6460 C:\College\Thesis\spi_test_noFIFO\spi\spi.xpr
# Log file: C:/College/Thesis/spi_test_noFIFO/spi/vivado.log
# Journal file: C:/College/Thesis/spi_test_noFIFO/spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/College/Thesis/spi_test_noFIFO/spi/spi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 898.254 ; gain = 211.715
launch_sdk -workspace C:/College/Thesis/spi_test_noFIFO/spi/spi.sdk -hwspec C:/College/Thesis/spi_test_noFIFO/spi/spi.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/College/Thesis/spi_test_noFIFO/spi/spi.sdk -hwspec C:/College/Thesis/spi_test_noFIFO/spi/spi.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCLK(clk) and /axi_quad_spi_0/sck_o(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 971.254 ; gain = 66.629
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 10 17:35:25 2017...
