{
  "questions": [
    {
      "question": "In the digital IC design flow, what is the primary purpose of the 'Clock Tree Synthesis (CTS)' step?",
      "options": [
        "To perform static timing analysis on the entire design.",
        "To generate and route a balanced clock distribution network to all sequential elements.",
        "To optimize the power consumption of all combinational logic gates.",
        "To place standard cells and macros onto the chip layout.",
        "To convert the RTL description into a gate-level netlist."
      ],
      "correct": 1
    },
    {
      "question": "Which architectural concept is primarily characterized by having separate memory spaces and buses for instructions and data, allowing for simultaneous fetching of instructions and data access?",
      "options": [
        "Von Neumann Architecture",
        "RISC Architecture",
        "CISC Architecture",
        "Harvard Architecture",
        "System-on-Chip (SoC) Architecture"
      ],
      "correct": 3
    },
    {
      "question": "In a typical CPU pipeline, which stage is primarily responsible for reading the instruction from the program counter and fetching it from the instruction memory?",
      "options": [
        "Execute Stage",
        "Memory Stage",
        "Write-Back Stage",
        "Decode Stage",
        "Fetch Stage"
      ],
      "correct": 4
    },
    {
      "question": "What type of parallelism focuses on executing multiple independent instructions from a single instruction stream simultaneously within a single processor core, often employing techniques like pipelining and superscalar execution?",
      "options": [
        "Data-Level Parallelism (DLP)",
        "Thread-Level Parallelism (TLP)",
        "Instruction-Level Parallelism (ILP)",
        "Bit-Level Parallelism (BLP)",
        "Request-Level Parallelism (RLP)"
      ],
      "correct": 2
    },
    {
      "question": "In semiconductor fabrication, what is the primary function of Chemical Mechanical Planarization (CMP)?",
      "options": [
        "To deposit thin layers of insulating material.",
        "To create patterns on the wafer surface using photolithography.",
        "To remove unwanted material selectively via etching.",
        "To precisely flatten and smooth the wafer surface after deposition steps.",
        "To introduce dopant impurities into the silicon substrate."
      ],
      "correct": 3
    }
  ]
}