

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Thu Feb 06 10:31:43 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1480
LUT:           3287
FF:            4666
DSP:              7
BRAM:          1939
SRL:             40
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.823
CP achieved post-implementation:    5.357
Timing not met
