=========================================================
Scheduler report file
Generated by stratus_hls 19.12-s100  (91710.131054)
On:          Tue May  4 16:32:23 2021
Project Dir: /home/m109/m109061634/ee6470_mid/HLS_test/HLS_good/stratus
Module:      DC_Filter
HLS Config:  DPA
=========================================================
Scheduler report for : gen_prev_trig_reg_0                                                                        
------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.m_req.gen_p  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_p  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_p  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_prev_trig_reg_1                                                                        
------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_rgb_inside.m_req.g  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_active_0                                                                               
-----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.m_req.gen_a  10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_a  10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_a  10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_a  10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_vld_0                                                                                  
--------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.gen_vld      10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_vld      10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_vld      10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_vld      10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_next_trig_reg_0                                                                        
------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.m_req.gen_n  9 (8:TRUE)       --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_n  9 (8:TRUE)       --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_n  9 (8:TRUE)       --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_active_1                                                                               
-----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_rgb_inside.m_req.g  10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_vld_1                                                                                  
--------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_rgb_inside.gen_vld  10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_vld  10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_vld  10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_vld  10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_next_trig_reg_1                                                                        
------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_rgb_inside.m_req.g  9 (8:TRUE)       --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  9 (8:TRUE)       --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  9 (8:TRUE)       --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_unvalidated_req_0                                                                      
--------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.gen_unvalidate  13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb                 15 (14:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_unvalidate  16 (15:TRUE)     --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_unvalidate  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_unvalidate  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_unvalidate  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_unvalidate  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_do_stall_reg_full_0                                                                    
----------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.gen_do_stall_r  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_stall_r  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_stall_r  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_stall_r  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_stall_r  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : do_filter_1                                                                                
----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
f1_val[2]             1 (0:FALSE)      --              FALSE  ../DC_Filter.h,l:38,c:14 -> i:2                     
                                                                                                                  
f1_val[1]             1 (0:FALSE)      --              FALSE  ../DC_Filter.h,l:38,c:14 -> i:1                     
                                                                                                                  
f1_val[0]             1 (0:FALSE)      --              FALSE  ../DC_Filter.h,l:38,c:14 -> i:0                     
                                                                                                                  
i                     1 (0:FALSE)      --              FALSE  ../DC_Filter.cpp,l:60,c:16 -> l:65,c:7              
                                                                                                                  
i_rgb.m_busy_req_0.r  9 (8:FALSE)      --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
i_rgb.m_stalling.res  9 (8:FALSE)      --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
o_rgb_inside.m_req.m  10 (9:FALSE)     --              FALSE  @(f:../DC_Filter.h,l:23,c:31->f:/usr/cadtool/caden  
                                                                                                                  
i                     12 (11:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:16 -> l:65,c:27             
                                                                                                                  
f1_array_rgb          12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
j                     12 (11:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:19 -> l:66,c:8              
                                                                                                                  
j                     13 (12:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:19 -> l:66,c:28             
                                                                                                                  
f1_array_rgb          13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
k                     13 (12:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:14 -> l:67,c:9              
                                                                                                                  
k                     14 (13:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:14 -> l:67,c:35             
                                                                                                                  
f1_array_rgb          14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
                      15 (13:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:68,c:23                        
                                                                                                                  
                      16 (13:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:67,c:36                        
                                                                                                                  
f1_array_rgb          16 (13:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
                      16 (13:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:65,c:28                        
                                                                                                                  
flag                  16 (13:TRUE)     --              FALSE  ../DC_Filter.cpp,l:62,c:14                          
                                                                                                                  
                      18 (15:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:66,c:29                        
                                                                                                                  
f1_val[2]             23 (20:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:2)                  
                                                                                                                  
f1_val[1]             23 (20:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:1)                  
                                                                                                                  
f1_val[0]             23 (20:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:0)                  
                                                                                                                  
flag                  23 (20:FALSE)    --              FALSE  ../DC_Filter.cpp,l:62,c:14 -> l:113,c:5             
                                                                                                                  
f1_array_rgb          23 (20:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
mask1                 23 (20:FALSE)    --              FALSE  ../DC_Filter.cpp,l:35,c:18 -> l:70,c:2              
                                                                                                                  
j                     23 (20:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:19                          
                                                                                                                  
i                     23 (20:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:16                          
                                                                                                                  
j                     27 (23:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:19 -> l:94,c:10             
                                                                                                                  
f1_array_rgb          27 (23:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
i                     27 (23:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:16 -> l:93,c:29             
                                                                                                                  
k                     26 (52:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:14 -> l:76,c:10             
                                                                                                                  
f1_array_rgb          26 (52:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
j                     26 (52:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:19 -> l:74,c:34             
                                                                                                                  
k                     28 (24:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:14 -> l:95,c:11             
                                                                                                                  
f1_array_rgb          28 (24:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
j                     28 (24:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:19 -> l:94,c:34             
                                                                                                                  
f1_array_rgb          29 (53:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
k                     29 (53:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:14 -> l:76,c:41             
                                                                                                                  
f1_array_rgb          30 (25:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
k                     30 (25:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:14 -> l:95,c:42             
                                                                                                                  
f:../DC_Filter.cpp,l  30 (25:FALSE)    --              FALSE  & c:51 & c:49                                       
                                                                                                                  
i_rgb.m_busy_req_0.g  31 (54:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
                      32 (25:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:96,c:25                        
                                                                                                                  
f1_array_rgb          32 (25:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
                      34 (25:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:95,c:43                        
                                                                                                                  
f1_array_rgb          34 (25:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
                      34 (25:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:93,c:30                        
                                                                                                                  
operator<             34 (25:TRUE)     --              FALSE  ../DC_Filter.cpp,l:98,c:13 & l:57,c:37              
                                                                                                                  
i_rgb                 35 (56:TRUE)     --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
do_filter_1::get      35 (56:TRUE)     --              FALSE  ../DC_Filter.cpp,l:44,c:17 mapped                   
                                                                                                                  
                      35 (56:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:84,c:24                        
                                                                                                                  
                      37 (27:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:94,c:35                        
                                                                                                                  
i_rgb.m_busy_req_0.g  38 (57:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
i_rgb.data.get::nb_g  44 (59:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
operator<             45 (32:FALSE)    --              FALSE  ../DC_Filter.cpp,l:115,c:18 & l:58,c:38             
                                                                                                                  
k                     45 (32:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:14                          
                                                                                                                  
k                     46 (41:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:14 -> l:100,c:10            
                                                                                                                  
                      47 (60:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:85,c:24                        
                                                                                                                  
f1_array_rgb          47 (60:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
f1_array_rgb          50 (42:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
k                     50 (42:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:14 -> l:100,c:41            
                                                                                                                  
                      51 (60:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:86,c:24                        
                                                                                                                  
f1_array_rgb          51 (60:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
h                     53 (35:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:13 -> l:119,c:11            
                                                                                                                  
f1_array_rgb          53 (35:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
k                     53 (35:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:14 -> l:117,c:41            
                                                                                                                  
i_rgb.m_busy_req_0.g  54 (43:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
                      55 (60:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:76,c:42                        
                                                                                                                  
f1_array_rgb          55 (60:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
flag                  55 (60:TRUE)     --              FALSE  ../DC_Filter.cpp,l:62,c:14 -> l:89,c:4              
                                                                                                                  
f1_array_rgb          57 (36:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
h                     57 (36:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:13 -> l:119,c:31            
                                                                                                                  
f:../DC_Filter.cpp,l  57 (36:FALSE)    --              FALSE  & c:22                                              
                                                                                                                  
                      60 (62:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:74,c:35                        
                                                                                                                  
                      62 (36:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:119,c:32                       
                                                                                                                  
f1_array_rgb          62 (36:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
f:../DC_Filter.cpp,l  62 (36:TRUE)     --              FALSE  & operator+= @c:10                                  
                                                                                                                  
i_rgb                 63 (45:TRUE)     --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
do_filter_1::get      63 (45:TRUE)     --              FALSE  ../DC_Filter.cpp,l:44,c:17 mapped                   
                                                                                                                  
                      63 (45:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:109,c:33                       
                                                                                                                  
                      68 (38:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:117,c:42                       
                                                                                                                  
i_rgb.m_busy_req_0.g  69 (46:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
operator<             71 (33:FALSE)    --              FALSE  ../DC_Filter.cpp,l:115,c:18 & flag @l:62,c:14       
                                                                                                                  
i_rgb.data.get::nb_g  78 (48:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
f1_array_rgb          82 (49:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
                      82 (49:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:110,c:33                       
                                                                                                                  
                      86 (49:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:100,c:42                       
                                                                                                                  
                      86 (49:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:111,c:33                       
                                                                                                                  
f1_array_rgb          86 (49:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
f1_array_rgb          90 (49:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
k                     88 (33:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:14 -> l:128,c:8             
                                                                                                                  
f:../DC_Filter.cpp,l  95 (51:FALSE)    --              FALSE  & operator+= @c:10                                  
                                                                                                                  
operator<             92 (33:FALSE)    --              FALSE  ../DC_Filter.cpp,l:98,c:13 & flag @l:62,c:14        
                                                                                                                  
flag                  92 (33:FALSE)    --              FALSE  ../DC_Filter.cpp,l:62,c:14                          
                                                                                                                  
h                     98 (66:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:13 -> l:130,c:9             
                                                                                                                  
f1_val[2]             98 (66:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:2)                  
                                                                                                                  
f1_val[1]             98 (66:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:1)                  
                                                                                                                  
f1_val[0]             98 (66:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:0)                  
                                                                                                                  
f1_array_rgb          98 (66:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
k                     98 (66:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:14 -> l:128,c:27            
                                                                                                                  
mask1                 98 (66:FALSE)    --              FALSE  ../DC_Filter.cpp,l:35,c:18 -> l:128,c:3             
                                                                                                                  
h                     98 (66:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:13 -> l:133,c:9             
                                                                                                                  
f1_val[2]             99 (67:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:2)                  
                                                                                                                  
f1_val[1]             99 (67:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:1)                  
                                                                                                                  
f1_val[0]             99 (67:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:0)                  
                                                                                                                  
h                     99 (67:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:13 -> l:130,c:29            
                                                                                                                  
                      99 (67:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:130,c:30                       
                                                                                                                  
                      99 (67:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:131,c:11                       
                                                                                                                  
                      99 (67:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:131,c:11                       
                                                                                                                  
                      99 (67:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:131,c:11                       
                                                                                                                  
f:../DC_Filter.cpp,l  99 (67:FALSE)    --              FALSE  & c:11                                              
                                                                                                                  
f:../DC_Filter.cpp,l  99 (67:FALSE)    --              FALSE  & c:11                                              
                                                                                                                  
f:../DC_Filter.cpp,l  99 (67:FALSE)    --              FALSE  & c:11                                              
                                                                                                                  
i                     102 (70:FALSE)   --              FALSE  ../DC_Filter.cpp,l:60,c:16 -> l:134,c:10            
                                                                                                                  
f1_val[2]             102 (70:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:2)                  
                                                                                                                  
f1_val[1]             102 (70:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:1)                  
                                                                                                                  
f1_val[0]             102 (70:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:0)                  
                                                                                                                  
f1_array_rgb          102 (70:FALSE)   --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
h                     102 (70:FALSE)   --              FALSE  ../DC_Filter.cpp,l:60,c:13 -> l:133,c:29            
                                                                                                                  
mask1                 102 (70:FALSE)   --              FALSE  ../DC_Filter.cpp,l:35,c:18 -> l:133,c:4             
                                                                                                                  
f1_val[2]             103 (71:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:2)                  
                                                                                                                  
f1_val[1]             103 (71:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:1)                  
                                                                                                                  
f1_val[0]             103 (71:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:0)                  
                                                                                                                  
f1_array_rgb          103 (71:FALSE)   --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
i                     103 (71:FALSE)   --              FALSE  ../DC_Filter.cpp,l:60,c:16 -> l:134,c:30            
                                                                                                                  
mask1                 103 (71:FALSE)   --              FALSE  ../DC_Filter.cpp,l:35,c:18 -> l:137,c:56            
                                                                                                                  
mask1                 103 (71:FALSE)   --              FALSE  ../DC_Filter.cpp,l:35,c:18 -> l:137,c:56            
                                                                                                                  
j                     104 (71:TRUE)    --              FALSE  ../DC_Filter.cpp,l:60,c:19 -> l:135,c:11            
                                                                                                                  
mask1                 104 (71:TRUE)    --              FALSE  ../DC_Filter.cpp,l:35,c:18 -> l:137,c:56            
                                                                                                                  
                      105 (72:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:137,c:41                       
                                                                                                                  
f1_val[2]             105 (72:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:2)                  
                                                                                                                  
f1_val[1]             105 (72:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:1)                  
                                                                                                                  
f1_val[0]             105 (72:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:14->i:0)                  
                                                                                                                  
f1_array_rgb          105 (72:FALSE)   --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
j                     105 (72:FALSE)   --              FALSE  ../DC_Filter.cpp,l:60,c:19 -> l:135,c:31            
                                                                                                                  
                      105 (72:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:137,c:38                       
                                                                                                                  
                      105 (72:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      106 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      106 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:38                       
                                                                                                                  
                      106 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:38                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:135,c:32                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
f1_array_rgb          107 (72:TRUE)    --              FALSE  ../DC_Filter.h,l:39,c:13                            
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:46                       
                                                                                                                  
operator+=            107 (72:TRUE)    --              FALSE  ../DC_Filter.cpp,l:137,c:17                         
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:133,c:30                       
                                                                                                                  
rgb                   107 (72:TRUE)    --              FALSE  ../DC_Filter.cpp,l:63,c:14 -> l:142,c:4             
                                                                                                                  
                      109 (74:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:134,c:31                       
                                                                                                                  
o_rgb_inside.data.pu  115 (79:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:23,c:31->f:/usr/cadtool/caden  
                                                                                                                  
o_rgb_inside          115 (79:FALSE)   --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.m  115 (79:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:23,c:31->f:/usr/cadtool/caden  
                                                                                                                  
o_rgb_inside          117 (81:TRUE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
do_filter_1::put      117 (81:TRUE)    --              FALSE  ../DC_Filter.cpp,l:44,c:17 mapped                   
                                                                                                                  
                      117 (81:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:128,c:28                       
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_stalling_1                                                                             
-------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_rgb_inside.gen_sta  10 (9:TRUE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_sta  11 (10:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_sta  11 (10:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_sta  11 (10:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_unacked_req_1                                                                          
----------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_rgb_inside.gen_una  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_una  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_una  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_do_reg_vld_0                                                                           
---------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.gen_do_reg_vld  13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb                 15 (14:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_reg_vld  16 (15:TRUE)     --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_reg_vld  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_reg_vld  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_reg_vld  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_reg_vld  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_unacked_req_0                                                                          
----------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.gen_unacked  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_unacked  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_unacked  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_stalling_0                                                                             
-------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.gen_stallin  10 (9:TRUE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_stallin  11 (10:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_stallin  11 (10:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_stallin  11 (10:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_unvalidated_req_1                                                                      
--------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb_inside.gen_unv  13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside          15 (14:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_unv  16 (15:TRUE)     --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_unv  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_unv  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_unv  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_unv  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_do_stall_reg_full_1                                                                    
----------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb_inside.gen_do_  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  18 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : do_filter_2                                                                                
----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
f2_val[2]             1 (0:FALSE)      --              FALSE  ../DC_Filter.h,l:41,c:14 -> i:2                     
                                                                                                                  
f2_val[1]             1 (0:FALSE)      --              FALSE  ../DC_Filter.h,l:41,c:14 -> i:1                     
                                                                                                                  
f2_val[0]             1 (0:FALSE)      --              FALSE  ../DC_Filter.h,l:41,c:14 -> i:0                     
                                                                                                                  
i                     1 (0:FALSE)      --              FALSE  ../DC_Filter.cpp,l:169,c:16 -> l:174,c:7            
                                                                                                                  
i_rgb_inside.m_busy_  9 (8:FALSE)      --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
i_rgb_inside.m_stall  9 (8:FALSE)      --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
o_result.m_req.m_tri  10 (9:FALSE)     --              FALSE  @(f:../DC_Filter.h,l:21,c:31->f:/usr/cadtool/caden  
                                                                                                                  
i                     12 (11:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:16 -> l:174,c:27           
                                                                                                                  
f2_array_rgb          12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
j                     12 (11:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:19 -> l:175,c:8            
                                                                                                                  
j                     13 (12:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:19 -> l:175,c:28           
                                                                                                                  
f2_array_rgb          13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
k                     13 (12:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:14 -> l:176,c:9            
                                                                                                                  
k                     14 (13:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:14 -> l:176,c:35           
                                                                                                                  
f2_array_rgb          14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
                      15 (13:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:177,c:23                       
                                                                                                                  
                      16 (13:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:176,c:36                       
                                                                                                                  
f2_array_rgb          16 (13:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
                      16 (13:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:174,c:28                       
                                                                                                                  
flag                  16 (13:TRUE)     --              FALSE  ../DC_Filter.cpp,l:171,c:14                         
                                                                                                                  
                      18 (15:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:175,c:29                       
                                                                                                                  
f2_val[2]             23 (20:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:2)                  
                                                                                                                  
f2_val[1]             23 (20:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:1)                  
                                                                                                                  
f2_val[0]             23 (20:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:0)                  
                                                                                                                  
flag                  23 (20:FALSE)    --              FALSE  ../DC_Filter.cpp,l:171,c:14 -> l:220,c:5            
                                                                                                                  
f2_array_rgb          23 (20:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
mask2                 23 (20:FALSE)    --              FALSE  ../DC_Filter.cpp,l:38,c:18 -> l:179,c:2             
                                                                                                                  
j                     23 (20:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:19                         
                                                                                                                  
i                     23 (20:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:16                         
                                                                                                                  
j                     27 (23:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:19 -> l:201,c:10           
                                                                                                                  
f2_array_rgb          27 (23:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
i                     27 (23:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:16 -> l:200,c:29           
                                                                                                                  
k                     26 (52:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:14 -> l:184,c:10           
                                                                                                                  
f2_array_rgb          26 (52:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
j                     26 (52:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:19 -> l:183,c:34           
                                                                                                                  
k                     28 (24:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:14 -> l:202,c:11           
                                                                                                                  
f2_array_rgb          28 (24:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
j                     28 (24:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:19 -> l:201,c:34           
                                                                                                                  
f2_array_rgb          29 (53:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
k                     29 (53:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:14 -> l:184,c:41           
                                                                                                                  
f2_array_rgb          30 (25:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
k                     30 (25:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:14 -> l:202,c:42           
                                                                                                                  
f:../DC_Filter.cpp,l  30 (25:FALSE)    --              FALSE  & c:51 & c:49                                       
                                                                                                                  
i_rgb_inside.m_busy_  31 (54:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
                      32 (25:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:203,c:25                       
                                                                                                                  
f2_array_rgb          32 (25:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
                      34 (25:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:202,c:43                       
                                                                                                                  
f2_array_rgb          34 (25:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
                      34 (25:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:200,c:30                       
                                                                                                                  
operator<             34 (25:TRUE)     --              FALSE  ../DC_Filter.cpp,l:205,c:13 & l:166,c:37            
                                                                                                                  
i_rgb_inside          35 (56:TRUE)     --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
do_filter_2::get      35 (56:TRUE)     --              FALSE  ../DC_Filter.cpp,l:153,c:17 mapped                  
                                                                                                                  
                      35 (56:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:192,c:24                       
                                                                                                                  
                      37 (27:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:201,c:35                       
                                                                                                                  
i_rgb_inside.m_busy_  38 (57:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
i_rgb_inside.data.ge  44 (59:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
operator<             45 (32:FALSE)    --              FALSE  ../DC_Filter.cpp,l:222,c:18 & l:167,c:38            
                                                                                                                  
k                     45 (32:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:14                         
                                                                                                                  
k                     46 (41:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:14 -> l:207,c:10           
                                                                                                                  
                      47 (60:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:193,c:24                       
                                                                                                                  
f2_array_rgb          47 (60:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
f2_array_rgb          50 (42:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
k                     50 (42:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:14 -> l:207,c:41           
                                                                                                                  
                      51 (60:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:194,c:24                       
                                                                                                                  
f2_array_rgb          51 (60:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
h                     53 (35:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:13 -> l:226,c:11           
                                                                                                                  
f2_array_rgb          53 (35:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
k                     53 (35:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:14 -> l:224,c:41           
                                                                                                                  
i_rgb_inside.m_busy_  54 (43:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
                      55 (60:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:184,c:42                       
                                                                                                                  
f2_array_rgb          55 (60:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
flag                  55 (60:TRUE)     --              FALSE  ../DC_Filter.cpp,l:171,c:14 -> l:196,c:4            
                                                                                                                  
f2_array_rgb          57 (36:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
h                     57 (36:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:13 -> l:226,c:31           
                                                                                                                  
f:../DC_Filter.cpp,l  57 (36:FALSE)    --              FALSE  & c:22                                              
                                                                                                                  
                      60 (62:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:183,c:35                       
                                                                                                                  
                      62 (36:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:226,c:32                       
                                                                                                                  
f2_array_rgb          62 (36:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
f:../DC_Filter.cpp,l  62 (36:TRUE)     --              FALSE  & operator+= @c:10                                  
                                                                                                                  
i_rgb_inside          63 (45:TRUE)     --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
do_filter_2::get      63 (45:TRUE)     --              FALSE  ../DC_Filter.cpp,l:153,c:17 mapped                  
                                                                                                                  
                      63 (45:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:216,c:33                       
                                                                                                                  
                      68 (38:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:224,c:42                       
                                                                                                                  
i_rgb_inside.m_busy_  69 (46:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
operator<             71 (33:FALSE)    --              FALSE  ../DC_Filter.cpp,l:222,c:18 & flag @l:171,c:14      
                                                                                                                  
i_rgb_inside.data.ge  78 (48:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
f2_array_rgb          82 (49:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
                      82 (49:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:217,c:33                       
                                                                                                                  
                      86 (49:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:207,c:42                       
                                                                                                                  
                      86 (49:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:218,c:33                       
                                                                                                                  
f2_array_rgb          86 (49:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
f2_array_rgb          90 (49:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
k                     88 (33:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:14 -> l:235,c:8            
                                                                                                                  
f:../DC_Filter.cpp,l  95 (51:FALSE)    --              FALSE  & operator+= @c:10                                  
                                                                                                                  
operator<             92 (33:FALSE)    --              FALSE  ../DC_Filter.cpp,l:205,c:13 & flag @l:171,c:14      
                                                                                                                  
flag                  92 (33:FALSE)    --              FALSE  ../DC_Filter.cpp,l:171,c:14                         
                                                                                                                  
h                     98 (66:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:13 -> l:237,c:9            
                                                                                                                  
f2_val[2]             98 (66:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:2)                  
                                                                                                                  
f2_val[1]             98 (66:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:1)                  
                                                                                                                  
f2_val[0]             98 (66:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:0)                  
                                                                                                                  
f2_array_rgb          98 (66:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
k                     98 (66:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:14 -> l:235,c:27           
                                                                                                                  
mask2                 98 (66:FALSE)    --              FALSE  ../DC_Filter.cpp,l:38,c:18 -> l:235,c:3             
                                                                                                                  
h                     98 (66:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:13 -> l:240,c:9            
                                                                                                                  
f2_val[2]             99 (67:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:2)                  
                                                                                                                  
f2_val[1]             99 (67:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:1)                  
                                                                                                                  
f2_val[0]             99 (67:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:0)                  
                                                                                                                  
h                     99 (67:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:13 -> l:237,c:29           
                                                                                                                  
                      99 (67:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:237,c:30                       
                                                                                                                  
                      99 (67:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:238,c:11                       
                                                                                                                  
                      99 (67:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:238,c:11                       
                                                                                                                  
                      99 (67:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:238,c:11                       
                                                                                                                  
f:../DC_Filter.cpp,l  99 (67:FALSE)    --              FALSE  & c:11                                              
                                                                                                                  
f:../DC_Filter.cpp,l  99 (67:FALSE)    --              FALSE  & c:11                                              
                                                                                                                  
f:../DC_Filter.cpp,l  99 (67:FALSE)    --              FALSE  & c:11                                              
                                                                                                                  
i                     102 (70:FALSE)   --              FALSE  ../DC_Filter.cpp,l:169,c:16 -> l:241,c:10           
                                                                                                                  
f2_val[2]             102 (70:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:2)                  
                                                                                                                  
f2_val[1]             102 (70:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:1)                  
                                                                                                                  
f2_val[0]             102 (70:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:0)                  
                                                                                                                  
f2_array_rgb          102 (70:FALSE)   --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
h                     102 (70:FALSE)   --              FALSE  ../DC_Filter.cpp,l:169,c:13 -> l:240,c:29           
                                                                                                                  
mask2                 102 (70:FALSE)   --              FALSE  ../DC_Filter.cpp,l:38,c:18 -> l:240,c:4             
                                                                                                                  
f2_val[2]             103 (71:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:2)                  
                                                                                                                  
f2_val[1]             103 (71:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:1)                  
                                                                                                                  
f2_val[0]             103 (71:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:0)                  
                                                                                                                  
f2_array_rgb          103 (71:FALSE)   --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
i                     103 (71:FALSE)   --              FALSE  ../DC_Filter.cpp,l:169,c:16 -> l:241,c:30           
                                                                                                                  
mask2                 103 (71:FALSE)   --              FALSE  ../DC_Filter.cpp,l:38,c:18 -> l:244,c:56            
                                                                                                                  
mask2                 103 (71:FALSE)   --              FALSE  ../DC_Filter.cpp,l:38,c:18 -> l:244,c:56            
                                                                                                                  
j                     104 (71:TRUE)    --              FALSE  ../DC_Filter.cpp,l:169,c:19 -> l:242,c:11           
                                                                                                                  
mask2                 104 (71:TRUE)    --              FALSE  ../DC_Filter.cpp,l:38,c:18 -> l:244,c:56            
                                                                                                                  
                      105 (72:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:244,c:41                       
                                                                                                                  
f2_val[2]             105 (72:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:2)                  
                                                                                                                  
f2_val[1]             105 (72:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:1)                  
                                                                                                                  
f2_val[0]             105 (72:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:14->i:0)                  
                                                                                                                  
f2_array_rgb          105 (72:FALSE)   --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
j                     105 (72:FALSE)   --              FALSE  ../DC_Filter.cpp,l:169,c:19 -> l:242,c:31           
                                                                                                                  
                      105 (72:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:244,c:38                       
                                                                                                                  
                      105 (72:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      106 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      106 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:38                       
                                                                                                                  
                      106 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:38                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:242,c:32                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
f2_array_rgb          107 (72:TRUE)    --              FALSE  ../DC_Filter.h,l:42,c:13                            
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:46                       
                                                                                                                  
operator+=            107 (72:TRUE)    --              FALSE  ../DC_Filter.cpp,l:244,c:17                         
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      107 (72:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:240,c:30                       
                                                                                                                  
rgb                   107 (72:TRUE)    --              FALSE  ../DC_Filter.cpp,l:172,c:14 -> l:249,c:4            
                                                                                                                  
                      109 (74:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:241,c:31                       
                                                                                                                  
o_result.data.put::n  115 (79:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:21,c:31->f:/usr/cadtool/caden  
                                                                                                                  
o_result              115 (79:FALSE)   --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.m_tri  115 (79:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:21,c:31->f:/usr/cadtool/caden  
                                                                                                                  
o_result              117 (81:TRUE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
do_filter_2::put      117 (81:TRUE)    --              FALSE  ../DC_Filter.cpp,l:153,c:17 mapped                  
                                                                                                                  
                      117 (81:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:235,c:28                       
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_do_reg_vld_1                                                                           
---------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb_inside.gen_do_  13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside          15 (14:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  16 (15:TRUE)     --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  19 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_busy_0                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.gen_busy::use_  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_busy_1                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb_inside.gen_bus  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  13 (12:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
                                                                                                                  
