;redcode
;assert 1
	SPL 0, <402
	CMP -202, <-110
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 447, 390
	SPL @300, 90
	SLT 270, 60
	SUB @127, 106
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	CMP @121, 106
	CMP @121, 106
	SPL @300, 90
	ADD 270, 60
	SPL 0, <-12
	SLT -1, <-20
	ADD 210, 60
	SUB @3, 0
	ADD @3, 0
	ADD 30, 9
	SPL 0, <402
	ADD -1, <-20
	SUB #-7, @9
	ADD 30, 9
	ADD 30, 9
	SUB #-7, @9
	SLT 20, <11
	SUB @121, 103
	SUB @121, 106
	SUB @121, 106
	SUB #-122, 100
	ADD 210, 30
	SPL 0, <402
	SPL 447, 390
	SPL 447, 390
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB <0, @2
	SPL 0, <402
	SLT #220, <1
	SPL 0, <402
	SLT #220, <1
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	CMP -202, <-110
