Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug 15 19:04:42 2020
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file frodoBD_wrapper_timing_summary_routed.rpt -pb frodoBD_wrapper_timing_summary_routed.pb -rpx frodoBD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : frodoBD_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.120        0.000                      0                29295        0.014        0.000                      0                29295        3.750        0.000                       0                 11757  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.120        0.000                      0                29295        0.014        0.000                      0                29295        3.750        0.000                       0                 11757  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][1][52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.639ns  (logic 1.556ns (16.143%)  route 8.083ns (83.857%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.662     2.970    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X14Y88         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/Q
                         net (fo=5, routed)           1.151     4.577    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[27]
    SLICE_X23Y87         LUT4 (Prop_lut4_I0_O)        0.124     4.701 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=1, routed)           0.790     5.491    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.615 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.850     6.466    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X23Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][63]_i_12/O
                         net (fo=970, routed)         1.878     8.468    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][63]_i_12_n_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.153     8.621 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[3][4][35]_i_6/O
                         net (fo=1, routed)           0.657     9.278    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[3][4][35]_i_6_n_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I1_O)        0.327     9.605 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[3][4][35]_i_3/O
                         net (fo=5, routed)           0.958    10.563    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[3][4][35]_i_3_n_0
    SLICE_X19Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.687 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][7]_i_4/O
                         net (fo=15, routed)          1.797    12.485    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][7]_i_4_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.609 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][52]_i_1/O
                         net (fo=1, routed)           0.000    12.609    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[0][1]_86[52]
    SLICE_X30Y63         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][1][52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.484    12.676    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X30Y63         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][1][52]/C
                         clock pessimism              0.130    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X30Y63         FDRE (Setup_fdre_C_D)        0.077    12.729    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[0][1][52]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -12.609    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 4.270ns (44.759%)  route 5.270ns (55.241%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.755     3.063    frodoBD_i/axi_gpio_7/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y49         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=21, routed)          0.734     4.315    frodoBD_i/shake128_ip_0/outlen[9]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.146     4.461 r  frodoBD_i/shake128_ip_0/nblocks[2]_i_26/O
                         net (fo=2, routed)           0.313     4.774    frodoBD_i/shake128_ip_0/nblocks[2]_i_26_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.328     5.102 r  frodoBD_i/shake128_ip_0/nblocks[2]_i_16/O
                         net (fo=2, routed)           0.621     5.723    frodoBD_i/shake128_ip_0/nblocks[2]_i_16_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.230 r  frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.230    frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_4_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.345    frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.459 r  frodoBD_i/shake128_ip_0/nblocks_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.459    frodoBD_i/shake128_ip_0/nblocks_reg[3]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.793 r  frodoBD_i/shake128_ip_0/nblocks_reg[8]_i_4/O[1]
                         net (fo=9, routed)           0.783     7.576    frodoBD_i/shake128_ip_0/nblocks_reg[8]_i_4_n_6
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.303     7.879 r  frodoBD_i/shake128_ip_0/nblocks[0]_i_20/O
                         net (fo=2, routed)           0.437     8.316    frodoBD_i/shake128_ip_0/nblocks[0]_i_20_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124     8.440 r  frodoBD_i/shake128_ip_0/nblocks[0]_i_24/O
                         net (fo=1, routed)           0.000     8.440    frodoBD_i/shake128_ip_0/nblocks[0]_i_24_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.820 r  frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.820    frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.143 r  frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.649     9.792    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_1[1]
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.306    10.098 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[0]_i_14/O
                         net (fo=1, routed)           0.000    10.098    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[0]_i_14_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.499 f  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.888    11.387    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_i_3_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.511 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[2]_i_2/O
                         net (fo=7, routed)           0.532    12.043    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[2]_i_2_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.167 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[8]_i_5/O
                         net (fo=2, routed)           0.312    12.479    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[8]_i_5_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.603 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[7]_i_1/O
                         net (fo=1, routed)           0.000    12.603    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[7]
    SLICE_X40Y53         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.566    12.758    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/s00_axi_aclk
    SLICE_X40Y53         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[7]/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.029    12.749    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[7]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 4.270ns (44.773%)  route 5.267ns (55.226%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.755     3.063    frodoBD_i/axi_gpio_7/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y49         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=21, routed)          0.734     4.315    frodoBD_i/shake128_ip_0/outlen[9]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.146     4.461 r  frodoBD_i/shake128_ip_0/nblocks[2]_i_26/O
                         net (fo=2, routed)           0.313     4.774    frodoBD_i/shake128_ip_0/nblocks[2]_i_26_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.328     5.102 r  frodoBD_i/shake128_ip_0/nblocks[2]_i_16/O
                         net (fo=2, routed)           0.621     5.723    frodoBD_i/shake128_ip_0/nblocks[2]_i_16_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.230 r  frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.230    frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_4_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.345    frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.459 r  frodoBD_i/shake128_ip_0/nblocks_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.459    frodoBD_i/shake128_ip_0/nblocks_reg[3]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.793 r  frodoBD_i/shake128_ip_0/nblocks_reg[8]_i_4/O[1]
                         net (fo=9, routed)           0.783     7.576    frodoBD_i/shake128_ip_0/nblocks_reg[8]_i_4_n_6
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.303     7.879 r  frodoBD_i/shake128_ip_0/nblocks[0]_i_20/O
                         net (fo=2, routed)           0.437     8.316    frodoBD_i/shake128_ip_0/nblocks[0]_i_20_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124     8.440 r  frodoBD_i/shake128_ip_0/nblocks[0]_i_24/O
                         net (fo=1, routed)           0.000     8.440    frodoBD_i/shake128_ip_0/nblocks[0]_i_24_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.820 r  frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.820    frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.143 r  frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.649     9.792    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_1[1]
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.306    10.098 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[0]_i_14/O
                         net (fo=1, routed)           0.000    10.098    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[0]_i_14_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.499 f  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.888    11.387    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_i_3_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.511 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[2]_i_2/O
                         net (fo=7, routed)           0.532    12.043    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[2]_i_2_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.167 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[8]_i_5/O
                         net (fo=2, routed)           0.309    12.476    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[8]_i_5_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.600 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[8]_i_2/O
                         net (fo=1, routed)           0.000    12.600    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[8]
    SLICE_X40Y53         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.566    12.758    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/s00_axi_aclk
    SLICE_X40Y53         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[8]/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.031    12.751    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[8]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 4.270ns (44.762%)  route 5.269ns (55.238%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.755     3.063    frodoBD_i/axi_gpio_7/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y49         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=21, routed)          0.734     4.315    frodoBD_i/shake128_ip_0/outlen[9]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.146     4.461 r  frodoBD_i/shake128_ip_0/nblocks[2]_i_26/O
                         net (fo=2, routed)           0.313     4.774    frodoBD_i/shake128_ip_0/nblocks[2]_i_26_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.328     5.102 r  frodoBD_i/shake128_ip_0/nblocks[2]_i_16/O
                         net (fo=2, routed)           0.621     5.723    frodoBD_i/shake128_ip_0/nblocks[2]_i_16_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.230 r  frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.230    frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_4_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.345    frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.459 r  frodoBD_i/shake128_ip_0/nblocks_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.459    frodoBD_i/shake128_ip_0/nblocks_reg[3]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.793 r  frodoBD_i/shake128_ip_0/nblocks_reg[8]_i_4/O[1]
                         net (fo=9, routed)           0.783     7.576    frodoBD_i/shake128_ip_0/nblocks_reg[8]_i_4_n_6
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.303     7.879 r  frodoBD_i/shake128_ip_0/nblocks[0]_i_20/O
                         net (fo=2, routed)           0.437     8.316    frodoBD_i/shake128_ip_0/nblocks[0]_i_20_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124     8.440 r  frodoBD_i/shake128_ip_0/nblocks[0]_i_24/O
                         net (fo=1, routed)           0.000     8.440    frodoBD_i/shake128_ip_0/nblocks[0]_i_24_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.820 r  frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.820    frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.143 r  frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.649     9.792    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_1[1]
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.306    10.098 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[0]_i_14/O
                         net (fo=1, routed)           0.000    10.098    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[0]_i_14_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.499 f  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.888    11.387    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_i_3_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.511 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[2]_i_2/O
                         net (fo=7, routed)           0.357    11.868    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[2]_i_2_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.992 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[6]_i_2/O
                         net (fo=2, routed)           0.487    12.478    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[6]_i_2_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.602 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[6]_i_1/O
                         net (fo=1, routed)           0.000    12.602    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[6]
    SLICE_X42Y53         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.566    12.758    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/s00_axi_aclk
    SLICE_X42Y53         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[6]/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.081    12.801    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[6]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 4.270ns (44.814%)  route 5.258ns (55.186%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.755     3.063    frodoBD_i/axi_gpio_7/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y49         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     3.581 r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=21, routed)          0.734     4.315    frodoBD_i/shake128_ip_0/outlen[9]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.146     4.461 r  frodoBD_i/shake128_ip_0/nblocks[2]_i_26/O
                         net (fo=2, routed)           0.313     4.774    frodoBD_i/shake128_ip_0/nblocks[2]_i_26_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.328     5.102 r  frodoBD_i/shake128_ip_0/nblocks[2]_i_16/O
                         net (fo=2, routed)           0.621     5.723    frodoBD_i/shake128_ip_0/nblocks[2]_i_16_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.230 r  frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.230    frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_4_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.344 r  frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.345    frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.459 r  frodoBD_i/shake128_ip_0/nblocks_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.459    frodoBD_i/shake128_ip_0/nblocks_reg[3]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.793 r  frodoBD_i/shake128_ip_0/nblocks_reg[8]_i_4/O[1]
                         net (fo=9, routed)           0.783     7.576    frodoBD_i/shake128_ip_0/nblocks_reg[8]_i_4_n_6
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.303     7.879 r  frodoBD_i/shake128_ip_0/nblocks[0]_i_20/O
                         net (fo=2, routed)           0.437     8.316    frodoBD_i/shake128_ip_0/nblocks[0]_i_20_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124     8.440 r  frodoBD_i/shake128_ip_0/nblocks[0]_i_24/O
                         net (fo=1, routed)           0.000     8.440    frodoBD_i/shake128_ip_0/nblocks[0]_i_24_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.820 r  frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.820    frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.143 r  frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.649     9.792    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_1[1]
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.306    10.098 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[0]_i_14/O
                         net (fo=1, routed)           0.000    10.098    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[0]_i_14_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.499 f  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.888    11.387    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_i_3_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.511 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[2]_i_2/O
                         net (fo=7, routed)           0.357    11.868    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[2]_i_2_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.992 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[6]_i_2/O
                         net (fo=2, routed)           0.476    12.467    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[6]_i_2_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.591 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[5]_i_1/O
                         net (fo=1, routed)           0.000    12.591    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[5]
    SLICE_X42Y53         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.566    12.758    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/s00_axi_aclk
    SLICE_X42Y53         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[5]/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.077    12.797    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[5]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[1][4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 1.761ns (18.543%)  route 7.736ns (81.457%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.662     2.970    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X14Y88         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/Q
                         net (fo=5, routed)           1.151     4.577    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[27]
    SLICE_X23Y87         LUT4 (Prop_lut4_I0_O)        0.124     4.701 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=1, routed)           0.790     5.491    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.615 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          1.012     6.628    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.752 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         1.895     8.646    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X13Y67         LUT5 (Prop_lut5_I3_O)        0.119     8.765 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][56]_i_22/O
                         net (fo=2, routed)           0.750     9.516    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][56]_i_22_n_0
    SLICE_X14Y68         LUT5 (Prop_lut5_I1_O)        0.358     9.874 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][56]_i_14/O
                         net (fo=2, routed)           0.876    10.749    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][56]_i_14_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I3_O)        0.332    11.081 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[1][3][29]_i_3/O
                         net (fo=3, routed)           1.261    12.343    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[1][3][29]_i_3_n_0
    SLICE_X27Y80         LUT5 (Prop_lut5_I2_O)        0.124    12.467 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[1][4][29]_i_1/O
                         net (fo=1, routed)           0.000    12.467    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[1][4]_72[29]
    SLICE_X27Y80         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[1][4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.478    12.670    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X27Y80         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[1][4][29]/C
                         clock pessimism              0.130    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X27Y80         FDRE (Setup_fdre_C_D)        0.032    12.678    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[1][4][29]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[1][3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.483ns  (logic 1.761ns (18.570%)  route 7.722ns (81.430%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.662     2.970    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X14Y88         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/Q
                         net (fo=5, routed)           1.151     4.577    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[27]
    SLICE_X23Y87         LUT4 (Prop_lut4_I0_O)        0.124     4.701 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=1, routed)           0.790     5.491    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.615 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          1.012     6.628    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.752 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         1.895     8.646    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X13Y67         LUT5 (Prop_lut5_I3_O)        0.119     8.765 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][56]_i_22/O
                         net (fo=2, routed)           0.750     9.516    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][56]_i_22_n_0
    SLICE_X14Y68         LUT5 (Prop_lut5_I1_O)        0.358     9.874 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][56]_i_14/O
                         net (fo=2, routed)           0.876    10.749    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][56]_i_14_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I3_O)        0.332    11.081 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[1][3][29]_i_3/O
                         net (fo=3, routed)           1.248    12.329    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[1][3][29]_i_3_n_0
    SLICE_X27Y81         LUT5 (Prop_lut5_I2_O)        0.124    12.453 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[1][3][29]_i_1/O
                         net (fo=1, routed)           0.000    12.453    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[1][3]_80[29]
    SLICE_X27Y81         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[1][3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.479    12.671    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X27Y81         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[1][3][29]/C
                         clock pessimism              0.130    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X27Y81         FDRE (Setup_fdre_C_D)        0.032    12.679    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[1][3][29]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 2.021ns (21.350%)  route 7.445ns (78.650%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.662     2.970    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X14Y88         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/Q
                         net (fo=5, routed)           1.151     4.577    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[27]
    SLICE_X23Y87         LUT4 (Prop_lut4_I0_O)        0.124     4.701 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=1, routed)           0.790     5.491    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.615 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.850     6.466    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X23Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][63]_i_12/O
                         net (fo=970, routed)         1.574     8.164    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][63]_i_12_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I3_O)        0.117     8.281 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][42]_i_14/O
                         net (fo=1, routed)           0.684     8.965    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][42]_i_14_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.374     9.339 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][42]_i_8/O
                         net (fo=3, routed)           0.678    10.017    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][42]_i_8_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I0_O)        0.354    10.371 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][30]_i_6/O
                         net (fo=15, routed)          1.717    12.088    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][30]_i_6_n_0
    SLICE_X22Y73         LUT6 (Prop_lut6_I2_O)        0.348    12.436 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[2][0][0]_i_1/O
                         net (fo=1, routed)           0.000    12.436    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[2][0]_82[0]
    SLICE_X22Y73         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.470    12.662    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X22Y73         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][0][0]/C
                         clock pessimism              0.130    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)        0.031    12.669    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][0][0]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 2.021ns (21.355%)  route 7.443ns (78.645%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.662     2.970    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X14Y88         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[27]/Q
                         net (fo=5, routed)           1.151     4.577    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[27]
    SLICE_X23Y87         LUT4 (Prop_lut4_I0_O)        0.124     4.701 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=1, routed)           0.790     5.491    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.615 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.850     6.466    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X23Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.590 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][63]_i_12/O
                         net (fo=970, routed)         1.574     8.164    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][63]_i_12_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I3_O)        0.117     8.281 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][42]_i_14/O
                         net (fo=1, routed)           0.684     8.965    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][42]_i_14_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.374     9.339 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][42]_i_8/O
                         net (fo=3, routed)           0.678    10.017    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][42]_i_8_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I0_O)        0.354    10.371 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][30]_i_6/O
                         net (fo=15, routed)          1.715    12.086    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][30]_i_6_n_0
    SLICE_X22Y73         LUT6 (Prop_lut6_I1_O)        0.348    12.434 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[2][2][0]_i_1/O
                         net (fo=1, routed)           0.000    12.434    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[2][2]_76[0]
    SLICE_X22Y73         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.470    12.662    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X22Y73         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][2][0]/C
                         clock pessimism              0.130    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)        0.031    12.669    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][2][0]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -12.434    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[0][2][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 1.450ns (15.605%)  route 7.842ns (84.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.673 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.765     3.073    frodoBD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.523 r  frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=72, routed)          7.842    12.364    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/s00_axi_wdata[27]
    SLICE_X24Y87         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[0][2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       1.481    12.673    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y87         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[0][2][27]/C
                         clock pessimism              0.116    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X24Y87         FDRE (Setup_fdre_C_D)       -0.031    12.604    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[0][2][27]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  0.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[30].reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.654%)  route 0.167ns (44.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.561     0.902    frodoBD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y49         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[30].reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  frodoBD_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[30].reg1_reg[30]/Q
                         net (fo=1, routed)           0.167     1.232    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[30].reg1_reg
    SLICE_X21Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.277 r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.277    frodoBD_i/axi_gpio_0/U0/ip2bus_data[30]
    SLICE_X21Y50         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.830     1.200    frodoBD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X21Y50         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.092     1.263    frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.900%)  route 0.202ns (49.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.562     0.903    frodoBD_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y50         FDRE                                         r  frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/Q
                         net (fo=1, routed)           0.202     1.268    frodoBD_i/axi_gpio_2/U0/gpio_core_1/gpio2_Data_In[18]
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.313 r  frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3[18]_i_1/O
                         net (fo=1, routed)           0.000     1.313    frodoBD_i/axi_gpio_2/U0/gpio_core_1/Read_Reg2_In[18]
    SLICE_X32Y49         FDRE                                         r  frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.832     1.202    frodoBD_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.121     1.294    frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.662%)  route 0.204ns (49.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.559     0.900    frodoBD_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y50         FDRE                                         r  frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3_reg[7]/Q
                         net (fo=1, routed)           0.204     1.267    frodoBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3_reg
    SLICE_X24Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.312 r  frodoBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.312    frodoBD_i/axi_gpio_2/U0/ip2bus_data[7]
    SLICE_X24Y47         FDRE                                         r  frodoBD_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.829     1.199    frodoBD_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X24Y47         FDRE                                         r  frodoBD_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[7]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.121     1.291    frodoBD_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.116%)  route 0.219ns (60.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.561     0.902    frodoBD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X18Y56         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]/Q
                         net (fo=1, routed)           0.219     1.262    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[22]
    SLICE_X22Y56         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.827     1.197    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y56         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y56         FDRE (Hold_fdre_C_D)         0.071     1.234    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_single_bram2_s01_inst/RAM_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.565     0.906    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s00_axi_aclk
    SLICE_X7Y9           FDRE                                         r  frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141     1.047 r  frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_0_reg[11]/Q
                         net (fo=1, routed)           0.108     1.154    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_single_bram2_s01_inst/Q[11]
    RAMB36_X0Y1          RAMB36E1                                     r  frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_single_bram2_s01_inst/RAM_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.875     1.245    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_single_bram2_s01_inst/s02_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_single_bram2_s01_inst/RAM_reg/CLKARDCLK
                         clock pessimism             -0.281     0.964    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.119    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[0].true_single_bram2_s01_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/s_dib_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/true_dual_bram_line_inst/RAM_reg_1/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.567     0.908    frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/s02_axi_aclk
    SLICE_X7Y47          FDRE                                         r  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/s_dib_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/s_dib_reg[7]/Q
                         net (fo=1, routed)           0.108     1.156    frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/true_dual_bram_line_inst/Q[7]
    RAMB36_X0Y9          RAMB36E1                                     r  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/true_dual_bram_line_inst/RAM_reg_1/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.876     1.246    frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/true_dual_bram_line_inst/s02_axi_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/true_dual_bram_line_inst/RAM_reg_1/CLKBWRCLK
                         clock pessimism             -0.281     0.965    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.120    frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S02_AXI_inst/true_dual_bram_line_inst/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.524%)  route 0.197ns (48.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.565     0.906    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X8Y51          FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.197     1.266    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.311    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1_n_0
    SLICE_X9Y49          FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.835     1.205    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X9Y49          FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.092     1.268    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.015%)  route 0.179ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.558     0.899    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         0.179     1.219    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X20Y54         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.829     1.199    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y54         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDRE (Hold_fdre_C_R)         0.009     1.174    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.015%)  route 0.179ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.558     0.899    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         0.179     1.219    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X20Y54         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.829     1.199    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y54         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDRE (Hold_fdre_C_R)         0.009     1.174    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.015%)  route 0.179ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.558     0.899    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         0.179     1.219    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X20Y54         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11757, routed)       0.829     1.199    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y54         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDRE (Hold_fdre_C_R)         0.009     1.174    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_10/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_20/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y6    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_30/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y3    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_00/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y3    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_10/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y5    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_20/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y7    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_30/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/multiplicator_inst/s_mult_data_3_reg__15/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y2    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_00/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S01_AXI_inst/generate_ram[0].true_single_bram_s00_inst/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y47  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y47  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y47  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y47  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y48  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y48  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y48  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y48  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_19_19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y40  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[1].true_single_bram_s00_0_inst/RAM_reg_0_7_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y40  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[1].true_single_bram_s00_0_inst/RAM_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y40  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[1].true_single_bram_s00_0_inst/RAM_reg_0_7_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y40  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[1].true_single_bram_s00_0_inst/RAM_reg_0_7_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y47  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y47  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_0_0/SP/CLK



