digraph "CFG for '_Z9MatrixMulPiS_S_i' function" {
	label="CFG for '_Z9MatrixMulPiS_S_i' function";

	Node0x61a0da0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %9 = shl nsw i32 %3, 4\l  %10 = mul nsw i32 %9, %6\l  %11 = add nsw i32 %10, %3\l  %12 = shl nsw i32 %5, 4\l  %13 = icmp sgt i32 %3, 0\l  %14 = mul nsw i32 %8, %3\l  br i1 %13, label %15, label %130\l|{<s0>T|<s1>F}}"];
	Node0x61a0da0:s0 -> Node0x61a31b0;
	Node0x61a0da0:s1 -> Node0x61a3240;
	Node0x61a31b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%15:\l15:                                               \l  %16 = add i32 %14, %7\l  %17 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 %7\l  %18 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 %8, i32 %7\l  %19 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 0\l  %20 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 0, i32 %7\l  %21 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 1\l  %22 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 1, i32 %7\l  %23 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 2\l  %24 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 2, i32 %7\l  %25 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 3\l  %26 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 3, i32 %7\l  %27 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 4\l  %28 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 4, i32 %7\l  %29 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 5\l  %30 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 5, i32 %7\l  %31 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 6\l  %32 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 6, i32 %7\l  %33 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 7\l  %34 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 7, i32 %7\l  %35 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 8\l  %36 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 8, i32 %7\l  %37 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 9\l  %38 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 9, i32 %7\l  %39 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 10\l  %40 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 10, i32 %7\l  %41 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 11\l  %42 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 11, i32 %7\l  %43 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 12\l  %44 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 12, i32 %7\l  %45 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 13\l  %46 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 13, i32 %7\l  %47 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 14\l  %48 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 14, i32 %7\l  %49 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2As, i32 0, i32 %8, i32 15\l  %50 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ9MatrixMulPiS_S_iE2Bs, i32 0, i32 15, i32 %7\l  br label %51\l}"];
	Node0x61a31b0 -> Node0x61a5620;
	Node0x61a5620 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  %52 = phi i32 [ 0, %15 ], [ %126, %51 ]\l  %53 = phi i32 [ %12, %15 ], [ %128, %51 ]\l  %54 = phi i32 [ %10, %15 ], [ %127, %51 ]\l  %55 = add i32 %16, %54\l  %56 = sext i32 %55 to i64\l  %57 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %56\l  %58 = load i32, i32 addrspace(1)* %57, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  store i32 %58, i32 addrspace(3)* %17, align 4, !tbaa !5\l  %59 = add i32 %16, %53\l  %60 = sext i32 %59 to i64\l  %61 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %60\l  %62 = load i32, i32 addrspace(1)* %61, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  store i32 %62, i32 addrspace(3)* %18, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %63 = load i32, i32 addrspace(3)* %19, align 16, !tbaa !5\l  %64 = load i32, i32 addrspace(3)* %20, align 4, !tbaa !5\l  %65 = mul nsw i32 %64, %63\l  %66 = add nsw i32 %65, %52\l  %67 = load i32, i32 addrspace(3)* %21, align 4, !tbaa !5\l  %68 = load i32, i32 addrspace(3)* %22, align 4, !tbaa !5\l  %69 = mul nsw i32 %68, %67\l  %70 = add nsw i32 %66, %69\l  %71 = load i32, i32 addrspace(3)* %23, align 8, !tbaa !5\l  %72 = load i32, i32 addrspace(3)* %24, align 4, !tbaa !5\l  %73 = mul nsw i32 %72, %71\l  %74 = add nsw i32 %70, %73\l  %75 = load i32, i32 addrspace(3)* %25, align 4, !tbaa !5\l  %76 = load i32, i32 addrspace(3)* %26, align 4, !tbaa !5\l  %77 = mul nsw i32 %76, %75\l  %78 = add nsw i32 %74, %77\l  %79 = load i32, i32 addrspace(3)* %27, align 16, !tbaa !5\l  %80 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %81 = mul nsw i32 %80, %79\l  %82 = add nsw i32 %78, %81\l  %83 = load i32, i32 addrspace(3)* %29, align 4, !tbaa !5\l  %84 = load i32, i32 addrspace(3)* %30, align 4, !tbaa !5\l  %85 = mul nsw i32 %84, %83\l  %86 = add nsw i32 %82, %85\l  %87 = load i32, i32 addrspace(3)* %31, align 8, !tbaa !5\l  %88 = load i32, i32 addrspace(3)* %32, align 4, !tbaa !5\l  %89 = mul nsw i32 %88, %87\l  %90 = add nsw i32 %86, %89\l  %91 = load i32, i32 addrspace(3)* %33, align 4, !tbaa !5\l  %92 = load i32, i32 addrspace(3)* %34, align 4, !tbaa !5\l  %93 = mul nsw i32 %92, %91\l  %94 = add nsw i32 %90, %93\l  %95 = load i32, i32 addrspace(3)* %35, align 16, !tbaa !5\l  %96 = load i32, i32 addrspace(3)* %36, align 4, !tbaa !5\l  %97 = mul nsw i32 %96, %95\l  %98 = add nsw i32 %94, %97\l  %99 = load i32, i32 addrspace(3)* %37, align 4, !tbaa !5\l  %100 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !5\l  %101 = mul nsw i32 %100, %99\l  %102 = add nsw i32 %98, %101\l  %103 = load i32, i32 addrspace(3)* %39, align 8, !tbaa !5\l  %104 = load i32, i32 addrspace(3)* %40, align 4, !tbaa !5\l  %105 = mul nsw i32 %104, %103\l  %106 = add nsw i32 %102, %105\l  %107 = load i32, i32 addrspace(3)* %41, align 4, !tbaa !5\l  %108 = load i32, i32 addrspace(3)* %42, align 4, !tbaa !5\l  %109 = mul nsw i32 %108, %107\l  %110 = add nsw i32 %106, %109\l  %111 = load i32, i32 addrspace(3)* %43, align 16, !tbaa !5\l  %112 = load i32, i32 addrspace(3)* %44, align 4, !tbaa !5\l  %113 = mul nsw i32 %112, %111\l  %114 = add nsw i32 %110, %113\l  %115 = load i32, i32 addrspace(3)* %45, align 4, !tbaa !5\l  %116 = load i32, i32 addrspace(3)* %46, align 4, !tbaa !5\l  %117 = mul nsw i32 %116, %115\l  %118 = add nsw i32 %114, %117\l  %119 = load i32, i32 addrspace(3)* %47, align 8, !tbaa !5\l  %120 = load i32, i32 addrspace(3)* %48, align 4, !tbaa !5\l  %121 = mul nsw i32 %120, %119\l  %122 = add nsw i32 %118, %121\l  %123 = load i32, i32 addrspace(3)* %49, align 4, !tbaa !5\l  %124 = load i32, i32 addrspace(3)* %50, align 4, !tbaa !5\l  %125 = mul nsw i32 %124, %123\l  %126 = add nsw i32 %122, %125\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %127 = add nsw i32 %54, 16\l  %128 = add nsw i32 %53, %9\l  %129 = icmp slt i32 %127, %11\l  br i1 %129, label %51, label %130, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x61a5620:s0 -> Node0x61a5620;
	Node0x61a5620:s1 -> Node0x61a3240;
	Node0x61a3240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%130:\l130:                                              \l  %131 = phi i32 [ 0, %4 ], [ %126, %51 ]\l  %132 = add i32 %12, %7\l  %133 = add i32 %132, %14\l  %134 = add i32 %133, %10\l  %135 = sext i32 %134 to i64\l  %136 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %135\l  store i32 %131, i32 addrspace(1)* %136, align 4, !tbaa !5\l  ret void\l}"];
}
