{
  "module_name": "au88x0_a3d.h",
  "hash_id": "30e4495788266215c1b59eb5d36dc23d868ff1a5793fbae3d5755af76e55bebb",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/au88x0/au88x0_a3d.h",
  "human_readable_source": " \n \n\n \n\n#ifndef _AU88X0_A3D_H\n#define _AU88X0_A3D_H\n\n\n\n#define HRTF_SZ 0x38\n#define DLINE_SZ 0x28\n\n#define CTRLID_HRTF\t\t1\n#define CTRLID_ITD\t\t2\n#define CTRLID_ILD\t\t4\n#define CTRLID_FILTER\t8\n#define CTRLID_GAINS\t16\n\n \ntypedef unsigned short int a3d_Hrtf_t[HRTF_SZ];\ntypedef unsigned short int a3d_ItdDline_t[DLINE_SZ];\ntypedef unsigned short int a3d_atmos_t[5];\ntypedef unsigned short int a3d_LRGains_t[2];\ntypedef unsigned short int a3d_Itd_t[2];\ntypedef unsigned short int a3d_Ild_t[2];\n\ntypedef struct {\n\tvoid *vortex;\t\t\n\tunsigned int source;\t \n\tunsigned int slice;\t \n\ta3d_Hrtf_t hrtf[2];\n\ta3d_Itd_t itd;\n\ta3d_Ild_t ild;\n\ta3d_ItdDline_t dline;\n\ta3d_atmos_t filter;\n} a3dsrc_t;\n\n \n\n#define A3D_A_HrtfCurrent\t0x18000\t \n#define A3D_A_GainCurrent\t0x180E0\n#define A3D_A_GainTarget\t0x180E4\n#define A3D_A_A12Current\t0x180E8\t \n#define A3D_A_A21Target\t\t0x180EC\t \n#define A3D_A_B01Current\t0x180F0\t \n#define A3D_A_B10Target\t\t0x180F4\t \n#define A3D_A_B2Current\t\t0x180F8\t \n#define A3D_A_B2Target\t\t0x180FC\t \n#define A3D_A_HrtfTarget\t0x18100\t \n#define A3D_A_ITDCurrent\t0x181E0\n#define A3D_A_ITDTarget\t\t0x181E4\n#define A3D_A_HrtfDelayLine\t0x181E8\t \n#define A3D_A_ITDDelayLine\t0x182C8\t \n#define A3D_A_HrtfTrackTC\t0x1837C\t \n#define A3D_A_GainTrackTC\t0x18380\n#define A3D_A_CoeffTrackTC\t0x18384\n#define A3D_A_ITDTrackTC\t0x18388\n#define A3D_A_x1\t\t\t0x1838C\n#define A3D_A_x2\t\t\t0x18390\n#define A3D_A_y1\t\t\t0x18394\n#define A3D_A_y2\t\t\t0x18398\n#define A3D_A_HrtfOutL\t\t0x1839C\n#define A3D_A_HrtfOutR\t\t0x183A0\n#define \tA3D_A_TAIL\t\t0x183A4\n\n \n#define A3D_B_HrtfCurrent\t0x19000\t \n#define A3D_B_GainCurrent\t0x190E0\n#define A3D_B_GainTarget\t0x190E4\n#define A3D_B_A12Current\t0x190E8\n#define A3D_B_A21Target\t\t0x190EC\n#define A3D_B_B01Current\t0x190F0\n#define A3D_B_B10Target\t\t0x190F4\n#define A3D_B_B2Current\t\t0x190F8\n#define A3D_B_B2Target\t\t0x190FC\n#define A3D_B_HrtfTarget\t0x19100\t \n#define A3D_B_ITDCurrent\t0x191E0\n#define A3D_B_ITDTarget\t\t0x191E4\n#define A3D_B_HrtfDelayLine\t0x191E8\t \n#define \tA3D_B_TAIL\t\t0x192C8\n\n \n#define A3D_SLICE_BANK_A\t\t0x18000\t \n#define A3D_SLICE_BANK_B\t\t0x19000\t \n#define A3D_SLICE_VDBDest\t\t0x19C00\t \n#define A3D_SLICE_VDBSource\t\t0x19C20\t \n#define A3D_SLICE_ABReg\t\t\t0x19C30\n#define A3D_SLICE_CReg\t\t\t0x19C34\n#define A3D_SLICE_Control\t\t0x19C38\n#define A3D_SLICE_DebugReserved\t0x19C3c\t \n#define A3D_SLICE_Pointers\t\t0x19C40\n#define \tA3D_SLICE_TAIL\t\t0x1A000\n\n\n\n\n \n#define a3d_addrA(slice,source,reg) (((slice)<<0xd)+((source)*0x3A4)+(reg))\n#define a3d_addrB(slice,source,reg) (((slice)<<0xd)+((source)*0x2C8)+(reg))\n#define a3d_addrS(slice,reg) (((slice)<<0xd)+(reg))\n\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}