
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 35
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v (2023-08-08 03:25:45)
1        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\arith.vhd (2023-08-08 03:25:46)
2        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\location.map (2023-08-08 03:25:46)
3        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\numeric.vhd (2023-08-08 03:25:46)
4        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std.vhd (2023-08-08 03:25:46)
5        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd (2023-08-08 03:25:46)
6        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std_textio.vhd (2023-08-08 03:25:46)
7        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\unsigned.vhd (2023-08-08 03:25:46)
8        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd\hyperents.vhd (2023-08-08 03:25:46)
9        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2023-08-08 03:25:46)
10       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd\umr_capim.vhd (2023-08-08 03:25:46)
11       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v (2023-08-08 03:25:46)
12       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v (2023-08-08 03:25:46)
13       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh (2023-08-08 03:25:46)
14       C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v (2023-08-08 03:25:46)
15       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v (2023-09-19 10:36:57)
16       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v (2023-09-19 10:36:57)
17       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v (2023-09-19 10:36:57)
18       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2023-09-18 14:43:35)
19       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2023-09-18 14:43:35)
20       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2023-09-18 14:43:36)
21       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v (2024-01-31 15:57:52)
22       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v (2024-01-31 15:57:52)
23       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v (2024-01-31 15:57:52)
24       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v (2024-01-31 15:57:52)
25       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v (2024-01-31 15:57:52)
26       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v (2024-01-31 15:57:52)
27       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v (2024-01-31 15:57:52)
28       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\EvalBoardSandbox\EvalBoardSandbox.v (2024-01-31 16:41:14)
29       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\EvalSandbox_MSS\CCC_0\EvalSandbox_MSS_CCC_0_FCCC.v (2024-01-31 15:56:27)
30       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v (2024-01-31 15:56:28)
31       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v (2024-01-31 15:56:28)
32       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS.v (2024-01-31 15:56:25)
33       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v (2024-01-31 15:56:25)
34       C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\hdl\SpiMasterSextet.vhd (2024-01-31 16:32:31)

*******************************************************************
Unchanged modules: 28
MID:  lib.cell.view
0        COREAPB3_LIB.COREAPB3_MUXPTOB3.verilog
1        COREAPB3_LIB.CoreAPB3.verilog
2        COREAPB3_LIB.coreapb3_iaddr_reg.verilog
3        work.CoreResetP.verilog
4        work.CoreUARTapb_C0.verilog
5        work.CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART.verilog
6        work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen.verilog
7        work.CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb.verilog
8        work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async.verilog
9        work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async.verilog
10       work.CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_256x8.verilog
11       work.CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_ctrl_128.verilog
12       work.CoreUARTapb_C0_CoreUARTapb_C0_0_ram128x8_pa4.verilog
13       work.EvalBoardSandbox.verilog
14       work.EvalSandbox_MSS.verilog
15       work.EvalSandbox_MSS_CCC_0_FCCC.verilog
16       work.EvalSandbox_MSS_FABOSC_0_OSC.verilog
17       work.EvalSandbox_MSS_MSS.verilog
18       work.MSS_025.verilog
19       work.RCOSC_1MHZ.verilog
20       work.RCOSC_1MHZ_FAB.verilog
21       work.RCOSC_25_50MHZ.verilog
22       work.RCOSC_25_50MHZ_FAB.verilog
23       work.XTLOSC.verilog
24       work.XTLOSC_FAB.verilog
25       work.coreresetp_pcie_hotreset.verilog
26       work.spimastersextetports.spimastersextet
27       work.spimastersextetports.vhdl
