$date
	Mon Mar 10 00:22:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module risc_v_tb $end
$var wire 32 ! CPUOut [31:0] $end
$var reg 1 " CLK $end
$var reg 32 # CPUIn [31:0] $end
$var reg 1 $ Reset $end
$scope module dut $end
$var wire 1 " CLK $end
$var wire 32 % CPUIn [31:0] $end
$var wire 1 $ Reset $end
$var wire 32 & SrcA [31:0] $end
$var wire 32 ' WD3 [31:0] $end
$var wire 1 ( Zero $end
$var wire 32 ) SrcB [31:0] $end
$var wire 2 * ResultSrc [1:0] $end
$var wire 1 + RegWrite $end
$var wire 32 , RD2 [31:0] $end
$var wire 32 - RD1 [31:0] $end
$var wire 32 . RD [31:0] $end
$var wire 32 / PCTarget [31:0] $end
$var wire 2 0 PCSrc [1:0] $end
$var wire 32 1 PCPlus4 [31:0] $end
$var wire 32 2 PC [31:0] $end
$var wire 1 3 Negative $end
$var wire 1 4 MemWrite $end
$var wire 32 5 Instr [31:0] $end
$var wire 3 6 ImmSrc [2:0] $end
$var wire 32 7 ImmExt [31:0] $end
$var wire 32 8 CPUOut [31:0] $end
$var wire 1 9 ALUSrc $end
$var wire 32 : ALUResult [31:0] $end
$var wire 5 ; ALUControl [4:0] $end
$var wire 5 < A3 [4:0] $end
$var wire 5 = A2 [4:0] $end
$var wire 5 > A1 [4:0] $end
$var reg 32 ? Result [31:0] $end
$scope module new_alu $end
$var wire 32 @ SrcA [31:0] $end
$var wire 32 A SrcB [31:0] $end
$var wire 1 B zero_buffer $end
$var wire 32 C sltResult [31:0] $end
$var wire 32 D shiftResult [31:0] $end
$var wire 1 E negative_buffer $end
$var wire 32 F logicResult [31:0] $end
$var wire 32 G arithResult [31:0] $end
$var wire 2 H ALUOp [1:0] $end
$var wire 5 I ALUControl [4:0] $end
$var reg 32 J ALUResult [31:0] $end
$var reg 1 3 Negative $end
$var reg 1 ( Zero $end
$upscope $end
$scope module new_control_unit $end
$var wire 1 3 Negative $end
$var wire 1 ( Zero $end
$var wire 7 K opcode [6:0] $end
$var wire 7 L funct7 [6:0] $end
$var wire 3 M funct3 [2:0] $end
$var wire 32 N Instr [31:0] $end
$var reg 5 O ALUControl [4:0] $end
$var reg 1 9 ALUSrc $end
$var reg 3 P ImmSrc [2:0] $end
$var reg 1 4 MemWrite $end
$var reg 2 Q PCSrc [1:0] $end
$var reg 1 + RegWrite $end
$var reg 2 R ResultSrc [1:0] $end
$upscope $end
$scope module new_data_memory_and_io $end
$var wire 32 S A [31:0] $end
$var wire 1 " CLK $end
$var wire 32 T CPUIn [31:0] $end
$var wire 1 4 WE $end
$var wire 32 U WD [31:0] $end
$var wire 1 V RDsel $end
$var wire 32 W RD [31:0] $end
$var reg 32 X CPUOut [31:0] $end
$var reg 1 Y WEM $end
$var reg 1 Z WEOut $end
$upscope $end
$scope module new_extend $end
$var wire 3 [ ImmSrc [2:0] $end
$var wire 32 \ imm_u [31:0] $end
$var wire 32 ] imm_s [31:0] $end
$var wire 32 ^ imm_j [31:0] $end
$var wire 32 _ imm_i [31:0] $end
$var wire 32 ` imm_b [31:0] $end
$var wire 32 a Instr [31:0] $end
$var reg 32 b ImmExt [31:0] $end
$upscope $end
$scope module new_instruction_memory $end
$var wire 32 c Instr [31:0] $end
$var wire 32 d PC_divided_by_4 [31:0] $end
$var wire 32 e PC [31:0] $end
$upscope $end
$scope module new_program_counter $end
$var wire 32 f ALUResult [31:0] $end
$var wire 1 " CLK $end
$var wire 2 g PCSrc [1:0] $end
$var wire 32 h PCTarget [31:0] $end
$var wire 1 $ Reset $end
$var wire 32 i PCPlus4 [31:0] $end
$var reg 32 j PC [31:0] $end
$var reg 32 k PCNext [31:0] $end
$upscope $end
$scope module new_reg_file $end
$var wire 5 l A1 [4:0] $end
$var wire 5 m A2 [4:0] $end
$var wire 5 n A3 [4:0] $end
$var wire 1 " CLK $end
$var wire 32 o WD3 [31:0] $end
$var wire 1 + WE3 $end
$var wire 32 p RD2 [31:0] $end
$var wire 32 q RD1 [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
b0 g
bx f
bx e
bx d
bx c
bx b
bx a
bx0 `
bx _
bx0 ^
bx ]
bx000000000000 \
b0 [
0Z
0Y
bx X
bx W
xV
bx U
b0 T
bx S
b0 R
b0 Q
b0 P
b0 O
bx N
bx M
bx L
bx K
bx J
b0 I
b0 H
bx G
bx F
xE
bx D
b0x C
xB
bx A
bx @
bx ?
bx >
bx =
bx <
b0 ;
bx :
09
bx 8
bx 7
b0 6
bx 5
04
x3
bx 2
bx 1
b0 0
bx /
bx .
bx -
bx ,
0+
b0 *
bx )
x(
bx '
bx &
b0 %
1$
b0 #
0"
bx !
$end
#5000
03
0(
0E
0B
0V
b0 C
b110010 '
b110010 o
b110010 ?
b0 D
b110010 :
b110010 J
b110010 S
b110010 f
b110010 G
b0 F
b10 H
b110010 )
b110010 A
b110010 /
b110010 h
b110010 7
b110010 b
b10 ;
b10 I
b10 O
b1 *
b1 R
19
1+
b0 &
b0 @
b0 -
b0 q
b100 k
b110010 ^
b11001000000000000000000000 \
b100000100000 `
b100001 ]
b110010 _
b1 L
b0 M
b10011 K
b1 <
b1 n
b10010 =
b10010 m
b0 >
b0 l
b100 1
b100 i
b11001000000000000010010011 5
b11001000000000000010010011 N
b11001000000000000010010011 a
b11001000000000000010010011 c
b0 d
b0 2
b0 e
b0 j
1"
#10000
0"
0$
#15000
1(
1B
b0 :
b0 J
b0 S
b0 f
b0 G
b0 H
b0 )
b0 A
b10000000000000000000000000000000 '
b10000000000000000000000000000000 o
b10000000000000000000000000000000 ?
b10000000000000000000000000000000 7
b10000000000000000000000000000000 b
b11 6
b11 P
b11 [
b0 ;
b0 I
b0 O
09
b0 *
b0 R
b0 ,
b0 U
b0 p
b11111111111100000000000000000000 ^
b10000000000000000000000000000000 \
b11111111111111111111000000001010 `
b11111111111111111111100000001010 ]
b11111111111111111111100000000000 _
b1000000 L
b110111 K
b1010 <
b1010 n
b0 =
b0 m
b1000 k
b1000 1
b1000 i
b10000000000000000000010100110111 5
b10000000000000000000010100110111 N
b10000000000000000000010100110111 a
b10000000000000000000010100110111 c
b1 d
b10000000000000000000000000000100 /
b10000000000000000000000000000100 h
b100 2
b100 e
b100 j
1"
#20000
0"
#25000
b0 .
b0 W
03
1V
0E
0(
0B
b10000000000000000000000000000000 F
b0 C
b1111111111111111111111111111100 :
b1111111111111111111111111111100 J
b1111111111111111111111111111100 S
b1111111111111111111111111111100 f
b10 H
b0 '
b0 o
b0 ?
b11111111111111111111111111111100 )
b11111111111111111111111111111100 A
b0 D
b1111111111111111111111111111100 G
b11111111111111111111111111111100 7
b11111111111111111111111111111100 b
b10 ;
b10 I
b10 O
b10 *
b10 R
19
b0 6
b0 P
b0 [
bx ,
bx U
bx p
b10000000000000000000000000000000 &
b10000000000000000000000000000000 @
b10000000000000000000000000000000 -
b10000000000000000000000000000000 q
b11111111111101010010011111111100 ^
b11111111110001010010000000000000 \
b11111111111111111111011111100010 `
b11111111111111111111111111100010 ]
b11111111111111111111111111111100 _
b1111111 L
b10 M
b11 K
b10 <
b10 n
b11100 =
b11100 m
b1010 >
b1010 l
b1100 k
b1100 1
b1100 i
b11111111110001010010000100000011 5
b11111111110001010010000100000011 N
b11111111110001010010000100000011 a
b11111111110001010010000100000011 c
b10 d
b100 /
b100 h
b1000 2
b1000 e
b1000 j
1"
#30000
0"
#35000
bx .
bx W
0V
b0 F
b110010 :
b110010 J
b110010 S
b110010 f
b0 )
b0 A
b110010 '
b110010 o
b110010 ?
b110010 D
b110010 G
b10000000010 7
b10000000010 b
b1010 ;
b1010 I
b1010 O
09
b1 *
b1 R
b0 ,
b0 U
b0 p
b110010 &
b110010 @
b110010 -
b110010 q
b1000010000000010 ^
b1000000001000001000000000000000 \
b110000000010 `
b10000000011 ]
b10000000010 _
b100000 L
b0 M
b110011 K
b11 <
b11 n
b10 =
b10 m
b1 >
b1 l
b10000 k
b10000 1
b10000 i
b1000000001000001000000110110011 5
b1000000001000001000000110110011 N
b1000000001000001000000110110011 a
b1000000001000001000000110110011 c
b11 d
b10000001110 /
b10000001110 h
b1100 2
b1100 e
b1100 j
1"
#40000
0"
#45000
b0 .
b0 W
03
1V
0E
1Z
b10000000000000000000000000000000 F
b0 C
b1111111111111111111111111111100 :
b1111111111111111111111111111100 J
b1111111111111111111111111111100 S
b1111111111111111111111111111100 f
0Y
b11111111111111111111111111111100 '
b11111111111111111111111111111100 o
b11111111111111111111111111111100 ?
b11111111111111111111111111111100 )
b11111111111111111111111111111100 A
b0 D
b1111111111111111111111111111100 G
b11111111111111111111111111111100 7
b11111111111111111111111111111100 b
14
b1 6
b1 P
b1 [
19
0+
b10 ;
b10 I
b10 O
b0 *
b0 R
b110010 ,
b110010 U
b110010 p
b10000000000000000000000000000000 &
b10000000000000000000000000000000 @
b10000000000000000000000000000000 -
b10000000000000000000000000000000 q
b11111111111101010010111111100010 ^
b11111110001101010010000000000000 \
b11111111111111111111011111111100 `
b11111111111111111111111111111100 ]
b11111111111111111111111111100011 _
b1111111 L
b10 M
b100011 K
b11100 <
b11100 n
b11 =
b11 m
b1010 >
b1010 l
b10100 k
b10100 1
b10100 i
b11111110001101010010111000100011 5
b11111110001101010010111000100011 N
b11111110001101010010111000100011 a
b11111110001101010010111000100011 c
b100 d
b1100 /
b1100 h
b10000 2
b10000 e
b10000 j
1"
#50000
0"
#55000
b1 0
b1 Q
b1 g
03
1(
1B
0E
bx .
bx W
0V
b0 C
b0 F
b0 :
b0 J
b0 S
b0 f
b0 '
b0 o
b0 ?
b0 )
b0 A
0Z
b0 G
b0 7
b0 b
b10 6
b10 P
b10 [
b1010 ;
b1010 I
b1010 O
0+
09
04
b0 ,
b0 U
b0 p
b0 &
b0 @
b0 -
b0 q
b0 ^
b0 \
b0 `
b0 ]
b0 _
b0 L
b0 M
b1100011 K
b0 <
b0 n
b0 =
b0 m
b0 >
b0 l
b10100 k
b110010 !
b110010 8
b110010 X
b11000 1
b11000 i
b1100011 5
b1100011 N
b1100011 a
b1100011 c
b101 d
b10100 /
b10100 h
b10100 2
b10100 e
b10100 j
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
#205000
1"
#210000
0"
#215000
1"
#220000
0"
#225000
1"
#230000
0"
#235000
1"
#240000
0"
#245000
1"
#250000
0"
#255000
1"
#260000
0"
#265000
1"
#270000
0"
#275000
1"
#280000
0"
#285000
1"
#290000
0"
#295000
1"
#300000
0"
#305000
1"
#310000
0"
#315000
1"
#320000
0"
#325000
1"
#330000
0"
#335000
1"
#340000
0"
#345000
1"
#350000
0"
#355000
1"
#360000
0"
#365000
1"
#370000
0"
#375000
1"
#380000
0"
#385000
1"
#390000
0"
#395000
1"
#400000
0"
#405000
1"
#410000
0"
