

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  IDCT
* Solution: Initiale
* Date:     Thu Nov 03 20:11:56 2016



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           IDCT_thread
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.36
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    ?
    * Average-case latency: ?
    * Worst-case latency:   ?
+ Summary of loop latency (clock cycles): 
    + Loop 1: 
        * Trip count:        inf
        * Latency:           ?
        * Iteration latency: ?
        + Loop 1.1: 
            * Trip count: 1
            * Latency:    ?
            + Loop 1.1.1: 
                * Trip count: ?
                * Latency:    ?
        + Loop 1.2: 
            * Trip count: 1
            * Latency:    ?
            + Loop 1.2.1: 
                * Trip count: ?
                * Latency:    ?
        + Loop 1.3: 
            * Trip count: ?
            * Latency:    ?
            + Loop 1.3.1: 
                * Trip count:   32
                * Latency:      ?
                + Loop 1.3.1.1: 
                    * Trip count: ?
                    * Latency:    ?
            + Loop 1.3.2: 
                * Trip count:   8
                * Latency:      248
                + Loop 1.3.2.1: 
                    * Trip count: 8
                    * Latency:    16
            + Loop 1.3.3: 
                * Trip count:   8
                * Latency:      512
                + Loop 1.3.3.1: 
                    * Trip count: 8
                    * Latency:    16
                + Loop 1.3.3.2: 
                    * Trip count: 8
                    * Latency:    32
            + Loop 1.3.4: 
                * Trip count:   16
                * Latency:      ?
                + Loop 1.3.4.1: 
                    * Trip count: ?
                    * Latency:    ?


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|     56|       0|      0|      -|
|  1|       Expression|        -|      -|       0|   1920|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|        4|      -|       0|      0|      -|
|  4|      Multiplexer|        -|      -|       -|    414|      -|
|  5|         Register|        -|      -|    2283|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|        4|     56|    2283|   2334|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        1|     25|       2|      4|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    +---+-----------------------------------------------------+-------+---+----+
    | ID|                                                 Name| DSP48E| FF| LUT|
    +---+-----------------------------------------------------+-------+---+----+
    |  0|  IDCT_mul_32s_12ns_32_3_U12 (IDCT_mul_32s_12ns_32_3)|      2|  0|   0|
    |  1|  IDCT_mul_32s_12ns_32_3_U13 (IDCT_mul_32s_12ns_32_3)|      2|  0|   0|
    |  2|  IDCT_mul_32s_12ns_32_3_U26 (IDCT_mul_32s_12ns_32_3)|      2|  0|   0|
    |  3|  IDCT_mul_32s_12ns_32_3_U27 (IDCT_mul_32s_12ns_32_3)|      2|  0|   0|
    |  4|  IDCT_mul_32s_14ns_32_3_U10 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    |  5|  IDCT_mul_32s_14ns_32_3_U11 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    |  6|  IDCT_mul_32s_14ns_32_3_U14 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    |  7|  IDCT_mul_32s_14ns_32_3_U17 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    |  8|  IDCT_mul_32s_14ns_32_3_U20 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    |  9|  IDCT_mul_32s_14ns_32_3_U21 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    | 10|  IDCT_mul_32s_14ns_32_3_U22 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    | 11|  IDCT_mul_32s_14ns_32_3_U23 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    | 12|  IDCT_mul_32s_14ns_32_3_U24 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    | 13|  IDCT_mul_32s_14ns_32_3_U25 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    | 14|  IDCT_mul_32s_14ns_32_3_U28 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    | 15|   IDCT_mul_32s_14ns_32_3_U3 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    | 16|   IDCT_mul_32s_14ns_32_3_U6 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    | 17|   IDCT_mul_32s_14ns_32_3_U7 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    | 18|   IDCT_mul_32s_14ns_32_3_U8 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    | 19|   IDCT_mul_32s_14ns_32_3_U9 (IDCT_mul_32s_14ns_32_3)|      2|  0|   0|
    | 20|   IDCT_mul_32s_15ns_32_3_U1 (IDCT_mul_32s_15ns_32_3)|      2|  0|   0|
    | 21|  IDCT_mul_32s_15ns_32_3_U15 (IDCT_mul_32s_15ns_32_3)|      2|  0|   0|
    | 22|  IDCT_mul_32s_15ns_32_3_U16 (IDCT_mul_32s_15ns_32_3)|      2|  0|   0|
    | 23|  IDCT_mul_32s_15ns_32_3_U18 (IDCT_mul_32s_15ns_32_3)|      2|  0|   0|
    | 24|  IDCT_mul_32s_15ns_32_3_U19 (IDCT_mul_32s_15ns_32_3)|      2|  0|   0|
    | 25|   IDCT_mul_32s_15ns_32_3_U2 (IDCT_mul_32s_15ns_32_3)|      2|  0|   0|
    | 26|   IDCT_mul_32s_15ns_32_3_U4 (IDCT_mul_32s_15ns_32_3)|      2|  0|   0|
    | 27|   IDCT_mul_32s_15ns_32_3_U5 (IDCT_mul_32s_15ns_32_3)|      2|  0|   0|
    +---+-----------------------------------------------------+-------+---+----+
    |  -|                                                Total|     56|  0|   0|
    +---+-----------------------------------------------------+-------+---+----+

    * Expression: 
    +---+---------------------------------+----+----+---+---+----+
    | ID|                             Name|  P0|  P1| P2| FF| LUT|
    +---+---------------------------------+----+----+---+---+----+
    |  0|              Idct_d0 ( Select ) |   1|   8|  1|  0|   8|
    |  1|         block_1_fu_721_p2 ( + ) |  32|   1|  -|  0|  32|
    |  2|        column_2_fu_822_p2 ( + ) |   4|   1|  -|  0|   4|
    |  3|       column_3_fu_1296_p2 ( + ) |   4|   1|  -|  0|   4|
    |  4|    exitcond1_fu_758_p2 ( icmp ) |   6|   7|  -|  0|   7|
    |  5|    exitcond2_fu_790_p2 ( icmp ) |   4|   5|  -|  0|   5|
    |  6|   exitcond3_fu_1290_p2 ( icmp ) |   4|   5|  -|  0|   5|
    |  7|   exitcond4_fu_1310_p2 ( icmp ) |   4|   5|  -|  0|   5|
    |  8|    exitcond5_fu_816_p2 ( icmp ) |   4|   5|  -|  0|   5|
    |  9|   exitcond6_fu_1822_p2 ( icmp ) |   5|   6|  -|  0|   6|
    | 10|   exitcond7_fu_1641_p2 ( icmp ) |   4|   5|  -|  0|   5|
    | 11|     exitcond_fu_716_p2 ( icmp ) |  32|  32|  -|  0|  40|
    | 12|             grp_fu_644_p2 ( - ) |  32|  32|  -|  0|  32|
    | 13|             grp_fu_650_p2 ( + ) |  32|  32|  -|  0|  32|
    | 14|             grp_fu_656_p2 ( - ) |  32|  32|  -|  0|  32|
    | 15|             grp_fu_662_p2 ( + ) |  32|  32|  -|  0|  32|
    | 16|             i_1_fu_764_p2 ( + ) |   6|   1|  -|  0|   6|
    | 17|            i_3_fu_1828_p2 ( + ) |   5|   1|  -|  0|   5|
    | 18|        icmp_fu_1727_p2 ( icmp ) |  19|   1|  -|  0|  24|
    | 19|  indvar_next1_fu_673_p2 ( xor ) |   1|   2|  -|  0|   2|
    | 20|   indvar_next_fu_690_p2 ( xor ) |   1|   2|  -|  0|   2|
    | 21|    phitmp_fu_1737_p3 ( Select ) |   1|   8|  2|  0|   8|
    | 22|              r_fu_1705_p2 ( + ) |  27|   8|  -|  0|  27|
    | 23|           row_3_fu_796_p2 ( + ) |   4|   1|  -|  0|   4|
    | 24|          row_4_fu_1316_p2 ( + ) |   4|   1|  -|  0|   4|
    | 25|          row_5_fu_1647_p2 ( + ) |   4|   1|  -|  0|   4|
    | 26|         tmp_12_fu_1128_p2 ( + ) |  32|  32|  -|  0|  32|
    | 27|         tmp_13_fu_1460_p2 ( - ) |  32|  32|  -|  0|  32|
    | 28|         tmp_18_fu_1474_p2 ( + ) |  32|  32|  -|  0|  32|
    | 29|         tmp_27_fu_1157_p2 ( - ) |  32|  32|  -|  0|  32|
    | 30|         tmp_31_fu_1171_p2 ( + ) |  32|  32|  -|  0|  32|
    | 31|         tmp_35_fu_1185_p2 ( - ) |  32|  32|  -|  0|  32|
    | 32|         tmp_36_fu_1503_p2 ( - ) |  32|  32|  -|  0|  32|
    | 33|         tmp_39_fu_1199_p2 ( + ) |  32|  32|  -|  0|  32|
    | 34|          tmp_3_fu_1114_p2 ( - ) |  32|  32|  -|  0|  32|
    | 35|         tmp_41_fu_1229_p2 ( - ) |  32|  32|  -|  0|  32|
    | 36|         tmp_42_fu_1235_p2 ( + ) |  32|  32|  -|  0|  32|
    | 37|         tmp_43_fu_1244_p2 ( - ) |  32|  32|  -|  0|  32|
    | 38|         tmp_44_fu_1250_p2 ( + ) |  32|  32|  -|  0|  32|
    | 39|         tmp_45_fu_1259_p2 ( - ) |  32|  32|  -|  0|  32|
    | 40|         tmp_46_fu_1265_p2 ( + ) |  32|  32|  -|  0|  32|
    | 41|         tmp_47_fu_1274_p2 ( - ) |  32|  32|  -|  0|  32|
    | 42|         tmp_48_fu_1280_p2 ( + ) |  32|  32|  -|  0|  32|
    | 43|          tmp_49_fu_828_p2 ( + ) |   6|   6|  -|  0|   6|
    | 44|        tmp_4_fu_679_p2 ( icmp ) |  32|   1|  -|  0|  40|
    | 45|         tmp_53_fu_1517_p2 ( + ) |  32|  32|  -|  0|  32|
    | 46|         tmp_57_fu_1531_p2 ( - ) |  32|  32|  -|  0|  32|
    | 47|         tmp_61_fu_1545_p2 ( + ) |  32|  32|  -|  0|  32|
    | 48|         tmp_63_fu_1575_p2 ( - ) |  32|  32|  -|  0|  32|
    | 49|         tmp_64_fu_1581_p2 ( + ) |  32|  32|  -|  0|  32|
    | 50|         tmp_65_fu_1590_p2 ( - ) |  32|  32|  -|  0|  32|
    | 51|         tmp_66_fu_1596_p2 ( + ) |  32|  32|  -|  0|  32|
    | 52|         tmp_67_fu_1605_p2 ( - ) |  32|  32|  -|  0|  32|
    | 53|         tmp_68_fu_1611_p2 ( + ) |  32|  32|  -|  0|  32|
    | 54|         tmp_69_fu_1620_p2 ( - ) |  32|  32|  -|  0|  32|
    | 55|         tmp_70_fu_1626_p2 ( + ) |  32|  32|  -|  0|  32|
    | 56|         tmp_72_fu_1328_p2 ( + ) |   6|   6|  -|  0|   6|
    | 57|        tmp_8_fu_696_p2 ( icmp ) |  32|   2|  -|  0|  40|
    | 58|         tmp_90_fu_1686_p2 ( + ) |  32|  32|  -|  0|  32|
    | 59|      tmp_92_fu_1711_p2 ( icmp ) |  27|   1|  -|  0|  34|
    | 60|         tmp_96_fu_1659_p2 ( + ) |   6|   6|  -|  0|   6|
    | 61|          tmp_fu_1676_p2 ( xor ) |   6|   7|  -|  0|   8|
    | 62|     x_assign_1_fu_1040_p2 ( + ) |  32|  32|  -|  0|  32|
    | 63|     x_assign_2_fu_1046_p2 ( - ) |  32|  32|  -|  0|  32|
    | 64|     x_assign_4_fu_1402_p2 ( + ) |  32|  32|  -|  0|  32|
    | 65|     x_assign_5_fu_1408_p2 ( - ) |  32|  32|  -|  0|  32|
    | 66|     y_assign_1_fu_1052_p2 ( + ) |  32|  32|  -|  0|  32|
    | 67|     y_assign_2_fu_1034_p2 ( - ) |  32|  32|  -|  0|  32|
    | 68|     y_assign_4_fu_1414_p2 ( + ) |  32|  32|  -|  0|  32|
    | 69|     y_assign_5_fu_1396_p2 ( - ) |  32|  32|  -|  0|  32|
    | 70|         z3_0_1_fu_1497_p2 ( + ) |  32|  32|  -|  0|  32|
    | 71|           z3_0_fu_1151_p2 ( + ) |  32|  32|  -|  0|  32|
    | 72|         z3_1_1_fu_1567_p2 ( + ) |  32|  32|  -|  0|  32|
    | 73|           z3_1_fu_1221_p2 ( + ) |  32|  32|  -|  0|  32|
    | 74|         z3_2_1_fu_1562_p2 ( - ) |  32|  32|  -|  0|  32|
    | 75|           z3_2_fu_1216_p2 ( - ) |  32|  32|  -|  0|  32|
    | 76|         z3_3_1_fu_1491_p2 ( - ) |  32|  32|  -|  0|  32|
    | 77|           z3_3_fu_1145_p2 ( - ) |  32|  32|  -|  0|  32|
    +---+---------------------------------+----+----+---+---+----+
    |  -|                            Total|1859|1704|  3|  0|1920|
    +---+---------------------------------+----+----+---+---+----+

    * FIFO: 
    N/A

    * Memory: 
    +---+--------+------+-----+------+-------------+---------+---+----+
    | ID|    Name| Words| Bits| Banks| W*Bits*Banks| BRAM_18K| FF| LUT|
    +---+--------+------+-----+------+-------------+---------+---+----+
    |  0|  Idct_U|    64|    8|     1|          512|        1|  0|   0|
    |  1|     Y_U|    64|   32|     1|         2048|        1|  0|   0|
    |  2|    Yc_U|     8|   32|     1|          256|        1|  0|   0|
    |  3|    in_U|    64|   16|     1|         1024|        1|  0|   0|
    +---+--------+------+-----+------+-------------+---------+---+----+
    |  -|   Total|   200|   88|     4|         3840|        4|  0|   0|
    +---+--------+------+-----+------+-------------+---------+---+----+

    * Multiplexer: 
    +---+------------------+-----+-----+------+-----+
    | ID|              Name| Size| Bits| Count|  LUT|
    +---+------------------+-----+-----+------+-----+
    |  0|     Idct_address0|    3|    6|    18|    6|
    |  1|     Idct_address1|    2|    6|    12|    6|
    |  2|    NBLOCKS_fu_206|    2|   32|    64|   32|
    |  3|   WriteDataPort_0|    2|   32|    64|   32|
    |  4|        Y_address0|   10|    6|    60|   12|
    |  5|        Y_address1|    8|    6|    48|   12|
    |  6|              Y_d0|    5|   32|   160|   32|
    |  7|              Y_d1|    4|   32|   128|   32|
    |  8|       Yc_address0|    9|    3|    27|    6|
    |  9|       Yc_address1|    7|    3|    21|    3|
    | 10|             Yc_d0|    5|   32|   160|   32|
    | 11|             Yc_d1|    4|   32|   128|   32|
    | 12|         ap_NS_fsm|   61|    6|   366|  108|
    | 13|     block_reg_536|    2|   32|    64|   32|
    | 14|  column_1_reg_569|    2|    4|     8|    4|
    | 15|    column_reg_580|    2|    4|     8|    4|
    | 16|       i_2_reg_613|    2|    5|    10|    5|
    | 17|         i_reg_547|    2|    6|    12|    6|
    | 18|       in_address0|    2|    6|    12|    6|
    | 19|     row_1_reg_591|    2|    4|     8|    4|
    | 20|     row_2_reg_602|    2|    4|     8|    4|
    | 21|       row_reg_558|    2|    4|     8|    4|
    +---+------------------+-----+-----+------+-----+
    |  -|             Total|  140|  297|  1394|  414|
    +---+------------------+-----+-----+------+-----+

    * Register: 
    +---+-------------------------------------+-----+-------+----+
    | ID|                                 Name| Bits| Consts|  FF|
    +---+-------------------------------------+-----+-------+----+
    |  0|                 Idct_addr_1_reg_2470|    6|      0|   6|
    |  1|                 Idct_addr_2_reg_2475|    6|      0|   6|
    |  2|                 Idct_addr_3_reg_2480|    6|      0|   6|
    |  3|                 Idct_addr_4_reg_2485|    6|      2|   4|
    |  4|                 Idct_load_1_reg_2506|    8|      0|   8|
    |  5|                   Idct_load_reg_2501|    8|      0|   8|
    |  6|                       NBLOCKS_fu_206|   32|      0|  32|
    |  7|                    Y_addr_1_reg_2040|    6|      0|   6|
    |  8|                    Y_addr_2_reg_2045|    6|      0|   6|
    |  9|                    Y_addr_3_reg_2067|    6|      0|   6|
    | 10|                    Y_addr_4_reg_2073|    6|      0|   6|
    | 11|                    Y_addr_5_reg_2028|    6|      0|   6|
    | 12|                    Y_addr_6_reg_2034|    6|      0|   6|
    | 13|                    Y_addr_9_reg_2022|    6|      3|   3|
    | 14|                      Y_addr_reg_2133|    6|      0|   6|
    | 15|                    Y_load_7_reg_2055|   32|      0|  32|
    | 16|                    Y_load_8_reg_2061|   32|      0|  32|
    | 17|                   Yc_addr_1_reg_1884|    3|      3|   0|
    | 18|                   Yc_addr_2_reg_1889|    3|      3|   0|
    | 19|                   Yc_addr_3_reg_1894|    3|      3|   0|
    | 20|                   Yc_addr_4_reg_1900|    3|      3|   0|
    | 21|                   Yc_addr_5_reg_1906|    3|      3|   0|
    | 22|                   Yc_addr_6_reg_1912|    3|      3|   0|
    | 23|                   Yc_addr_9_reg_1872|    3|      3|   0|
    | 24|                     Yc_addr_reg_1878|    3|      3|   0|
    | 25|                   Yc_load_2_reg_2271|   32|      0|  32|
    | 26|                   Yc_load_8_reg_2277|   32|      0|  32|
    | 27|                            ap_CS_fsm|    6|      0|   6|
    | 28|                     block_1_reg_1949|   32|      0|  32|
    | 29|                        block_reg_536|   32|      0|  32|
    | 30|                     column_1_reg_569|    4|      0|   4|
    | 31|                    column_2_reg_2007|    4|      0|   4|
    | 32|                    column_3_reg_2248|    4|      0|   4|
    | 33|                 column_cast_reg_2239|    6|      2|   4|
    | 34|                       column_reg_580|    4|      0|   4|
    | 35|                         i_1_reg_1967|    6|      0|   6|
    | 36|                          i_2_reg_613|    5|      0|   5|
    | 37|                         i_3_reg_2493|    5|      0|   5|
    | 38|                            i_reg_547|    6|      0|   6|
    | 39|                   in_addr_1_reg_1959|    6|      1|   5|
    | 40|                      indvar1_reg_514|    1|      0|   1|
    | 41|                indvar_next1_reg_1918|    1|      0|   1|
    | 42|                 indvar_next_reg_1930|    1|      0|   1|
    | 43|                       indvar_reg_525|    1|      0|   1|
    | 44|                      phitmp_reg_2465|    8|      0|   8|
    | 45|  ptData3_0_sum238241_i_cast_reg_1954|   32|     25|   7|
    | 46|                              reg_628|   32|      0|  32|
    | 47|                              reg_632|   32|      0|  32|
    | 48|                              reg_636|   32|      0|  32|
    | 49|                              reg_640|   32|      0|  32|
    | 50|                  row_1_cast_reg_2253|   32|     28|   4|
    | 51|                        row_1_reg_591|    4|      0|   4|
    | 52|                        row_2_reg_602|    4|      0|   4|
    | 53|                       row_3_reg_1989|    4|      0|   4|
    | 54|                       row_4_reg_2261|    4|      0|   4|
    | 55|                       row_5_reg_2440|    4|      0|   4|
    | 56|                    row_cast_reg_1975|    6|      2|   4|
    | 57|                          row_reg_558|    4|      0|   4|
    | 58|                        tmp1_reg_1938|   32|      1|  31|
    | 59|                      tmp_10_reg_2123|   32|      0|  32|
    | 60|                      tmp_11_reg_2128|   32|      0|  32|
    | 61|                      tmp_14_reg_2337|   18|      0|  18|
    | 62|                      tmp_15_reg_2327|   32|      0|  32|
    | 63|                      tmp_16_reg_2332|   32|      0|  32|
    | 64|                      tmp_20_reg_2342|   18|      0|  18|
    | 65|                      tmp_22_reg_2283|   18|      0|  18|
    | 66|                      tmp_24_reg_2288|   18|      0|  18|
    | 67|                      tmp_25_reg_2149|   32|      0|  32|
    | 68|                      tmp_26_reg_2154|   32|      0|  32|
    | 69|                      tmp_28_reg_2347|   32|      0|  32|
    | 70|                      tmp_29_reg_2159|   32|      0|  32|
    | 71|                  tmp_2_cast_reg_1999|   32|     29|   3|
    | 72|                       tmp_2_reg_1994|    6|      3|   3|
    | 73|                      tmp_30_reg_2164|   32|      0|  32|
    | 74|                      tmp_32_reg_2352|   32|      0|  32|
    | 75|                      tmp_33_reg_2169|   32|      0|  32|
    | 76|                      tmp_34_reg_2174|   32|      0|  32|
    | 77|                      tmp_37_reg_2179|   32|      0|  32|
    | 78|                      tmp_38_reg_2184|   32|      0|  32|
    | 79|                      tmp_40_reg_2405|   18|      0|  18|
    | 80|                 tmp_49_cast_reg_2012|   32|     26|   6|
    | 81|                       tmp_4_reg_1923|    1|      0|   1|
    | 82|                      tmp_50_reg_2357|   32|      0|  32|
    | 83|                      tmp_52_reg_2362|   32|      0|  32|
    | 84|                      tmp_54_reg_2410|   18|      0|  18|
    | 85|                      tmp_55_reg_2367|   32|      0|  32|
    | 86|                      tmp_56_reg_2372|   32|      0|  32|
    | 87|                      tmp_58_reg_2415|   18|      0|  18|
    | 88|                      tmp_59_reg_2377|   32|      0|  32|
    | 89|                      tmp_60_reg_2382|   32|      0|  32|
    | 90|                      tmp_62_reg_2420|   18|      0|  18|
    | 91|                       tmp_6_reg_2317|   32|      0|  32|
    | 92|                      tmp_73_reg_2050|    3|      0|   3|
    | 93|                      tmp_76_reg_2139|   18|      0|  18|
    | 94|                      tmp_77_reg_2144|   18|      0|  18|
    | 95|                       tmp_7_reg_2322|   32|      0|  32|
    | 96|                      tmp_81_reg_2079|   18|      0|  18|
    | 97|                      tmp_83_reg_2084|   18|      0|  18|
    | 98|                      tmp_84_reg_2207|   18|      0|  18|
    | 99|                      tmp_85_reg_2212|   18|      0|  18|
    |100|                      tmp_86_reg_2217|   18|      0|  18|
    |101|                      tmp_88_reg_2222|   18|      0|  18|
    |102|                      tmp_91_reg_2455|   26|      0|  26|
    |103|                      tmp_92_reg_2460|    1|      0|   1|
    |104|                      tmp_96_reg_2450|    6|      0|   6|
    |105|                       tmp_9_reg_2113|   32|      0|  32|
    |106|                       tmp_s_reg_2118|   32|      0|  32|
    |107|                     uiCommand_fu_210|   32|      0|  32|
    |108|                  x_assign_1_reg_2095|   32|      0|  32|
    |109|                  x_assign_2_reg_2101|   32|      0|  32|
    |110|                  x_assign_4_reg_2299|   32|      0|  32|
    |111|                  x_assign_5_reg_2305|   32|      0|  32|
    |112|                  y_assign_1_reg_2107|   32|      0|  32|
    |113|                  y_assign_2_reg_2089|   32|      0|  32|
    |114|                  y_assign_4_reg_2311|   32|      0|  32|
    |115|                  y_assign_5_reg_2293|   32|      0|  32|
    |116|                      z1_1_1_reg_2387|   32|      0|  32|
    |117|                        z1_1_reg_2189|   32|      0|  32|
    |118|                      z3_0_1_reg_2399|   32|      0|  32|
    |119|                        z3_0_reg_2201|   32|      0|  32|
    |120|                      z3_1_1_reg_2431|   32|      0|  32|
    |121|                        z3_1_reg_2233|   32|      0|  32|
    |122|                      z3_2_1_reg_2425|   32|      0|  32|
    |123|                        z3_2_reg_2227|   32|      0|  32|
    |124|                      z3_3_1_reg_2393|   32|      0|  32|
    |125|                        z3_3_reg_2195|   32|      0|  32|
    +---+-------------------------------------+-----+-------+----+
    |  -|                                Total| 2429|    146|2283|
    +---+-------------------------------------+-----+-------+----+

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+-----------------------------------------------------+-----+-----+------+
| ID|                                                 Name| Size| Bits| Count|
+---+-----------------------------------------------------+-----+-----+------+
|  0|                                         (This level)|  140|  297|  1394|
|  1|  IDCT_mul_32s_12ns_32_3_U12 (IDCT_mul_32s_12ns_32_3)|    -|    -|     0|
|  2|  IDCT_mul_32s_12ns_32_3_U13 (IDCT_mul_32s_12ns_32_3)|    -|    -|     0|
|  3|  IDCT_mul_32s_12ns_32_3_U26 (IDCT_mul_32s_12ns_32_3)|    -|    -|     0|
|  4|  IDCT_mul_32s_12ns_32_3_U27 (IDCT_mul_32s_12ns_32_3)|    -|    -|     0|
|  5|  IDCT_mul_32s_14ns_32_3_U10 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
|  6|  IDCT_mul_32s_14ns_32_3_U11 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
|  7|  IDCT_mul_32s_14ns_32_3_U14 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
|  8|  IDCT_mul_32s_14ns_32_3_U17 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
|  9|  IDCT_mul_32s_14ns_32_3_U20 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
| 10|  IDCT_mul_32s_14ns_32_3_U21 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
| 11|  IDCT_mul_32s_14ns_32_3_U22 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
| 12|  IDCT_mul_32s_14ns_32_3_U23 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
| 13|  IDCT_mul_32s_14ns_32_3_U24 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
| 14|  IDCT_mul_32s_14ns_32_3_U25 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
| 15|  IDCT_mul_32s_14ns_32_3_U28 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
| 16|   IDCT_mul_32s_14ns_32_3_U3 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
| 17|   IDCT_mul_32s_14ns_32_3_U6 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
| 18|   IDCT_mul_32s_14ns_32_3_U7 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
| 19|   IDCT_mul_32s_14ns_32_3_U8 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
| 20|   IDCT_mul_32s_14ns_32_3_U9 (IDCT_mul_32s_14ns_32_3)|    -|    -|     0|
| 21|   IDCT_mul_32s_15ns_32_3_U1 (IDCT_mul_32s_15ns_32_3)|    -|    -|     0|
| 22|  IDCT_mul_32s_15ns_32_3_U15 (IDCT_mul_32s_15ns_32_3)|    -|    -|     0|
| 23|  IDCT_mul_32s_15ns_32_3_U16 (IDCT_mul_32s_15ns_32_3)|    -|    -|     0|
| 24|  IDCT_mul_32s_15ns_32_3_U18 (IDCT_mul_32s_15ns_32_3)|    -|    -|     0|
| 25|  IDCT_mul_32s_15ns_32_3_U19 (IDCT_mul_32s_15ns_32_3)|    -|    -|     0|
| 26|   IDCT_mul_32s_15ns_32_3_U2 (IDCT_mul_32s_15ns_32_3)|    -|    -|     0|
| 27|   IDCT_mul_32s_15ns_32_3_U4 (IDCT_mul_32s_15ns_32_3)|    -|    -|     0|
| 28|   IDCT_mul_32s_15ns_32_3_U5 (IDCT_mul_32s_15ns_32_3)|    -|    -|     0|
+---+-----------------------------------------------------+-----+-----+------+
|  -|                                                Total|  140|  297|  1394|
+---+-----------------------------------------------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|     5|
|  1|   Expression|   192|
|  2|         FIFO|     -|
|  3|       Memory|     -|
|  4|  Multiplexer|    41|
|  5|     Register|   228|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|   466|
+---+-------------+------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|  2283|
+---+--------------+------+
|  -|         Total|  2283|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+--------------------------+-------------------+--------------+------+------------+----------+-----+-----+
| ID|                 RTL Ports|             Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+--------------------------+-------------------+--------------+------+------------+----------+-----+-----+
|  0|                    ap_clk|       IDCT::thread|  return value|     -|           -|         -|   in|    1|
|  1|                    ap_rst|                  -|             -|     -|           -|         -|   in|    1|
|  2|          ReadEnablePort_0|   ReadEnablePort_0|       pointer|     -|      ap_vld|         -|  out|    1|
|  3|   ReadEnablePort_0_ap_vld|                  -|             -|     -|           -|         -|  out|    1|
|  4|           ReadEmptyPort_0|    ReadEmptyPort_0|       pointer|     -|     ap_none|         -|   in|    1|
|  5|            ReadDataPort_0|     ReadDataPort_0|       pointer|     -|     ap_none|         -|   in|   32|
|  6|         WriteEnablePort_0|  WriteEnablePort_0|       pointer|     -|      ap_vld|         -|  out|    1|
|  7|  WriteEnablePort_0_ap_vld|                  -|             -|     -|           -|         -|  out|    1|
|  8|           WriteFullPort_0|    WriteFullPort_0|       pointer|     -|     ap_none|         -|   in|    1|
|  9|           WriteDataPort_0|    WriteDataPort_0|       pointer|     -|      ap_vld|         -|  out|   32|
| 10|    WriteDataPort_0_ap_vld|                  -|             -|     -|           -|         -|  out|    1|
| 11|          ReadEnablePort_1|   ReadEnablePort_1|       pointer|     -|      ap_vld|         -|  out|    1|
| 12|   ReadEnablePort_1_ap_vld|                  -|             -|     -|           -|         -|  out|    1|
| 13|           ReadEmptyPort_1|    ReadEmptyPort_1|       pointer|     -|     ap_none|         -|   in|    1|
| 14|            ReadDataPort_1|     ReadDataPort_1|       pointer|     -|     ap_none|         -|   in|   32|
+---+--------------------------+-------------------+--------------+------+------------+----------+-----+-----+

