
*** Running vivado
    with args -log rsa_soc_rsa_acc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rsa_soc_rsa_acc_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rsa_soc_rsa_acc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top rsa_soc_rsa_acc_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 739.500 ; gain = 178.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rsa_soc_rsa_acc_0' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/synth/rsa_soc_rsa_acc_0.vhd:92]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rsa_accelerator' declared at 'c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_accelerator.vhd:16' bound to instance 'U0' of component 'RSA_accelerator' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/synth/rsa_soc_rsa_acc_0.vhd:186]
INFO: [Synth 8-638] synthesizing module 'rsa_accelerator' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_accelerator.vhd:84]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rsa_regio' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_regio.vhd:115]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_register_count bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg_reg[33] was removed.  [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_regio.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_regio.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'rsa_regio' (1#1) [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_regio.vhd:115]
INFO: [Synth 8-638] synthesizing module 'rsa_msgin' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_msgin.vhd:69]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgin' (2#1) [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_msgin.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rsa_msgout' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_msgout.vhd:61]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgout' (3#1) [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_msgout.vhd:61]
INFO: [Synth 8-638] synthesizing module 'rsa_core' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_core.vhd:68]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exponentiation' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/exponentiation.vhd:42]
	Parameter C_block_size bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ALU' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/ALU.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/ALU.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Control' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:60]
WARNING: [Synth 8-614] signal 'c_reg' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'ed_reg' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'm_reg' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'T1_reg' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'T2_reg' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'j_reg' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'k_reg' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'R_reg' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'b_reg' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'n_reg' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'msgout_valid' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'is_last_message' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:154]
WARNING: [Synth 8-614] signal 'is_last_message' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:546]
WARNING: [Synth 8-614] signal 'key_n' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:546]
WARNING: [Synth 8-614] signal 'msgin_data' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:546]
WARNING: [Synth 8-614] signal 'key_ed' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:546]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:546]
INFO: [Synth 8-256] done synthesizing module 'Control' (5#1) [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'exponentiation' (6#1) [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/exponentiation.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'rsa_core' (7#1) [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_core.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rsa_accelerator' (8#1) [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/rsa_accelerator.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'rsa_soc_rsa_acc_0' (9#1) [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/synth/rsa_soc_rsa_acc_0.vhd:92]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 810.207 ; gain = 249.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 823.414 ; gain = 262.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 823.414 ; gain = 262.234
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/src/PYNQ-Z1_C.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/src/PYNQ-Z1_C.xdc] for cell 'U0'
Parsing XDC File [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 960.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.474 . Memory (MB): peak = 963.891 ; gain = 3.688
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 963.891 ; gain = 402.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 963.891 ; gain = 402.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 963.891 ; gain = 402.711
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/ALU.vhd:35]
WARNING: [Synth 8-6040] Register program_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-327] inferring latch for variable 'ed_reg_reg' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:557]
WARNING: [Synth 8-327] inferring latch for variable 'm_reg_reg' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:556]
WARNING: [Synth 8-327] inferring latch for variable 'n_reg_reg' [c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/boards/ipshared/c550/src/Control.vhd:555]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 963.891 ; gain = 402.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    259 Bit       Adders := 1     
	   2 Input    259 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              259 Bit    Registers := 9     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 42    
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    259 Bit        Muxes := 1     
	  12 Input    259 Bit        Muxes := 2     
	   8 Input    259 Bit        Muxes := 1     
	  10 Input    259 Bit        Muxes := 1     
	   7 Input    259 Bit        Muxes := 1     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 163   
	   4 Input      8 Bit        Muxes := 3     
	  34 Input      8 Bit        Muxes := 1     
	  34 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  34 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rsa_regio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 160   
	   2 Input      1 Bit        Muxes := 5     
Module rsa_msgin 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module rsa_msgout 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    259 Bit       Adders := 1     
	   2 Input    259 Bit       Adders := 1     
+---Muxes : 
	   2 Input    259 Bit        Muxes := 1     
	  12 Input    259 Bit        Muxes := 2     
	   8 Input    259 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              259 Bit    Registers := 9     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  10 Input    259 Bit        Muxes := 1     
	   7 Input    259 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  34 Input      8 Bit        Muxes := 1     
	  34 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  34 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/u_rsa_regio/aw_en_reg)
INFO: [Synth 8-3886] merging instance 'U0/u_rsa_regio/axi_rresp_reg[0]' (FDRE) to 'U0/u_rsa_regio/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/u_rsa_regio/axi_bresp_reg[0]' (FDRE) to 'U0/u_rsa_regio/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:02:24 . Memory (MB): peak = 977.434 ; gain = 416.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+-------------------------------------------------+---------------+----------------+
|Module Name     | RTL Object                                      | Depth x Width | Implemented As | 
+----------------+-------------------------------------------------+---------------+----------------+
|Control         | write_signal                                    | 256x4         | LUT            | 
|rsa_accelerator | u_rsa_core/i_exponentiation/i_CTRL/write_signal | 256x4         | LUT            | 
+----------------+-------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:02:42 . Memory (MB): peak = 977.434 ; gain = 416.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:46 . Memory (MB): peak = 977.434 ; gain = 416.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:02:52 . Memory (MB): peak = 982.297 ; gain = 421.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:02:58 . Memory (MB): peak = 986.254 ; gain = 425.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:02:58 . Memory (MB): peak = 986.254 ; gain = 425.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:02:59 . Memory (MB): peak = 986.254 ; gain = 425.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:02:59 . Memory (MB): peak = 986.254 ; gain = 425.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:02:59 . Memory (MB): peak = 986.254 ; gain = 425.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:02:59 . Memory (MB): peak = 986.254 ; gain = 425.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   166|
|2     |LUT1   |     1|
|3     |LUT2   |   273|
|4     |LUT3   |   797|
|5     |LUT4   |   284|
|6     |LUT5   |   290|
|7     |LUT6   |  2109|
|8     |MUXF7  |   162|
|9     |MUXF8  |    48|
|10    |FDCE   |   265|
|11    |FDRE   |  3415|
|12    |FDSE   |     8|
|13    |LD     |   768|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |  8586|
|2     |  U0                   |rsa_accelerator |  8586|
|3     |    u_rsa_core         |rsa_core        |  6651|
|4     |      i_exponentiation |exponentiation  |  6651|
|5     |        i_ALU          |ALU             |   426|
|6     |        i_CTRL         |Control         |  6225|
|7     |    u_rsa_msgin        |rsa_msgin       |   275|
|8     |    u_rsa_regio        |rsa_regio       |  1660|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:02:59 . Memory (MB): peak = 986.254 ; gain = 425.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:02:45 . Memory (MB): peak = 986.254 ; gain = 284.598
Synthesis Optimization Complete : Time (s): cpu = 00:01:48 ; elapsed = 00:03:00 . Memory (MB): peak = 986.254 ; gain = 425.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1003.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 768 instances were transformed.
  LD => LDCE: 768 instances

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:03:25 . Memory (MB): peak = 1003.441 ; gain = 704.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1003.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/rsa_soc_rsa_acc_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rsa_soc_rsa_acc_0, cache-ID = 2324e3ad8677cfb0
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1003.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/rsa_soc_rsa_acc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rsa_soc_rsa_acc_0_utilization_synth.rpt -pb rsa_soc_rsa_acc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 12:47:51 2019...
