// As simple as it gets: 1-core system with 2 short processes

sys = {
    cores = {
    	NicInCore = {
            type = "OOO";
            dcache = "ncinl1d";
            icache = "ncinl1i";
            ingress = "ideal";
            egress = "llc_inval";
        };
        NicEgCore = {
            type = "OOO";
            dcache = "ncoutl1d";
            icache = "ncoutl1i";
            ingress = "mem";
            egress = "ideal";
        };
        OCore1 = {
			cores = 2; //num_server
            type = "OOO";
            dcache = "cl1d";
            icache = "cl1i";
            app_core = 1;
            ingress = "mem";
            egress = "ideal";
        };
    };


    lineSize = 64;

 
    caches = {
        ncinl1d = {
            size = 65536;
        };
        ncinl1i = {
            size = 32768;
        };
        ncoutl1d = {
            size = 65536;
        };
        ncoutl1i = {
            size = 32768;
        };
        cl1d = {
			caches = 2; //num_server
            size = 65536;
            array = {
                type = "SetAssoc";
                ways = 8;
            }
            latency = 4;
        };
        cl1i = {
			caches = 2; //num_server
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            }
            latency = 4;
        };
        l2 = {
            caches = 2; 
            size = 1048576;
            children = "cl1d|cl1i";  // interleave 
            latency = 14;
            array = {
                type = "SetAssoc";
                ways = 16;
            };

        };
        l3 = {
            //banks = 4;
            caches = 1;
            latency = 35;
            size = 16777216;        // 16 MB
            //size = 67108864;
            type="Timing";
            mshrs = 32;
            children = "ncinl1i|ncinl1d ncoutl1i|ncoutl1d l2";
            array = {
                type = "SetAssoc";
                ways = 16;
            }
            //repl = {
            //    type = "DDIOPart";
            //    partMapper = "DDIO";
            //    ddio_ways = 2;
            //}
        }
    };

    mem = {
        type = "Simple";//"DDR";
        latency = 100;
        //controllers = 4;
        //tech = "DDR3-1066-CL8";
    };
};

sim = {
    phaseLength = 10000;
	packet_injection_rate = 2;
    schedQuantum = 50;  // switch threads frequently
    num_keys=128;
    update_fraction=25;
    // attachDebugger = True;
    //procStatsFilter = "l1.*|l2.*";
    //num_cores_serving_nw = 1;
};

process0 = {
    command = "./tests/nic_proxy_app";
};

process1 = {
    command = "./tests/nic_egress_proxy_app";
};


process2 = {
    command = "../herd-sonuma-zsim/build/herd \
--is-client 0 \
--machine-id 1 \
--total-nodes 1 \
--qps-to-create 2 \
--num-threads 2 \
--num-remote-threads 0 \
--num-keys 128 \
--num-server-buckets 1024 \
--log-capacity-bytes 2097152";
};

