<!DOCTYPE html>
<html class="no-js" dir="ltr" lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>End to End Silicon Services | XpertRF</title>
    <link rel="stylesheet" href="https://www.semtech.com/assets/css/titillium-fonts.css">
    <link rel="stylesheet" href="https://www.semtech.com/assets/css/font-awesome.min.css">
    <link rel="stylesheet" href="https://www.semtech.com/?css=common/_styles.v.1713841118">
    <link rel="stylesheet" href="https://www.semtech.com/?css=common/_main.v.1757453800">
    <link rel="stylesheet" href="styles/custom.css">
</head>
<body>
    <div class="container mt-5 pt-5">
        <div class="row">
            <div class="col-12">
                <a href="index.html" class="btn btn-link mb-4">&larr; Back to Home</a>
                <h1 class="mb-4">End to End Silicon Services</h1>
                
                <div class="row mb-5">
                    <div class="col-md-6">
                        <img src="https://xpertrf.in/media/images/WhatsApp_Image_2024-07-30_at_7_MI40a2S.14.28_PM_8YoZ7ZA.jpeg" alt="Silicon Services" class="img-fluid mb-4">
                    </div>
                    <div class="col-md-6">
                        <h2>Complete Silicon Design Solutions</h2>
                        <p>XpertRF provides comprehensive end-to-end silicon design services, from concept to production, including ASIC/SoC design, verification, and manufacturing support.</p>
                        
                        <h3 class="mt-4">Service Portfolio:</h3>
                        <ul>
                            <li><strong>RTL Design:</strong> Verilog/VHDL based digital design</li>
                            <li><strong>Verification:</strong> UVM-based functional verification</li>
                            <li><strong>Physical Design:</strong> Synthesis, P&R, timing closure</li>
                            <li><strong>Analog/Mixed-Signal:</strong> Custom analog IP design</li>
                            <li><strong>DFT:</strong> Design for testability and ATPG</li>
                        </ul>
                    </div>
                </div>

                <div class="row">
                    <div class="col-md-6 mb-4">
                        <div class="card">
                            <div class="card-body">
                                <h5 class="card-title">Digital Design Services</h5>
                                <ul>
                                    <li>RTL Design and Coding</li>
                                    <li>IP Integration</li>
                                    <li>Clock Domain Crossing (CDC)</li>
                                    <li>Low Power Design</li>
                                    <li>Lint and Synthesis</li>
                                    <li>STA (Static Timing Analysis)</li>
                                </ul>
                            </div>
                        </div>
                    </div>
                    <div class="col-md-6 mb-4">
                        <div class="card">
                            <div class="card-body">
                                <h5 class="card-title">Verification Services</h5>
                                <ul>
                                    <li>UVM Testbench Development</li>
                                    <li>Functional Coverage</li>
                                    <li>Assertion-Based Verification</li>
                                    <li>Formal Verification</li>
                                    <li>Emulation & FPGA Prototyping</li>
                                    <li>Silicon Validation</li>
                                </ul>
                            </div>
                        </div>
                    </div>
                </div>

                <div class="row">
                    <div class="col-md-6 mb-4">
                        <div class="card">
                            <div class="card-body">
                                <h5 class="card-title">Physical Design Services</h5>
                                <ul>
                                    <li>Floorplanning</li>
                                    <li>Place and Route</li>
                                    <li>Clock Tree Synthesis</li>
                                    <li>Power Planning</li>
                                    <li>Timing Closure</li>
                                    <li>Physical Verification (DRC/LVS)</li>
                                </ul>
                            </div>
                        </div>
                    </div>
                    <div class="col-md-6 mb-4">
                        <div class="card">
                            <div class="card-body">
                                <h5 class="card-title">Analog/Mixed-Signal Design</h5>
                                <ul>
                                    <li>Custom Analog IP Design</li>
                                    <li>PLL/DLL Design</li>
                                    <li>ADC/DAC Design</li>
                                    <li>SerDes Design</li>
                                    <li>Power Management ICs</li>
                                    <li>Layout and Parasitic Extraction</li>
                                </ul>
                            </div>
                        </div>
                    </div>
                </div>

                <div class="row mt-5">
                    <div class="col-12">
                        <h3>Technology Nodes</h3>
                        <p>We support multiple technology nodes from 180nm to advanced FinFET nodes:</p>
                        <ul>
                            <li>Advanced nodes: 7nm, 10nm, 14nm, 16nm</li>
                            <li>Mature nodes: 28nm, 40nm, 65nm, 90nm</li>
                            <li>Legacy nodes: 130nm, 180nm</li>
                        </ul>
                    </div>
                </div>

                <div class="row mt-4">
                    <div class="col-12">
                        <h3>EDA Tools Expertise</h3>
                        <div class="row">
                            <div class="col-md-4">
                                <h5>Cadence</h5>
                                <ul class="small">
                                    <li>Virtuoso</li>
                                    <li>Genus</li>
                                    <li>Innovus</li>
                                    <li>Xcelium</li>
                                </ul>
                            </div>
                            <div class="col-md-4">
                                <h5>Synopsys</h5>
                                <ul class="small">
                                    <li>Design Compiler</li>
                                    <li>IC Compiler II</li>
                                    <li>VCS</li>
                                    <li>PrimeTime</li>
                                </ul>
                            </div>
                            <div class="col-md-4">
                                <h5>Mentor Graphics</h5>
                                <ul class="small">
                                    <li>Questa</li>
                                    <li>Calibre</li>
                                    <li>Tessent</li>
                                    <li>Catapult</li>
                                </ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </div>

    <script src="https://www.semtech.com/assets/bootstrap/js/popper.min.js"></script>
</body>
</html>
