// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Array2D2Mat (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        arr_val_address0,
        arr_val_ce0,
        arr_val_q0,
        arr_rows_dout,
        arr_rows_empty_n,
        arr_rows_read,
        arr_cols_dout,
        arr_cols_empty_n,
        arr_cols_read,
        mat_data_stream_V_din,
        mat_data_stream_V_full_n,
        mat_data_stream_V_write,
        mat_rows_V_din,
        mat_rows_V_full_n,
        mat_rows_V_write,
        mat_cols_V_din,
        mat_cols_V_full_n,
        mat_cols_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state5 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [15:0] arr_val_address0;
output   arr_val_ce0;
input  [7:0] arr_val_q0;
input  [16:0] arr_rows_dout;
input   arr_rows_empty_n;
output   arr_rows_read;
input  [16:0] arr_cols_dout;
input   arr_cols_empty_n;
output   arr_cols_read;
output  [7:0] mat_data_stream_V_din;
input   mat_data_stream_V_full_n;
output   mat_data_stream_V_write;
output  [16:0] mat_rows_V_din;
input   mat_rows_V_full_n;
output   mat_rows_V_write;
output  [16:0] mat_cols_V_din;
input   mat_cols_V_full_n;
output   mat_cols_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg arr_val_ce0;
reg arr_rows_read;
reg arr_cols_read;
reg mat_data_stream_V_write;
reg mat_rows_V_write;
reg mat_cols_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    arr_rows_blk_n;
reg    arr_cols_blk_n;
reg    mat_data_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_reg_201;
reg    mat_rows_V_blk_n;
reg    mat_cols_V_blk_n;
reg   [16:0] j_i_reg_118;
reg   [16:0] arr_rows_read_reg_177;
reg    ap_block_state1;
reg   [16:0] arr_cols_read_reg_182;
wire   [0:0] exitcond1_fu_129_p2;
wire    ap_CS_fsm_state2;
wire   [16:0] i_fu_134_p2;
reg   [16:0] i_reg_191;
wire   [17:0] tmp_43_cast_fu_144_p3;
reg   [17:0] tmp_43_cast_reg_196;
wire   [0:0] exitcond_fu_152_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [16:0] j_fu_157_p2;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg   [16:0] i_i_reg_107;
wire    ap_CS_fsm_state5;
wire   [63:0] tmp_44_cast_fu_172_p1;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] tmp_fu_140_p1;
wire   [17:0] tmp_120_i_cast_fu_163_p1;
wire   [17:0] tmp_s_fu_167_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_129_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond1_fu_129_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((exitcond1_fu_129_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_i_reg_107 <= i_reg_191;
    end else if ((~((mat_cols_V_full_n == 1'b0) | (mat_rows_V_full_n == 1'b0) | (arr_cols_empty_n == 1'b0) | (arr_rows_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_107 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_129_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_i_reg_118 <= 17'd0;
    end else if (((exitcond_fu_152_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_i_reg_118 <= j_fu_157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((mat_cols_V_full_n == 1'b0) | (mat_rows_V_full_n == 1'b0) | (arr_cols_empty_n == 1'b0) | (arr_rows_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        arr_cols_read_reg_182 <= arr_cols_dout;
        arr_rows_read_reg_177 <= arr_rows_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_reg_201 <= exitcond_fu_152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_191 <= i_fu_134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_129_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_43_cast_reg_196[17 : 8] <= tmp_43_cast_fu_144_p3[17 : 8];
    end
end

always @ (*) begin
    if ((exitcond_fu_152_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_129_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        arr_cols_blk_n = arr_cols_empty_n;
    end else begin
        arr_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((mat_cols_V_full_n == 1'b0) | (mat_rows_V_full_n == 1'b0) | (arr_cols_empty_n == 1'b0) | (arr_rows_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        arr_cols_read = 1'b1;
    end else begin
        arr_cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        arr_rows_blk_n = arr_rows_empty_n;
    end else begin
        arr_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((mat_cols_V_full_n == 1'b0) | (mat_rows_V_full_n == 1'b0) | (arr_cols_empty_n == 1'b0) | (arr_rows_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        arr_rows_read = 1'b1;
    end else begin
        arr_rows_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        arr_val_ce0 = 1'b1;
    end else begin
        arr_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_129_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mat_cols_V_blk_n = mat_cols_V_full_n;
    end else begin
        mat_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((mat_cols_V_full_n == 1'b0) | (mat_rows_V_full_n == 1'b0) | (arr_cols_empty_n == 1'b0) | (arr_rows_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mat_cols_V_write = 1'b1;
    end else begin
        mat_cols_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_201 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mat_data_stream_V_blk_n = mat_data_stream_V_full_n;
    end else begin
        mat_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_reg_201 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mat_data_stream_V_write = 1'b1;
    end else begin
        mat_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mat_rows_V_blk_n = mat_rows_V_full_n;
    end else begin
        mat_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((mat_cols_V_full_n == 1'b0) | (mat_rows_V_full_n == 1'b0) | (arr_cols_empty_n == 1'b0) | (arr_rows_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mat_rows_V_write = 1'b1;
    end else begin
        mat_rows_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((mat_cols_V_full_n == 1'b0) | (mat_rows_V_full_n == 1'b0) | (arr_cols_empty_n == 1'b0) | (arr_rows_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_129_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_fu_152_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_fu_152_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((exitcond_reg_201 == 1'd0) & (mat_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((exitcond_reg_201 == 1'd0) & (mat_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((exitcond_reg_201 == 1'd0) & (mat_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((mat_cols_V_full_n == 1'b0) | (mat_rows_V_full_n == 1'b0) | (arr_cols_empty_n == 1'b0) | (arr_rows_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((exitcond_reg_201 == 1'd0) & (mat_data_stream_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign arr_val_address0 = tmp_44_cast_fu_172_p1;

assign exitcond1_fu_129_p2 = ((i_i_reg_107 == arr_rows_read_reg_177) ? 1'b1 : 1'b0);

assign exitcond_fu_152_p2 = ((j_i_reg_118 == arr_cols_read_reg_182) ? 1'b1 : 1'b0);

assign i_fu_134_p2 = (i_i_reg_107 + 17'd1);

assign j_fu_157_p2 = (j_i_reg_118 + 17'd1);

assign mat_cols_V_din = arr_cols_dout;

assign mat_data_stream_V_din = arr_val_q0;

assign mat_rows_V_din = arr_rows_dout;

assign start_out = real_start;

assign tmp_120_i_cast_fu_163_p1 = j_i_reg_118;

assign tmp_43_cast_fu_144_p3 = {{tmp_fu_140_p1}, {8'd0}};

assign tmp_44_cast_fu_172_p1 = tmp_s_fu_167_p2;

assign tmp_fu_140_p1 = i_i_reg_107[9:0];

assign tmp_s_fu_167_p2 = (tmp_43_cast_reg_196 + tmp_120_i_cast_fu_163_p1);

always @ (posedge ap_clk) begin
    tmp_43_cast_reg_196[7:0] <= 8'b00000000;
end

endmodule //Array2D2Mat
