	component PLLClk is
		port (
			pll_0_outclk0_clk : out std_logic;        -- clk
			pll_0_refclk_clk  : in  std_logic := 'X'; -- clk
			pll_0_reset_reset : in  std_logic := 'X'  -- reset
		);
	end component PLLClk;

