





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » 86 Bugs</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-331830.html">
    <link rel="next" href="rbint-332606.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-331830.html">Previous</a></li>


          

<li><a href="rbint-250757.html">Up</a></li>


          

<li><a href="rbint-332606.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>Lists</li>
            <ul>
              <li><a href="index.html">Comments</a></li>
              <li><a href="rbint-7995.html">Interrupts</a></li>
              <li><a href="rbint-15401.html">Glossary</a></li>
              <li><a href="rbint-64347.html">Memory</a></li>
              <li><a href="rbint-180090.html">CMOS</a></li>
              <li><a href="rbint-250757.html">86 Bugs</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngu">Function:</span></span><br /><span class="line"></span><br /><span class="line">WBINVD tells the processor that all data in both the internal as well as the</span><br /><span class="line">external caches is invalid. Data held in external write-back caches is</span><br /><span class="line">written back to memory before the flush.</span><br /><span class="line"></span><br /><span class="line">If on some 486&#39;s a cache line fill is in progress while the WBINVD</span><br /><span class="line">instruction is being executed, that line is NOT invalidated and the buffer</span><br /><span class="line">contents is moved into the cache. Valid cache lines are ALWAYS used to</span><br /><span class="line">satisfy read requests on all 486&#39;s, regardless whether the cache is enabled</span><br /><span class="line">or not.</span><br /><span class="line"></span><br /><span class="line">Workaround is to disable the cache prior to flushing it like this:</span><br /><span class="line"></span><br /><span class="line">        MOV EAX,CR0</span><br /><span class="line">        OR  EAX,60000000h  ; cache disable bits</span><br /><span class="line">        PUSHFD</span><br /><span class="line">        CLI</span><br /><span class="line">        MOV BL,CS:here</span><br /><span class="line">        OUT dummyport,dummydata</span><br /><span class="line">        MOV CR0,EAX</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

