Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:28
gem5 executing on mnemosyne23.ecn.purdue.edu, pid 5911
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/kite_large_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/kite_large_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_large_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_large_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873b446a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873b4d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873b55710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873b5f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873b67710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873af2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873afa710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873b04710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873b0c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873b15710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873b1f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873b27710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873ab1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873ab9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873ac3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873acb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873ad5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873ade710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873ae7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a70710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a78710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a82710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a8a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a95710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a9d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873aa7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a30710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a39710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a42710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a4c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a55710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a5d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a67710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8739ef710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8739f8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a01710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a0a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a14710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a1d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873a26710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8739af710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8739b9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8739c1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8739ca710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8739d3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8739dc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8739e5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd87396e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873977710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873980710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873989710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873994710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd87399c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8739a7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd87392f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873938710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873941710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd87394a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873953710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd87395b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd873965710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd87396d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8738f7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8738ff710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873909400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873909e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8739138d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87391b358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87391bda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873924828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87392d2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87392dcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738b6780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738be208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738bec50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738c76d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738d1160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738d1ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738d9630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738e30b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738e3b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738ec588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738ecfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873875a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87387d4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87387df28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738869b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87388f438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87388fe80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873899908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738a1390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738a1dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738ab860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738342e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873834d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87383d7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873846240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873846c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87384f710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873858198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873858be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873860668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738690f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873869b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8737f25c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8737fd048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8737fda90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873806518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873806f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87380f9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873817470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873817eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873820940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8738293c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873829e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8737b2898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8737ba320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8737bad68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8737c47f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8737cd278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8737cdcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8737d6748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87488c0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87488cba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8737e4630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87376f0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd87376fb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd873777588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fd873777eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87377f128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87377f358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87377f588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87377f7b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87377f9e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87377fc18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87377fe48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87378c0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87378c2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87378c518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87378c748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87378c978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87378cba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd87378cdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd873797048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fd87373ef28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fd873747588>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_large_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_large_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_large_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40099999664000 because a thread reached the max instruction count
