

================================================================
== Vivado HLS Report for 'Loop_4_proc'
================================================================
* Date:           Tue Mar 17 20:00:05 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sharpen
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      6.31|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         4|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     123|    104|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|     131|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     254|    256|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |hw_output_V_value_V               |     +    |      0|  29|  13|           8|           8|
    |indvar_flatten_next_fu_133_p2     |     +    |      0|  14|   9|           3|           1|
    |p_hw_output_x_scan_1_fu_179_p2    |     +    |      0|  11|   8|           1|           2|
    |p_hw_output_y_scan_2_fu_165_p2    |     +    |      0|  11|   8|           1|           2|
    |p_439_fu_214_p2                   |     -    |      0|  29|  13|           8|           8|
    |p_443_fu_208_p2                   |     -    |      0|  29|  13|           8|           8|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|   0|   2|           1|           1|
    |tmp_last_V_fu_245_p2              |    and   |      0|   0|   2|           1|           1|
    |exitcond6_fu_139_p2               |   icmp   |      0|   0|   1|           2|           3|
    |exitcond_flatten_fu_127_p2        |   icmp   |      0|   0|   2|           3|           4|
    |p_442_fu_251_p2                   |   icmp   |      0|   0|   2|           4|           1|
    |p_444_fu_256_p2                   |   icmp   |      0|   0|   2|           4|           1|
    |tmp_1_fu_159_p2                   |   icmp   |      0|   0|   1|           2|           1|
    |tmp_3_mid1_fu_153_p2              |   icmp   |      0|   0|   1|           2|           1|
    |tmp_s_fu_240_p2                   |   icmp   |      0|   0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|   0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|   0|   2|           1|           1|
    |p_447_fu_290_p3                   |  select  |      0|   0|   6|           1|           6|
    |p_hw_output_x_scan_s_fu_145_p3    |  select  |      0|   0|   2|           1|           1|
    |p_hw_output_y_scan_s_fu_171_p3    |  select  |      0|   0|   2|           1|           2|
    |tmp_15_fu_279_p3                  |  select  |      0|   0|   2|           1|           2|
    |tmp_3_mid2_fu_185_p3              |  select  |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 123| 104|          61|          63|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  21|          4|    1|          4|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                         |   9|          2|    1|          2|
    |ap_sig_ioackin_hw_output_V_value_V_ap_ack       |   9|          2|    1|          2|
    |hw_output_V_last_V_blk_n                        |   9|          2|    1|          2|
    |hw_output_V_value_V_blk_n                       |   9|          2|    1|          2|
    |indvar_flatten_reg_94                           |   9|          2|    3|          6|
    |p_delayed_input_stencil_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |p_hw_output_x_scan_2_reg_116                    |   9|          2|    2|          4|
    |p_hw_output_y_scan_1_reg_105                    |   9|          2|    2|          4|
    |p_mul_stencil_stream_V_value_V_blk_n            |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 120|         26|   16|         34|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_last_V_ap_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_value_V_ap_ack  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_p_435_reg_346             |   8|   0|    8|          0|
    |ap_reg_pp0_iter2_p_439_reg_351             |   8|   0|    8|          0|
    |ap_reg_pp0_iter2_tmp_last_V_reg_367        |   1|   0|    1|          0|
    |exitcond6_reg_316                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_307                   |   1|   0|    1|          0|
    |indvar_flatten_reg_94                      |   3|   0|    3|          0|
    |p_435_reg_346                              |   8|   0|    8|          0|
    |p_439_reg_351                              |   8|   0|    8|          0|
    |p_442_reg_372                              |   1|   0|    1|          0|
    |p_444_reg_377                              |   1|   0|    1|          0|
    |p_hw_output_x_scan_2_reg_116               |   2|   0|    2|          0|
    |p_hw_output_x_scan_s_reg_321               |   2|   0|    2|          0|
    |p_hw_output_y_scan_1_reg_105               |   2|   0|    2|          0|
    |tmp_12_reg_357                             |   4|   0|    4|          0|
    |tmp_13_reg_362                             |   4|   0|    4|          0|
    |tmp_1_reg_331                              |   1|   0|    1|          0|
    |tmp_3_mid1_reg_326                         |   1|   0|    1|          0|
    |tmp_last_V_reg_367                         |   1|   0|    1|          0|
    |exitcond_flatten_reg_307                   |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 131|  32|   68|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_rst                                            |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_start                                          |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_done                                           | out |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_continue                                       |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_idle                                           | out |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_ready                                          | out |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|hw_output_V_value_V                               | out |    8|    ap_hs   |            hw_output_V_value_V           |    pointer   |
|hw_output_V_value_V_ap_vld                        | out |    1|    ap_hs   |            hw_output_V_value_V           |    pointer   |
|hw_output_V_value_V_ap_ack                        |  in |    1|    ap_hs   |            hw_output_V_value_V           |    pointer   |
|hw_output_V_last_V                                | out |    1|    ap_hs   |            hw_output_V_last_V            |    pointer   |
|hw_output_V_last_V_ap_vld                         | out |    1|    ap_hs   |            hw_output_V_last_V            |    pointer   |
|hw_output_V_last_V_ap_ack                         |  in |    1|    ap_hs   |            hw_output_V_last_V            |    pointer   |
|p_mul_stencil_stream_V_value_V_dout               |  in |   32|   ap_fifo  |      p_mul_stencil_stream_V_value_V      |    pointer   |
|p_mul_stencil_stream_V_value_V_empty_n            |  in |    1|   ap_fifo  |      p_mul_stencil_stream_V_value_V      |    pointer   |
|p_mul_stencil_stream_V_value_V_read               | out |    1|   ap_fifo  |      p_mul_stencil_stream_V_value_V      |    pointer   |
|p_delayed_input_stencil_stream_V_value_V_dout     |  in |   32|   ap_fifo  | p_delayed_input_stencil_stream_V_value_V |    pointer   |
|p_delayed_input_stencil_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | p_delayed_input_stencil_stream_V_value_V |    pointer   |
|p_delayed_input_stencil_stream_V_value_V_read     | out |    1|   ap_fifo  | p_delayed_input_stencil_stream_V_value_V |    pointer   |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

