

================================================================
== Vivado HLS Report for 'Blowfish_Encrypt'
================================================================
* Date:           Fri Dec 13 14:33:49 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42| 0.420 us | 0.420 us |   42|   42|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_feistel_fu_481  |feistel  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ENCRYPT_FEISTEL  |       33|       33|         4|          2|          1|    16|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    256|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       2|    114|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    334|    -|
|Register         |        -|      -|     282|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     284|    704|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+---+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF| LUT | URAM|
    +--------------------+---------+---------+-------+---+-----+-----+
    |grp_feistel_fu_481  |feistel  |        0|      0|  2|  114|    0|
    +--------------------+---------+---------+-------+---+-----+-----+
    |Total               |         |        0|      0|  2|  114|    0|
    +--------------------+---------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_518_p2           |     +    |      0|  0|  15|           5|           1|
    |ap_condition_398      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_613      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln76_fu_512_p2   |   icmp   |      0|  0|  11|           5|           6|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    |grp_feistel_fu_481_x  |    xor   |      0|  0|  32|          32|          32|
    |left_fu_591_p2        |    xor   |      0|  0|  32|          32|          32|
    |right_5_fu_557_p2     |    xor   |      0|  0|  32|          32|          32|
    |right_fu_531_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln244_fu_680_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln248_fu_670_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln82_1_fu_562_p2  |    xor   |      0|  0|  16|          16|          16|
    |xor_ln82_2_fu_568_p2  |    xor   |      0|  0|  24|          24|          24|
    |xor_ln83_1_fu_596_p2  |    xor   |      0|  0|  16|          16|          16|
    |xor_ln83_2_fu_602_p2  |    xor   |      0|  0|  24|          24|          24|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 256|         237|         235|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_436_p4           |   9|          2|    5|         10|
    |ap_phi_mux_right_4_phi_fu_425_p4       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_phi_ln77_reg_444  |  65|         16|   32|        512|
    |ciphertext_address0                    |  27|          5|    3|         15|
    |ciphertext_address1                    |  27|          5|    3|         15|
    |ciphertext_d0                          |  27|          5|    8|         40|
    |ciphertext_d1                          |  27|          5|    8|         40|
    |i_0_reg_432                            |   9|          2|    5|         10|
    |left_4_reg_412                         |   9|          2|   32|         64|
    |plaintext_address0                     |  27|          5|    3|         15|
    |plaintext_address1                     |  27|          5|    3|         15|
    |right_4_reg_422                        |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 334|         70|  168|        878|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_phi_ln77_reg_444  |  32|   0|   32|          0|
    |grp_feistel_fu_481_ap_start_reg        |   1|   0|    1|          0|
    |i_0_reg_432                            |   5|   0|    5|          0|
    |i_reg_866                              |   5|   0|    5|          0|
    |icmp_ln76_reg_862                      |   1|   0|    1|          0|
    |icmp_ln76_reg_862_pp0_iter1_reg        |   1|   0|    1|          0|
    |left_4_reg_412                         |  32|   0|   32|          0|
    |left_7_reg_871                         |  32|   0|   32|          0|
    |plaintext_load_1_reg_701               |   8|   0|    8|          0|
    |plaintext_load_2_reg_716               |   8|   0|    8|          0|
    |plaintext_load_3_reg_721               |   8|   0|    8|          0|
    |plaintext_load_4_reg_736               |   8|   0|    8|          0|
    |plaintext_load_5_reg_741               |   8|   0|    8|          0|
    |plaintext_load_reg_696                 |   8|   0|    8|          0|
    |right_4_reg_422                        |  32|   0|   32|          0|
    |tmp_10_reg_877                         |  32|   0|   32|          0|
    |trunc_ln2_reg_892                      |   8|   0|    8|          0|
    |trunc_ln3_reg_897                      |   8|   0|    8|          0|
    |trunc_ln4_reg_902                      |   8|   0|    8|          0|
    |trunc_ln5_reg_907                      |   8|   0|    8|          0|
    |trunc_ln83_reg_887                     |   8|   0|    8|          0|
    |xor_ln248_reg_912                      |   8|   0|    8|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 282|   0|  282|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Blowfish_Encrypt | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Blowfish_Encrypt | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Blowfish_Encrypt | return value |
|ap_done              | out |    1| ap_ctrl_hs | Blowfish_Encrypt | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Blowfish_Encrypt | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Blowfish_Encrypt | return value |
|plaintext_address0   | out |    3|  ap_memory |     plaintext    |     array    |
|plaintext_ce0        | out |    1|  ap_memory |     plaintext    |     array    |
|plaintext_q0         |  in |    8|  ap_memory |     plaintext    |     array    |
|plaintext_address1   | out |    3|  ap_memory |     plaintext    |     array    |
|plaintext_ce1        | out |    1|  ap_memory |     plaintext    |     array    |
|plaintext_q1         |  in |    8|  ap_memory |     plaintext    |     array    |
|ciphertext_address0  | out |    3|  ap_memory |    ciphertext    |     array    |
|ciphertext_ce0       | out |    1|  ap_memory |    ciphertext    |     array    |
|ciphertext_we0       | out |    1|  ap_memory |    ciphertext    |     array    |
|ciphertext_d0        | out |    8|  ap_memory |    ciphertext    |     array    |
|ciphertext_address1  | out |    3|  ap_memory |    ciphertext    |     array    |
|ciphertext_ce1       | out |    1|  ap_memory |    ciphertext    |     array    |
|ciphertext_we1       | out |    1|  ap_memory |    ciphertext    |     array    |
|ciphertext_d1        | out |    8|  ap_memory |    ciphertext    |     array    |
|P_0_read             |  in |   32|   ap_none  |     P_0_read     |    scalar    |
|P_1_read             |  in |   32|   ap_none  |     P_1_read     |    scalar    |
|P_2_read             |  in |   32|   ap_none  |     P_2_read     |    scalar    |
|P_3_read             |  in |   32|   ap_none  |     P_3_read     |    scalar    |
|P_4_read             |  in |   32|   ap_none  |     P_4_read     |    scalar    |
|P_5_read             |  in |   32|   ap_none  |     P_5_read     |    scalar    |
|P_6_read             |  in |   32|   ap_none  |     P_6_read     |    scalar    |
|P_7_read             |  in |   32|   ap_none  |     P_7_read     |    scalar    |
|P_8_read             |  in |   32|   ap_none  |     P_8_read     |    scalar    |
|P_9_read             |  in |   32|   ap_none  |     P_9_read     |    scalar    |
|P_10_read            |  in |   32|   ap_none  |     P_10_read    |    scalar    |
|P_11_read            |  in |   32|   ap_none  |     P_11_read    |    scalar    |
|P_12_read            |  in |   32|   ap_none  |     P_12_read    |    scalar    |
|P_13_read            |  in |   32|   ap_none  |     P_13_read    |    scalar    |
|P_14_read            |  in |   32|   ap_none  |     P_14_read    |    scalar    |
|P_15_read            |  in |   32|   ap_none  |     P_15_read    |    scalar    |
|P_16_read            |  in |   32|   ap_none  |     P_16_read    |    scalar    |
|P_17_read            |  in |   32|   ap_none  |     P_17_read    |    scalar    |
|S_0_address0         | out |    8|  ap_memory |        S_0       |     array    |
|S_0_ce0              | out |    1|  ap_memory |        S_0       |     array    |
|S_0_q0               |  in |   32|  ap_memory |        S_0       |     array    |
|S_1_address0         | out |    8|  ap_memory |        S_1       |     array    |
|S_1_ce0              | out |    1|  ap_memory |        S_1       |     array    |
|S_1_q0               |  in |   32|  ap_memory |        S_1       |     array    |
|S_2_address0         | out |    8|  ap_memory |        S_2       |     array    |
|S_2_ce0              | out |    1|  ap_memory |        S_2       |     array    |
|S_2_q0               |  in |   32|  ap_memory |        S_2       |     array    |
|S_3_address0         | out |    8|  ap_memory |        S_3       |     array    |
|S_3_ce0              | out |    1|  ap_memory |        S_3       |     array    |
|S_3_q0               |  in |   32|  ap_memory |        S_3       |     array    |
+---------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%plaintext_addr = getelementptr [8 x i8]* %plaintext, i64 0, i64 0" [./../../blowfish/blowfish.cpp:234->./../../blowfish/blowfish.cpp:72]   --->   Operation 14 'getelementptr' 'plaintext_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%plaintext_load = load i8* %plaintext_addr, align 1" [./../../blowfish/blowfish.cpp:235->./../../blowfish/blowfish.cpp:72]   --->   Operation 15 'load' 'plaintext_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%plaintext_addr_1 = getelementptr [8 x i8]* %plaintext, i64 0, i64 1" [./../../blowfish/blowfish.cpp:235->./../../blowfish/blowfish.cpp:72]   --->   Operation 16 'getelementptr' 'plaintext_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%plaintext_load_1 = load i8* %plaintext_addr_1, align 1" [./../../blowfish/blowfish.cpp:235->./../../blowfish/blowfish.cpp:72]   --->   Operation 17 'load' 'plaintext_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 18 [1/2] (2.32ns)   --->   "%plaintext_load = load i8* %plaintext_addr, align 1" [./../../blowfish/blowfish.cpp:235->./../../blowfish/blowfish.cpp:72]   --->   Operation 18 'load' 'plaintext_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%plaintext_load_1 = load i8* %plaintext_addr_1, align 1" [./../../blowfish/blowfish.cpp:235->./../../blowfish/blowfish.cpp:72]   --->   Operation 19 'load' 'plaintext_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%plaintext_addr_2 = getelementptr [8 x i8]* %plaintext, i64 0, i64 2" [./../../blowfish/blowfish.cpp:235->./../../blowfish/blowfish.cpp:72]   --->   Operation 20 'getelementptr' 'plaintext_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.32ns)   --->   "%plaintext_load_2 = load i8* %plaintext_addr_2, align 1" [./../../blowfish/blowfish.cpp:235->./../../blowfish/blowfish.cpp:72]   --->   Operation 21 'load' 'plaintext_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%plaintext_addr_3 = getelementptr [8 x i8]* %plaintext, i64 0, i64 3" [./../../blowfish/blowfish.cpp:235->./../../blowfish/blowfish.cpp:72]   --->   Operation 22 'getelementptr' 'plaintext_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%plaintext_load_3 = load i8* %plaintext_addr_3, align 1" [./../../blowfish/blowfish.cpp:235->./../../blowfish/blowfish.cpp:72]   --->   Operation 23 'load' 'plaintext_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 24 [1/2] (2.32ns)   --->   "%plaintext_load_2 = load i8* %plaintext_addr_2, align 1" [./../../blowfish/blowfish.cpp:235->./../../blowfish/blowfish.cpp:72]   --->   Operation 24 'load' 'plaintext_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 25 [1/2] (2.32ns)   --->   "%plaintext_load_3 = load i8* %plaintext_addr_3, align 1" [./../../blowfish/blowfish.cpp:235->./../../blowfish/blowfish.cpp:72]   --->   Operation 25 'load' 'plaintext_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%plaintext_addr_4 = getelementptr [8 x i8]* %plaintext, i64 0, i64 4" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 26 'getelementptr' 'plaintext_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (2.32ns)   --->   "%plaintext_load_4 = load i8* %plaintext_addr_4, align 1" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 27 'load' 'plaintext_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%plaintext_addr_5 = getelementptr [8 x i8]* %plaintext, i64 0, i64 5" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 28 'getelementptr' 'plaintext_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.32ns)   --->   "%plaintext_load_5 = load i8* %plaintext_addr_5, align 1" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 29 'load' 'plaintext_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 30 [1/2] (2.32ns)   --->   "%plaintext_load_4 = load i8* %plaintext_addr_4, align 1" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 30 'load' 'plaintext_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 31 [1/2] (2.32ns)   --->   "%plaintext_load_5 = load i8* %plaintext_addr_5, align 1" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 31 'load' 'plaintext_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%plaintext_addr_6 = getelementptr [8 x i8]* %plaintext, i64 0, i64 6" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 32 'getelementptr' 'plaintext_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (2.32ns)   --->   "%plaintext_load_6 = load i8* %plaintext_addr_6, align 1" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 33 'load' 'plaintext_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%plaintext_addr_7 = getelementptr [8 x i8]* %plaintext, i64 0, i64 7" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 34 'getelementptr' 'plaintext_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (2.32ns)   --->   "%plaintext_load_7 = load i8* %plaintext_addr_7, align 1" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 35 'load' 'plaintext_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%P_17_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_17_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 36 'read' 'P_17_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%P_16_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_16_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 37 'read' 'P_16_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%P_15_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_15_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 38 'read' 'P_15_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%P_14_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_14_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 39 'read' 'P_14_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%P_13_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_13_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 40 'read' 'P_13_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%P_12_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_12_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 41 'read' 'P_12_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%P_11_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_11_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 42 'read' 'P_11_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%P_10_read11 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_10_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 43 'read' 'P_10_read11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%P_9_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_9_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 44 'read' 'P_9_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%P_8_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_8_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 45 'read' 'P_8_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%P_7_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_7_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 46 'read' 'P_7_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%P_6_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_6_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 47 'read' 'P_6_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%P_5_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_5_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 48 'read' 'P_5_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%P_4_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_4_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 49 'read' 'P_4_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%P_3_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_3_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 50 'read' 'P_3_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%P_2_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_2_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 51 'read' 'P_2_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%P_1_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_1_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 52 'read' 'P_1_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%P_0_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_0_read)" [./../../blowfish/blowfish.cpp:70]   --->   Operation 53 'read' 'P_0_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%left_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %plaintext_load, i8 %plaintext_load_1, i8 %plaintext_load_2, i8 %plaintext_load_3)" [./../../blowfish/blowfish.cpp:235->./../../blowfish/blowfish.cpp:72]   --->   Operation 54 'bitconcatenate' 'left_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/2] (2.32ns)   --->   "%plaintext_load_6 = load i8* %plaintext_addr_6, align 1" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 55 'load' 'plaintext_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 56 [1/2] (2.32ns)   --->   "%plaintext_load_7 = load i8* %plaintext_addr_7, align 1" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 56 'load' 'plaintext_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%right_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %plaintext_load_4, i8 %plaintext_load_5, i8 %plaintext_load_6, i8 %plaintext_load_7)" [./../../blowfish/blowfish.cpp:236->./../../blowfish/blowfish.cpp:72]   --->   Operation 57 'bitconcatenate' 'right_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.76ns)   --->   "br label %1" [./../../blowfish/blowfish.cpp:76]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 4.24>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%left_4 = phi i32 [ %right_3, %0 ], [ %left_7, %ENCRYPT_FEISTEL_end ]"   --->   Operation 59 'phi' 'left_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%right_4 = phi i32 [ %left_3, %0 ], [ %right, %ENCRYPT_FEISTEL_end ]"   --->   Operation 60 'phi' 'right_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %ENCRYPT_FEISTEL_end ]"   --->   Operation 61 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln76 = icmp eq i5 %i_0, -16" [./../../blowfish/blowfish.cpp:76]   --->   Operation 62 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./../../blowfish/blowfish.cpp:76]   --->   Operation 64 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %2, label %ENCRYPT_FEISTEL_begin" [./../../blowfish/blowfish.cpp:76]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.19ns)   --->   "switch i5 %i_0, label %branch15 [
    i5 0, label %ENCRYPT_FEISTEL_end
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]" [./../../blowfish/blowfish.cpp:77]   --->   Operation 66 'switch' <Predicate = (!icmp_ln76)> <Delay = 2.19>
ST_6 : Operation 67 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 67 'br' <Predicate = (!icmp_ln76 & i_0 == 14)> <Delay = 2.19>
ST_6 : Operation 68 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 68 'br' <Predicate = (!icmp_ln76 & i_0 == 13)> <Delay = 2.19>
ST_6 : Operation 69 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 69 'br' <Predicate = (!icmp_ln76 & i_0 == 12)> <Delay = 2.19>
ST_6 : Operation 70 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 70 'br' <Predicate = (!icmp_ln76 & i_0 == 11)> <Delay = 2.19>
ST_6 : Operation 71 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 71 'br' <Predicate = (!icmp_ln76 & i_0 == 10)> <Delay = 2.19>
ST_6 : Operation 72 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 72 'br' <Predicate = (!icmp_ln76 & i_0 == 9)> <Delay = 2.19>
ST_6 : Operation 73 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 73 'br' <Predicate = (!icmp_ln76 & i_0 == 8)> <Delay = 2.19>
ST_6 : Operation 74 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 74 'br' <Predicate = (!icmp_ln76 & i_0 == 7)> <Delay = 2.19>
ST_6 : Operation 75 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 75 'br' <Predicate = (!icmp_ln76 & i_0 == 6)> <Delay = 2.19>
ST_6 : Operation 76 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 76 'br' <Predicate = (!icmp_ln76 & i_0 == 5)> <Delay = 2.19>
ST_6 : Operation 77 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 77 'br' <Predicate = (!icmp_ln76 & i_0 == 4)> <Delay = 2.19>
ST_6 : Operation 78 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 78 'br' <Predicate = (!icmp_ln76 & i_0 == 3)> <Delay = 2.19>
ST_6 : Operation 79 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 79 'br' <Predicate = (!icmp_ln76 & i_0 == 2)> <Delay = 2.19>
ST_6 : Operation 80 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 80 'br' <Predicate = (!icmp_ln76 & i_0 == 1)> <Delay = 2.19>
ST_6 : Operation 81 [1/1] (2.19ns)   --->   "br label %ENCRYPT_FEISTEL_end" [./../../blowfish/blowfish.cpp:77]   --->   Operation 81 'br' <Predicate = (!icmp_ln76 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8 & i_0 != 9 & i_0 != 10 & i_0 != 11 & i_0 != 12 & i_0 != 13 & i_0 != 14)> <Delay = 2.19>

State 7 <SV = 6> <Delay = 4.24>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%phi_ln77 = phi i32 [ %P_1_read_2, %branch1 ], [ %P_2_read_2, %branch2 ], [ %P_3_read_2, %branch3 ], [ %P_4_read_2, %branch4 ], [ %P_5_read_2, %branch5 ], [ %P_6_read_2, %branch6 ], [ %P_7_read_2, %branch7 ], [ %P_8_read_2, %branch8 ], [ %P_9_read_2, %branch9 ], [ %P_10_read11, %branch10 ], [ %P_11_read_2, %branch11 ], [ %P_12_read_2, %branch12 ], [ %P_13_read_2, %branch13 ], [ %P_14_read_2, %branch14 ], [ %P_15_read_2, %branch15 ], [ %P_0_read_2, %ENCRYPT_FEISTEL_begin ]" [./../../blowfish/blowfish.cpp:77]   --->   Operation 82 'phi' 'phi_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.99ns)   --->   "%left_7 = xor i32 %right_4, %phi_ln77" [./../../blowfish/blowfish.cpp:77]   --->   Operation 83 'xor' 'left_7' <Predicate = (!icmp_ln76)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [2/2] (3.25ns)   --->   "%tmp_10 = call fastcc i32 @feistel(i32 %left_7, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [./../../blowfish/blowfish.cpp:78]   --->   Operation 84 'call' 'tmp_10' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.35>
ST_8 : Operation 85 [1/2] (8.35ns)   --->   "%tmp_10 = call fastcc i32 @feistel(i32 %left_7, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [./../../blowfish/blowfish.cpp:78]   --->   Operation 85 'call' 'tmp_10' <Predicate = (!icmp_ln76)> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.24>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str12) nounwind" [./../../blowfish/blowfish.cpp:76]   --->   Operation 86 'specloopname' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str12)" [./../../blowfish/blowfish.cpp:76]   --->   Operation 87 'specregionbegin' 'tmp' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str113) nounwind" [./../../blowfish/blowfish.cpp:77]   --->   Operation 88 'specpipeline' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.99ns)   --->   "%right = xor i32 %left_4, %tmp_10" [./../../blowfish/blowfish.cpp:78]   --->   Operation 89 'xor' 'right' <Predicate = (!icmp_ln76)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str12, i32 %tmp)" [./../../blowfish/blowfish.cpp:80]   --->   Operation 90 'specregionend' 'empty_156' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %1" [./../../blowfish/blowfish.cpp:76]   --->   Operation 91 'br' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.35>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %P_16_read_2 to i8" [./../../blowfish/blowfish.cpp:82]   --->   Operation 92 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = trunc i32 %right_4 to i8" [./../../blowfish/blowfish.cpp:82]   --->   Operation 93 'trunc' 'trunc_ln82_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln82_2 = trunc i32 %P_16_read_2 to i24" [./../../blowfish/blowfish.cpp:82]   --->   Operation 94 'trunc' 'trunc_ln82_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln82_3 = trunc i32 %right_4 to i24" [./../../blowfish/blowfish.cpp:82]   --->   Operation 95 'trunc' 'trunc_ln82_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln82_4 = trunc i32 %P_16_read_2 to i16" [./../../blowfish/blowfish.cpp:82]   --->   Operation 96 'trunc' 'trunc_ln82_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln82_5 = trunc i32 %right_4 to i16" [./../../blowfish/blowfish.cpp:82]   --->   Operation 97 'trunc' 'trunc_ln82_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.99ns)   --->   "%right_5 = xor i32 %right_4, %P_16_read_2" [./../../blowfish/blowfish.cpp:82]   --->   Operation 98 'xor' 'right_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.99ns)   --->   "%xor_ln82_1 = xor i16 %trunc_ln82_5, %trunc_ln82_4" [./../../blowfish/blowfish.cpp:82]   --->   Operation 99 'xor' 'xor_ln82_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (1.03ns)   --->   "%xor_ln82_2 = xor i24 %trunc_ln82_3, %trunc_ln82_2" [./../../blowfish/blowfish.cpp:82]   --->   Operation 100 'xor' 'xor_ln82_2' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %P_17_read_2 to i8" [./../../blowfish/blowfish.cpp:83]   --->   Operation 101 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln83_2 = trunc i32 %P_17_read_2 to i24" [./../../blowfish/blowfish.cpp:83]   --->   Operation 102 'trunc' 'trunc_ln83_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln83_3 = trunc i32 %left_4 to i24" [./../../blowfish/blowfish.cpp:83]   --->   Operation 103 'trunc' 'trunc_ln83_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln83_4 = trunc i32 %P_17_read_2 to i16" [./../../blowfish/blowfish.cpp:83]   --->   Operation 104 'trunc' 'trunc_ln83_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln83_5 = trunc i32 %left_4 to i16" [./../../blowfish/blowfish.cpp:83]   --->   Operation 105 'trunc' 'trunc_ln83_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.99ns)   --->   "%left = xor i32 %left_4, %P_17_read_2" [./../../blowfish/blowfish.cpp:83]   --->   Operation 106 'xor' 'left' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.99ns)   --->   "%xor_ln83_1 = xor i16 %trunc_ln83_5, %trunc_ln83_4" [./../../blowfish/blowfish.cpp:83]   --->   Operation 107 'xor' 'xor_ln83_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (1.03ns)   --->   "%xor_ln83_2 = xor i24 %trunc_ln83_3, %trunc_ln83_2" [./../../blowfish/blowfish.cpp:83]   --->   Operation 108 'xor' 'xor_ln83_2' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%ciphertext_addr = getelementptr [8 x i8]* %ciphertext, i64 0, i64 0" [./../../blowfish/blowfish.cpp:240->./../../blowfish/blowfish.cpp:84]   --->   Operation 109 'getelementptr' 'ciphertext_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %left, i32 24, i32 31)" [./../../blowfish/blowfish.cpp:241->./../../blowfish/blowfish.cpp:84]   --->   Operation 110 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (2.32ns)   --->   "store i8 %trunc_ln, i8* %ciphertext_addr, align 1" [./../../blowfish/blowfish.cpp:241->./../../blowfish/blowfish.cpp:84]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln83_2, i32 16, i32 23)" [./../../blowfish/blowfish.cpp:242->./../../blowfish/blowfish.cpp:84]   --->   Operation 112 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%ciphertext_addr_1 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 1" [./../../blowfish/blowfish.cpp:242->./../../blowfish/blowfish.cpp:84]   --->   Operation 113 'getelementptr' 'ciphertext_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (2.32ns)   --->   "store i8 %trunc_ln1, i8* %ciphertext_addr_1, align 1" [./../../blowfish/blowfish.cpp:242->./../../blowfish/blowfish.cpp:84]   --->   Operation 114 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln83_1, i32 8, i32 15)" [./../../blowfish/blowfish.cpp:243->./../../blowfish/blowfish.cpp:84]   --->   Operation 115 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %right_5, i32 24, i32 31)" [./../../blowfish/blowfish.cpp:245->./../../blowfish/blowfish.cpp:84]   --->   Operation 116 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln82_2, i32 16, i32 23)" [./../../blowfish/blowfish.cpp:246->./../../blowfish/blowfish.cpp:84]   --->   Operation 117 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln82_1, i32 8, i32 15)" [./../../blowfish/blowfish.cpp:247->./../../blowfish/blowfish.cpp:84]   --->   Operation 118 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.99ns)   --->   "%xor_ln248 = xor i8 %trunc_ln82_1, %trunc_ln82" [./../../blowfish/blowfish.cpp:248->./../../blowfish/blowfish.cpp:84]   --->   Operation 119 'xor' 'xor_ln248' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 3.31>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i32 %left_4 to i8" [./../../blowfish/blowfish.cpp:83]   --->   Operation 120 'trunc' 'trunc_ln83_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%ciphertext_addr_2 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 2" [./../../blowfish/blowfish.cpp:243->./../../blowfish/blowfish.cpp:84]   --->   Operation 121 'getelementptr' 'ciphertext_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (2.32ns)   --->   "store i8 %trunc_ln2, i8* %ciphertext_addr_2, align 1" [./../../blowfish/blowfish.cpp:243->./../../blowfish/blowfish.cpp:84]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_11 : Operation 123 [1/1] (0.99ns)   --->   "%xor_ln244 = xor i8 %trunc_ln83_1, %trunc_ln83" [./../../blowfish/blowfish.cpp:244->./../../blowfish/blowfish.cpp:84]   --->   Operation 123 'xor' 'xor_ln244' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%ciphertext_addr_3 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 3" [./../../blowfish/blowfish.cpp:244->./../../blowfish/blowfish.cpp:84]   --->   Operation 124 'getelementptr' 'ciphertext_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (2.32ns)   --->   "store i8 %xor_ln244, i8* %ciphertext_addr_3, align 1" [./../../blowfish/blowfish.cpp:244->./../../blowfish/blowfish.cpp:84]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 12 <SV = 8> <Delay = 2.32>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%ciphertext_addr_4 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 4" [./../../blowfish/blowfish.cpp:245->./../../blowfish/blowfish.cpp:84]   --->   Operation 126 'getelementptr' 'ciphertext_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (2.32ns)   --->   "store i8 %trunc_ln3, i8* %ciphertext_addr_4, align 1" [./../../blowfish/blowfish.cpp:245->./../../blowfish/blowfish.cpp:84]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%ciphertext_addr_5 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 5" [./../../blowfish/blowfish.cpp:246->./../../blowfish/blowfish.cpp:84]   --->   Operation 128 'getelementptr' 'ciphertext_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (2.32ns)   --->   "store i8 %trunc_ln4, i8* %ciphertext_addr_5, align 1" [./../../blowfish/blowfish.cpp:246->./../../blowfish/blowfish.cpp:84]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 13 <SV = 9> <Delay = 2.32>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%ciphertext_addr_6 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 6" [./../../blowfish/blowfish.cpp:247->./../../blowfish/blowfish.cpp:84]   --->   Operation 130 'getelementptr' 'ciphertext_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (2.32ns)   --->   "store i8 %trunc_ln5, i8* %ciphertext_addr_6, align 1" [./../../blowfish/blowfish.cpp:247->./../../blowfish/blowfish.cpp:84]   --->   Operation 131 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%ciphertext_addr_7 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 7" [./../../blowfish/blowfish.cpp:248->./../../blowfish/blowfish.cpp:84]   --->   Operation 132 'getelementptr' 'ciphertext_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (2.32ns)   --->   "store i8 %xor_ln248, i8* %ciphertext_addr_7, align 1" [./../../blowfish/blowfish.cpp:248->./../../blowfish/blowfish.cpp:84]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "ret void" [./../../blowfish/blowfish.cpp:85]   --->   Operation 134 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ plaintext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ ciphertext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ P_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_10_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_11_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_13_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_14_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_15_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_16_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_17_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ S_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ S_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ S_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ S_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
plaintext_addr    (getelementptr    ) [ 00100000000000]
plaintext_addr_1  (getelementptr    ) [ 00100000000000]
plaintext_load    (load             ) [ 00011100000000]
plaintext_load_1  (load             ) [ 00011100000000]
plaintext_addr_2  (getelementptr    ) [ 00010000000000]
plaintext_addr_3  (getelementptr    ) [ 00010000000000]
plaintext_load_2  (load             ) [ 00001100000000]
plaintext_load_3  (load             ) [ 00001100000000]
plaintext_addr_4  (getelementptr    ) [ 00001000000000]
plaintext_addr_5  (getelementptr    ) [ 00001000000000]
plaintext_load_4  (load             ) [ 00000100000000]
plaintext_load_5  (load             ) [ 00000100000000]
plaintext_addr_6  (getelementptr    ) [ 00000100000000]
plaintext_addr_7  (getelementptr    ) [ 00000100000000]
P_17_read_2       (read             ) [ 00000011111000]
P_16_read_2       (read             ) [ 00000011111000]
P_15_read_2       (read             ) [ 00000011110000]
P_14_read_2       (read             ) [ 00000011110000]
P_13_read_2       (read             ) [ 00000011110000]
P_12_read_2       (read             ) [ 00000011110000]
P_11_read_2       (read             ) [ 00000011110000]
P_10_read11       (read             ) [ 00000011110000]
P_9_read_2        (read             ) [ 00000011110000]
P_8_read_2        (read             ) [ 00000011110000]
P_7_read_2        (read             ) [ 00000011110000]
P_6_read_2        (read             ) [ 00000011110000]
P_5_read_2        (read             ) [ 00000011110000]
P_4_read_2        (read             ) [ 00000011110000]
P_3_read_2        (read             ) [ 00000011110000]
P_2_read_2        (read             ) [ 00000011110000]
P_1_read_2        (read             ) [ 00000011110000]
P_0_read_2        (read             ) [ 00000011110000]
left_3            (bitconcatenate   ) [ 00000111110000]
plaintext_load_6  (load             ) [ 00000000000000]
plaintext_load_7  (load             ) [ 00000000000000]
right_3           (bitconcatenate   ) [ 00000111110000]
br_ln76           (br               ) [ 00000111110000]
left_4            (phi              ) [ 00000011111100]
right_4           (phi              ) [ 00000011001000]
i_0               (phi              ) [ 00000011110000]
icmp_ln76         (icmp             ) [ 00000011110000]
empty             (speclooptripcount) [ 00000000000000]
i                 (add              ) [ 00000111110000]
br_ln76           (br               ) [ 00000000000000]
switch_ln77       (switch           ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
br_ln77           (br               ) [ 00000011110000]
phi_ln77          (phi              ) [ 00000001000000]
left_7            (xor              ) [ 00000111110000]
tmp_10            (call             ) [ 00000001010000]
specloopname_ln76 (specloopname     ) [ 00000000000000]
tmp               (specregionbegin  ) [ 00000000000000]
specpipeline_ln77 (specpipeline     ) [ 00000000000000]
right             (xor              ) [ 00000111110000]
empty_156         (specregionend    ) [ 00000000000000]
br_ln76           (br               ) [ 00000111110000]
trunc_ln82        (trunc            ) [ 00000000000000]
trunc_ln82_1      (trunc            ) [ 00000000000000]
trunc_ln82_2      (trunc            ) [ 00000000000000]
trunc_ln82_3      (trunc            ) [ 00000000000000]
trunc_ln82_4      (trunc            ) [ 00000000000000]
trunc_ln82_5      (trunc            ) [ 00000000000000]
right_5           (xor              ) [ 00000000000000]
xor_ln82_1        (xor              ) [ 00000000000000]
xor_ln82_2        (xor              ) [ 00000000000000]
trunc_ln83        (trunc            ) [ 00000000000100]
trunc_ln83_2      (trunc            ) [ 00000000000000]
trunc_ln83_3      (trunc            ) [ 00000000000000]
trunc_ln83_4      (trunc            ) [ 00000000000000]
trunc_ln83_5      (trunc            ) [ 00000000000000]
left              (xor              ) [ 00000000000000]
xor_ln83_1        (xor              ) [ 00000000000000]
xor_ln83_2        (xor              ) [ 00000000000000]
ciphertext_addr   (getelementptr    ) [ 00000000000000]
trunc_ln          (partselect       ) [ 00000000000000]
store_ln241       (store            ) [ 00000000000000]
trunc_ln1         (partselect       ) [ 00000000000000]
ciphertext_addr_1 (getelementptr    ) [ 00000000000000]
store_ln242       (store            ) [ 00000000000000]
trunc_ln2         (partselect       ) [ 00000000000100]
trunc_ln3         (partselect       ) [ 00000000000110]
trunc_ln4         (partselect       ) [ 00000000000110]
trunc_ln5         (partselect       ) [ 00000000000111]
xor_ln248         (xor              ) [ 00000000000111]
trunc_ln83_1      (trunc            ) [ 00000000000000]
ciphertext_addr_2 (getelementptr    ) [ 00000000000000]
store_ln243       (store            ) [ 00000000000000]
xor_ln244         (xor              ) [ 00000000000000]
ciphertext_addr_3 (getelementptr    ) [ 00000000000000]
store_ln244       (store            ) [ 00000000000000]
ciphertext_addr_4 (getelementptr    ) [ 00000000000000]
store_ln245       (store            ) [ 00000000000000]
ciphertext_addr_5 (getelementptr    ) [ 00000000000000]
store_ln246       (store            ) [ 00000000000000]
ciphertext_addr_6 (getelementptr    ) [ 00000000000000]
store_ln247       (store            ) [ 00000000000000]
ciphertext_addr_7 (getelementptr    ) [ 00000000000000]
store_ln248       (store            ) [ 00000000000000]
ret_ln85          (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="plaintext">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ciphertext">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="P_0_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_0_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="P_1_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_1_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="P_2_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_2_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="P_3_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_3_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="P_4_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_4_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="P_5_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_5_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="P_6_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_6_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="P_7_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_7_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="P_8_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_8_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="P_9_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_9_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="P_10_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_10_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="P_11_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_11_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="P_12_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_12_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="P_13_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_13_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="P_14_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_14_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="P_15_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_15_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="P_16_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_16_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="P_17_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_17_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="S_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="S_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="S_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="S_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feistel"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str113"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="P_17_read_2_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_17_read_2/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="P_16_read_2_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_16_read_2/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="P_15_read_2_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_15_read_2/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="P_14_read_2_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_14_read_2/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="P_13_read_2_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_13_read_2/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="P_12_read_2_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_12_read_2/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="P_11_read_2_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_11_read_2/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="P_10_read11_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_10_read11/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="P_9_read_2_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_9_read_2/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="P_8_read_2_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_8_read_2/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="P_7_read_2_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_7_read_2/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="P_6_read_2_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_6_read_2/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="P_5_read_2_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_5_read_2/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="P_4_read_2_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_4_read_2/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="P_3_read_2_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_3_read_2/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="P_2_read_2_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_2_read_2/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="P_1_read_2_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_1_read_2/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="P_0_read_2_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_0_read_2/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="plaintext_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_addr/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="0"/>
<pin id="272" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="273" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="274" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="8" slack="0"/>
<pin id="275" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="plaintext_load/1 plaintext_load_1/1 plaintext_load_2/2 plaintext_load_3/2 plaintext_load_4/3 plaintext_load_5/3 plaintext_load_6/4 plaintext_load_7/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="plaintext_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_addr_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="plaintext_addr_2_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="3" slack="0"/>
<pin id="281" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_addr_2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="plaintext_addr_3_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_addr_3/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="plaintext_addr_4_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_addr_4/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="plaintext_addr_5_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="4" slack="0"/>
<pin id="308" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_addr_5/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="plaintext_addr_6_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="4" slack="0"/>
<pin id="317" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_addr_6/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="plaintext_addr_7_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_addr_7/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="ciphertext_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ciphertext_addr/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="0" index="2" bw="0" slack="0"/>
<pin id="353" dir="0" index="4" bw="3" slack="0"/>
<pin id="354" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="355" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="356" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/10 store_ln242/10 store_ln243/11 store_ln244/11 store_ln245/12 store_ln246/12 store_ln247/13 store_ln248/13 "/>
</bind>
</comp>

<comp id="345" class="1004" name="ciphertext_addr_1_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ciphertext_addr_1/10 "/>
</bind>
</comp>

<comp id="358" class="1004" name="ciphertext_addr_2_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="3" slack="0"/>
<pin id="362" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ciphertext_addr_2/11 "/>
</bind>
</comp>

<comp id="367" class="1004" name="ciphertext_addr_3_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="3" slack="0"/>
<pin id="371" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ciphertext_addr_3/11 "/>
</bind>
</comp>

<comp id="376" class="1004" name="ciphertext_addr_4_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="4" slack="0"/>
<pin id="380" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ciphertext_addr_4/12 "/>
</bind>
</comp>

<comp id="385" class="1004" name="ciphertext_addr_5_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="4" slack="0"/>
<pin id="389" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ciphertext_addr_5/12 "/>
</bind>
</comp>

<comp id="394" class="1004" name="ciphertext_addr_6_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="4" slack="0"/>
<pin id="398" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ciphertext_addr_6/13 "/>
</bind>
</comp>

<comp id="403" class="1004" name="ciphertext_addr_7_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ciphertext_addr_7/13 "/>
</bind>
</comp>

<comp id="412" class="1005" name="left_4_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left_4 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="left_4_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="32" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="left_4/6 "/>
</bind>
</comp>

<comp id="422" class="1005" name="right_4_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right_4 (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="right_4_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="32" slack="1"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="right_4/6 "/>
</bind>
</comp>

<comp id="432" class="1005" name="i_0_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="1"/>
<pin id="434" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="i_0_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/6 "/>
</bind>
</comp>

<comp id="444" class="1005" name="phi_ln77_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="446" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln77 (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="phi_ln77_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="2"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="32" slack="2"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="4" bw="32" slack="2"/>
<pin id="453" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="6" bw="32" slack="2"/>
<pin id="455" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="8" bw="32" slack="2"/>
<pin id="457" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="10" bw="32" slack="2"/>
<pin id="459" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="12" bw="32" slack="2"/>
<pin id="461" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="14" bw="32" slack="2"/>
<pin id="463" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="16" bw="32" slack="2"/>
<pin id="465" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="18" bw="32" slack="2"/>
<pin id="467" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="20" bw="32" slack="2"/>
<pin id="469" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="22" bw="32" slack="2"/>
<pin id="471" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="24" bw="32" slack="2"/>
<pin id="473" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="474" dir="0" index="26" bw="32" slack="2"/>
<pin id="475" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="28" bw="32" slack="2"/>
<pin id="477" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="30" bw="32" slack="2"/>
<pin id="479" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="32" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln77/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_feistel_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="0" index="3" bw="32" slack="0"/>
<pin id="486" dir="0" index="4" bw="32" slack="0"/>
<pin id="487" dir="0" index="5" bw="32" slack="0"/>
<pin id="488" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="left_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="3"/>
<pin id="497" dir="0" index="2" bw="8" slack="3"/>
<pin id="498" dir="0" index="3" bw="8" slack="2"/>
<pin id="499" dir="0" index="4" bw="8" slack="2"/>
<pin id="500" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="left_3/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="right_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="1"/>
<pin id="505" dir="0" index="2" bw="8" slack="1"/>
<pin id="506" dir="0" index="3" bw="8" slack="0"/>
<pin id="507" dir="0" index="4" bw="8" slack="0"/>
<pin id="508" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="right_3/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln76_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="5" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="i_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="left_7_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="left_7/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="right_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="3"/>
<pin id="533" dir="0" index="1" bw="32" slack="1"/>
<pin id="534" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="right/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln82_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="2"/>
<pin id="538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln82_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_1/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln82_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="2"/>
<pin id="545" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_2/10 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln82_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_3/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="trunc_ln82_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="2"/>
<pin id="552" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_4/10 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln82_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_5/10 "/>
</bind>
</comp>

<comp id="557" class="1004" name="right_5_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="0" index="1" bw="32" slack="2"/>
<pin id="560" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="right_5/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="xor_ln82_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="0" index="1" bw="16" slack="0"/>
<pin id="565" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln82_1/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="xor_ln82_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="24" slack="0"/>
<pin id="570" dir="0" index="1" bw="24" slack="0"/>
<pin id="571" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln82_2/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln83_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="2"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln83_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="2"/>
<pin id="579" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83_2/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln83_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83_3/10 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln83_4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="2"/>
<pin id="586" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83_4/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln83_5_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83_5/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="left_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="2"/>
<pin id="594" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="left/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="xor_ln83_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="0" index="1" bw="16" slack="0"/>
<pin id="599" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83_1/10 "/>
</bind>
</comp>

<comp id="602" class="1004" name="xor_ln83_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="24" slack="0"/>
<pin id="604" dir="0" index="1" bw="24" slack="0"/>
<pin id="605" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83_2/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="6" slack="0"/>
<pin id="612" dir="0" index="3" bw="6" slack="0"/>
<pin id="613" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="trunc_ln1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="24" slack="0"/>
<pin id="622" dir="0" index="2" bw="6" slack="0"/>
<pin id="623" dir="0" index="3" bw="6" slack="0"/>
<pin id="624" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="16" slack="0"/>
<pin id="633" dir="0" index="2" bw="5" slack="0"/>
<pin id="634" dir="0" index="3" bw="5" slack="0"/>
<pin id="635" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="trunc_ln3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="0" index="2" bw="6" slack="0"/>
<pin id="644" dir="0" index="3" bw="6" slack="0"/>
<pin id="645" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="0" index="1" bw="24" slack="0"/>
<pin id="653" dir="0" index="2" bw="6" slack="0"/>
<pin id="654" dir="0" index="3" bw="6" slack="0"/>
<pin id="655" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/10 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="0" index="1" bw="16" slack="0"/>
<pin id="663" dir="0" index="2" bw="5" slack="0"/>
<pin id="664" dir="0" index="3" bw="5" slack="0"/>
<pin id="665" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="xor_ln248_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln248/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="trunc_ln83_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="2"/>
<pin id="678" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83_1/11 "/>
</bind>
</comp>

<comp id="680" class="1004" name="xor_ln244_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="1"/>
<pin id="683" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln244/11 "/>
</bind>
</comp>

<comp id="686" class="1005" name="plaintext_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="1"/>
<pin id="688" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="plaintext_addr_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="1"/>
<pin id="693" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_addr_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="plaintext_load_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="3"/>
<pin id="698" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="plaintext_load "/>
</bind>
</comp>

<comp id="701" class="1005" name="plaintext_load_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="3"/>
<pin id="703" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="plaintext_load_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="plaintext_addr_2_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="3" slack="1"/>
<pin id="708" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_addr_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="plaintext_addr_3_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="1"/>
<pin id="713" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_addr_3 "/>
</bind>
</comp>

<comp id="716" class="1005" name="plaintext_load_2_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="2"/>
<pin id="718" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="plaintext_load_2 "/>
</bind>
</comp>

<comp id="721" class="1005" name="plaintext_load_3_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="2"/>
<pin id="723" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="plaintext_load_3 "/>
</bind>
</comp>

<comp id="726" class="1005" name="plaintext_addr_4_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="1"/>
<pin id="728" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_addr_4 "/>
</bind>
</comp>

<comp id="731" class="1005" name="plaintext_addr_5_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="3" slack="1"/>
<pin id="733" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_addr_5 "/>
</bind>
</comp>

<comp id="736" class="1005" name="plaintext_load_4_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="1"/>
<pin id="738" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_load_4 "/>
</bind>
</comp>

<comp id="741" class="1005" name="plaintext_load_5_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="1"/>
<pin id="743" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_load_5 "/>
</bind>
</comp>

<comp id="746" class="1005" name="plaintext_addr_6_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="3" slack="1"/>
<pin id="748" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_addr_6 "/>
</bind>
</comp>

<comp id="751" class="1005" name="plaintext_addr_7_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="3" slack="1"/>
<pin id="753" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_addr_7 "/>
</bind>
</comp>

<comp id="756" class="1005" name="P_17_read_2_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="2"/>
<pin id="758" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_17_read_2 "/>
</bind>
</comp>

<comp id="764" class="1005" name="P_16_read_2_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="2"/>
<pin id="766" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_16_read_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="P_15_read_2_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="2"/>
<pin id="774" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_15_read_2 "/>
</bind>
</comp>

<comp id="777" class="1005" name="P_14_read_2_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="2"/>
<pin id="779" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_14_read_2 "/>
</bind>
</comp>

<comp id="782" class="1005" name="P_13_read_2_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="2"/>
<pin id="784" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_13_read_2 "/>
</bind>
</comp>

<comp id="787" class="1005" name="P_12_read_2_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="2"/>
<pin id="789" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_12_read_2 "/>
</bind>
</comp>

<comp id="792" class="1005" name="P_11_read_2_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="2"/>
<pin id="794" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_11_read_2 "/>
</bind>
</comp>

<comp id="797" class="1005" name="P_10_read11_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="2"/>
<pin id="799" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_10_read11 "/>
</bind>
</comp>

<comp id="802" class="1005" name="P_9_read_2_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="2"/>
<pin id="804" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_9_read_2 "/>
</bind>
</comp>

<comp id="807" class="1005" name="P_8_read_2_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="2"/>
<pin id="809" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_8_read_2 "/>
</bind>
</comp>

<comp id="812" class="1005" name="P_7_read_2_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="2"/>
<pin id="814" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_7_read_2 "/>
</bind>
</comp>

<comp id="817" class="1005" name="P_6_read_2_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="2"/>
<pin id="819" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_6_read_2 "/>
</bind>
</comp>

<comp id="822" class="1005" name="P_5_read_2_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="2"/>
<pin id="824" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_5_read_2 "/>
</bind>
</comp>

<comp id="827" class="1005" name="P_4_read_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="2"/>
<pin id="829" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_4_read_2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="P_3_read_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="2"/>
<pin id="834" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_3_read_2 "/>
</bind>
</comp>

<comp id="837" class="1005" name="P_2_read_2_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="2"/>
<pin id="839" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_2_read_2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="P_1_read_2_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="2"/>
<pin id="844" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_1_read_2 "/>
</bind>
</comp>

<comp id="847" class="1005" name="P_0_read_2_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="2"/>
<pin id="849" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_0_read_2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="left_3_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left_3 "/>
</bind>
</comp>

<comp id="857" class="1005" name="right_3_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right_3 "/>
</bind>
</comp>

<comp id="862" class="1005" name="icmp_ln76_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="1"/>
<pin id="864" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="866" class="1005" name="i_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="0"/>
<pin id="868" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="871" class="1005" name="left_7_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left_7 "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_10_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="882" class="1005" name="right_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="887" class="1005" name="trunc_ln83_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="1"/>
<pin id="889" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83 "/>
</bind>
</comp>

<comp id="892" class="1005" name="trunc_ln2_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="1"/>
<pin id="894" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="897" class="1005" name="trunc_ln3_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="2"/>
<pin id="899" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="902" class="1005" name="trunc_ln4_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="2"/>
<pin id="904" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="907" class="1005" name="trunc_ln5_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="3"/>
<pin id="909" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="912" class="1005" name="xor_ln248_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="3"/>
<pin id="914" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln248 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="146"><net_src comp="64" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="64" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="64" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="64" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="64" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="64" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="64" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="64" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="64" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="282"><net_src comp="0" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="277" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="294"><net_src comp="286" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="300"><net_src comp="0" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="295" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="309"><net_src comp="0" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="304" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="318"><net_src comp="0" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="321"><net_src comp="313" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="322" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="336"><net_src comp="2" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="344"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="2" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="50" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="345" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="363"><net_src comp="2" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="366"><net_src comp="358" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="372"><net_src comp="2" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="375"><net_src comp="367" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="381"><net_src comp="2" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="56" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="390"><net_src comp="2" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="58" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="393"><net_src comp="385" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="399"><net_src comp="2" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="48" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="60" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="394" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="408"><net_src comp="2" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="62" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="403" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="421"><net_src comp="415" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="431"><net_src comp="425" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="436" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="489"><net_src comp="104" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="40" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="491"><net_src comp="42" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="492"><net_src comp="44" pin="0"/><net_sink comp="481" pin=4"/></net>

<net id="493"><net_src comp="46" pin="0"/><net_sink comp="481" pin=5"/></net>

<net id="501"><net_src comp="66" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="509"><net_src comp="66" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="258" pin="3"/><net_sink comp="502" pin=3"/></net>

<net id="511"><net_src comp="258" pin="7"/><net_sink comp="502" pin=4"/></net>

<net id="516"><net_src comp="436" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="436" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="422" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="447" pin="32"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="524" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="535"><net_src comp="412" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="542"><net_src comp="422" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="422" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="422" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="422" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="553" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="550" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="546" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="543" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="583"><net_src comp="412" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="412" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="412" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="587" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="584" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="580" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="577" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="614"><net_src comp="124" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="591" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="126" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="128" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="618"><net_src comp="608" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="625"><net_src comp="130" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="602" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="132" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="134" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="629"><net_src comp="619" pin="4"/><net_sink comp="339" pin=4"/></net>

<net id="636"><net_src comp="136" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="596" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="138" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="140" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="646"><net_src comp="124" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="557" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="126" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="649"><net_src comp="128" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="656"><net_src comp="130" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="568" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="132" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="134" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="666"><net_src comp="136" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="562" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="138" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="140" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="674"><net_src comp="539" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="536" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="412" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="680" pin="2"/><net_sink comp="339" pin=4"/></net>

<net id="689"><net_src comp="250" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="694"><net_src comp="264" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="699"><net_src comp="258" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="704"><net_src comp="258" pin="7"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="709"><net_src comp="277" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="714"><net_src comp="286" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="719"><net_src comp="258" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="494" pin=3"/></net>

<net id="724"><net_src comp="258" pin="7"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="494" pin=4"/></net>

<net id="729"><net_src comp="295" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="734"><net_src comp="304" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="739"><net_src comp="258" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="744"><net_src comp="258" pin="7"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="749"><net_src comp="313" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="754"><net_src comp="322" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="759"><net_src comp="142" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="763"><net_src comp="756" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="767"><net_src comp="148" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="771"><net_src comp="764" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="775"><net_src comp="154" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="447" pin=28"/></net>

<net id="780"><net_src comp="160" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="447" pin=26"/></net>

<net id="785"><net_src comp="166" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="447" pin=24"/></net>

<net id="790"><net_src comp="172" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="447" pin=22"/></net>

<net id="795"><net_src comp="178" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="447" pin=20"/></net>

<net id="800"><net_src comp="184" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="447" pin=18"/></net>

<net id="805"><net_src comp="190" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="447" pin=16"/></net>

<net id="810"><net_src comp="196" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="447" pin=14"/></net>

<net id="815"><net_src comp="202" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="447" pin=12"/></net>

<net id="820"><net_src comp="208" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="447" pin=10"/></net>

<net id="825"><net_src comp="214" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="447" pin=8"/></net>

<net id="830"><net_src comp="220" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="447" pin=6"/></net>

<net id="835"><net_src comp="226" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="447" pin=4"/></net>

<net id="840"><net_src comp="232" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="845"><net_src comp="238" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="850"><net_src comp="244" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="447" pin=30"/></net>

<net id="855"><net_src comp="494" pin="5"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="860"><net_src comp="502" pin="5"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="865"><net_src comp="512" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="518" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="874"><net_src comp="524" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="880"><net_src comp="481" pin="6"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="885"><net_src comp="531" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="890"><net_src comp="574" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="895"><net_src comp="630" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="900"><net_src comp="640" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="905"><net_src comp="650" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="339" pin=4"/></net>

<net id="910"><net_src comp="660" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="915"><net_src comp="670" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="339" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ciphertext | {10 11 12 13 }
	Port: S_0 | {}
	Port: S_1 | {}
	Port: S_2 | {}
	Port: S_3 | {}
 - Input state : 
	Port: Blowfish_Encrypt : plaintext | {1 2 3 4 5 }
	Port: Blowfish_Encrypt : P_0_read | {5 }
	Port: Blowfish_Encrypt : P_1_read | {5 }
	Port: Blowfish_Encrypt : P_2_read | {5 }
	Port: Blowfish_Encrypt : P_3_read | {5 }
	Port: Blowfish_Encrypt : P_4_read | {5 }
	Port: Blowfish_Encrypt : P_5_read | {5 }
	Port: Blowfish_Encrypt : P_6_read | {5 }
	Port: Blowfish_Encrypt : P_7_read | {5 }
	Port: Blowfish_Encrypt : P_8_read | {5 }
	Port: Blowfish_Encrypt : P_9_read | {5 }
	Port: Blowfish_Encrypt : P_10_read | {5 }
	Port: Blowfish_Encrypt : P_11_read | {5 }
	Port: Blowfish_Encrypt : P_12_read | {5 }
	Port: Blowfish_Encrypt : P_13_read | {5 }
	Port: Blowfish_Encrypt : P_14_read | {5 }
	Port: Blowfish_Encrypt : P_15_read | {5 }
	Port: Blowfish_Encrypt : P_16_read | {5 }
	Port: Blowfish_Encrypt : P_17_read | {5 }
	Port: Blowfish_Encrypt : S_0 | {7 8 }
	Port: Blowfish_Encrypt : S_1 | {7 8 }
	Port: Blowfish_Encrypt : S_2 | {7 8 }
	Port: Blowfish_Encrypt : S_3 | {7 8 }
  - Chain level:
	State 1
		plaintext_load : 1
		plaintext_load_1 : 1
	State 2
		plaintext_load_2 : 1
		plaintext_load_3 : 1
	State 3
		plaintext_load_4 : 1
		plaintext_load_5 : 1
	State 4
		plaintext_load_6 : 1
		plaintext_load_7 : 1
	State 5
		right_3 : 1
	State 6
		icmp_ln76 : 1
		i : 1
		br_ln76 : 2
		switch_ln77 : 1
	State 7
		left_7 : 1
		tmp_10 : 1
	State 8
	State 9
		empty_156 : 1
	State 10
		xor_ln82_1 : 1
		xor_ln82_2 : 1
		xor_ln83_1 : 1
		xor_ln83_2 : 1
		store_ln241 : 1
		trunc_ln1 : 1
		store_ln242 : 2
		trunc_ln2 : 1
		trunc_ln4 : 1
		trunc_ln5 : 1
		xor_ln248 : 1
	State 11
		store_ln243 : 1
		xor_ln244 : 1
		store_ln244 : 1
	State 12
		store_ln245 : 1
		store_ln246 : 1
	State 13
		store_ln247 : 1
		store_ln248 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |      left_7_fu_524      |    0    |    0    |    32   |
|          |       right_fu_531      |    0    |    0    |    32   |
|          |      right_5_fu_557     |    0    |    0    |    32   |
|          |    xor_ln82_1_fu_562    |    0    |    0    |    16   |
|    xor   |    xor_ln82_2_fu_568    |    0    |    0    |    24   |
|          |       left_fu_591       |    0    |    0    |    32   |
|          |    xor_ln83_1_fu_596    |    0    |    0    |    16   |
|          |    xor_ln83_2_fu_602    |    0    |    0    |    24   |
|          |     xor_ln248_fu_670    |    0    |    0    |    8    |
|          |     xor_ln244_fu_680    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|   call   |    grp_feistel_fu_481   |  7.076  |    32   |   146   |
|----------|-------------------------|---------|---------|---------|
|    add   |         i_fu_518        |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln76_fu_512    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|          | P_17_read_2_read_fu_142 |    0    |    0    |    0    |
|          | P_16_read_2_read_fu_148 |    0    |    0    |    0    |
|          | P_15_read_2_read_fu_154 |    0    |    0    |    0    |
|          | P_14_read_2_read_fu_160 |    0    |    0    |    0    |
|          | P_13_read_2_read_fu_166 |    0    |    0    |    0    |
|          | P_12_read_2_read_fu_172 |    0    |    0    |    0    |
|          | P_11_read_2_read_fu_178 |    0    |    0    |    0    |
|          | P_10_read11_read_fu_184 |    0    |    0    |    0    |
|   read   |  P_9_read_2_read_fu_190 |    0    |    0    |    0    |
|          |  P_8_read_2_read_fu_196 |    0    |    0    |    0    |
|          |  P_7_read_2_read_fu_202 |    0    |    0    |    0    |
|          |  P_6_read_2_read_fu_208 |    0    |    0    |    0    |
|          |  P_5_read_2_read_fu_214 |    0    |    0    |    0    |
|          |  P_4_read_2_read_fu_220 |    0    |    0    |    0    |
|          |  P_3_read_2_read_fu_226 |    0    |    0    |    0    |
|          |  P_2_read_2_read_fu_232 |    0    |    0    |    0    |
|          |  P_1_read_2_read_fu_238 |    0    |    0    |    0    |
|          |  P_0_read_2_read_fu_244 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      left_3_fu_494      |    0    |    0    |    0    |
|          |      right_3_fu_502     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln82_fu_536    |    0    |    0    |    0    |
|          |   trunc_ln82_1_fu_539   |    0    |    0    |    0    |
|          |   trunc_ln82_2_fu_543   |    0    |    0    |    0    |
|          |   trunc_ln82_3_fu_546   |    0    |    0    |    0    |
|          |   trunc_ln82_4_fu_550   |    0    |    0    |    0    |
|   trunc  |   trunc_ln82_5_fu_553   |    0    |    0    |    0    |
|          |    trunc_ln83_fu_574    |    0    |    0    |    0    |
|          |   trunc_ln83_2_fu_577   |    0    |    0    |    0    |
|          |   trunc_ln83_3_fu_580   |    0    |    0    |    0    |
|          |   trunc_ln83_4_fu_584   |    0    |    0    |    0    |
|          |   trunc_ln83_5_fu_587   |    0    |    0    |    0    |
|          |   trunc_ln83_1_fu_676   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     trunc_ln_fu_608     |    0    |    0    |    0    |
|          |     trunc_ln1_fu_619    |    0    |    0    |    0    |
|partselect|     trunc_ln2_fu_630    |    0    |    0    |    0    |
|          |     trunc_ln3_fu_640    |    0    |    0    |    0    |
|          |     trunc_ln4_fu_650    |    0    |    0    |    0    |
|          |     trunc_ln5_fu_660    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |  7.076  |    32   |   396   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   P_0_read_2_reg_847   |   32   |
|   P_10_read11_reg_797  |   32   |
|   P_11_read_2_reg_792  |   32   |
|   P_12_read_2_reg_787  |   32   |
|   P_13_read_2_reg_782  |   32   |
|   P_14_read_2_reg_777  |   32   |
|   P_15_read_2_reg_772  |   32   |
|   P_16_read_2_reg_764  |   32   |
|   P_17_read_2_reg_756  |   32   |
|   P_1_read_2_reg_842   |   32   |
|   P_2_read_2_reg_837   |   32   |
|   P_3_read_2_reg_832   |   32   |
|   P_4_read_2_reg_827   |   32   |
|   P_5_read_2_reg_822   |   32   |
|   P_6_read_2_reg_817   |   32   |
|   P_7_read_2_reg_812   |   32   |
|   P_8_read_2_reg_807   |   32   |
|   P_9_read_2_reg_802   |   32   |
|       i_0_reg_432      |    5   |
|        i_reg_866       |    5   |
|    icmp_ln76_reg_862   |    1   |
|     left_3_reg_852     |   32   |
|     left_4_reg_412     |   32   |
|     left_7_reg_871     |   32   |
|    phi_ln77_reg_444    |   32   |
|plaintext_addr_1_reg_691|    3   |
|plaintext_addr_2_reg_706|    3   |
|plaintext_addr_3_reg_711|    3   |
|plaintext_addr_4_reg_726|    3   |
|plaintext_addr_5_reg_731|    3   |
|plaintext_addr_6_reg_746|    3   |
|plaintext_addr_7_reg_751|    3   |
| plaintext_addr_reg_686 |    3   |
|plaintext_load_1_reg_701|    8   |
|plaintext_load_2_reg_716|    8   |
|plaintext_load_3_reg_721|    8   |
|plaintext_load_4_reg_736|    8   |
|plaintext_load_5_reg_741|    8   |
| plaintext_load_reg_696 |    8   |
|     right_3_reg_857    |   32   |
|     right_4_reg_422    |   32   |
|      right_reg_882     |   32   |
|     tmp_10_reg_877     |   32   |
|    trunc_ln2_reg_892   |    8   |
|    trunc_ln3_reg_897   |    8   |
|    trunc_ln4_reg_902   |    8   |
|    trunc_ln5_reg_907   |    8   |
|   trunc_ln83_reg_887   |    8   |
|    xor_ln248_reg_912   |    8   |
+------------------------+--------+
|          Total         |   963  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_258 |  p0  |   8  |   3  |   24   ||    41   |
|  grp_access_fu_258 |  p2  |   8  |   0  |    0   ||    41   |
|  grp_access_fu_339 |  p0  |   4  |   3  |   12   ||    21   |
|  grp_access_fu_339 |  p1  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_339 |  p2  |   4  |   0  |    0   ||    21   |
|  grp_access_fu_339 |  p4  |   4  |   3  |   12   ||    21   |
|     i_0_reg_432    |  p0  |   2  |   5  |   10   ||    9    |
| grp_feistel_fu_481 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   154  || 14.9828 ||   184   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   |   32   |   396  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   184  |
|  Register |    -   |   963  |    -   |
+-----------+--------+--------+--------+
|   Total   |   22   |   995  |   580  |
+-----------+--------+--------+--------+
