#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 02 12:29:09 2017
# Process ID: 6968
# Current directory: D:/VivdoProjects/SineWave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8108 D:\VivdoProjects\SineWave\SineWave.xpr
# Log file: D:/VivdoProjects/SineWave/vivado.log
# Journal file: D:/VivdoProjects/SineWave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivdoProjects/SineWave/SineWave.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2016.4/data/ip'.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SineWave/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 02 12:29:22 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 02 12:29:22 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SineWave/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SineWave/sinewaves_behav.wcfg
WARNING: Simulation object /ThreePhase_SCRs_Controller/clk2 was not found in the design.
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 822.969 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/rset} -radix hex {1 0ns} -cancel_after 300ns
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 829.918 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 850.000 ; gain = 0.000
add_bp {D:/VivdoProjects/SineWave/Sinewaves.vhd} 281
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 863.313 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
reset_run impl_2
launch_runs impl_2 -jobs 4
[Tue May 02 12:35:42 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 12:35:42 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SineWave/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 02 12:37:09 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 02 12:37:09 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SineWave/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SineWave/sinewaves_behav.wcfg
WARNING: Simulation object /ThreePhase_SCRs_Controller/clk2 was not found in the design.
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/rset} -radix hex {1 0ns} -cancel_after 300ns
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 891.676 ; gain = 0.000
remove_forces { {/ThreePhase_SCRs_Controller/PhaseCounter1} }
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 891.676 ; gain = 0.000
add_bp {D:/VivdoProjects/SineWave/Sinewaves.vhd} 279
run all
Stopped at time : 95717140 ns : File "D:/VivdoProjects/SineWave/Sinewaves.vhd" Line 279
run all
Stopped at time : 95717160 ns : File "D:/VivdoProjects/SineWave/Sinewaves.vhd" Line 279
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SineWave/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.threephase_scrs_controller
Built simulation snapshot ThreePhase_SCRs_Controller_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav/xsim.dir/ThreePhase_SCRs_Controller_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 02 12:43:12 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinix/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 02 12:43:12 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ThreePhase_SCRs_Controller_behav -key {Behavioral:sim_1:Functional:ThreePhase_SCRs_Controller} -tclbatch {ThreePhase_SCRs_Controller.tcl} -view {D:/VivdoProjects/SineWave/sinewaves_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/VivdoProjects/SineWave/sinewaves_behav.wcfg
WARNING: Simulation object /ThreePhase_SCRs_Controller/clk2 was not found in the design.
source ThreePhase_SCRs_Controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ThreePhase_SCRs_Controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 891.676 ; gain = 0.000
add_force {/ThreePhase_SCRs_Controller/clock} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/ThreePhase_SCRs_Controller/rset} -radix hex {1 0ns} -cancel_after 100ns
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 891.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 12:49:24 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 12:49:24 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 12:56:29 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 12:56:29 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 13:01:59 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 13:01:59 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 13:09:28 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 13:09:28 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 13:19:07 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 13:19:07 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 13:22:17 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 13:22:17 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 13:26:54 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 13:26:54 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 13:35:20 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 13:35:20 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 13:46:41 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 13:46:41 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 14:00:41 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 14:00:41 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 14:18:15 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 14:18:15 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 14:39:34 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 14:39:34 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 14:47:33 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 14:47:33 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 14:50:54 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 14:50:54 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 14:57:21 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 14:57:21 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 15:01:04 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 15:01:04 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 15:08:41 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 15:08:41 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue May 02 15:20:48 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 15:20:48 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivdoProjects/SineWave/ConstraintsFile.xdc]
Finished Parsing XDC File [D:/VivdoProjects/SineWave/ConstraintsFile.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1316.746 ; gain = 388.383
set_property mark_debug true [get_nets [list {index1[0]} {index1[1]} {index1[2]} {index1[3]} {index1[4]} {index1[5]} {index1[6]} {index1[7]} {index1[8]}]]
set_property mark_debug true [get_nets [list {index3[0]} {index3[1]} {index3[2]} {index3[3]} {index3[4]} {index3[5]} {index3[6]} {index3[7]} {index3[8]}]]
set_property mark_debug true [get_nets [list {index2[0]} {index2[1]} {index2[2]} {index2[3]} {index2[4]} {index2[5]} {index2[6]} {index2[7]} {index2[8]}]]
set_property mark_debug true [get_nets [list {Sine1_out[2]} {Sine1_out[0]} {Sine1_out[1]} {Sine1_out[3]} {Sine1_out[4]} {Sine1_out[5]} {Sine1_out[6]} {Sine1_out[7]} {Sine1_out[8]} {Sine1_out[9]} {Sine1_out[10]} {Sine1_out[11]}]]
set_property mark_debug true [get_nets [list {Sine2_out[6]} {Sine2_out[0]} {Sine2_out[1]} {Sine2_out[2]} {Sine2_out[3]} {Sine2_out[4]} {Sine2_out[5]} {Sine2_out[7]} {Sine2_out[8]} {Sine2_out[9]} {Sine2_out[10]} {Sine2_out[11]}]]
set_property mark_debug true [get_nets [list {Sine3_out[0]} {Sine3_out[1]} {Sine3_out[2]} {Sine3_out[11]} {Sine3_out[3]} {Sine3_out[4]} {Sine3_out[5]} {Sine3_out[6]} {Sine3_out[7]} {Sine3_out[8]} {Sine3_out[9]} {Sine3_out[10]}]]
set_property mark_debug true [get_nets [list {phase_counter_reg[5]} {phase_counter_reg[0]} {phase_counter_reg[1]} {phase_counter_reg[2]} {phase_counter_reg[3]} {phase_counter_reg[4]} {phase_counter_reg[6]} {phase_counter_reg[7]} {phase_counter_reg[12]} {phase_counter_reg[8]} {phase_counter_reg[9]} {phase_counter_reg[10]} {phase_counter_reg[11]}]]
set_property mark_debug true [get_nets [list Sinewave1_CrossUp]]
set_property mark_debug true [get_nets [list Sinewave2_CrossUp]]
set_property mark_debug true [get_nets [list Sinewave3_CrossUp]]
set_property mark_debug true [get_nets [list Sinewave2_CrossDwn0]]
set_property mark_debug true [get_nets [list Sinewave3_CrossDwn0]]
set_property mark_debug true [get_nets [list Sinewave1_CrossDwn0]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list {index1_reg_rep[8]_i_3_n_0} ]]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Sine1_out[0]} {Sine1_out[1]} {Sine1_out[2]} {Sine1_out[3]} {Sine1_out[4]} {Sine1_out[5]} {Sine1_out[6]} {Sine1_out[7]} {Sine1_out[8]} {Sine1_out[9]} {Sine1_out[10]} {Sine1_out[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Sine2_out[0]} {Sine2_out[1]} {Sine2_out[2]} {Sine2_out[3]} {Sine2_out[4]} {Sine2_out[5]} {Sine2_out[6]} {Sine2_out[7]} {Sine2_out[8]} {Sine2_out[9]} {Sine2_out[10]} {Sine2_out[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Sine3_out[0]} {Sine3_out[1]} {Sine3_out[2]} {Sine3_out[3]} {Sine3_out[4]} {Sine3_out[5]} {Sine3_out[6]} {Sine3_out[7]} {Sine3_out[8]} {Sine3_out[9]} {Sine3_out[10]} {Sine3_out[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {index1[0]} {index1[1]} {index1[2]} {index1[3]} {index1[4]} {index1[5]} {index1[6]} {index1[7]} {index1[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {index2[0]} {index2[1]} {index2[2]} {index2[3]} {index2[4]} {index2[5]} {index2[6]} {index2[7]} {index2[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {index3[0]} {index3[1]} {index3[2]} {index3[3]} {index3[4]} {index3[5]} {index3[6]} {index3[7]} {index3[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 13 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {phase_counter_reg[0]} {phase_counter_reg[1]} {phase_counter_reg[2]} {phase_counter_reg[3]} {phase_counter_reg[4]} {phase_counter_reg[5]} {phase_counter_reg[6]} {phase_counter_reg[7]} {phase_counter_reg[8]} {phase_counter_reg[9]} {phase_counter_reg[10]} {phase_counter_reg[11]} {phase_counter_reg[12]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Sinewave1_CrossDwn0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Sinewave1_CrossUp ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Sinewave2_CrossDwn0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list Sinewave2_CrossUp ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list Sinewave3_CrossDwn0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list Sinewave3_CrossUp ]]
save_constraints
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_2'
[Tue May 02 15:36:52 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 15:36:52 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_2'
[Tue May 02 15:38:38 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/synth_1/runme.log
[Tue May 02 15:38:38 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248780828]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248780828]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248780828
set_property PROGRAM.FILE {D:/VivdoProjects/SineWave/SineWave.runs/impl_2/ThreePhase_SCRs_Controller.bit} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {D:/VivdoProjects/SineWave/SineWave.runs/impl_2/ThreePhase_SCRs_Controller.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list {index1_reg_rep[8]_i_3_n_0} ]]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Sine1_out[0]} {Sine1_out[1]} {Sine1_out[2]} {Sine1_out[3]} {Sine1_out[4]} {Sine1_out[5]} {Sine1_out[6]} {Sine1_out[7]} {Sine1_out[8]} {Sine1_out[9]} {Sine1_out[10]} {Sine1_out[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Sine2_out[0]} {Sine2_out[1]} {Sine2_out[2]} {Sine2_out[3]} {Sine2_out[4]} {Sine2_out[5]} {Sine2_out[6]} {Sine2_out[7]} {Sine2_out[8]} {Sine2_out[9]} {Sine2_out[10]} {Sine2_out[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Sine3_out[0]} {Sine3_out[1]} {Sine3_out[2]} {Sine3_out[3]} {Sine3_out[4]} {Sine3_out[5]} {Sine3_out[6]} {Sine3_out[7]} {Sine3_out[8]} {Sine3_out[9]} {Sine3_out[10]} {Sine3_out[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {index1[0]} {index1[1]} {index1[2]} {index1[3]} {index1[4]} {index1[5]} {index1[6]} {index1[7]} {index1[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {index2[0]} {index2[1]} {index2[2]} {index2[3]} {index2[4]} {index2[5]} {index2[6]} {index2[7]} {index2[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {index3[0]} {index3[1]} {index3[2]} {index3[3]} {index3[4]} {index3[5]} {index3[6]} {index3[7]} {index3[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 13 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {phase_counter_reg[0]} {phase_counter_reg[1]} {phase_counter_reg[2]} {phase_counter_reg[3]} {phase_counter_reg[4]} {phase_counter_reg[5]} {phase_counter_reg[6]} {phase_counter_reg[7]} {phase_counter_reg[8]} {phase_counter_reg[9]} {phase_counter_reg[10]} {phase_counter_reg[11]} {phase_counter_reg[12]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Sinewave1_CrossDwn0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Sinewave1_CrossUp ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Sinewave2_CrossDwn0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list Sinewave2_CrossUp ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list Sinewave3_CrossDwn0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list Sinewave3_CrossUp ]]
refresh_design
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivdoProjects/SineWave/ConstraintsFile.xdc]
Finished Parsing XDC File [D:/VivdoProjects/SineWave/ConstraintsFile.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property mark_debug true [get_nets [list {index1[0]} {index1[1]} {index1[2]} {index1[3]} {index1[4]} {index1[5]} {index1[6]} {index1[7]} {index1[8]}]]
set_property mark_debug true [get_nets [list {index2[0]} {index2[1]} {index2[2]} {index2[3]} {index2[4]} {index2[5]} {index2[6]} {index2[7]} {index2[8]}]]
set_property mark_debug true [get_nets [list {index3[0]} {index3[1]} {index3[2]} {index3[3]} {index3[4]} {index3[5]} {index3[6]} {index3[7]} {index3[8]}]]
set_property mark_debug true [get_nets [list {Sine1_out[0]} {Sine1_out[1]} {Sine1_out[2]} {Sine1_out[3]} {Sine1_out[4]} {Sine1_out[5]} {Sine1_out[6]} {Sine1_out[7]} {Sine1_out[8]} {Sine1_out[9]} {Sine1_out[10]} {Sine1_out[11]}]]
set_property mark_debug true [get_nets [list {Sine1_out_dly[1]} {Sine1_out_dly[0]} {Sine1_out_dly[2]} {Sine1_out_dly[3]} {Sine1_out_dly[4]} {Sine1_out_dly[5]} {Sine1_out_dly[6]} {Sine1_out_dly[7]} {Sine1_out_dly[8]} {Sine1_out_dly[9]} {Sine1_out_dly[10]} {Sine1_out_dly[11]}]]
set_property mark_debug true [get_nets [list {Sine2_out[4]} {Sine2_out[0]} {Sine2_out[1]} {Sine2_out[2]} {Sine2_out[3]} {Sine2_out[5]} {Sine2_out[6]} {Sine2_out[7]} {Sine2_out[8]} {Sine2_out[9]} {Sine2_out[10]} {Sine2_out[11]}]]
set_property mark_debug true [get_nets [list {Sine2_out_dly[1]} {Sine2_out_dly[0]} {Sine2_out_dly[2]} {Sine2_out_dly[3]} {Sine2_out_dly[4]} {Sine2_out_dly[5]} {Sine2_out_dly[6]} {Sine2_out_dly[7]} {Sine2_out_dly[8]} {Sine2_out_dly[9]} {Sine2_out_dly[10]} {Sine2_out_dly[11]}]]
set_property mark_debug true [get_nets [list {Sine3_out[7]} {Sine3_out[0]} {Sine3_out[1]} {Sine3_out[2]} {Sine3_out[3]} {Sine3_out[4]} {Sine3_out[5]} {Sine3_out[6]} {Sine3_out[11]} {Sine3_out[8]} {Sine3_out[9]} {Sine3_out[10]}]]
set_property mark_debug true [get_nets [list {Sine3_out_dly[0]} {Sine3_out_dly[1]} {Sine3_out_dly[2]} {Sine3_out_dly[3]} {Sine3_out_dly[4]} {Sine3_out_dly[5]} {Sine3_out_dly[6]} {Sine3_out_dly[7]} {Sine3_out_dly[8]} {Sine3_out_dly[9]} {Sine3_out_dly[10]} {Sine3_out_dly[11]}]]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'clock'; it is not accessible from the fabric routing.
set_property mark_debug true [get_nets [list clock_IBUF]]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'clock'; it is not accessible from the fabric routing.
set_property mark_debug true [get_nets [list clock_IBUF_BUFG]]
set_property mark_debug true [get_nets [list phase_counter0]]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'rset'; it is not accessible from the fabric routing.
set_property mark_debug true [get_nets [list rset_IBUF]]
set_property mark_debug true [get_nets [list Sinewave1_CrossDwn1]]
set_property mark_debug true [get_nets [list Sinewave1_CrossUp]]
set_property mark_debug true [get_nets [list Sinewave2_CrossUp]]
set_property mark_debug true [get_nets [list Sinewave2_CrossDwn1]]
set_property mark_debug true [get_nets [list Sinewave3_CrossDwn1]]
set_property mark_debug true [get_nets [list Sinewave3_CrossUp]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list {index1_reg_rep[8]_i_3_n_0} ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list clock_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list clock_IBUF_BUFG ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list rset_IBUF ]]
set_property port_width 12 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {Sine1_out[0]} {Sine1_out[1]} {Sine1_out[2]} {Sine1_out[3]} {Sine1_out[4]} {Sine1_out[5]} {Sine1_out[6]} {Sine1_out[7]} {Sine1_out[8]} {Sine1_out[9]} {Sine1_out[10]} {Sine1_out[11]} ]]
create_debug_port u_ila_1 probe
set_property port_width 12 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {Sine1_out_dly[0]} {Sine1_out_dly[1]} {Sine1_out_dly[2]} {Sine1_out_dly[3]} {Sine1_out_dly[4]} {Sine1_out_dly[5]} {Sine1_out_dly[6]} {Sine1_out_dly[7]} {Sine1_out_dly[8]} {Sine1_out_dly[9]} {Sine1_out_dly[10]} {Sine1_out_dly[11]} ]]
create_debug_port u_ila_1 probe
set_property port_width 12 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {Sine2_out[0]} {Sine2_out[1]} {Sine2_out[2]} {Sine2_out[3]} {Sine2_out[4]} {Sine2_out[5]} {Sine2_out[6]} {Sine2_out[7]} {Sine2_out[8]} {Sine2_out[9]} {Sine2_out[10]} {Sine2_out[11]} ]]
create_debug_port u_ila_1 probe
set_property port_width 12 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {Sine3_out_dly[0]} {Sine3_out_dly[1]} {Sine3_out_dly[2]} {Sine3_out_dly[3]} {Sine3_out_dly[4]} {Sine3_out_dly[5]} {Sine3_out_dly[6]} {Sine3_out_dly[7]} {Sine3_out_dly[8]} {Sine3_out_dly[9]} {Sine3_out_dly[10]} {Sine3_out_dly[11]} ]]
create_debug_port u_ila_1 probe
set_property port_width 12 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {Sine2_out_dly[0]} {Sine2_out_dly[1]} {Sine2_out_dly[2]} {Sine2_out_dly[3]} {Sine2_out_dly[4]} {Sine2_out_dly[5]} {Sine2_out_dly[6]} {Sine2_out_dly[7]} {Sine2_out_dly[8]} {Sine2_out_dly[9]} {Sine2_out_dly[10]} {Sine2_out_dly[11]} ]]
create_debug_port u_ila_1 probe
set_property port_width 12 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {Sine3_out[0]} {Sine3_out[1]} {Sine3_out[2]} {Sine3_out[3]} {Sine3_out[4]} {Sine3_out[5]} {Sine3_out[6]} {Sine3_out[7]} {Sine3_out[8]} {Sine3_out[9]} {Sine3_out[10]} {Sine3_out[11]} ]]
create_debug_port u_ila_1 probe
set_property port_width 9 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {index1[0]} {index1[1]} {index1[2]} {index1[3]} {index1[4]} {index1[5]} {index1[6]} {index1[7]} {index1[8]} ]]
create_debug_port u_ila_1 probe
set_property port_width 9 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {index2[0]} {index2[1]} {index2[2]} {index2[3]} {index2[4]} {index2[5]} {index2[6]} {index2[7]} {index2[8]} ]]
create_debug_port u_ila_1 probe
set_property port_width 9 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {index3[0]} {index3[1]} {index3[2]} {index3[3]} {index3[4]} {index3[5]} {index3[6]} {index3[7]} {index3[8]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list phase_counter0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list Sinewave1_CrossDwn1 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list Sinewave1_CrossUp ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list Sinewave2_CrossDwn1 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list Sinewave2_CrossUp ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list Sinewave3_CrossDwn1 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list Sinewave3_CrossUp ]]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {D:/VivdoProjects/SineWave/SineWave.runs/impl_2/ThreePhase_SCRs_Controller.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1467.012 ; gain = 0.000
[Tue May 02 15:48:12 2017] Launched impl_2...
Run output will be captured here: D:/VivdoProjects/SineWave/SineWave.runs/impl_2/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivdoProjects/SineWave/ConstraintsFile.xdc]
Finished Parsing XDC File [D:/VivdoProjects/SineWave/ConstraintsFile.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property mark_debug true [get_nets [list {index1[0]} {index1[1]} {index1[2]} {index1[3]} {index1[4]} {index1[5]} {index1[6]} {index1[7]} {index1[8]}]]
set_property mark_debug true [get_nets [list {index2[0]} {index2[1]} {index2[2]} {index2[3]} {index2[4]} {index2[5]} {index2[6]} {index2[7]} {index2[8]}]]
set_property mark_debug true [get_nets [list {index3[0]} {index3[1]} {index3[2]} {index3[3]} {index3[4]} {index3[5]} {index3[6]} {index3[7]} {index3[8]}]]
set_property mark_debug true [get_nets [list {Sine1_out[2]} {Sine1_out[0]} {Sine1_out[1]} {Sine1_out[3]} {Sine1_out[4]} {Sine1_out[5]} {Sine1_out[6]} {Sine1_out[11]} {Sine1_out[7]} {Sine1_out[8]} {Sine1_out[9]} {Sine1_out[10]}]]
set_property mark_debug true [get_nets [list {Sine1_out_dly[0]} {Sine1_out_dly[6]} {Sine1_out_dly[1]} {Sine1_out_dly[2]} {Sine1_out_dly[3]} {Sine1_out_dly[4]} {Sine1_out_dly[5]} {Sine1_out_dly[7]} {Sine1_out_dly[8]} {Sine1_out_dly[9]} {Sine1_out_dly[10]} {Sine1_out_dly[11]}]]
set_property mark_debug true [get_nets [list {Sine2_out[0]} {Sine2_out[1]} {Sine2_out[2]} {Sine2_out[3]} {Sine2_out[4]} {Sine2_out[5]} {Sine2_out[6]} {Sine2_out[7]} {Sine2_out[8]} {Sine2_out[9]} {Sine2_out[10]} {Sine2_out[11]}]]
set_property mark_debug true [get_nets [list {Sine2_out_dly[0]} {Sine2_out_dly[1]} {Sine2_out_dly[2]} {Sine2_out_dly[3]} {Sine2_out_dly[4]} {Sine2_out_dly[5]} {Sine2_out_dly[6]} {Sine2_out_dly[7]} {Sine2_out_dly[8]} {Sine2_out_dly[11]} {Sine2_out_dly[9]} {Sine2_out_dly[10]}]]
set_property mark_debug true [get_nets [list {Sine3_out[2]} {Sine3_out[0]} {Sine3_out[1]} {Sine3_out[3]} {Sine3_out[4]} {Sine3_out[5]} {Sine3_out[6]} {Sine3_out[7]} {Sine3_out[8]} {Sine3_out[11]} {Sine3_out[9]} {Sine3_out[10]}]]
set_property mark_debug true [get_nets [list {Sine3_out_dly[0]} {Sine3_out_dly[1]} {Sine3_out_dly[2]} {Sine3_out_dly[3]} {Sine3_out_dly[4]} {Sine3_out_dly[11]} {Sine3_out_dly[5]} {Sine3_out_dly[6]} {Sine3_out_dly[7]} {Sine3_out_dly[8]} {Sine3_out_dly[9]} {Sine3_out_dly[10]}]]
set_property mark_debug true [get_nets [list clock_IBUF]]
set_property mark_debug true [get_nets [list clock_IBUF_BUFG]]
set_property mark_debug true [get_nets [list phase_counter0]]
set_property mark_debug true [get_nets [list rset_IBUF]]
set_property mark_debug true [get_nets [list Sinewave1_CrossDwn1]]
set_property mark_debug true [get_nets [list Sinewave1_CrossUp]]
set_property mark_debug true [get_nets [list Sinewave2_CrossDwn1]]
set_property mark_debug true [get_nets [list Sinewave2_CrossUp]]
set_property mark_debug true [get_nets [list Sinewave3_CrossDwn1]]
set_property mark_debug true [get_nets [list Sinewave3_CrossUp]]
set_property mark_debug false [get_nets [list clock_IBUF_BUFG]]
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 02 15:57:45 2017...
