/*************************************************************************
 * SPDX-FileCopyrightText: Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 *
 * See LICENSE.txt for more license information.
 ************************************************************************/

/*************************************************************************
 * Tensor Reshard — Split-Comm Formation (RING / NODE_AWARE)
 *
 * Forms (and caches) the two narrower sub-comms used by the QP-scalability
 * RING path:
 *
 *   commB (RAIL, formed FIRST): all generator ranks.  We probe its
 *         DevComm to learn the generator NVL-domain size (lsaSize),
 *         which is topology dependent and not known until the gen-only
 *         comm exists.
 *
 *   commA (FULL all-to-all, formed SECOND): trainer ranks + the entire
 *         FIRST generator NVL domain.  Membership depends on lsaSize, so
 *         it can only be derived after commB is probed.
 *
 * lsaSize is broadcast across the parent comm (ncclAllReduce MAX) so
 * trainer-only ranks — which are not members of commB — agree on the
 * eligibility decision and on commA membership.
 *
 * Algorithm, load-balance, and copy-mode admission remain at the dispatch
 * sites. Once admitted, PACK and PIPE share this communicator
 * construction and forwarding topology.
 ************************************************************************/

#include <algorithm>
#include <cstdio>
#include <cstdlib>
#include <cstring>
#include <mutex>
#include <string>

#include "cuda_runtime.h"
#include "nccl.h"
#include "nccl_device.h"

#include "nccl_m2n.h"
#include "reshard_call_setup.h"
#include "reshard_types.h"
#include "m2n_log.h"
#include "m2n_checks.h"
#include "reshard_internal.h"
#include "reshard_split.h"


static std::mutex gCrossNicOverrideMutex;
static int gCrossNicOverrideUsers = 0;
static bool gCrossNicHadValue = false;
static std::string gCrossNicSavedValue;

ScopedCrossNicRailOverride::ScopedCrossNicRailOverride(bool enabled) : active_(enabled) {
  if (!active_) return;
  std::lock_guard<std::mutex> guard(gCrossNicOverrideMutex);
  if (gCrossNicOverrideUsers++ != 0) return;

  const char* previous = getenv("NCCL_CROSS_NIC");
  gCrossNicHadValue = previous != nullptr;
  if (gCrossNicHadValue) gCrossNicSavedValue = previous;
  (void)setenv("NCCL_CROSS_NIC", "0", 1);
}

ScopedCrossNicRailOverride::~ScopedCrossNicRailOverride() {
  if (!active_) return;
  std::lock_guard<std::mutex> guard(gCrossNicOverrideMutex);
  if (--gCrossNicOverrideUsers != 0) return;

  if (gCrossNicHadValue) {
    (void)setenv("NCCL_CROSS_NIC", gCrossNicSavedValue.c_str(), 1);
  } else {
    (void)unsetenv("NCCL_CROSS_NIC");
  }
}

bool reshardShouldAttemptPipeSplitComms(const ncclDistTensor_t* srcTensor, const ncclDistTensor_t* dstTensor) {
  if (srcTensor == nullptr || dstTensor == nullptr || dstTensor->mesh == nullptr) {
    return false;
  }
  if (!reshardGetSplitCommEnabled() || reshardEffectiveLbMode(srcTensor, dstTensor) != RESHARD_LB_NODE_AWARE) {
    return false;
  }

  ncclReshardMeshGroupInfo dstInfo{};
  computeMeshGroupInfo(dstTensor, dstTensor->mesh->startRank, &dstInfo);
  return dstInfo.repCount > 1;
}

namespace {

/* commB (RAIL, all generator ranks) state. A parent-relative mesh range does
 * not identify the same physical ranks across independent communicators, so
 * the parent communicator and exact mesh geometry form the cache key. */
struct CommBSharedEntry {
  ncclComm_t parent;
  int srcStart;
  int dstStart;
  int dstSize;
  int srcSize;

  ncclComm_t commB;         /* NULL when this rank is not a generator rank */
  ncclDevComm probeDevComm; /* RAIL probe DevComm on commB used to read gen lsaSize (rail-local QPs only) */
  bool probeValid;
  int lsaSize;       /* generator NVL-domain size */
  int numGenDomains; /* number of NVL domains the generator spans */
  int rankInB;       /* this rank's id within commB; -1 if not a gen rank */
  bool isDst;        /* whether THIS rank is a generator rank */

  bool used;
};

/* Per-parent split geometry cached after commB formation. */
struct CommBParentEntry {
  ncclComm_t parent;
  int dstStart; /* gen rank set this parent targets (key into gCommBShared) */
  int dstSize;
  int lsaSize;
  int numGenDomains;
  /* Parent-comm geometry captured at formation. */
  int parentRank;
  int parentSize;
  int srcStart;
  int srcSize;
  bool isDst;
  int rankInB;
  bool used;
};

/* commA = all source ranks + the first K generator NVL domains.  Its
 * membership depends on K = the injection-domain count, which varies per
 * parameter (different srcRepCount), so commA is cached keyed by (parent
 * comm, K).  Multiple commA's may coexist for one parent comm. */
struct CommACacheEntry {
  ncclComm_t parent;
  int srcStart;
  int srcSize;
  int dstStart;
  int dstSize;
  int K;
  ncclComm_t commA; /* NULL when this rank is not a member */
  ncclDevComm probeDevCommA; /* DevComm on commA used to read src NVL size */
  bool probeAValid;
  int rankInA;
  int srcLsaSize;
  bool inA;
  bool used;
};

/* PIPE has one reusable staging allocation per parent communicator.  Every
 * persistent cursor slice in that allocation is allocated here for both
 * parent and split launches; split topology is in meshSignature. */
struct PersistentControlSlotEntry {
  ncclComm_t parent;
  ReshardStagingMeshSignature meshSignature;
  ReshardStagingChannelSignature channelSignature;
  int slot;
  bool used;
};

constexpr int kMaxSplitCommEntries = MAX_DEVCOMM_CACHE_ENTRIES;
constexpr int kMaxPersistentControlPools = MAX_DEVCOMM_CACHE_ENTRIES;
/* Split and non-split PIPE use the same fixed persistent-control-slot budget. */
constexpr int kPersistentControlSlots = STAGING_PIPE_CONTROL_SLOTS;
constexpr int kMaxPersistentControlSlotEntries = kMaxPersistentControlPools * kPersistentControlSlots;
/* Protected by the documented single-host-thread reshard contract. */
CommBSharedEntry gCommBShared[kMaxSplitCommEntries];
int gCommBSharedCount = 0;
CommBParentEntry gCommBParent[kMaxSplitCommEntries];
int gCommBParentCount = 0;
CommACacheEntry gCommACache[kMaxSplitCommEntries];
int gCommACount = 0;
PersistentControlSlotEntry gPersistentControlSlots[kMaxPersistentControlSlotEntries];
int gPersistentControlSlotCount = 0;

constexpr int kSplitBroadcastScratchMaxDevices = 16;
struct SplitBroadcastScratch {
  int cudaDev;
  int* dev;
};
SplitBroadcastScratch gSplitBroadcastScratch[kSplitBroadcastScratchMaxDevices];
int gSplitBroadcastScratchCount = 0;
/* Protect scratch-cache mutation only. A collective must not hold this mutex:
 * other local ranks need to enter the same collective concurrently. */
std::mutex gSplitBroadcastScratchMutex;

ncclResult_t getSplitBroadcastScratch(int** out) {
  NCCL_M2N_CHECK_ARG(out != nullptr, -1, "split broadcast scratch requires output pointer");
  *out = nullptr;
  int cudaDev = -1;
  NCCL_M2N_CUDACHECK(cudaGetDevice(&cudaDev));
  for (int i = 0; i < gSplitBroadcastScratchCount; i++) {
    if (gSplitBroadcastScratch[i].cudaDev == cudaDev) {
      *out = gSplitBroadcastScratch[i].dev;
      return ncclSuccess;
    }
  }
  NCCL_M2N_CHECK_ARG(gSplitBroadcastScratchCount < kSplitBroadcastScratchMaxDevices, -1,
                     "split broadcast scratch cache exhausted (%d CUDA devices)", kSplitBroadcastScratchMaxDevices);
  int* dev = nullptr;
  NCCL_M2N_CUDACHECK(cudaMalloc(&dev, 2 * sizeof(int)));
  gSplitBroadcastScratch[gSplitBroadcastScratchCount++] = {cudaDev, dev};
  *out = dev;
  return ncclSuccess;
}

void freeSplitBroadcastScratch() {
  std::lock_guard<std::mutex> guard(gSplitBroadcastScratchMutex);
  int savedCudaDev = -1;
  const cudaError_t getDeviceResult = cudaGetDevice(&savedCudaDev);
  for (int i = 0; i < gSplitBroadcastScratchCount; i++) {
    SplitBroadcastScratch& s = gSplitBroadcastScratch[i];
    if (s.dev != nullptr) {
      if (getDeviceResult == cudaSuccess && s.cudaDev >= 0) {
        NCCL_M2N_CUDACHECK_WARN(cudaSetDevice(s.cudaDev));
      }
      NCCL_M2N_CUDACHECK_WARN(cudaFree(s.dev));
    }
    s = {};
  }
  if (getDeviceResult == cudaSuccess && savedCudaDev >= 0) {
    NCCL_M2N_CUDACHECK_WARN(cudaSetDevice(savedCudaDev));
  }
  gSplitBroadcastScratchCount = 0;
}

CommBSharedEntry* findCommBShared(ncclComm_t parent, int srcStart, int srcSize, int dstStart, int dstSize) {
  for (int i = 0; i < gCommBSharedCount; i++) {
    if (gCommBShared[i].used && gCommBShared[i].parent == parent && gCommBShared[i].srcStart == srcStart &&
        gCommBShared[i].srcSize == srcSize && gCommBShared[i].dstStart == dstStart &&
        gCommBShared[i].dstSize == dstSize) {
      return &gCommBShared[i];
    }
  }
  return nullptr;
}

CommBParentEntry* findCommBParent(ncclComm_t comm, int srcStart, int srcSize, int dstStart, int dstSize) {
  for (int i = 0; i < gCommBParentCount; i++) {
    if (gCommBParent[i].used && gCommBParent[i].parent == comm && gCommBParent[i].srcStart == srcStart &&
        gCommBParent[i].srcSize == srcSize && gCommBParent[i].dstStart == dstStart &&
        gCommBParent[i].dstSize == dstSize) {
      return &gCommBParent[i];
    }
  }
  return nullptr;
}

CommACacheEntry* findCommA(ncclComm_t comm, const CommBParentEntry* b, int K) {
  CommACacheEntry* best = nullptr;
  for (int i = 0; i < gCommACount; i++) {
    if (gCommACache[i].used && gCommACache[i].parent == comm && gCommACache[i].srcStart == b->srcStart &&
        gCommACache[i].srcSize == b->srcSize && gCommACache[i].dstStart == b->dstStart &&
        gCommACache[i].dstSize == b->dstSize && gCommACache[i].K >= K) {
      /* Keep the smallest sufficient communicator to avoid unused injection domains. */
      if (best == nullptr || gCommACache[i].K < best->K) {
        best = &gCommACache[i];
      }
    }
  }
  return best;
}

bool samePersistentControlPool(const PersistentControlSlotEntry& e, ncclComm_t parentComm) {
  return e.used && e.parent == parentComm;
}

/* Create the minimal DevComm on `comm` whose only purpose is to report
 * lsaSize.  lsaSize is the LSA (NVLink/same-node) team size, populated from
 * comm topology at devcomm creation.  We request a cheap GIN connection
 * (RAIL via NCCLM2N_GIN_RAIL_CONNECTION at the call sites) with ZERO GIN
 * resources (no signals/contexts/barriers): RAIL allocates only rail-local
 * QPs, unlike a FULL probe's all-to-all base-RMA set.
 *
 * NOTE: a GIN-LESS probe (ginConnectionType = NONE) is NOT usable on this
 * NCCL build -- ncclDevCommCreate rejects a NONE DevComm on a multi-domain
 * comm with ncclInvalidUsage (observed at 64 nodes).  RAIL is the proven,
 * low-cost connection (commB's real kernel DevComm is itself RAIL), and
 * NCCL accepts RAIL on any GIN-capable comm (the only RAIL guard rejects
 * comms whose globalGinSupport == NONE).
 *
 * Set ginConnectionType directly; the NCCL M2N compatibility floor is
 * NCCL 2.30.5, where this field is available. */
ncclResult_t createProbeDevComm(ncclComm_t comm, int ginConnectionType, ncclDevComm* out) {
  ncclDevCommRequirements reqs = NCCL_DEV_COMM_REQUIREMENTS_INITIALIZER;
  /* Request the chosen GIN connection but no GIN resources; lsaSize is read
   * from comm topology regardless of resource counts. */
  reqs.ginConnectionType = (decltype(reqs.ginConnectionType))ginConnectionType;
  memset(out, 0, sizeof(*out));
  {
    M2nApiUnlock apiUnlock;
    NCCL_M2N_CHECK(ncclDevCommCreate(comm, &reqs, out));
    NCCL_M2N_CHECK(m2nWaitCommReady(comm));
  }
  return ncclSuccess;
}

/* AllReduce(MAX) a single int over the parent comm so every rank learns
 * the value contributed by the generator ranks (trainer ranks pass 0). */
static ncclResult_t broadcastMaxInt(ncclComm_t comm, cudaStream_t stream, int localValue, int* out) {
  M2nApiUnlock apiUnlock;
  int* dev = nullptr;
  {
    std::lock_guard<std::mutex> guard(gSplitBroadcastScratchMutex);
    NCCL_M2N_CHECK(getSplitBroadcastScratch(&dev));
  }
  int host = localValue;
  ncclResult_t rc = ncclSuccess;
  /* FIXME: Simplify these staged checks after the device allocation has automatic cleanup. */
  cudaError_t cerr = cudaMemcpyAsync(dev, &host, sizeof(int), cudaMemcpyHostToDevice, stream);
  if (cerr == cudaSuccess) {
    /* Drive the AllReduce to completion (a blocking comm returns ncclSuccess
     * immediately; a non-blocking comm is spun until the collective is enqueued
     * on `stream`) BEFORE enqueuing the device->host copy of the reduced value,
     * so the D2H never reads an un-enqueued result. Scratch is per CUDA device,
     * so local NCCL ranks use distinct allocations. */
    rc = ncclAllReduce(dev, dev + 1, 1, ncclInt, ncclMax, comm, stream);
    if (rc == ncclSuccess || rc == ncclInProgress) {
      rc = m2nWaitCommReady(comm);
    }
  }
  if (cerr == cudaSuccess && rc == ncclSuccess) {
    cerr = cudaMemcpyAsync(&host, dev + 1, sizeof(int), cudaMemcpyDeviceToHost, stream);
  }
  if (cerr == cudaSuccess && rc == ncclSuccess) {
    cerr = cudaStreamSynchronize(stream);
  }
  if (rc != ncclSuccess) {
    NCCL_M2N_FAIL(rc, -1, "NCCL allreduce in split lsaSize broadcast failed: %s", ncclGetErrorString(rc));
  }
  if (cerr != cudaSuccess) {
    NCCL_M2N_FAIL(ncclSystemError, -1, "CUDA error in split lsaSize broadcast: %s", cudaGetErrorString(cerr));
  }
  *out = host;
  return ncclSuccess;
}

/* Form or fetch commB (RAIL, all generator ranks) and probe its NVL-domain
 * size. commB is keyed by the parent communicator and exact mesh geometry.
 *
 * The split-or-skip decision is made collective-consistent over the parent
 * comm via an existence AllReduce(MAX): generator ranks that already hold
 * this parent's commB contribute 1, while trainer ranks contribute 0. A
 * purely local cache check would therefore disagree across the parent comm
 * and deadlock the collective split.
 *
 * MUST be called collectively by every parent-comm rank. It only forms and
 * probes commB; dispatch sites decide whether split comms are needed. */
ncclResult_t ensureCommBShared(ncclComm_t comm, const ncclMesh_t* srcMesh, const ncclMesh_t* dstMesh,
                               cudaStream_t stream, CommBSharedEntry** out) {
  int parentRank = -1;
  NCCL_M2N_CHECK(ncclCommUserRank(comm, &parentRank));

  const int dstStart = dstMesh->startRank;
  const int dstSize = dstMesh->dims[0] * dstMesh->dims[1];
  const int srcStart = srcMesh->startRank;
  const int srcSize = srcMesh->dims[0] * srcMesh->dims[1];
  const bool isDst = (parentRank >= dstStart && parentRank < dstStart + dstSize);

  CommBSharedEntry* shared = findCommBShared(comm, srcStart, srcSize, dstStart, dstSize);

  /* Existence broadcast: 1 iff this parent already has a commB. Only its
   * generator ranks hold a non-null handle, so the MAX makes the cache-hit
   * decision collective-consistent with its trainer ranks. */
  const int localHasCommB = (isDst && shared != nullptr && shared->commB != nullptr) ? 1 : 0;
  int commBExists = 0;
  NCCL_M2N_CHECK(broadcastMaxInt(comm, stream, localHasCommB, &commBExists));

  /* A cached commB must retain the same source membership. Otherwise use the
   * parent path instead of mixing distinct split topologies in one commB. */
  const int localSharedSrcSize = (isDst && shared != nullptr) ? shared->srcSize : 0;
  int sharedSrcSize = 0;
  if (commBExists) {
    NCCL_M2N_CHECK(broadcastMaxInt(comm, stream, localSharedSrcSize, &sharedSrcSize));
    if (sharedSrcSize != srcSize) {
      RESHARD_INFO(parentRank,
                   "split-comm: cached commB source size mismatch (cached=%d requested=%d) for gen set [%d,%d); "
                   "falling back to parent DevComm",
                   sharedSrcSize, srcSize, dstStart, dstStart + dstSize);
      *out = nullptr;
      return ncclSuccess;
    }
  }

  const int localCacheFull = (shared == nullptr && gCommBSharedCount >= kMaxSplitCommEntries) ? 1 : 0;
  int cacheFull = 0;
  NCCL_M2N_CHECK(broadcastMaxInt(comm, stream, localCacheFull, &cacheFull));
  if (cacheFull) {
    NCCL_M2N_FAIL(ncclInvalidArgument, parentRank,
                  "split-comm: commB shared cache full (%d); refusing gen set [%d,%d). Increase "
                  "kMaxSplitCommEntries",
                  kMaxSplitCommEntries, dstStart, dstStart + dstSize);
  }

  ncclComm_t commB = nullptr;
  ncclDevComm probeDevComm;
  bool probeValid = false;
  int localLsa = 0;
  int rankInB = -1;

  if (commBExists) {
    /* Reuse: generator ranks already hold commB + lsaSize in `shared`.
     * Trainer ranks hold the corresponding cache entry with a null commB. */
    if (isDst && shared != nullptr) {
      commB = shared->commB;
      probeDevComm = shared->probeDevComm;
      probeValid = shared->probeValid;
      localLsa = shared->lsaSize;
      rankInB = shared->rankInB;
    }
  } else {
    /* Form commB (all generator ranks) — collective over the parent.
     *
     * To make commB natively RAIL (globalGinSupport == NCCL_GIN_CONNECTION_RAIL)
     * we temporarily force NCCL_CROSS_NIC=0 across the split.  ncclCommSplit
     * recomputes globalGinSupport from ncclParamCrossNic() during
     * initTransportsRank and freezes it on the new comm, so only this split
     * call needs the override.  ncclGinConnectOnce then builds commB's GIN
     * connection over the rail team only (nRanks/lsaSize peers) and hands that
     * reduced peer list to the backend — the GDAKI backend honors this at the
     * connection level even though it ignores the FULL-comm rankStride path.
     * All parent ranks run this collectively (NCCL ANDs crossNicSupport across
     * every rank, so the override must be symmetric).  Needs
     * NCCL_NO_CACHE=NCCL_CROSS_NIC so the param is re-read here instead of
     * served from its first-read cache.  commA is split with NCCL_CROSS_NIC
     * restored and stays FULL (all-to-all). */
    const int colorB = isDst ? 0 : NCCL_SPLIT_NOCOLOR;
    const bool forceRail = reshardGetCommBForceRail();
    {
      ScopedCrossNicRailOverride crossNicOverride(forceRail);
      if (forceRail && parentRank == 0) {
        RESHARD_INFO(parentRank, "split-comm: commB forced RAIL via NCCL_CROSS_NIC=0; "
                                 "requires NCCL_NO_CACHE=NCCL_CROSS_NIC to take effect");
      }
      {
        M2nApiUnlock apiUnlock;
        NCCL_M2N_CHECK(ncclCommSplit(comm, colorB, parentRank, &commB, nullptr));
        NCCL_M2N_CHECK(m2nWaitCommReady(comm));
      }
      if (isDst) {
        NCCL_M2N_CHECK_ARG(commB != nullptr, parentRank, "split-comm: ncclCommSplit did not publish commB");
        M2nApiUnlock apiUnlock;
        NCCL_M2N_CHECK(m2nWaitCommReady(commB));
      }
    }

    /* Probe commB for lsaSize (generator ranks only). */
    if (isDst && commB != nullptr) {
      NCCL_M2N_CHECK(createProbeDevComm(commB, NCCLM2N_GIN_RAIL_CONNECTION, &probeDevComm));
      probeValid = true;
      localLsa = (probeDevComm.lsaSize > 0) ? probeDevComm.lsaSize : 0;
      NCCL_M2N_CHECK(ncclCommUserRank(commB, &rankInB));
    }
  }

  /* Broadcast lsaSize to every parent-comm rank (trainers contribute 0).
   * Keeps the collective symmetric and lets trainer ranks learn the gen
   * NVL-domain size for their per-parent eligibility / K computation. */
  int lsaSize = 0;
  NCCL_M2N_CHECK(broadcastMaxInt(comm, stream, localLsa, &lsaSize));

  int numGenDomains = 0;
  if (lsaSize > 0 && dstSize > 0) {
    numGenDomains = (dstSize + lsaSize - 1) / lsaSize;
  }

  if (commBExists && shared != nullptr) {
    /* Already cached for this rank; nothing to (re)store. */
    *out = shared;
    return ncclSuccess;
  }

  /* Store a new shared entry.  Even trainer-only ranks store one (commB
   * == NULL) so their per-rank cache state is consistent with future
   * lookups; they never use the commB handle. */
  CommBSharedEntry e;
  memset(&e, 0, sizeof(e));
  e.parent = comm;
  e.srcStart = srcStart;
  e.dstStart = dstStart;
  e.dstSize = dstSize;
  e.srcSize = srcSize;
  e.commB = commB;
  e.probeDevComm = probeDevComm;
  e.probeValid = probeValid;
  e.lsaSize = lsaSize;
  e.numGenDomains = numGenDomains;
  e.rankInB = rankInB;
  e.isDst = isDst;
  e.used = true;

  gCommBShared[gCommBSharedCount] = e;
  *out = &gCommBShared[gCommBSharedCount];
  gCommBSharedCount++;
  return ncclSuccess;
}

/* Form (or fetch the cached) commA = all source ranks + the first K gen
 * NVL domains, and probe the source (trainer) NVL-domain size.  commA
 * membership depends on K, so it is cached keyed by (parent comm, K).
 * MUST be called collectively by every parent-comm rank (all ranks agree
 * on K for a given parameter). */
ncclResult_t ensureCommA(ncclComm_t comm, const CommBParentEntry* b, int K, cudaStream_t stream,
                         CommACacheEntry** out) {
  CommACacheEntry* hit = findCommA(comm, b, K);
  if (hit != nullptr) {
    *out = hit;
    return ncclSuccess;
  }

  const int parentRank = b->parentRank;
  const int localCacheFull = (gCommACount >= kMaxSplitCommEntries) ? 1 : 0;
  int cacheFull = 0;
  NCCL_M2N_CHECK(broadcastMaxInt(comm, stream, localCacheFull, &cacheFull));
  if (cacheFull) {
    NCCL_M2N_FAIL(ncclInvalidArgument, parentRank,
                  "split-comm: commA cache full (%d); refusing comm %p K=%d. Increase kMaxSplitCommEntries",
                  kMaxSplitCommEntries, (void*)comm, K);
  }
  const bool isSrc = (parentRank >= b->srcStart && parentRank < b->srcStart + b->srcSize);
  /* commB's LSA teams are lsaSize-sized contiguous blocks of gen ranks in
   * parent order, so the first K injection domains are parent ranks
   * [dstStart, dstStart + K*lsaSize). */
  const int commAGenRanks = K * b->lsaSize;
  const bool inInjectionDomains = b->isDst && (parentRank < b->dstStart + commAGenRanks);
  const bool inA = isSrc || inInjectionDomains;

  ncclComm_t commA = nullptr;
  {
    const int colorA = inA ? 0 : NCCL_SPLIT_NOCOLOR;
    const int keyA = isSrc ? (parentRank - b->srcStart) : (b->srcSize + parentRank - b->dstStart);
    M2nApiUnlock apiUnlock;
    NCCL_M2N_CHECK(ncclCommSplit(comm, colorA, keyA, &commA, nullptr));
    NCCL_M2N_CHECK(m2nWaitCommReady(comm));
  }

  int rankInA = -1;
  if (inA) {
    NCCL_M2N_CHECK_ARG(commA != nullptr, parentRank, "split-comm: ncclCommSplit did not publish commA");
    {
      M2nApiUnlock apiUnlock;
      NCCL_M2N_CHECK(m2nWaitCommReady(commA));
    }
    NCCL_M2N_CHECK(ncclCommUserRank(commA, &rankInA));
  }

  /* Probe commA for the SOURCE (trainer) NVL-domain size: only source
   * ranks contribute (they report the trainer domain), MAX-broadcast over
   * the parent comm.  The probe DevComm is created by ALL commA members. */
  ncclDevComm probeDevCommA;
  bool probeAValid = false;
  int srcLocalLsa = 0;
  if (inA && commA != nullptr) {
    NCCL_M2N_CHECK(createProbeDevComm(commA, NCCLM2N_GIN_RAIL_CONNECTION, &probeDevCommA));
    probeAValid = true;
    if (isSrc) {
      srcLocalLsa = (probeDevCommA.lsaSize > 0) ? probeDevCommA.lsaSize : 0;
    }
  }
  int srcLsaSize = 0;
  NCCL_M2N_CHECK(broadcastMaxInt(comm, stream, srcLocalLsa, &srcLsaSize));

  CommACacheEntry e;
  memset(&e, 0, sizeof(e));
  e.parent = comm;
  e.srcStart = b->srcStart;
  e.srcSize = b->srcSize;
  e.dstStart = b->dstStart;
  e.dstSize = b->dstSize;
  e.K = K;
  e.commA = commA;
  e.probeDevCommA = probeDevCommA;
  e.probeAValid = probeAValid;
  e.rankInA = rankInA;
  e.srcLsaSize = srcLsaSize;
  e.inA = inA;
  e.used = true;

  gCommACache[gCommACount] = e;
  *out = &gCommACache[gCommACount];
  gCommACount++;
  return ncclSuccess;
}

} // namespace

#ifdef NCCL_M2N_TESTING
ncclResult_t reshardTestBroadcastMaxInt(ncclComm_t comm, cudaStream_t stream, int localValue, int* out) {
  return broadcastMaxInt(comm, stream, localValue, out);
}
#endif

int reshardGetPersistentControlSlotCount() {
  return kPersistentControlSlots;
}

void stagingPipeControlSlotCacheReset() {
  for (int i = 0; i < gPersistentControlSlotCount; i++) {
    gPersistentControlSlots[i] = {};
  }
  gPersistentControlSlotCount = 0;
}

ncclResult_t reshardGetOrCreatePersistentControlSlot(ncclComm_t parentComm,
                                                     const ReshardStagingMeshSignature& meshSignature,
                                                     const ReshardStagingChannelSignature& channelSignature, int rank,
                                                     int* outSlot) {
  NCCL_M2N_CHECK_ARG(parentComm != nullptr && outSlot != nullptr, rank,
                     "PIPE persistent control slot requires parent comm and output");

  bool usedSlots[kPersistentControlSlots] = {};
  for (int i = 0; i < gPersistentControlSlotCount; i++) {
    PersistentControlSlotEntry& e = gPersistentControlSlots[i];
    if (!samePersistentControlPool(e, parentComm)) {
      continue;
    }
    if (e.meshSignature == meshSignature && e.channelSignature == channelSignature) {
      *outSlot = e.slot;
      return ncclSuccess;
    }
    if (e.slot >= 0 && e.slot < kPersistentControlSlots) {
      usedSlots[e.slot] = true;
    }
  }

  int slot = -1;
  for (int i = 0; i < kPersistentControlSlots; i++) {
    if (!usedSlots[i]) {
      slot = i;
      break;
    }
  }
  NCCL_M2N_CHECK_ARG(slot >= 0, rank, "PIPE persistent control slots exhausted (%d) for parent comm %p",
                     kPersistentControlSlots, (void*)parentComm);
  NCCL_M2N_CHECK_ARG(gPersistentControlSlotCount < kMaxPersistentControlSlotEntries, rank,
                     "PIPE persistent control-slot cache full (%d)", kMaxPersistentControlSlotEntries);

  PersistentControlSlotEntry e;
  memset(&e, 0, sizeof(e));
  e.parent = parentComm;
  e.meshSignature = meshSignature;
  e.channelSignature = channelSignature;
  e.slot = slot;
  e.used = true;
  gPersistentControlSlots[gPersistentControlSlotCount++] = e;
  *outSlot = slot;
  return ncclSuccess;
}

/* Phase gate: the strided node assignment in the load balancer (needed
 * when srcRepCount < numGenDomains so injections funnel into the first K
 * domains) is implemented in reshard_loadbalance.cc / reshard_prepare.cc
 * (strided getTargetRepRange/getSourceRepForDest + K-stepped ring walk).
 * When false we fall back to the single-DevComm path for the strided
 * regime; when true the split path serves it too. */
static constexpr bool kSplitStridedSupported = true;
static constexpr int kSplitRepRepKBound = 4;

ncclResult_t reshardGetOrCreateSplitComms(ncclComm_t comm, const ncclMesh_t* srcMesh, const ncclMesh_t* dstMesh,
                                          int srcRepCount, int dstRepCount, bool dstRepStrided, int numCtas,
                                          cudaStream_t stream, ReshardSplitComms* out) {
  NCCL_M2N_CHECK_ARG(out != nullptr && comm != nullptr && srcMesh != nullptr && dstMesh != nullptr, -1,
                     "reshardGetOrCreateSplitComms: comm, srcMesh, dstMesh, and output must be non-null");
  memset(out, 0, sizeof(*out));
  out->commA = nullptr;
  out->commB = nullptr;
  out->rankInA = -1;
  out->rankInB = -1;
  out->slotIdx = 0;

  {
    M2nApiUnlock apiUnlock;
    NCCL_M2N_CHECK(m2nWaitCommReady(comm));
  }
  int parentRank = -1, parentSize = 0;
  NCCL_M2N_CHECK(ncclCommUserRank(comm, &parentRank));
  NCCL_M2N_CHECK(ncclCommCount(comm, &parentSize));

  const int srcStart = srcMesh->startRank;
  const int srcSize = srcMesh->dims[0] * srcMesh->dims[1];
  const int dstStart = dstMesh->startRank;
  const int dstSize = dstMesh->dims[0] * dstMesh->dims[1];

  /* commA orders source ranks before destination-only ranks. The split
   * parameter translation currently relies on that disjoint layout. */
  const bool meshesOverlap = srcStart < dstStart + dstSize && dstStart < srcStart + srcSize;
  if (meshesOverlap) {
    RESHARD_INFO(parentRank, "split-comm: overlapping source/destination meshes -> fallback to parent DevComm");
    out->parentComm = comm;
    return ncclSuccess;
  }

  /* On the first reshard for this parent comm, lazily form or load commB. */
  CommBParentEntry* pe = findCommBParent(comm, srcStart, srcSize, dstStart, dstSize);
  CommBSharedEntry* se = nullptr;

  if (pe == nullptr) {
    const int localParentCacheFull = (gCommBParentCount >= kMaxSplitCommEntries) ? 1 : 0;
    int parentCacheFull = 0;
    NCCL_M2N_CHECK(broadcastMaxInt(comm, stream, localParentCacheFull, &parentCacheFull));
    if (parentCacheFull) {
      NCCL_M2N_FAIL(ncclInvalidArgument, parentRank,
                    "split-comm: commB parent cache full (%d); refusing comm %p. Increase kMaxSplitCommEntries",
                    kMaxSplitCommEntries, (void*)comm);
    }

    /* Stage 1: commB, cached for this parent and mesh geometry. */
    NCCL_M2N_CHECK(ensureCommBShared(comm, srcMesh, dstMesh, stream, &se));
    if (se == nullptr) {
      out->active = false;
      out->parentComm = comm;
      return ncclSuccess;
    }

    CommBParentEntry e;
    memset(&e, 0, sizeof(e));
    e.parent = comm;
    e.dstStart = dstStart;
    e.dstSize = dstSize;
    e.lsaSize = se->lsaSize;
    e.numGenDomains = se->numGenDomains;
    e.parentRank = parentRank;
    e.parentSize = parentSize;
    e.srcStart = srcStart;
    e.srcSize = srcSize;
    e.isDst = se->isDst;
    e.rankInB = se->rankInB;
    e.used = true;

    gCommBParent[gCommBParentCount] = e;
    pe = &gCommBParent[gCommBParentCount];
    gCommBParentCount++;
  } else {
    se = findCommBShared(comm, pe->srcStart, pe->srcSize, pe->dstStart, pe->dstSize);
  }

  /* Base geometry (returned regardless of activation). */
  ReshardSplitComms r;
  memset(&r, 0, sizeof(r));
  r.parentComm = comm;
  r.lsaSize = pe->lsaSize;
  r.numGenDomains = pe->numGenDomains;
  r.parentRank = parentRank;
  r.parentSize = parentSize;
  r.srcStartRank = srcStart;
  r.srcMeshSize = srcSize;
  r.dstStartRank = dstStart;
  r.dstMeshSize = dstSize;
  r.commB = (se != nullptr) ? se->commB : nullptr;
  r.inB = pe->isDst;
  r.rankInB = pe->rankInB;
  r.slotIdx = 0;
  r.valid = true;

  const int maxConcurrency = reshardGetSplitSlotCount();
  if (se == nullptr) {
    RESHARD_INFO(parentRank, "split-comm: missing cached commB shared state; falling back to parent DevComm");
    r.active = false;
    *out = r;
    return ncclSuccess;
  }

  /* K = number of injection NVL domains.  commA's generator block is the
   * first K*lsaSize generator ranks and must hold one COMPLETE destination
   * replica so the commB ring can replicate it to the remaining copies.
   *
   * A destination replica spans `domainsPerRep` NVL domains:
   *   domainsPerRep = numGenDomains / dstRepCount  (>= 1).
   *   - reps/domain >= 1 (case 1): a replica fits within one domain, so
   *     domainsPerRep clamps to 1 and K reduces to min(srcRepCount,
   *     numGenDomains) -- identical to the original behavior.
   *   - reps/domain <  1 (case 2): a replica spans >1 domains, so each
   *     injected replica needs domainsPerRep domains in commA.
   *
   * We directly inject `numInjectionReps = min(srcRepCount, dstRepCount)`
   * replicas (preserving the "parallel multi-inject with min" policy), each
   * occupying domainsPerRep domains, capped at the whole generator.  The
   * commB ring then strides by K domains to the remaining replicas.
   * `needStrided` is true whenever commA does not already span every gen
   * domain (i.e. some domains receive their copy via the ring). */
  if (!dstRepStrided && dstRepCount > 0 && pe->numGenDomains >= dstRepCount && pe->numGenDomains % dstRepCount != 0) {
    RESHARD_INFO(parentRank, "split-comm: generator domains (%d) do not divide destination replicas (%d) -> fallback",
                 pe->numGenDomains, dstRepCount);
    r.active = false;
    *out = r;
    return ncclSuccess;
  }
  int domainsPerRep = dstRepStrided ? pe->numGenDomains : 1;
  if (!dstRepStrided && dstRepCount > 0 && pe->numGenDomains >= dstRepCount) {
    domainsPerRep = pe->numGenDomains / dstRepCount;
    if (domainsPerRep < 1) domainsPerRep = 1;
  }
  int numInjectionReps = pe->numGenDomains;
  if (srcRepCount > 0) {
    numInjectionReps = (srcRepCount < dstRepCount) ? srcRepCount : dstRepCount;
    if (numInjectionReps < 1) numInjectionReps = 1;
  }
  bool singleRepInject = false;
  if (reshardGetSplitSingleRepInject()) {
    if (domainsPerRep > 1) {
      numInjectionReps = 1;
      singleRepInject = true;
    } else if (kSplitRepRepKBound > 0 && numInjectionReps > kSplitRepRepKBound) {
      numInjectionReps = kSplitRepRepKBound;
      singleRepInject = true;
    }
  }
  int numInjectionDomains = numInjectionReps * domainsPerRep;
  if (numInjectionDomains > pe->numGenDomains || numInjectionDomains <= 0) {
    numInjectionDomains = pe->numGenDomains;
  }
  bool needStrided = (numInjectionDomains < pe->numGenDomains);

  if (needStrided && !kSplitStridedSupported) {
    /* Strided LB not active: fall back to the single-DevComm path for
     * THIS parameter only (commB stays cached, other K's unaffected). */
    RESHARD_INFO(parentRank, "split-comm: K=%d strided unsupported -> fallback (numGenDomains=%d srcRepCount=%d)",
                 numInjectionDomains, pe->numGenDomains, srcRepCount);
    r.active = false;
    *out = r;
    return ncclSuccess;
  }

  /* Stage 2: commA for this K (cached per (parent comm, K)). */
  CommACacheEntry* a = nullptr;
  NCCL_M2N_CHECK(ensureCommA(comm, pe, numInjectionDomains, stream, &a));

  /* PIPE uses outer partition 0; persistent control slots isolate graphs. */
  const int slotIdx = (reshardGetCopyAlgorithm() == RESHARD_COPY_ALGO_PIPE) ? 0 : getStagingBucketIndex(comm);
  if (slotIdx < 0 || slotIdx >= maxConcurrency) {
    NCCL_M2N_FAIL(ncclInvalidArgument, parentRank, "split-comm: invalid staging bucket index %d for %d partitions",
                  slotIdx, maxConcurrency);
  }

  r.active = true;
  r.numInjectionDomains = numInjectionDomains;
  r.domainsPerRep = domainsPerRep;
  r.strided = needStrided;
  r.commA = a->commA;
  r.inA = a->inA;
  r.rankInA = a->rankInA;
  r.srcLsaSize = a->srcLsaSize;
  r.slotIdx = slotIdx;

  RESHARD_INFO(parentRank,
               "split-comm: parentSize=%d src=[%d,%d) dst=[%d,%d) lsaSize=%d numGenDomains=%d K=%d strided=%d "
               "srcRepCount=%d dstRepCount=%d domainsPerRep=%d singleRepInject=%d slot=%d/%d active=1",
               parentSize, srcStart, srcStart + srcSize, dstStart, dstStart + dstSize, pe->lsaSize, pe->numGenDomains,
               numInjectionDomains, (int)needStrided, srcRepCount, dstRepCount, domainsPerRep, (int)singleRepInject,
               slotIdx, maxConcurrency);

  *out = r;
  return ncclSuccess;
}

ncclResult_t reshardSplitEnsureResources(const ReshardSplitComms* sc, void* stagingBuffer, size_t stagingCapacity,
                                         int numCtas, int ginSignalCountA, int ginCounterCountA, int signalsPerSlotB,
                                         int countersPerSlotB, int ctxPerSlotB, int maxConcurrency, cudaStream_t stream,
                                         ncclWindow_t* outWindowA, ncclWindow_t* outWindowB, ncclDevComm* outDevCommA,
                                         ReshardDevCommUse* outDevCommAUse, ncclDevComm* outDevCommB,
                                         ReshardDevCommUse* outDevCommBUse) {
  NCCL_M2N_CHECK_ARG(sc != nullptr && stagingBuffer != nullptr, -1,
                     "reshardSplitEnsureResources: split state and staging buffer must be non-null");
  if (outWindowA != nullptr) *outWindowA = nullptr;
  if (outWindowB != nullptr) *outWindowB = nullptr;
  if (outDevCommA != nullptr) memset(outDevCommA, 0, sizeof(*outDevCommA));
  if (outDevCommB != nullptr) memset(outDevCommB, 0, sizeof(*outDevCommB));
  if (outDevCommBUse != nullptr) *outDevCommBUse = {};

  /* commA (FULL): trainer + first gen NVL domain.  commA is PER-PARENT
   * (not shared), so its window + DevComm stay cached under the commA key;
   * cacheFinalize() tears them down before
   * reshardSplitCommFinalize() destroys commA. */
  if (sc->inA && sc->commA != nullptr) {
    ncclWindow_t* cw =
      findCachedInternalWindowByPtr(sc->commA, stagingBuffer, stagingCapacity, RESHARD_INTERNAL_WINDOW_SPLIT);
    ncclWindow_t winA = nullptr;
    if (cw != nullptr) {
      winA = *cw;
    } else {
      {
        M2nApiUnlock apiUnlock;
        NCCL_M2N_CHECK(ncclCommWindowRegister(sc->commA, stagingBuffer, stagingCapacity, &winA,
                                               NCCL_WIN_COLL_SYMMETRIC));
        NCCL_M2N_CHECK(m2nWaitCommReady(sc->commA));
      }
      NCCL_M2N_CHECK(cacheInternalWindow(sc->commA, stagingBuffer, stagingCapacity, RESHARD_INTERNAL_WINDOW_SPLIT,
                                       winA));
    }
    if (outWindowA != nullptr) *outWindowA = winA;

    const bool needDevCommA = outDevCommA != nullptr || outDevCommAUse != nullptr;
    NCCL_M2N_CHECK_ARG(!needDevCommA || (outDevCommA != nullptr && outDevCommAUse != nullptr), sc->parentRank,
                       "reshardSplitEnsureResources: commA DevComm and use outputs must be supplied together");
    if (needDevCommA) {
      NCCL_M2N_CHECK(reshardGetOrCreateDevCommWithRequirements(
        sc->commA, numCtas, ginSignalCountA, ginCounterCountA, RESHARD_DEVCOMM_BARRIER_HYBRID,
        reshardGetGinContextCount(), NCCL_GIN_CONNECTION_FULL, stream, outDevCommA, outDevCommAUse));
    }
  }

  /* commB (RAIL): all generator ranks. Its kernel DevComm is cached for this
   * parent and mesh, sized for the staging-bucket partitions, and reused
   * across streams. */
  if (sc->inB && sc->commB != nullptr) {
    ncclWindow_t* cw =
      findCachedInternalWindowByPtr(sc->commB, stagingBuffer, stagingCapacity, RESHARD_INTERNAL_WINDOW_SPLIT);
    ncclWindow_t winB = nullptr;
    if (cw != nullptr) {
      winB = *cw;
    } else {
      {
        M2nApiUnlock apiUnlock;
        NCCL_M2N_CHECK(ncclCommWindowRegister(sc->commB, stagingBuffer, stagingCapacity, &winB,
                                               NCCL_WIN_COLL_SYMMETRIC));
        NCCL_M2N_CHECK(m2nWaitCommReady(sc->commB));
      }
      NCCL_M2N_CHECK(cacheInternalWindow(sc->commB, stagingBuffer, stagingCapacity, RESHARD_INTERNAL_WINDOW_SPLIT,
                                       winB));
    }
    if (outWindowB != nullptr) *outWindowB = winB;

    const int conc = (maxConcurrency > 0) ? maxConcurrency : 1;
    const int totalSignals = signalsPerSlotB * conc;
    const int totalCounters = countersPerSlotB * conc;
    const int totalContexts = ctxPerSlotB * conc;
    const int totalBarriers = numCtas * conc;

    const bool needDevCommB = outDevCommB != nullptr || outDevCommBUse != nullptr;
    NCCL_M2N_CHECK_ARG(!needDevCommB || (outDevCommB != nullptr && outDevCommBUse != nullptr), sc->parentRank,
                       "reshardSplitEnsureResources: commB DevComm and use outputs must be supplied together");
    if (needDevCommB) {
      NCCL_M2N_CHECK(reshardGetOrCreateDevCommWithRequirements(
        sc->commB, totalBarriers, totalSignals, totalCounters, RESHARD_DEVCOMM_BARRIER_HYBRID, totalContexts,
        NCCLM2N_GIN_RAIL_CONNECTION, stream, outDevCommB, outDevCommBUse));
    }
  }

  return ncclSuccess;
}

void reshardSplitCommFinalize() {
  freeSplitBroadcastScratch();

  if (reshardResourcesNeedQuarantine()) {
    RESHARD_WARN(-1, "Retaining split communicators because GPU work could not be fenced safely");
    for (int i = 0; i < gCommACount; i++) {
      gCommACache[i] = {};
    }
    gCommACount = 0;
    for (int i = 0; i < gCommBParentCount; i++) {
      gCommBParent[i] = {};
    }
    gCommBParentCount = 0;
    for (int i = 0; i < gCommBSharedCount; i++) {
      gCommBShared[i] = {};
    }
    gCommBSharedCount = 0;
    return;
  }

  /* commA entries first: destroy each probe DevComm before its commA. */
  for (int i = 0; i < gCommACount; i++) {
    CommACacheEntry& e = gCommACache[i];
    if (!e.used) {
      continue;
    }
    if (e.probeAValid && e.commA != nullptr) {
      NCCL_M2N_CHECK_WARN(ncclDevCommDestroy(e.commA, &e.probeDevCommA));
    }
    if (e.commA != nullptr) {
      NCCL_M2N_CHECK_WARN(ncclCommDestroy(e.commA));
    }
    e = {};
  }
  gCommACount = 0;

  /* Per-parent eligibility entries hold no CUDA handles. */
  for (int i = 0; i < gCommBParentCount; i++) {
    gCommBParent[i] = {};
  }
  gCommBParentCount = 0;

  /* commB probe DevComms are private to split formation. Cached kernel
   * DevComms were released by cacheFinalize() before this communicator. */
  for (int i = 0; i < gCommBSharedCount; i++) {
    CommBSharedEntry& e = gCommBShared[i];
    if (!e.used) {
      continue;
    }
    if (e.probeValid && e.commB != nullptr) {
      NCCL_M2N_CHECK_WARN(ncclDevCommDestroy(e.commB, &e.probeDevComm));
    }
    if (e.commB != nullptr) {
      NCCL_M2N_CHECK_WARN(ncclCommDestroy(e.commB));
    }
    e = {};
  }
  gCommBSharedCount = 0;
}
