library ieee;
use ieee.std_logic_1164.all;


entity half_adder is
	port( 
		a,b : std_logic
	);
end entity;




