
STM32U575VGT6_W25Q128J_ExternalLoader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000434  20000004  20000004  00001004  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .ARM          00000008  20000438  20000438  00001438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .init_array   00000004  20000440  20000440  00001440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  20000444  20000444  00001444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000098  20000448  20000448  00001448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000334  200004e0  200004e0  000014e0  2**2
                  ALLOC
  6 .text         00017e70  20000814  20000814  00001814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .Dev_info     000000c8  20018684  20018684  0001a684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .rodata       00000180  2001874c  2001874c  0001974c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 ._user_heap_stack 00000600  200188cc  200188cc  000198cc  2**0
                  ALLOC
 10 .ARM.attributes 00000036  00000000  00000000  0001a74c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001973f  00000000  00000000  0001a782  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00003be1  00000000  00000000  00033ec1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000014d8  00000000  00000000  00037aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000352b8  00000000  00000000  00038f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001d5eb  00000000  00000000  0006e238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013c16a  00000000  00000000  0008b823  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c798d  2**0
                  CONTENTS, READONLY
 18 .debug_rnglists 00000fa8  00000000  00000000  001c79d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  00005864  00000000  00000000  001c8978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000007d  00000000  00000000  001ce1dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

20000814 <__do_global_dtors_aux>:
20000814:	b510      	push	{r4, lr}
20000816:	4c05      	ldr	r4, [pc, #20]	@ (2000082c <__do_global_dtors_aux+0x18>)
20000818:	7823      	ldrb	r3, [r4, #0]
2000081a:	b933      	cbnz	r3, 2000082a <__do_global_dtors_aux+0x16>
2000081c:	4b04      	ldr	r3, [pc, #16]	@ (20000830 <__do_global_dtors_aux+0x1c>)
2000081e:	b113      	cbz	r3, 20000826 <__do_global_dtors_aux+0x12>
20000820:	4804      	ldr	r0, [pc, #16]	@ (20000834 <__do_global_dtors_aux+0x20>)
20000822:	f3af 8000 	nop.w
20000826:	2301      	movs	r3, #1
20000828:	7023      	strb	r3, [r4, #0]
2000082a:	bd10      	pop	{r4, pc}
2000082c:	200004e0 	.word	0x200004e0
20000830:	00000000 	.word	0x00000000
20000834:	20018640 	.word	0x20018640

20000838 <frame_dummy>:
20000838:	b508      	push	{r3, lr}
2000083a:	4b03      	ldr	r3, [pc, #12]	@ (20000848 <frame_dummy+0x10>)
2000083c:	b11b      	cbz	r3, 20000846 <frame_dummy+0xe>
2000083e:	4903      	ldr	r1, [pc, #12]	@ (2000084c <frame_dummy+0x14>)
20000840:	4803      	ldr	r0, [pc, #12]	@ (20000850 <frame_dummy+0x18>)
20000842:	f3af 8000 	nop.w
20000846:	bd08      	pop	{r3, pc}
20000848:	00000000 	.word	0x00000000
2000084c:	200004e4 	.word	0x200004e4
20000850:	20018640 	.word	0x20018640

20000854 <_stack_init>:
20000854:	f5a3 3a80 	sub.w	sl, r3, #65536	@ 0x10000
20000858:	4770      	bx	lr
2000085a:	bf00      	nop

2000085c <_mainCRTStartup>:
2000085c:	4b17      	ldr	r3, [pc, #92]	@ (200008bc <_mainCRTStartup+0x60>)
2000085e:	2b00      	cmp	r3, #0
20000860:	bf08      	it	eq
20000862:	4b13      	ldreq	r3, [pc, #76]	@ (200008b0 <_mainCRTStartup+0x54>)
20000864:	469d      	mov	sp, r3
20000866:	f7ff fff5 	bl	20000854 <_stack_init>
2000086a:	2100      	movs	r1, #0
2000086c:	468b      	mov	fp, r1
2000086e:	460f      	mov	r7, r1
20000870:	4813      	ldr	r0, [pc, #76]	@ (200008c0 <_mainCRTStartup+0x64>)
20000872:	4a14      	ldr	r2, [pc, #80]	@ (200008c4 <_mainCRTStartup+0x68>)
20000874:	1a12      	subs	r2, r2, r0
20000876:	f017 fc38 	bl	200180ea <memset>
2000087a:	4b0e      	ldr	r3, [pc, #56]	@ (200008b4 <_mainCRTStartup+0x58>)
2000087c:	2b00      	cmp	r3, #0
2000087e:	d000      	beq.n	20000882 <_mainCRTStartup+0x26>
20000880:	4798      	blx	r3
20000882:	4b0d      	ldr	r3, [pc, #52]	@ (200008b8 <_mainCRTStartup+0x5c>)
20000884:	2b00      	cmp	r3, #0
20000886:	d000      	beq.n	2000088a <_mainCRTStartup+0x2e>
20000888:	4798      	blx	r3
2000088a:	2000      	movs	r0, #0
2000088c:	2100      	movs	r1, #0
2000088e:	0004      	movs	r4, r0
20000890:	000d      	movs	r5, r1
20000892:	480d      	ldr	r0, [pc, #52]	@ (200008c8 <_mainCRTStartup+0x6c>)
20000894:	2800      	cmp	r0, #0
20000896:	d002      	beq.n	2000089e <_mainCRTStartup+0x42>
20000898:	480c      	ldr	r0, [pc, #48]	@ (200008cc <_mainCRTStartup+0x70>)
2000089a:	f3af 8000 	nop.w
2000089e:	f017 fcd7 	bl	20018250 <__libc_init_array>
200008a2:	0020      	movs	r0, r4
200008a4:	0029      	movs	r1, r5
200008a6:	f000 fc8c 	bl	200011c2 <main>
200008aa:	f017 fa7f 	bl	20017dac <exit>
200008ae:	bf00      	nop
200008b0:	00080000 	.word	0x00080000
	...
200008c0:	200004e0 	.word	0x200004e0
200008c4:	20000814 	.word	0x20000814
	...
200008d0:	20000448 	.word	0x20000448
200008d4:	20000448 	.word	0x20000448
200008d8:	200004e0 	.word	0x200004e0
200008dc:	200004e0 	.word	0x200004e0
200008e0:	20000814 	.word	0x20000814

200008e4 <strlen>:
200008e4:	4603      	mov	r3, r0
200008e6:	f813 2b01 	ldrb.w	r2, [r3], #1
200008ea:	2a00      	cmp	r2, #0
200008ec:	d1fb      	bne.n	200008e6 <strlen+0x2>
200008ee:	1a18      	subs	r0, r3, r0
200008f0:	3801      	subs	r0, #1
200008f2:	4770      	bx	lr

200008f4 <__aeabi_uldivmod>:
200008f4:	b953      	cbnz	r3, 2000090c <__aeabi_uldivmod+0x18>
200008f6:	b94a      	cbnz	r2, 2000090c <__aeabi_uldivmod+0x18>
200008f8:	2900      	cmp	r1, #0
200008fa:	bf08      	it	eq
200008fc:	2800      	cmpeq	r0, #0
200008fe:	bf1c      	itt	ne
20000900:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
20000904:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
20000908:	f000 b9b0 	b.w	20000c6c <__aeabi_idiv0>
2000090c:	f1ad 0c08 	sub.w	ip, sp, #8
20000910:	e96d ce04 	strd	ip, lr, [sp, #-16]!
20000914:	f000 f806 	bl	20000924 <__udivmoddi4>
20000918:	f8dd e004 	ldr.w	lr, [sp, #4]
2000091c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
20000920:	b004      	add	sp, #16
20000922:	4770      	bx	lr

20000924 <__udivmoddi4>:
20000924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20000928:	9d09      	ldr	r5, [sp, #36]	@ 0x24
2000092a:	4688      	mov	r8, r1
2000092c:	4604      	mov	r4, r0
2000092e:	468e      	mov	lr, r1
20000930:	2b00      	cmp	r3, #0
20000932:	d14a      	bne.n	200009ca <__udivmoddi4+0xa6>
20000934:	428a      	cmp	r2, r1
20000936:	4617      	mov	r7, r2
20000938:	d95f      	bls.n	200009fa <__udivmoddi4+0xd6>
2000093a:	fab2 f682 	clz	r6, r2
2000093e:	b14e      	cbz	r6, 20000954 <__udivmoddi4+0x30>
20000940:	f1c6 0320 	rsb	r3, r6, #32
20000944:	fa01 fe06 	lsl.w	lr, r1, r6
20000948:	40b7      	lsls	r7, r6
2000094a:	40b4      	lsls	r4, r6
2000094c:	fa20 f303 	lsr.w	r3, r0, r3
20000950:	ea43 0e0e 	orr.w	lr, r3, lr
20000954:	ea4f 4817 	mov.w	r8, r7, lsr #16
20000958:	fa1f fc87 	uxth.w	ip, r7
2000095c:	0c23      	lsrs	r3, r4, #16
2000095e:	fbbe f1f8 	udiv	r1, lr, r8
20000962:	fb08 ee11 	mls	lr, r8, r1, lr
20000966:	fb01 f20c 	mul.w	r2, r1, ip
2000096a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
2000096e:	429a      	cmp	r2, r3
20000970:	d907      	bls.n	20000982 <__udivmoddi4+0x5e>
20000972:	18fb      	adds	r3, r7, r3
20000974:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
20000978:	d202      	bcs.n	20000980 <__udivmoddi4+0x5c>
2000097a:	429a      	cmp	r2, r3
2000097c:	f200 8154 	bhi.w	20000c28 <__udivmoddi4+0x304>
20000980:	4601      	mov	r1, r0
20000982:	1a9b      	subs	r3, r3, r2
20000984:	b2a2      	uxth	r2, r4
20000986:	fbb3 f0f8 	udiv	r0, r3, r8
2000098a:	fb08 3310 	mls	r3, r8, r0, r3
2000098e:	fb00 fc0c 	mul.w	ip, r0, ip
20000992:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
20000996:	4594      	cmp	ip, r2
20000998:	d90b      	bls.n	200009b2 <__udivmoddi4+0x8e>
2000099a:	18ba      	adds	r2, r7, r2
2000099c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
200009a0:	bf2c      	ite	cs
200009a2:	2401      	movcs	r4, #1
200009a4:	2400      	movcc	r4, #0
200009a6:	4594      	cmp	ip, r2
200009a8:	d902      	bls.n	200009b0 <__udivmoddi4+0x8c>
200009aa:	2c00      	cmp	r4, #0
200009ac:	f000 813f 	beq.w	20000c2e <__udivmoddi4+0x30a>
200009b0:	4618      	mov	r0, r3
200009b2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
200009b6:	eba2 020c 	sub.w	r2, r2, ip
200009ba:	2100      	movs	r1, #0
200009bc:	b11d      	cbz	r5, 200009c6 <__udivmoddi4+0xa2>
200009be:	40f2      	lsrs	r2, r6
200009c0:	2300      	movs	r3, #0
200009c2:	e9c5 2300 	strd	r2, r3, [r5]
200009c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200009ca:	428b      	cmp	r3, r1
200009cc:	d905      	bls.n	200009da <__udivmoddi4+0xb6>
200009ce:	b10d      	cbz	r5, 200009d4 <__udivmoddi4+0xb0>
200009d0:	e9c5 0100 	strd	r0, r1, [r5]
200009d4:	2100      	movs	r1, #0
200009d6:	4608      	mov	r0, r1
200009d8:	e7f5      	b.n	200009c6 <__udivmoddi4+0xa2>
200009da:	fab3 f183 	clz	r1, r3
200009de:	2900      	cmp	r1, #0
200009e0:	d14e      	bne.n	20000a80 <__udivmoddi4+0x15c>
200009e2:	4543      	cmp	r3, r8
200009e4:	f0c0 8112 	bcc.w	20000c0c <__udivmoddi4+0x2e8>
200009e8:	4282      	cmp	r2, r0
200009ea:	f240 810f 	bls.w	20000c0c <__udivmoddi4+0x2e8>
200009ee:	4608      	mov	r0, r1
200009f0:	2d00      	cmp	r5, #0
200009f2:	d0e8      	beq.n	200009c6 <__udivmoddi4+0xa2>
200009f4:	e9c5 4e00 	strd	r4, lr, [r5]
200009f8:	e7e5      	b.n	200009c6 <__udivmoddi4+0xa2>
200009fa:	2a00      	cmp	r2, #0
200009fc:	f000 80ac 	beq.w	20000b58 <__udivmoddi4+0x234>
20000a00:	fab2 f682 	clz	r6, r2
20000a04:	2e00      	cmp	r6, #0
20000a06:	f040 80bb 	bne.w	20000b80 <__udivmoddi4+0x25c>
20000a0a:	1a8b      	subs	r3, r1, r2
20000a0c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
20000a10:	b2bc      	uxth	r4, r7
20000a12:	2101      	movs	r1, #1
20000a14:	0c02      	lsrs	r2, r0, #16
20000a16:	b280      	uxth	r0, r0
20000a18:	fbb3 fcfe 	udiv	ip, r3, lr
20000a1c:	fb0e 331c 	mls	r3, lr, ip, r3
20000a20:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
20000a24:	fb04 f20c 	mul.w	r2, r4, ip
20000a28:	429a      	cmp	r2, r3
20000a2a:	d90e      	bls.n	20000a4a <__udivmoddi4+0x126>
20000a2c:	18fb      	adds	r3, r7, r3
20000a2e:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
20000a32:	bf2c      	ite	cs
20000a34:	f04f 0901 	movcs.w	r9, #1
20000a38:	f04f 0900 	movcc.w	r9, #0
20000a3c:	429a      	cmp	r2, r3
20000a3e:	d903      	bls.n	20000a48 <__udivmoddi4+0x124>
20000a40:	f1b9 0f00 	cmp.w	r9, #0
20000a44:	f000 80ec 	beq.w	20000c20 <__udivmoddi4+0x2fc>
20000a48:	46c4      	mov	ip, r8
20000a4a:	1a9b      	subs	r3, r3, r2
20000a4c:	fbb3 f8fe 	udiv	r8, r3, lr
20000a50:	fb0e 3318 	mls	r3, lr, r8, r3
20000a54:	fb04 f408 	mul.w	r4, r4, r8
20000a58:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
20000a5c:	4294      	cmp	r4, r2
20000a5e:	d90b      	bls.n	20000a78 <__udivmoddi4+0x154>
20000a60:	18ba      	adds	r2, r7, r2
20000a62:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
20000a66:	bf2c      	ite	cs
20000a68:	2001      	movcs	r0, #1
20000a6a:	2000      	movcc	r0, #0
20000a6c:	4294      	cmp	r4, r2
20000a6e:	d902      	bls.n	20000a76 <__udivmoddi4+0x152>
20000a70:	2800      	cmp	r0, #0
20000a72:	f000 80d1 	beq.w	20000c18 <__udivmoddi4+0x2f4>
20000a76:	4698      	mov	r8, r3
20000a78:	1b12      	subs	r2, r2, r4
20000a7a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
20000a7e:	e79d      	b.n	200009bc <__udivmoddi4+0x98>
20000a80:	f1c1 0620 	rsb	r6, r1, #32
20000a84:	408b      	lsls	r3, r1
20000a86:	fa08 f401 	lsl.w	r4, r8, r1
20000a8a:	fa00 f901 	lsl.w	r9, r0, r1
20000a8e:	fa22 f706 	lsr.w	r7, r2, r6
20000a92:	fa28 f806 	lsr.w	r8, r8, r6
20000a96:	408a      	lsls	r2, r1
20000a98:	431f      	orrs	r7, r3
20000a9a:	fa20 f306 	lsr.w	r3, r0, r6
20000a9e:	0c38      	lsrs	r0, r7, #16
20000aa0:	4323      	orrs	r3, r4
20000aa2:	fa1f fc87 	uxth.w	ip, r7
20000aa6:	0c1c      	lsrs	r4, r3, #16
20000aa8:	fbb8 fef0 	udiv	lr, r8, r0
20000aac:	fb00 881e 	mls	r8, r0, lr, r8
20000ab0:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
20000ab4:	fb0e f80c 	mul.w	r8, lr, ip
20000ab8:	45a0      	cmp	r8, r4
20000aba:	d90e      	bls.n	20000ada <__udivmoddi4+0x1b6>
20000abc:	193c      	adds	r4, r7, r4
20000abe:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
20000ac2:	bf2c      	ite	cs
20000ac4:	f04f 0b01 	movcs.w	fp, #1
20000ac8:	f04f 0b00 	movcc.w	fp, #0
20000acc:	45a0      	cmp	r8, r4
20000ace:	d903      	bls.n	20000ad8 <__udivmoddi4+0x1b4>
20000ad0:	f1bb 0f00 	cmp.w	fp, #0
20000ad4:	f000 80b8 	beq.w	20000c48 <__udivmoddi4+0x324>
20000ad8:	46d6      	mov	lr, sl
20000ada:	eba4 0408 	sub.w	r4, r4, r8
20000ade:	fa1f f883 	uxth.w	r8, r3
20000ae2:	fbb4 f3f0 	udiv	r3, r4, r0
20000ae6:	fb00 4413 	mls	r4, r0, r3, r4
20000aea:	fb03 fc0c 	mul.w	ip, r3, ip
20000aee:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
20000af2:	45a4      	cmp	ip, r4
20000af4:	d90e      	bls.n	20000b14 <__udivmoddi4+0x1f0>
20000af6:	193c      	adds	r4, r7, r4
20000af8:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
20000afc:	bf2c      	ite	cs
20000afe:	f04f 0801 	movcs.w	r8, #1
20000b02:	f04f 0800 	movcc.w	r8, #0
20000b06:	45a4      	cmp	ip, r4
20000b08:	d903      	bls.n	20000b12 <__udivmoddi4+0x1ee>
20000b0a:	f1b8 0f00 	cmp.w	r8, #0
20000b0e:	f000 809f 	beq.w	20000c50 <__udivmoddi4+0x32c>
20000b12:	4603      	mov	r3, r0
20000b14:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
20000b18:	eba4 040c 	sub.w	r4, r4, ip
20000b1c:	fba0 ec02 	umull	lr, ip, r0, r2
20000b20:	4564      	cmp	r4, ip
20000b22:	4673      	mov	r3, lr
20000b24:	46e0      	mov	r8, ip
20000b26:	d302      	bcc.n	20000b2e <__udivmoddi4+0x20a>
20000b28:	d107      	bne.n	20000b3a <__udivmoddi4+0x216>
20000b2a:	45f1      	cmp	r9, lr
20000b2c:	d205      	bcs.n	20000b3a <__udivmoddi4+0x216>
20000b2e:	ebbe 0302 	subs.w	r3, lr, r2
20000b32:	eb6c 0c07 	sbc.w	ip, ip, r7
20000b36:	3801      	subs	r0, #1
20000b38:	46e0      	mov	r8, ip
20000b3a:	b15d      	cbz	r5, 20000b54 <__udivmoddi4+0x230>
20000b3c:	ebb9 0203 	subs.w	r2, r9, r3
20000b40:	eb64 0408 	sbc.w	r4, r4, r8
20000b44:	fa04 f606 	lsl.w	r6, r4, r6
20000b48:	fa22 f301 	lsr.w	r3, r2, r1
20000b4c:	40cc      	lsrs	r4, r1
20000b4e:	431e      	orrs	r6, r3
20000b50:	e9c5 6400 	strd	r6, r4, [r5]
20000b54:	2100      	movs	r1, #0
20000b56:	e736      	b.n	200009c6 <__udivmoddi4+0xa2>
20000b58:	fbb1 fcf2 	udiv	ip, r1, r2
20000b5c:	0c01      	lsrs	r1, r0, #16
20000b5e:	4614      	mov	r4, r2
20000b60:	b280      	uxth	r0, r0
20000b62:	4696      	mov	lr, r2
20000b64:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
20000b68:	2620      	movs	r6, #32
20000b6a:	4690      	mov	r8, r2
20000b6c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
20000b70:	4610      	mov	r0, r2
20000b72:	fbb1 f1f2 	udiv	r1, r1, r2
20000b76:	eba3 0308 	sub.w	r3, r3, r8
20000b7a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
20000b7e:	e74b      	b.n	20000a18 <__udivmoddi4+0xf4>
20000b80:	40b7      	lsls	r7, r6
20000b82:	f1c6 0320 	rsb	r3, r6, #32
20000b86:	fa01 f206 	lsl.w	r2, r1, r6
20000b8a:	fa21 f803 	lsr.w	r8, r1, r3
20000b8e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
20000b92:	fa20 f303 	lsr.w	r3, r0, r3
20000b96:	b2bc      	uxth	r4, r7
20000b98:	40b0      	lsls	r0, r6
20000b9a:	4313      	orrs	r3, r2
20000b9c:	0c02      	lsrs	r2, r0, #16
20000b9e:	0c19      	lsrs	r1, r3, #16
20000ba0:	b280      	uxth	r0, r0
20000ba2:	fbb8 f9fe 	udiv	r9, r8, lr
20000ba6:	fb0e 8819 	mls	r8, lr, r9, r8
20000baa:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
20000bae:	fb09 f804 	mul.w	r8, r9, r4
20000bb2:	4588      	cmp	r8, r1
20000bb4:	d951      	bls.n	20000c5a <__udivmoddi4+0x336>
20000bb6:	1879      	adds	r1, r7, r1
20000bb8:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
20000bbc:	bf2c      	ite	cs
20000bbe:	f04f 0a01 	movcs.w	sl, #1
20000bc2:	f04f 0a00 	movcc.w	sl, #0
20000bc6:	4588      	cmp	r8, r1
20000bc8:	d902      	bls.n	20000bd0 <__udivmoddi4+0x2ac>
20000bca:	f1ba 0f00 	cmp.w	sl, #0
20000bce:	d031      	beq.n	20000c34 <__udivmoddi4+0x310>
20000bd0:	eba1 0108 	sub.w	r1, r1, r8
20000bd4:	fbb1 f9fe 	udiv	r9, r1, lr
20000bd8:	fb09 f804 	mul.w	r8, r9, r4
20000bdc:	fb0e 1119 	mls	r1, lr, r9, r1
20000be0:	b29b      	uxth	r3, r3
20000be2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20000be6:	4543      	cmp	r3, r8
20000be8:	d235      	bcs.n	20000c56 <__udivmoddi4+0x332>
20000bea:	18fb      	adds	r3, r7, r3
20000bec:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
20000bf0:	bf2c      	ite	cs
20000bf2:	f04f 0a01 	movcs.w	sl, #1
20000bf6:	f04f 0a00 	movcc.w	sl, #0
20000bfa:	4543      	cmp	r3, r8
20000bfc:	d2bb      	bcs.n	20000b76 <__udivmoddi4+0x252>
20000bfe:	f1ba 0f00 	cmp.w	sl, #0
20000c02:	d1b8      	bne.n	20000b76 <__udivmoddi4+0x252>
20000c04:	f1a9 0102 	sub.w	r1, r9, #2
20000c08:	443b      	add	r3, r7
20000c0a:	e7b4      	b.n	20000b76 <__udivmoddi4+0x252>
20000c0c:	1a84      	subs	r4, r0, r2
20000c0e:	eb68 0203 	sbc.w	r2, r8, r3
20000c12:	2001      	movs	r0, #1
20000c14:	4696      	mov	lr, r2
20000c16:	e6eb      	b.n	200009f0 <__udivmoddi4+0xcc>
20000c18:	443a      	add	r2, r7
20000c1a:	f1a8 0802 	sub.w	r8, r8, #2
20000c1e:	e72b      	b.n	20000a78 <__udivmoddi4+0x154>
20000c20:	f1ac 0c02 	sub.w	ip, ip, #2
20000c24:	443b      	add	r3, r7
20000c26:	e710      	b.n	20000a4a <__udivmoddi4+0x126>
20000c28:	3902      	subs	r1, #2
20000c2a:	443b      	add	r3, r7
20000c2c:	e6a9      	b.n	20000982 <__udivmoddi4+0x5e>
20000c2e:	443a      	add	r2, r7
20000c30:	3802      	subs	r0, #2
20000c32:	e6be      	b.n	200009b2 <__udivmoddi4+0x8e>
20000c34:	eba7 0808 	sub.w	r8, r7, r8
20000c38:	f1a9 0c02 	sub.w	ip, r9, #2
20000c3c:	4441      	add	r1, r8
20000c3e:	fbb1 f9fe 	udiv	r9, r1, lr
20000c42:	fb09 f804 	mul.w	r8, r9, r4
20000c46:	e7c9      	b.n	20000bdc <__udivmoddi4+0x2b8>
20000c48:	f1ae 0e02 	sub.w	lr, lr, #2
20000c4c:	443c      	add	r4, r7
20000c4e:	e744      	b.n	20000ada <__udivmoddi4+0x1b6>
20000c50:	3b02      	subs	r3, #2
20000c52:	443c      	add	r4, r7
20000c54:	e75e      	b.n	20000b14 <__udivmoddi4+0x1f0>
20000c56:	4649      	mov	r1, r9
20000c58:	e78d      	b.n	20000b76 <__udivmoddi4+0x252>
20000c5a:	eba1 0108 	sub.w	r1, r1, r8
20000c5e:	46cc      	mov	ip, r9
20000c60:	fbb1 f9fe 	udiv	r9, r1, lr
20000c64:	fb09 f804 	mul.w	r8, r9, r4
20000c68:	e7b8      	b.n	20000bdc <__udivmoddi4+0x2b8>
20000c6a:	bf00      	nop

20000c6c <__aeabi_idiv0>:
20000c6c:	4770      	bx	lr
20000c6e:	bf00      	nop

20000c70 <Init>:
 * @param  None
 * @retval  LOADER_OK = 1   : Operation succeeded
 * @retval  LOADER_FAIL = 0 : Operation failed
 */
int
Init(void) {
20000c70:	b580      	push	{r7, lr}
20000c72:	b086      	sub	sp, #24
20000c74:	af00      	add	r7, sp, #0

    *(uint32_t*)0xE000EDF0 = 0xA05F0000; //enable interrupts in debug
20000c76:	4b28      	ldr	r3, [pc, #160]	@ (20000d18 <Init+0xa8>)
20000c78:	4a28      	ldr	r2, [pc, #160]	@ (20000d1c <Init+0xac>)
20000c7a:	601a      	str	r2, [r3, #0]


    SystemInit();
20000c7c:	f000 fe16 	bl	200018ac <SystemInit>
     * change VTOR setting for other devices
     * SCB->VTOR = 0x20000000 | 0x200;
     *
     * */

    SCB->VTOR = 0x20000000 | 0x200;
20000c80:	4b27      	ldr	r3, [pc, #156]	@ (20000d20 <Init+0xb0>)
20000c82:	4a28      	ldr	r2, [pc, #160]	@ (20000d24 <Init+0xb4>)
20000c84:	609a      	str	r2, [r3, #8]
20000c86:	2300      	movs	r3, #0
20000c88:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000c8a:	693b      	ldr	r3, [r7, #16]
20000c8c:	f383 8810 	msr	PRIMASK, r3
}
20000c90:	bf00      	nop

    __set_PRIMASK(0); //enable interrupts

    HAL_Init();
20000c92:	f001 fd2f 	bl	200026f4 <HAL_Init>

    SystemClock_Config();
20000c96:	f000 faa4 	bl	200011e2 <SystemClock_Config>

    MX_GPIO_Init();
20000c9a:	f000 fa4f 	bl	2000113c <MX_GPIO_Init>

	 __HAL_RCC_OSPI1_FORCE_RESET();  //completely reset peripheral
20000c9e:	4b22      	ldr	r3, [pc, #136]	@ (20000d28 <Init+0xb8>)
20000ca0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000ca2:	4a21      	ldr	r2, [pc, #132]	@ (20000d28 <Init+0xb8>)
20000ca4:	f043 0310 	orr.w	r3, r3, #16
20000ca8:	6693      	str	r3, [r2, #104]	@ 0x68
	 __HAL_RCC_OSPI1_RELEASE_RESET();
20000caa:	4b1f      	ldr	r3, [pc, #124]	@ (20000d28 <Init+0xb8>)
20000cac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000cae:	4a1e      	ldr	r2, [pc, #120]	@ (20000d28 <Init+0xb8>)
20000cb0:	f023 0310 	bic.w	r3, r3, #16
20000cb4:	6693      	str	r3, [r2, #104]	@ 0x68
    // if (CSP_QSPI_EnableMemoryMappedMode() != HAL_OK) {
    //     __set_PRIMASK(1); //disable interrupts
    //     return LOADER_FAIL;
    // }

    if (W25Q128_OCTO_SPI_Init(&hospi1) != HAL_OK)
20000cb6:	481d      	ldr	r0, [pc, #116]	@ (20000d2c <Init+0xbc>)
20000cb8:	f001 f84f 	bl	20001d5a <W25Q128_OCTO_SPI_Init>
20000cbc:	4603      	mov	r3, r0
20000cbe:	2b00      	cmp	r3, #0
20000cc0:	d007      	beq.n	20000cd2 <Init+0x62>
20000cc2:	2301      	movs	r3, #1
20000cc4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000cc6:	68fb      	ldr	r3, [r7, #12]
20000cc8:	f383 8810 	msr	PRIMASK, r3
}
20000ccc:	bf00      	nop
    {
    	__set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
20000cce:	2300      	movs	r3, #0
20000cd0:	e01e      	b.n	20000d10 <Init+0xa0>
    }


    if (W25Q128_OSPI_EnableMemoryMappedMode(&hospi1) != HAL_OK)
20000cd2:	4816      	ldr	r0, [pc, #88]	@ (20000d2c <Init+0xbc>)
20000cd4:	f001 fb51 	bl	2000237a <W25Q128_OSPI_EnableMemoryMappedMode>
20000cd8:	4603      	mov	r3, r0
20000cda:	2b00      	cmp	r3, #0
20000cdc:	d007      	beq.n	20000cee <Init+0x7e>
20000cde:	2301      	movs	r3, #1
20000ce0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000ce2:	68bb      	ldr	r3, [r7, #8]
20000ce4:	f383 8810 	msr	PRIMASK, r3
}
20000ce8:	bf00      	nop
    {
    	__set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
20000cea:	2300      	movs	r3, #0
20000cec:	e010      	b.n	20000d10 <Init+0xa0>
    }

    /*Trigger read access before HAL_QSPI_Abort() otherwise abort functionality gets stuck*/
    uint32_t a = *(uint32_t*) 0x90000000;
20000cee:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
20000cf2:	681b      	ldr	r3, [r3, #0]
20000cf4:	617b      	str	r3, [r7, #20]
    a++;
20000cf6:	697b      	ldr	r3, [r7, #20]
20000cf8:	3301      	adds	r3, #1
20000cfa:	617b      	str	r3, [r7, #20]
20000cfc:	2301      	movs	r3, #1
20000cfe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000d00:	687b      	ldr	r3, [r7, #4]
20000d02:	f383 8810 	msr	PRIMASK, r3
}
20000d06:	bf00      	nop

    __set_PRIMASK(1); //disable interrupts

    USART_Println("Init OK");
20000d08:	4809      	ldr	r0, [pc, #36]	@ (20000d30 <Init+0xc0>)
20000d0a:	f000 ffd3 	bl	20001cb4 <USART_Println>
    return LOADER_OK;
20000d0e:	2301      	movs	r3, #1
}
20000d10:	4618      	mov	r0, r3
20000d12:	3718      	adds	r7, #24
20000d14:	46bd      	mov	sp, r7
20000d16:	bd80      	pop	{r7, pc}
20000d18:	e000edf0 	.word	0xe000edf0
20000d1c:	a05f0000 	.word	0xa05f0000
20000d20:	e000ed00 	.word	0xe000ed00
20000d24:	20000200 	.word	0x20000200
20000d28:	46020c00 	.word	0x46020c00
20000d2c:	200005c8 	.word	0x200005c8
20000d30:	20018770 	.word	0x20018770

20000d34 <Write>:
 * @param   buffer : pointer to data buffer
 * @retval  LOADER_OK = 1       : Operation succeeded
 * @retval  LOADER_FAIL = 0 : Operation failed
 */
int Write(uint32_t Address, uint32_t Size, uint8_t* buffer)
{
20000d34:	b580      	push	{r7, lr}
20000d36:	b084      	sub	sp, #16
20000d38:	af00      	add	r7, sp, #0
20000d3a:	60f8      	str	r0, [r7, #12]
20000d3c:	60b9      	str	r1, [r7, #8]
20000d3e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
20000d40:	b662      	cpsie	i
}
20000d42:	bf00      	nop
    __enable_irq(); // enable interrupts if needed by HAL
    USART_Println("Write start");
20000d44:	481c      	ldr	r0, [pc, #112]	@ (20000db8 <Write+0x84>)
20000d46:	f000 ffb5 	bl	20001cb4 <USART_Println>
    // Full peripheral reset to ensure clean state
    __HAL_RCC_OSPI1_FORCE_RESET();
20000d4a:	4b1c      	ldr	r3, [pc, #112]	@ (20000dbc <Write+0x88>)
20000d4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000d4e:	4a1b      	ldr	r2, [pc, #108]	@ (20000dbc <Write+0x88>)
20000d50:	f043 0310 	orr.w	r3, r3, #16
20000d54:	6693      	str	r3, [r2, #104]	@ 0x68
    __HAL_RCC_OSPI1_RELEASE_RESET();
20000d56:	4b19      	ldr	r3, [pc, #100]	@ (20000dbc <Write+0x88>)
20000d58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000d5a:	4a18      	ldr	r2, [pc, #96]	@ (20000dbc <Write+0x88>)
20000d5c:	f023 0310 	bic.w	r3, r3, #16
20000d60:	6693      	str	r3, [r2, #104]	@ 0x68

    // Re-init OSPI peripheral
    if (W25Q128_OCTO_SPI_Init(&hospi1) != HAL_OK)
20000d62:	4817      	ldr	r0, [pc, #92]	@ (20000dc0 <Write+0x8c>)
20000d64:	f000 fff9 	bl	20001d5a <W25Q128_OCTO_SPI_Init>
20000d68:	4603      	mov	r3, r0
20000d6a:	2b00      	cmp	r3, #0
20000d6c:	d003      	beq.n	20000d76 <Write+0x42>
  __ASM volatile ("cpsid i" : : : "memory");
20000d6e:	b672      	cpsid	i
}
20000d70:	bf00      	nop
    {
        __disable_irq();
        return LOADER_FAIL;
20000d72:	2300      	movs	r3, #0
20000d74:	e01b      	b.n	20000dae <Write+0x7a>
    }

    // Perform the actual write (page program via indirect mode)
    if (W25Q128_OSPI_Write(&hospi1, buffer, (Address & 0x00FFFFFF), Size) != HAL_OK)
20000d76:	68fb      	ldr	r3, [r7, #12]
20000d78:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
20000d7c:	68bb      	ldr	r3, [r7, #8]
20000d7e:	6879      	ldr	r1, [r7, #4]
20000d80:	480f      	ldr	r0, [pc, #60]	@ (20000dc0 <Write+0x8c>)
20000d82:	f001 fa2a 	bl	200021da <W25Q128_OSPI_Write>
20000d86:	4603      	mov	r3, r0
20000d88:	2b00      	cmp	r3, #0
20000d8a:	d003      	beq.n	20000d94 <Write+0x60>
  __ASM volatile ("cpsid i" : : : "memory");
20000d8c:	b672      	cpsid	i
}
20000d8e:	bf00      	nop
    {
        __disable_irq();
        return LOADER_FAIL;
20000d90:	2300      	movs	r3, #0
20000d92:	e00c      	b.n	20000dae <Write+0x7a>
    }

    // Re-enable memory-mapped (XIP) mode so CubeProgrammer can read
    if (W25Q128_OSPI_EnableMemoryMappedMode(&hospi1) != HAL_OK)
20000d94:	480a      	ldr	r0, [pc, #40]	@ (20000dc0 <Write+0x8c>)
20000d96:	f001 faf0 	bl	2000237a <W25Q128_OSPI_EnableMemoryMappedMode>
20000d9a:	4603      	mov	r3, r0
20000d9c:	2b00      	cmp	r3, #0
20000d9e:	d003      	beq.n	20000da8 <Write+0x74>
  __ASM volatile ("cpsid i" : : : "memory");
20000da0:	b672      	cpsid	i
}
20000da2:	bf00      	nop
    {
        __disable_irq();
        return LOADER_FAIL;
20000da4:	2300      	movs	r3, #0
20000da6:	e002      	b.n	20000dae <Write+0x7a>
  __ASM volatile ("cpsid i" : : : "memory");
20000da8:	b672      	cpsid	i
}
20000daa:	bf00      	nop
    }

    __disable_irq();
    return LOADER_OK;
20000dac:	2301      	movs	r3, #1
}
20000dae:	4618      	mov	r0, r3
20000db0:	3710      	adds	r7, #16
20000db2:	46bd      	mov	sp, r7
20000db4:	bd80      	pop	{r7, pc}
20000db6:	bf00      	nop
20000db8:	20018778 	.word	0x20018778
20000dbc:	46020c00 	.word	0x46020c00
20000dc0:	200005c8 	.word	0x200005c8

20000dc4 <SectorErase>:
 * @param   EraseEndAddress   :  erase end address
 * @retval  LOADER_OK = 1       : Operation succeeded
 * @retval  LOADER_FAIL = 0 : Operation failed
 */
int SectorErase(uint32_t EraseStartAddress, uint32_t EraseEndAddress)
{
20000dc4:	b580      	push	{r7, lr}
20000dc6:	b082      	sub	sp, #8
20000dc8:	af00      	add	r7, sp, #0
20000dca:	6078      	str	r0, [r7, #4]
20000dcc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsie i" : : : "memory");
20000dce:	b662      	cpsie	i
}
20000dd0:	bf00      	nop
    __enable_irq(); // enable if HAL timing relies on SysTick

    // Completely reset peripheral to safely exit memory-mapped mode
    __HAL_RCC_OSPI1_FORCE_RESET();
20000dd2:	4b19      	ldr	r3, [pc, #100]	@ (20000e38 <SectorErase+0x74>)
20000dd4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000dd6:	4a18      	ldr	r2, [pc, #96]	@ (20000e38 <SectorErase+0x74>)
20000dd8:	f043 0310 	orr.w	r3, r3, #16
20000ddc:	6693      	str	r3, [r2, #104]	@ 0x68
    __HAL_RCC_OSPI1_RELEASE_RESET();
20000dde:	4b16      	ldr	r3, [pc, #88]	@ (20000e38 <SectorErase+0x74>)
20000de0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000de2:	4a15      	ldr	r2, [pc, #84]	@ (20000e38 <SectorErase+0x74>)
20000de4:	f023 0310 	bic.w	r3, r3, #16
20000de8:	6693      	str	r3, [r2, #104]	@ 0x68

    // Init OSPI again after reset
    if (W25Q128_OCTO_SPI_Init(&hospi1) != HAL_OK)
20000dea:	4814      	ldr	r0, [pc, #80]	@ (20000e3c <SectorErase+0x78>)
20000dec:	f000 ffb5 	bl	20001d5a <W25Q128_OCTO_SPI_Init>
20000df0:	4603      	mov	r3, r0
20000df2:	2b00      	cmp	r3, #0
20000df4:	d003      	beq.n	20000dfe <SectorErase+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
20000df6:	b672      	cpsid	i
}
20000df8:	bf00      	nop
    {
        __disable_irq();
        return LOADER_FAIL;
20000dfa:	2300      	movs	r3, #0
20000dfc:	e018      	b.n	20000e30 <SectorErase+0x6c>
    }

    // Perform erase (indirect mode)
    if (W25Q128_OSPI_EraseSector(&hospi1, EraseStartAddress, EraseEndAddress) != HAL_OK)
20000dfe:	683a      	ldr	r2, [r7, #0]
20000e00:	6879      	ldr	r1, [r7, #4]
20000e02:	480e      	ldr	r0, [pc, #56]	@ (20000e3c <SectorErase+0x78>)
20000e04:	f001 f997 	bl	20002136 <W25Q128_OSPI_EraseSector>
20000e08:	4603      	mov	r3, r0
20000e0a:	2b00      	cmp	r3, #0
20000e0c:	d003      	beq.n	20000e16 <SectorErase+0x52>
  __ASM volatile ("cpsid i" : : : "memory");
20000e0e:	b672      	cpsid	i
}
20000e10:	bf00      	nop
    {
        __disable_irq();
        return LOADER_FAIL;
20000e12:	2300      	movs	r3, #0
20000e14:	e00c      	b.n	20000e30 <SectorErase+0x6c>
    }

    // Re-enable memory-mapped mode so XIP works again
    if (W25Q128_OSPI_EnableMemoryMappedMode(&hospi1) != HAL_OK)
20000e16:	4809      	ldr	r0, [pc, #36]	@ (20000e3c <SectorErase+0x78>)
20000e18:	f001 faaf 	bl	2000237a <W25Q128_OSPI_EnableMemoryMappedMode>
20000e1c:	4603      	mov	r3, r0
20000e1e:	2b00      	cmp	r3, #0
20000e20:	d003      	beq.n	20000e2a <SectorErase+0x66>
  __ASM volatile ("cpsid i" : : : "memory");
20000e22:	b672      	cpsid	i
}
20000e24:	bf00      	nop
    {
        __disable_irq();
        return LOADER_FAIL;
20000e26:	2300      	movs	r3, #0
20000e28:	e002      	b.n	20000e30 <SectorErase+0x6c>
  __ASM volatile ("cpsid i" : : : "memory");
20000e2a:	b672      	cpsid	i
}
20000e2c:	bf00      	nop
    }

    __disable_irq();
    return LOADER_OK;
20000e2e:	2301      	movs	r3, #1
}
20000e30:	4618      	mov	r0, r3
20000e32:	3708      	adds	r7, #8
20000e34:	46bd      	mov	sp, r7
20000e36:	bd80      	pop	{r7, pc}
20000e38:	46020c00 	.word	0x46020c00
20000e3c:	200005c8 	.word	0x200005c8

20000e40 <MassErase>:
 * outputs   :
 *     none
 * Note: Optional for all types of device
 */
int MassErase(void)
{
20000e40:	b580      	push	{r7, lr}
20000e42:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
20000e44:	b662      	cpsie	i
}
20000e46:	bf00      	nop
	__enable_irq(); //enable interrupts

    if (W25Q128_OCTO_SPI_Init(&hospi1) != HAL_OK)
20000e48:	480c      	ldr	r0, [pc, #48]	@ (20000e7c <MassErase+0x3c>)
20000e4a:	f000 ff86 	bl	20001d5a <W25Q128_OCTO_SPI_Init>
20000e4e:	4603      	mov	r3, r0
20000e50:	2b00      	cmp	r3, #0
20000e52:	d003      	beq.n	20000e5c <MassErase+0x1c>
  __ASM volatile ("cpsid i" : : : "memory");
20000e54:	b672      	cpsid	i
}
20000e56:	bf00      	nop
    {
    	__disable_irq();  //disable interrupts
        return LOADER_FAIL;
20000e58:	2300      	movs	r3, #0
20000e5a:	e00c      	b.n	20000e76 <MassErase+0x36>
    }

    if (W25Q128_OSPI_Erase_Chip(&hospi1) != HAL_OK)
20000e5c:	4807      	ldr	r0, [pc, #28]	@ (20000e7c <MassErase+0x3c>)
20000e5e:	f001 f923 	bl	200020a8 <W25Q128_OSPI_Erase_Chip>
20000e62:	4603      	mov	r3, r0
20000e64:	2b00      	cmp	r3, #0
20000e66:	d003      	beq.n	20000e70 <MassErase+0x30>
  __ASM volatile ("cpsid i" : : : "memory");
20000e68:	b672      	cpsid	i
}
20000e6a:	bf00      	nop
    {
    	__disable_irq(); //disable interrupts
        return LOADER_FAIL;
20000e6c:	2300      	movs	r3, #0
20000e6e:	e002      	b.n	20000e76 <MassErase+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
20000e70:	b672      	cpsid	i
}
20000e72:	bf00      	nop
    }

    __disable_irq(); //disable interrupts
    return LOADER_OK;
20000e74:	2301      	movs	r3, #1
}
20000e76:	4618      	mov	r0, r3
20000e78:	bd80      	pop	{r7, pc}
20000e7a:	bf00      	nop
20000e7c:	200005c8 	.word	0x200005c8

20000e80 <CheckSum>:
 * outputs   :
 *     R0             : Checksum value
 * Note: Optional for all types of device
 */
uint32_t CheckSum(uint32_t StartAddress, uint32_t Size, uint32_t InitVal)
{
20000e80:	b480      	push	{r7}
20000e82:	b089      	sub	sp, #36	@ 0x24
20000e84:	af00      	add	r7, sp, #0
20000e86:	60f8      	str	r0, [r7, #12]
20000e88:	60b9      	str	r1, [r7, #8]
20000e8a:	607a      	str	r2, [r7, #4]
    uint8_t missalignementAddress = StartAddress % 4;
20000e8c:	68fb      	ldr	r3, [r7, #12]
20000e8e:	b2db      	uxtb	r3, r3
20000e90:	f003 0303 	and.w	r3, r3, #3
20000e94:	77fb      	strb	r3, [r7, #31]
    uint8_t missalignementSize = Size;
20000e96:	68bb      	ldr	r3, [r7, #8]
20000e98:	77bb      	strb	r3, [r7, #30]
    int cnt;
    uint32_t Val;

    StartAddress -= StartAddress % 4;
20000e9a:	68fb      	ldr	r3, [r7, #12]
20000e9c:	f023 0303 	bic.w	r3, r3, #3
20000ea0:	60fb      	str	r3, [r7, #12]
    Size += (Size % 4 == 0) ? 0 : 4 - (Size % 4);
20000ea2:	68bb      	ldr	r3, [r7, #8]
20000ea4:	f003 0303 	and.w	r3, r3, #3
20000ea8:	2b00      	cmp	r3, #0
20000eaa:	d005      	beq.n	20000eb8 <CheckSum+0x38>
20000eac:	68bb      	ldr	r3, [r7, #8]
20000eae:	f003 0303 	and.w	r3, r3, #3
20000eb2:	f1c3 0304 	rsb	r3, r3, #4
20000eb6:	e000      	b.n	20000eba <CheckSum+0x3a>
20000eb8:	2300      	movs	r3, #0
20000eba:	68ba      	ldr	r2, [r7, #8]
20000ebc:	4413      	add	r3, r2
20000ebe:	60bb      	str	r3, [r7, #8]

    for (cnt = 0; cnt < Size; cnt += 4)
20000ec0:	2300      	movs	r3, #0
20000ec2:	61bb      	str	r3, [r7, #24]
20000ec4:	e0b3      	b.n	2000102e <CheckSum+0x1ae>
    {
        Val = *(uint32_t*) StartAddress;
20000ec6:	68fb      	ldr	r3, [r7, #12]
20000ec8:	681b      	ldr	r3, [r3, #0]
20000eca:	617b      	str	r3, [r7, #20]
        if (missalignementAddress)
20000ecc:	7ffb      	ldrb	r3, [r7, #31]
20000ece:	2b00      	cmp	r3, #0
20000ed0:	d040      	beq.n	20000f54 <CheckSum+0xd4>
        {
            switch (missalignementAddress)
20000ed2:	7ffb      	ldrb	r3, [r7, #31]
20000ed4:	2b03      	cmp	r3, #3
20000ed6:	d032      	beq.n	20000f3e <CheckSum+0xbe>
20000ed8:	2b03      	cmp	r3, #3
20000eda:	f300 80a2 	bgt.w	20001022 <CheckSum+0x1a2>
20000ede:	2b01      	cmp	r3, #1
20000ee0:	d002      	beq.n	20000ee8 <CheckSum+0x68>
20000ee2:	2b02      	cmp	r3, #2
20000ee4:	d019      	beq.n	20000f1a <CheckSum+0x9a>
20000ee6:	e09c      	b.n	20001022 <CheckSum+0x1a2>
            {
                case 1:
                    InitVal += (uint8_t) (Val >> 8 & 0xff);
20000ee8:	697b      	ldr	r3, [r7, #20]
20000eea:	0a1b      	lsrs	r3, r3, #8
20000eec:	b2db      	uxtb	r3, r3
20000eee:	461a      	mov	r2, r3
20000ef0:	687b      	ldr	r3, [r7, #4]
20000ef2:	4413      	add	r3, r2
20000ef4:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 16 & 0xff);
20000ef6:	697b      	ldr	r3, [r7, #20]
20000ef8:	0c1b      	lsrs	r3, r3, #16
20000efa:	b2db      	uxtb	r3, r3
20000efc:	461a      	mov	r2, r3
20000efe:	687b      	ldr	r3, [r7, #4]
20000f00:	4413      	add	r3, r2
20000f02:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 24 & 0xff);
20000f04:	697b      	ldr	r3, [r7, #20]
20000f06:	0e1b      	lsrs	r3, r3, #24
20000f08:	b2db      	uxtb	r3, r3
20000f0a:	461a      	mov	r2, r3
20000f0c:	687b      	ldr	r3, [r7, #4]
20000f0e:	4413      	add	r3, r2
20000f10:	607b      	str	r3, [r7, #4]
                    missalignementAddress -= 1;
20000f12:	7ffb      	ldrb	r3, [r7, #31]
20000f14:	3b01      	subs	r3, #1
20000f16:	77fb      	strb	r3, [r7, #31]
                    break;
20000f18:	e083      	b.n	20001022 <CheckSum+0x1a2>
                case 2:
                    InitVal += (uint8_t) (Val >> 16 & 0xff);
20000f1a:	697b      	ldr	r3, [r7, #20]
20000f1c:	0c1b      	lsrs	r3, r3, #16
20000f1e:	b2db      	uxtb	r3, r3
20000f20:	461a      	mov	r2, r3
20000f22:	687b      	ldr	r3, [r7, #4]
20000f24:	4413      	add	r3, r2
20000f26:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 24 & 0xff);
20000f28:	697b      	ldr	r3, [r7, #20]
20000f2a:	0e1b      	lsrs	r3, r3, #24
20000f2c:	b2db      	uxtb	r3, r3
20000f2e:	461a      	mov	r2, r3
20000f30:	687b      	ldr	r3, [r7, #4]
20000f32:	4413      	add	r3, r2
20000f34:	607b      	str	r3, [r7, #4]
                    missalignementAddress -= 2;
20000f36:	7ffb      	ldrb	r3, [r7, #31]
20000f38:	3b02      	subs	r3, #2
20000f3a:	77fb      	strb	r3, [r7, #31]
                    break;
20000f3c:	e071      	b.n	20001022 <CheckSum+0x1a2>
                case 3:
                    InitVal += (uint8_t) (Val >> 24 & 0xff);
20000f3e:	697b      	ldr	r3, [r7, #20]
20000f40:	0e1b      	lsrs	r3, r3, #24
20000f42:	b2db      	uxtb	r3, r3
20000f44:	461a      	mov	r2, r3
20000f46:	687b      	ldr	r3, [r7, #4]
20000f48:	4413      	add	r3, r2
20000f4a:	607b      	str	r3, [r7, #4]
                    missalignementAddress -= 3;
20000f4c:	7ffb      	ldrb	r3, [r7, #31]
20000f4e:	3b03      	subs	r3, #3
20000f50:	77fb      	strb	r3, [r7, #31]
                    break;
20000f52:	e066      	b.n	20001022 <CheckSum+0x1a2>
            }
        }
        else if ((Size - missalignementSize) % 4 && (Size - cnt) <= 4)
20000f54:	7fbb      	ldrb	r3, [r7, #30]
20000f56:	68ba      	ldr	r2, [r7, #8]
20000f58:	1ad3      	subs	r3, r2, r3
20000f5a:	f003 0303 	and.w	r3, r3, #3
20000f5e:	2b00      	cmp	r3, #0
20000f60:	d044      	beq.n	20000fec <CheckSum+0x16c>
20000f62:	69bb      	ldr	r3, [r7, #24]
20000f64:	68ba      	ldr	r2, [r7, #8]
20000f66:	1ad3      	subs	r3, r2, r3
20000f68:	2b04      	cmp	r3, #4
20000f6a:	d83f      	bhi.n	20000fec <CheckSum+0x16c>
        {
            switch (Size - missalignementSize)
20000f6c:	7fbb      	ldrb	r3, [r7, #30]
20000f6e:	68ba      	ldr	r2, [r7, #8]
20000f70:	1ad3      	subs	r3, r2, r3
20000f72:	2b03      	cmp	r3, #3
20000f74:	d02f      	beq.n	20000fd6 <CheckSum+0x156>
20000f76:	2b03      	cmp	r3, #3
20000f78:	d853      	bhi.n	20001022 <CheckSum+0x1a2>
20000f7a:	2b01      	cmp	r3, #1
20000f7c:	d002      	beq.n	20000f84 <CheckSum+0x104>
20000f7e:	2b02      	cmp	r3, #2
20000f80:	d018      	beq.n	20000fb4 <CheckSum+0x134>
20000f82:	e04e      	b.n	20001022 <CheckSum+0x1a2>
            {
                case 1:
                    InitVal += (uint8_t) Val;
20000f84:	697b      	ldr	r3, [r7, #20]
20000f86:	b2db      	uxtb	r3, r3
20000f88:	461a      	mov	r2, r3
20000f8a:	687b      	ldr	r3, [r7, #4]
20000f8c:	4413      	add	r3, r2
20000f8e:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 8 & 0xff);
20000f90:	697b      	ldr	r3, [r7, #20]
20000f92:	0a1b      	lsrs	r3, r3, #8
20000f94:	b2db      	uxtb	r3, r3
20000f96:	461a      	mov	r2, r3
20000f98:	687b      	ldr	r3, [r7, #4]
20000f9a:	4413      	add	r3, r2
20000f9c:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 16 & 0xff);
20000f9e:	697b      	ldr	r3, [r7, #20]
20000fa0:	0c1b      	lsrs	r3, r3, #16
20000fa2:	b2db      	uxtb	r3, r3
20000fa4:	461a      	mov	r2, r3
20000fa6:	687b      	ldr	r3, [r7, #4]
20000fa8:	4413      	add	r3, r2
20000faa:	607b      	str	r3, [r7, #4]
                    missalignementSize -= 1;
20000fac:	7fbb      	ldrb	r3, [r7, #30]
20000fae:	3b01      	subs	r3, #1
20000fb0:	77bb      	strb	r3, [r7, #30]
                    break;
20000fb2:	e01a      	b.n	20000fea <CheckSum+0x16a>
                case 2:
                    InitVal += (uint8_t) Val;
20000fb4:	697b      	ldr	r3, [r7, #20]
20000fb6:	b2db      	uxtb	r3, r3
20000fb8:	461a      	mov	r2, r3
20000fba:	687b      	ldr	r3, [r7, #4]
20000fbc:	4413      	add	r3, r2
20000fbe:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 8 & 0xff);
20000fc0:	697b      	ldr	r3, [r7, #20]
20000fc2:	0a1b      	lsrs	r3, r3, #8
20000fc4:	b2db      	uxtb	r3, r3
20000fc6:	461a      	mov	r2, r3
20000fc8:	687b      	ldr	r3, [r7, #4]
20000fca:	4413      	add	r3, r2
20000fcc:	607b      	str	r3, [r7, #4]
                    missalignementSize -= 2;
20000fce:	7fbb      	ldrb	r3, [r7, #30]
20000fd0:	3b02      	subs	r3, #2
20000fd2:	77bb      	strb	r3, [r7, #30]
                    break;
20000fd4:	e009      	b.n	20000fea <CheckSum+0x16a>
                case 3:
                    InitVal += (uint8_t) Val;
20000fd6:	697b      	ldr	r3, [r7, #20]
20000fd8:	b2db      	uxtb	r3, r3
20000fda:	461a      	mov	r2, r3
20000fdc:	687b      	ldr	r3, [r7, #4]
20000fde:	4413      	add	r3, r2
20000fe0:	607b      	str	r3, [r7, #4]
                    missalignementSize -= 3;
20000fe2:	7fbb      	ldrb	r3, [r7, #30]
20000fe4:	3b03      	subs	r3, #3
20000fe6:	77bb      	strb	r3, [r7, #30]
                    break;
20000fe8:	bf00      	nop
            switch (Size - missalignementSize)
20000fea:	e01a      	b.n	20001022 <CheckSum+0x1a2>
            }
        }
        else
        {
            InitVal += (uint8_t) Val;
20000fec:	697b      	ldr	r3, [r7, #20]
20000fee:	b2db      	uxtb	r3, r3
20000ff0:	461a      	mov	r2, r3
20000ff2:	687b      	ldr	r3, [r7, #4]
20000ff4:	4413      	add	r3, r2
20000ff6:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t) (Val >> 8 & 0xff);
20000ff8:	697b      	ldr	r3, [r7, #20]
20000ffa:	0a1b      	lsrs	r3, r3, #8
20000ffc:	b2db      	uxtb	r3, r3
20000ffe:	461a      	mov	r2, r3
20001000:	687b      	ldr	r3, [r7, #4]
20001002:	4413      	add	r3, r2
20001004:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t) (Val >> 16 & 0xff);
20001006:	697b      	ldr	r3, [r7, #20]
20001008:	0c1b      	lsrs	r3, r3, #16
2000100a:	b2db      	uxtb	r3, r3
2000100c:	461a      	mov	r2, r3
2000100e:	687b      	ldr	r3, [r7, #4]
20001010:	4413      	add	r3, r2
20001012:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t) (Val >> 24 & 0xff);
20001014:	697b      	ldr	r3, [r7, #20]
20001016:	0e1b      	lsrs	r3, r3, #24
20001018:	b2db      	uxtb	r3, r3
2000101a:	461a      	mov	r2, r3
2000101c:	687b      	ldr	r3, [r7, #4]
2000101e:	4413      	add	r3, r2
20001020:	607b      	str	r3, [r7, #4]
        }
        StartAddress += 4;
20001022:	68fb      	ldr	r3, [r7, #12]
20001024:	3304      	adds	r3, #4
20001026:	60fb      	str	r3, [r7, #12]
    for (cnt = 0; cnt < Size; cnt += 4)
20001028:	69bb      	ldr	r3, [r7, #24]
2000102a:	3304      	adds	r3, #4
2000102c:	61bb      	str	r3, [r7, #24]
2000102e:	69bb      	ldr	r3, [r7, #24]
20001030:	68ba      	ldr	r2, [r7, #8]
20001032:	429a      	cmp	r2, r3
20001034:	f63f af47 	bhi.w	20000ec6 <CheckSum+0x46>
    }

    return (InitVal);
20001038:	687b      	ldr	r3, [r7, #4]
}
2000103a:	4618      	mov	r0, r3
2000103c:	3724      	adds	r7, #36	@ 0x24
2000103e:	46bd      	mov	sp, r7
20001040:	f85d 7b04 	ldr.w	r7, [sp], #4
20001044:	4770      	bx	lr
	...

20001048 <Verify>:
 *     R0             : Operation failed (address of failure)
 *     R1             : Checksum value
 * Note: Optional for all types of device
 */
uint64_t Verify(uint32_t MemoryAddr, uint32_t RAMBufferAddr, uint32_t Size, uint32_t missalignement)
{
20001048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
2000104c:	b088      	sub	sp, #32
2000104e:	af00      	add	r7, sp, #0
20001050:	60f8      	str	r0, [r7, #12]
20001052:	60b9      	str	r1, [r7, #8]
20001054:	607a      	str	r2, [r7, #4]
20001056:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsie i" : : : "memory");
20001058:	b662      	cpsie	i
}
2000105a:	bf00      	nop
	__enable_irq(); //enable interrupts
    uint32_t VerifiedData = 0, InitVal = 0;
2000105c:	2300      	movs	r3, #0
2000105e:	61fb      	str	r3, [r7, #28]
20001060:	2300      	movs	r3, #0
20001062:	61bb      	str	r3, [r7, #24]
    uint64_t checksum;
    Size *= 4;
20001064:	687b      	ldr	r3, [r7, #4]
20001066:	009b      	lsls	r3, r3, #2
20001068:	607b      	str	r3, [r7, #4]

    if (W25Q128_OCTO_SPI_Init(&hospi1) != HAL_OK)
2000106a:	4833      	ldr	r0, [pc, #204]	@ (20001138 <Verify+0xf0>)
2000106c:	f000 fe75 	bl	20001d5a <W25Q128_OCTO_SPI_Init>
20001070:	4603      	mov	r3, r0
20001072:	2b00      	cmp	r3, #0
20001074:	d006      	beq.n	20001084 <Verify+0x3c>
  __ASM volatile ("cpsid i" : : : "memory");
20001076:	b672      	cpsid	i
}
20001078:	bf00      	nop
    {
    	__disable_irq();  //disable interrupts
        return LOADER_FAIL;
2000107a:	f04f 0400 	mov.w	r4, #0
2000107e:	f04f 0500 	mov.w	r5, #0
20001082:	e050      	b.n	20001126 <Verify+0xde>
    }

    if (W25Q128_OSPI_EnableMemoryMappedMode(&hospi1) != HAL_OK)
20001084:	482c      	ldr	r0, [pc, #176]	@ (20001138 <Verify+0xf0>)
20001086:	f001 f978 	bl	2000237a <W25Q128_OSPI_EnableMemoryMappedMode>
2000108a:	4603      	mov	r3, r0
2000108c:	2b00      	cmp	r3, #0
2000108e:	d006      	beq.n	2000109e <Verify+0x56>
  __ASM volatile ("cpsid i" : : : "memory");
20001090:	b672      	cpsid	i
}
20001092:	bf00      	nop
    {
    	__disable_irq(); //disable interrupts
        return LOADER_FAIL;
20001094:	f04f 0400 	mov.w	r4, #0
20001098:	f04f 0500 	mov.w	r5, #0
2000109c:	e043      	b.n	20001126 <Verify+0xde>
    }

    checksum = CheckSum((uint32_t) MemoryAddr + (missalignement & 0xf), Size - ((missalignement >> 16) & 0xF), InitVal);
2000109e:	683b      	ldr	r3, [r7, #0]
200010a0:	f003 020f 	and.w	r2, r3, #15
200010a4:	68fb      	ldr	r3, [r7, #12]
200010a6:	18d0      	adds	r0, r2, r3
200010a8:	683b      	ldr	r3, [r7, #0]
200010aa:	0c1b      	lsrs	r3, r3, #16
200010ac:	f003 030f 	and.w	r3, r3, #15
200010b0:	687a      	ldr	r2, [r7, #4]
200010b2:	1ad3      	subs	r3, r2, r3
200010b4:	69ba      	ldr	r2, [r7, #24]
200010b6:	4619      	mov	r1, r3
200010b8:	f7ff fee2 	bl	20000e80 <CheckSum>
200010bc:	4603      	mov	r3, r0
200010be:	2200      	movs	r2, #0
200010c0:	469a      	mov	sl, r3
200010c2:	4693      	mov	fp, r2
200010c4:	e9c7 ab04 	strd	sl, fp, [r7, #16]
    while (Size > VerifiedData)
200010c8:	e01f      	b.n	2000110a <Verify+0xc2>
    {
        if (*(uint8_t*) MemoryAddr++!= *((uint8_t*) RAMBufferAddr + VerifiedData))
200010ca:	68fb      	ldr	r3, [r7, #12]
200010cc:	1c5a      	adds	r2, r3, #1
200010ce:	60fa      	str	r2, [r7, #12]
200010d0:	781a      	ldrb	r2, [r3, #0]
200010d2:	69f9      	ldr	r1, [r7, #28]
200010d4:	68bb      	ldr	r3, [r7, #8]
200010d6:	440b      	add	r3, r1
200010d8:	781b      	ldrb	r3, [r3, #0]
200010da:	429a      	cmp	r2, r3
200010dc:	d012      	beq.n	20001104 <Verify+0xbc>
        {
        	//__disable_irq(); //disable interrupts
            return ((checksum << 32) + (MemoryAddr + VerifiedData));
200010de:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
200010e2:	f04f 0200 	mov.w	r2, #0
200010e6:	f04f 0300 	mov.w	r3, #0
200010ea:	0003      	movs	r3, r0
200010ec:	2200      	movs	r2, #0
200010ee:	68f8      	ldr	r0, [r7, #12]
200010f0:	69f9      	ldr	r1, [r7, #28]
200010f2:	4401      	add	r1, r0
200010f4:	2000      	movs	r0, #0
200010f6:	4688      	mov	r8, r1
200010f8:	4681      	mov	r9, r0
200010fa:	eb12 0408 	adds.w	r4, r2, r8
200010fe:	eb43 0509 	adc.w	r5, r3, r9
20001102:	e010      	b.n	20001126 <Verify+0xde>
        }
        VerifiedData++;
20001104:	69fb      	ldr	r3, [r7, #28]
20001106:	3301      	adds	r3, #1
20001108:	61fb      	str	r3, [r7, #28]
    while (Size > VerifiedData)
2000110a:	687a      	ldr	r2, [r7, #4]
2000110c:	69fb      	ldr	r3, [r7, #28]
2000110e:	429a      	cmp	r2, r3
20001110:	d8db      	bhi.n	200010ca <Verify+0x82>
  __ASM volatile ("cpsid i" : : : "memory");
20001112:	b672      	cpsid	i
}
20001114:	bf00      	nop
    }

    __disable_irq(); //disable interrupts
    return (checksum << 32);
20001116:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
2000111a:	f04f 0400 	mov.w	r4, #0
2000111e:	f04f 0500 	mov.w	r5, #0
20001122:	0015      	movs	r5, r2
20001124:	2400      	movs	r4, #0
}
20001126:	4622      	mov	r2, r4
20001128:	462b      	mov	r3, r5
2000112a:	4610      	mov	r0, r2
2000112c:	4619      	mov	r1, r3
2000112e:	3720      	adds	r7, #32
20001130:	46bd      	mov	sp, r7
20001132:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
20001136:	bf00      	nop
20001138:	200005c8 	.word	0x200005c8

2000113c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
2000113c:	b480      	push	{r7}
2000113e:	b085      	sub	sp, #20
20001140:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
20001142:	4b19      	ldr	r3, [pc, #100]	@ (200011a8 <MX_GPIO_Init+0x6c>)
20001144:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001148:	4a17      	ldr	r2, [pc, #92]	@ (200011a8 <MX_GPIO_Init+0x6c>)
2000114a:	f043 0301 	orr.w	r3, r3, #1
2000114e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001152:	4b15      	ldr	r3, [pc, #84]	@ (200011a8 <MX_GPIO_Init+0x6c>)
20001154:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001158:	f003 0301 	and.w	r3, r3, #1
2000115c:	60fb      	str	r3, [r7, #12]
2000115e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
20001160:	4b11      	ldr	r3, [pc, #68]	@ (200011a8 <MX_GPIO_Init+0x6c>)
20001162:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001166:	4a10      	ldr	r2, [pc, #64]	@ (200011a8 <MX_GPIO_Init+0x6c>)
20001168:	f043 0302 	orr.w	r3, r3, #2
2000116c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001170:	4b0d      	ldr	r3, [pc, #52]	@ (200011a8 <MX_GPIO_Init+0x6c>)
20001172:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001176:	f003 0302 	and.w	r3, r3, #2
2000117a:	60bb      	str	r3, [r7, #8]
2000117c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
2000117e:	4b0a      	ldr	r3, [pc, #40]	@ (200011a8 <MX_GPIO_Init+0x6c>)
20001180:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001184:	4a08      	ldr	r2, [pc, #32]	@ (200011a8 <MX_GPIO_Init+0x6c>)
20001186:	f043 0310 	orr.w	r3, r3, #16
2000118a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
2000118e:	4b06      	ldr	r3, [pc, #24]	@ (200011a8 <MX_GPIO_Init+0x6c>)
20001190:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001194:	f003 0310 	and.w	r3, r3, #16
20001198:	607b      	str	r3, [r7, #4]
2000119a:	687b      	ldr	r3, [r7, #4]

}
2000119c:	bf00      	nop
2000119e:	3714      	adds	r7, #20
200011a0:	46bd      	mov	sp, r7
200011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200011a6:	4770      	bx	lr
200011a8:	46020c00 	.word	0x46020c00

200011ac <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
200011ac:	b580      	push	{r7, lr}
200011ae:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
200011b0:	f008 fc6e 	bl	20009a90 <HAL_ICACHE_Enable>
200011b4:	4603      	mov	r3, r0
200011b6:	2b00      	cmp	r3, #0
200011b8:	d001      	beq.n	200011be <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
200011ba:	f000 f86e 	bl	2000129a <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
200011be:	bf00      	nop
200011c0:	bd80      	pop	{r7, pc}

200011c2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
200011c2:	b580      	push	{r7, lr}
200011c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
200011c6:	f001 fa95 	bl	200026f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
200011ca:	f000 f80a 	bl	200011e2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
200011ce:	f7ff ffb5 	bl	2000113c <MX_GPIO_Init>
  MX_OCTOSPI1_Init();
200011d2:	f000 f869 	bl	200012a8 <MX_OCTOSPI1_Init>
  MX_ICACHE_Init();
200011d6:	f7ff ffe9 	bl	200011ac <MX_ICACHE_Init>
  MX_USART2_UART_Init();
200011da:	f000 fc97 	bl	20001b0c <MX_USART2_UART_Init>
*/
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
200011de:	bf00      	nop
200011e0:	e7fd      	b.n	200011de <main+0x1c>

200011e2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
200011e2:	b580      	push	{r7, lr}
200011e4:	b09e      	sub	sp, #120	@ 0x78
200011e6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
200011e8:	f107 0318 	add.w	r3, r7, #24
200011ec:	2260      	movs	r2, #96	@ 0x60
200011ee:	2100      	movs	r1, #0
200011f0:	4618      	mov	r0, r3
200011f2:	f016 ff7a 	bl	200180ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
200011f6:	463b      	mov	r3, r7
200011f8:	2200      	movs	r2, #0
200011fa:	601a      	str	r2, [r3, #0]
200011fc:	605a      	str	r2, [r3, #4]
200011fe:	609a      	str	r2, [r3, #8]
20001200:	60da      	str	r2, [r3, #12]
20001202:	611a      	str	r2, [r3, #16]
20001204:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
20001206:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
2000120a:	f00b fc35 	bl	2000ca78 <HAL_PWREx_ControlVoltageScaling>
2000120e:	4603      	mov	r3, r0
20001210:	2b00      	cmp	r3, #0
20001212:	d001      	beq.n	20001218 <SystemClock_Config+0x36>
  {
    Error_Handler();
20001214:	f000 f841 	bl	2000129a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
20001218:	2310      	movs	r3, #16
2000121a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
2000121c:	2301      	movs	r3, #1
2000121e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
20001220:	2310      	movs	r3, #16
20001222:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
20001224:	2300      	movs	r3, #0
20001226:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
20001228:	2302      	movs	r3, #2
2000122a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
2000122c:	2301      	movs	r3, #1
2000122e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
20001230:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20001234:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
20001236:	2303      	movs	r3, #3
20001238:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 15;
2000123a:	230f      	movs	r3, #15
2000123c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
2000123e:	2302      	movs	r3, #2
20001240:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
20001242:	2302      	movs	r3, #2
20001244:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
20001246:	2302      	movs	r3, #2
20001248:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
2000124a:	230c      	movs	r3, #12
2000124c:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
2000124e:	2300      	movs	r3, #0
20001250:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
20001252:	f107 0318 	add.w	r3, r7, #24
20001256:	4618      	mov	r0, r3
20001258:	f00c ff76 	bl	2000e148 <HAL_RCC_OscConfig>
2000125c:	4603      	mov	r3, r0
2000125e:	2b00      	cmp	r3, #0
20001260:	d001      	beq.n	20001266 <SystemClock_Config+0x84>
  {
    Error_Handler();
20001262:	f000 f81a 	bl	2000129a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
20001266:	231f      	movs	r3, #31
20001268:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
2000126a:	2303      	movs	r3, #3
2000126c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
2000126e:	2300      	movs	r3, #0
20001270:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
20001272:	2300      	movs	r3, #0
20001274:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
20001276:	2300      	movs	r3, #0
20001278:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
2000127a:	2300      	movs	r3, #0
2000127c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
2000127e:	463b      	mov	r3, r7
20001280:	2103      	movs	r1, #3
20001282:	4618      	mov	r0, r3
20001284:	f00d fe3c 	bl	2000ef00 <HAL_RCC_ClockConfig>
20001288:	4603      	mov	r3, r0
2000128a:	2b00      	cmp	r3, #0
2000128c:	d001      	beq.n	20001292 <SystemClock_Config+0xb0>
  {
    Error_Handler();
2000128e:	f000 f804 	bl	2000129a <Error_Handler>
  }
}
20001292:	bf00      	nop
20001294:	3778      	adds	r7, #120	@ 0x78
20001296:	46bd      	mov	sp, r7
20001298:	bd80      	pop	{r7, pc}

2000129a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
2000129a:	b480      	push	{r7}
2000129c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
2000129e:	b672      	cpsid	i
}
200012a0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
200012a2:	bf00      	nop
200012a4:	e7fd      	b.n	200012a2 <Error_Handler+0x8>
	...

200012a8 <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
200012a8:	b580      	push	{r7, lr}
200012aa:	b086      	sub	sp, #24
200012ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
200012ae:	463b      	mov	r3, r7
200012b0:	2200      	movs	r2, #0
200012b2:	601a      	str	r2, [r3, #0]
200012b4:	605a      	str	r2, [r3, #4]
200012b6:	609a      	str	r2, [r3, #8]
200012b8:	60da      	str	r2, [r3, #12]
200012ba:	611a      	str	r2, [r3, #16]
200012bc:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
200012be:	4b27      	ldr	r3, [pc, #156]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
200012c0:	4a27      	ldr	r2, [pc, #156]	@ (20001360 <MX_OCTOSPI1_Init+0xb8>)
200012c2:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
200012c4:	4b25      	ldr	r3, [pc, #148]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
200012c6:	2201      	movs	r2, #1
200012c8:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
200012ca:	4b24      	ldr	r3, [pc, #144]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
200012cc:	2200      	movs	r2, #0
200012ce:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
200012d0:	4b22      	ldr	r3, [pc, #136]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
200012d2:	2200      	movs	r2, #0
200012d4:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 24;
200012d6:	4b21      	ldr	r3, [pc, #132]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
200012d8:	2218      	movs	r2, #24
200012da:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
200012dc:	4b1f      	ldr	r3, [pc, #124]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
200012de:	2201      	movs	r2, #1
200012e0:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
200012e2:	4b1e      	ldr	r3, [pc, #120]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
200012e4:	2200      	movs	r2, #0
200012e6:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
200012e8:	4b1c      	ldr	r3, [pc, #112]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
200012ea:	2200      	movs	r2, #0
200012ec:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
200012ee:	4b1b      	ldr	r3, [pc, #108]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
200012f0:	2200      	movs	r2, #0
200012f2:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 2;
200012f4:	4b19      	ldr	r3, [pc, #100]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
200012f6:	2202      	movs	r2, #2
200012f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
200012fa:	4b18      	ldr	r3, [pc, #96]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
200012fc:	2200      	movs	r2, #0
200012fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
20001300:	4b16      	ldr	r3, [pc, #88]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
20001302:	2200      	movs	r2, #0
20001304:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
20001306:	4b15      	ldr	r3, [pc, #84]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
20001308:	2200      	movs	r2, #0
2000130a:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
2000130c:	4b13      	ldr	r3, [pc, #76]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
2000130e:	2208      	movs	r2, #8
20001310:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
20001312:	4b12      	ldr	r3, [pc, #72]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
20001314:	2200      	movs	r2, #0
20001316:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
20001318:	4b10      	ldr	r3, [pc, #64]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
2000131a:	2200      	movs	r2, #0
2000131c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
2000131e:	480f      	ldr	r0, [pc, #60]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
20001320:	f008 fdaa 	bl	20009e78 <HAL_OSPI_Init>
20001324:	4603      	mov	r3, r0
20001326:	2b00      	cmp	r3, #0
20001328:	d001      	beq.n	2000132e <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
2000132a:	f7ff ffb6 	bl	2000129a <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
2000132e:	2301      	movs	r3, #1
20001330:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
20001332:	2301      	movs	r3, #1
20001334:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
20001336:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
2000133a:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
2000133c:	463b      	mov	r3, r7
2000133e:	f241 3288 	movw	r2, #5000	@ 0x1388
20001342:	4619      	mov	r1, r3
20001344:	4805      	ldr	r0, [pc, #20]	@ (2000135c <MX_OCTOSPI1_Init+0xb4>)
20001346:	f00a f89d 	bl	2000b484 <HAL_OSPIM_Config>
2000134a:	4603      	mov	r3, r0
2000134c:	2b00      	cmp	r3, #0
2000134e:	d001      	beq.n	20001354 <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
20001350:	f7ff ffa3 	bl	2000129a <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
20001354:	bf00      	nop
20001356:	3718      	adds	r7, #24
20001358:	46bd      	mov	sp, r7
2000135a:	bd80      	pop	{r7, pc}
2000135c:	200005c8 	.word	0x200005c8
20001360:	420d1400 	.word	0x420d1400

20001364 <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
20001364:	b580      	push	{r7, lr}
20001366:	b0be      	sub	sp, #248	@ 0xf8
20001368:	af00      	add	r7, sp, #0
2000136a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
2000136c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
20001370:	2200      	movs	r2, #0
20001372:	601a      	str	r2, [r3, #0]
20001374:	605a      	str	r2, [r3, #4]
20001376:	609a      	str	r2, [r3, #8]
20001378:	60da      	str	r2, [r3, #12]
2000137a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
2000137c:	f107 0320 	add.w	r3, r7, #32
20001380:	22c0      	movs	r2, #192	@ 0xc0
20001382:	2100      	movs	r1, #0
20001384:	4618      	mov	r0, r3
20001386:	f016 feb0 	bl	200180ea <memset>
  if(ospiHandle->Instance==OCTOSPI1)
2000138a:	687b      	ldr	r3, [r7, #4]
2000138c:	681b      	ldr	r3, [r3, #0]
2000138e:	4a5d      	ldr	r2, [pc, #372]	@ (20001504 <HAL_OSPI_MspInit+0x1a0>)
20001390:	4293      	cmp	r3, r2
20001392:	f040 80b3 	bne.w	200014fc <HAL_OSPI_MspInit+0x198>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
20001396:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
2000139a:	f04f 0300 	mov.w	r3, #0
2000139e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
200013a2:	2300      	movs	r3, #0
200013a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
200013a8:	f107 0320 	add.w	r3, r7, #32
200013ac:	4618      	mov	r0, r3
200013ae:	f00e fb31 	bl	2000fa14 <HAL_RCCEx_PeriphCLKConfig>
200013b2:	4603      	mov	r3, r0
200013b4:	2b00      	cmp	r3, #0
200013b6:	d001      	beq.n	200013bc <HAL_OSPI_MspInit+0x58>
    {
      Error_Handler();
200013b8:	f7ff ff6f 	bl	2000129a <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
200013bc:	4b52      	ldr	r3, [pc, #328]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
200013be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200013c2:	4a51      	ldr	r2, [pc, #324]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
200013c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
200013c8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
200013cc:	4b4e      	ldr	r3, [pc, #312]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
200013ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200013d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
200013d6:	61fb      	str	r3, [r7, #28]
200013d8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_OSPI1_CLK_ENABLE();
200013da:	4b4b      	ldr	r3, [pc, #300]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
200013dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200013e0:	4a49      	ldr	r2, [pc, #292]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
200013e2:	f043 0310 	orr.w	r3, r3, #16
200013e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
200013ea:	4b47      	ldr	r3, [pc, #284]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
200013ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200013f0:	f003 0310 	and.w	r3, r3, #16
200013f4:	61bb      	str	r3, [r7, #24]
200013f6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
200013f8:	4b43      	ldr	r3, [pc, #268]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
200013fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200013fe:	4a42      	ldr	r2, [pc, #264]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
20001400:	f043 0301 	orr.w	r3, r3, #1
20001404:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001408:	4b3f      	ldr	r3, [pc, #252]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
2000140a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000140e:	f003 0301 	and.w	r3, r3, #1
20001412:	617b      	str	r3, [r7, #20]
20001414:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
20001416:	4b3c      	ldr	r3, [pc, #240]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
20001418:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000141c:	4a3a      	ldr	r2, [pc, #232]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
2000141e:	f043 0302 	orr.w	r3, r3, #2
20001422:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001426:	4b38      	ldr	r3, [pc, #224]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
20001428:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000142c:	f003 0302 	and.w	r3, r3, #2
20001430:	613b      	str	r3, [r7, #16]
20001432:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
20001434:	4b34      	ldr	r3, [pc, #208]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
20001436:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000143a:	4a33      	ldr	r2, [pc, #204]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
2000143c:	f043 0310 	orr.w	r3, r3, #16
20001440:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001444:	4b30      	ldr	r3, [pc, #192]	@ (20001508 <HAL_OSPI_MspInit+0x1a4>)
20001446:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000144a:	f003 0310 	and.w	r3, r3, #16
2000144e:	60fb      	str	r3, [r7, #12]
20001450:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> OCTOSPIM_P1_IO2
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    PE10     ------> OCTOSPIM_P1_CLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
20001452:	2310      	movs	r3, #16
20001454:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20001458:	2302      	movs	r3, #2
2000145a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
2000145e:	2301      	movs	r3, #1
20001460:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
20001464:	2303      	movs	r3, #3
20001466:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
2000146a:	2303      	movs	r3, #3
2000146c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
20001470:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
20001474:	4619      	mov	r1, r3
20001476:	4825      	ldr	r0, [pc, #148]	@ (2000150c <HAL_OSPI_MspInit+0x1a8>)
20001478:	f007 fe34 	bl	200090e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
2000147c:	23c0      	movs	r3, #192	@ 0xc0
2000147e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20001482:	2302      	movs	r3, #2
20001484:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
20001488:	2300      	movs	r3, #0
2000148a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
2000148e:	2303      	movs	r3, #3
20001490:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
20001494:	230a      	movs	r3, #10
20001496:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
2000149a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
2000149e:	4619      	mov	r1, r3
200014a0:	481a      	ldr	r0, [pc, #104]	@ (2000150c <HAL_OSPI_MspInit+0x1a8>)
200014a2:	f007 fe1f 	bl	200090e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
200014a6:	2303      	movs	r3, #3
200014a8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
200014ac:	2302      	movs	r3, #2
200014ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
200014b2:	2300      	movs	r3, #0
200014b4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
200014b8:	2303      	movs	r3, #3
200014ba:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
200014be:	230a      	movs	r3, #10
200014c0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
200014c4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
200014c8:	4619      	mov	r1, r3
200014ca:	4811      	ldr	r0, [pc, #68]	@ (20001510 <HAL_OSPI_MspInit+0x1ac>)
200014cc:	f007 fe0a 	bl	200090e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
200014d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
200014d4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
200014d8:	2302      	movs	r3, #2
200014da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
200014de:	2300      	movs	r3, #0
200014e0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
200014e4:	2303      	movs	r3, #3
200014e6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
200014ea:	230a      	movs	r3, #10
200014ec:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
200014f0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
200014f4:	4619      	mov	r1, r3
200014f6:	4807      	ldr	r0, [pc, #28]	@ (20001514 <HAL_OSPI_MspInit+0x1b0>)
200014f8:	f007 fdf4 	bl	200090e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
200014fc:	bf00      	nop
200014fe:	37f8      	adds	r7, #248	@ 0xf8
20001500:	46bd      	mov	sp, r7
20001502:	bd80      	pop	{r7, pc}
20001504:	420d1400 	.word	0x420d1400
20001508:	46020c00 	.word	0x46020c00
2000150c:	42020000 	.word	0x42020000
20001510:	42020400 	.word	0x42020400
20001514:	42021000 	.word	0x42021000

20001518 <HAL_OSPI_MspDeInit>:

void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* ospiHandle)
{
20001518:	b580      	push	{r7, lr}
2000151a:	b082      	sub	sp, #8
2000151c:	af00      	add	r7, sp, #0
2000151e:	6078      	str	r0, [r7, #4]

  if(ospiHandle->Instance==OCTOSPI1)
20001520:	687b      	ldr	r3, [r7, #4]
20001522:	681b      	ldr	r3, [r3, #0]
20001524:	4a11      	ldr	r2, [pc, #68]	@ (2000156c <HAL_OSPI_MspDeInit+0x54>)
20001526:	4293      	cmp	r3, r2
20001528:	d11c      	bne.n	20001564 <HAL_OSPI_MspDeInit+0x4c>
  {
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

  /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
2000152a:	4b11      	ldr	r3, [pc, #68]	@ (20001570 <HAL_OSPI_MspDeInit+0x58>)
2000152c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001530:	4a0f      	ldr	r2, [pc, #60]	@ (20001570 <HAL_OSPI_MspDeInit+0x58>)
20001532:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
20001536:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_OSPI1_CLK_DISABLE();
2000153a:	4b0d      	ldr	r3, [pc, #52]	@ (20001570 <HAL_OSPI_MspDeInit+0x58>)
2000153c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20001540:	4a0b      	ldr	r2, [pc, #44]	@ (20001570 <HAL_OSPI_MspDeInit+0x58>)
20001542:	f023 0310 	bic.w	r3, r3, #16
20001546:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    PA7     ------> OCTOSPIM_P1_IO2
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    PE10     ------> OCTOSPIM_P1_CLK
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7);
2000154a:	21d0      	movs	r1, #208	@ 0xd0
2000154c:	4809      	ldr	r0, [pc, #36]	@ (20001574 <HAL_OSPI_MspDeInit+0x5c>)
2000154e:	f007 ffa9 	bl	200094a4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
20001552:	2103      	movs	r1, #3
20001554:	4808      	ldr	r0, [pc, #32]	@ (20001578 <HAL_OSPI_MspDeInit+0x60>)
20001556:	f007 ffa5 	bl	200094a4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10);
2000155a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
2000155e:	4807      	ldr	r0, [pc, #28]	@ (2000157c <HAL_OSPI_MspDeInit+0x64>)
20001560:	f007 ffa0 	bl	200094a4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }
}
20001564:	bf00      	nop
20001566:	3708      	adds	r7, #8
20001568:	46bd      	mov	sp, r7
2000156a:	bd80      	pop	{r7, pc}
2000156c:	420d1400 	.word	0x420d1400
20001570:	46020c00 	.word	0x46020c00
20001574:	42020000 	.word	0x42020000
20001578:	42020400 	.word	0x42020400
2000157c:	42021000 	.word	0x42021000

20001580 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
20001580:	b580      	push	{r7, lr}
20001582:	b082      	sub	sp, #8
20001584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
20001586:	4b0d      	ldr	r3, [pc, #52]	@ (200015bc <HAL_MspInit+0x3c>)
20001588:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000158c:	4a0b      	ldr	r2, [pc, #44]	@ (200015bc <HAL_MspInit+0x3c>)
2000158e:	f043 0304 	orr.w	r3, r3, #4
20001592:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
20001596:	4b09      	ldr	r3, [pc, #36]	@ (200015bc <HAL_MspInit+0x3c>)
20001598:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000159c:	f003 0304 	and.w	r3, r3, #4
200015a0:	607b      	str	r3, [r7, #4]
200015a2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* ICACHE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ICACHE_IRQn, 0, 0);
200015a4:	2200      	movs	r2, #0
200015a6:	2100      	movs	r1, #0
200015a8:	206b      	movs	r0, #107	@ 0x6b
200015aa:	f001 fdae 	bl	2000310a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ICACHE_IRQn);
200015ae:	206b      	movs	r0, #107	@ 0x6b
200015b0:	f001 fdc5 	bl	2000313e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
200015b4:	bf00      	nop
200015b6:	3708      	adds	r7, #8
200015b8:	46bd      	mov	sp, r7
200015ba:	bd80      	pop	{r7, pc}
200015bc:	46020c00 	.word	0x46020c00

200015c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
200015c0:	b480      	push	{r7}
200015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
200015c4:	bf00      	nop
200015c6:	e7fd      	b.n	200015c4 <NMI_Handler+0x4>

200015c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
200015c8:	b480      	push	{r7}
200015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
200015cc:	bf00      	nop
200015ce:	e7fd      	b.n	200015cc <HardFault_Handler+0x4>

200015d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
200015d0:	b480      	push	{r7}
200015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
200015d4:	bf00      	nop
200015d6:	e7fd      	b.n	200015d4 <MemManage_Handler+0x4>

200015d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
200015d8:	b480      	push	{r7}
200015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
200015dc:	bf00      	nop
200015de:	e7fd      	b.n	200015dc <BusFault_Handler+0x4>

200015e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
200015e0:	b480      	push	{r7}
200015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
200015e4:	bf00      	nop
200015e6:	e7fd      	b.n	200015e4 <UsageFault_Handler+0x4>

200015e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
200015e8:	b480      	push	{r7}
200015ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
200015ec:	bf00      	nop
200015ee:	46bd      	mov	sp, r7
200015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
200015f4:	4770      	bx	lr

200015f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
200015f6:	b480      	push	{r7}
200015f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
200015fa:	bf00      	nop
200015fc:	46bd      	mov	sp, r7
200015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
20001602:	4770      	bx	lr

20001604 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
20001604:	b480      	push	{r7}
20001606:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
20001608:	bf00      	nop
2000160a:	46bd      	mov	sp, r7
2000160c:	f85d 7b04 	ldr.w	r7, [sp], #4
20001610:	4770      	bx	lr

20001612 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
20001612:	b580      	push	{r7, lr}
20001614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
20001616:	f001 f961 	bl	200028dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
2000161a:	bf00      	nop
2000161c:	bd80      	pop	{r7, pc}

2000161e <ICACHE_IRQHandler>:

/**
  * @brief This function handles Instruction cache global interrupt.
  */
void ICACHE_IRQHandler(void)
{
2000161e:	b580      	push	{r7, lr}
20001620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ICACHE_IRQn 0 */

  /* USER CODE END ICACHE_IRQn 0 */
  HAL_ICACHE_IRQHandler();
20001622:	f008 fb4f 	bl	20009cc4 <HAL_ICACHE_IRQHandler>
  /* USER CODE BEGIN ICACHE_IRQn 1 */

  /* USER CODE END ICACHE_IRQn 1 */
}
20001626:	bf00      	nop
20001628:	bd80      	pop	{r7, pc}

2000162a <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
2000162a:	b480      	push	{r7}
2000162c:	af00      	add	r7, sp, #0
}
2000162e:	bf00      	nop
20001630:	46bd      	mov	sp, r7
20001632:	f85d 7b04 	ldr.w	r7, [sp], #4
20001636:	4770      	bx	lr

20001638 <_getpid>:

int _getpid(void)
{
20001638:	b480      	push	{r7}
2000163a:	af00      	add	r7, sp, #0
  return 1;
2000163c:	2301      	movs	r3, #1
}
2000163e:	4618      	mov	r0, r3
20001640:	46bd      	mov	sp, r7
20001642:	f85d 7b04 	ldr.w	r7, [sp], #4
20001646:	4770      	bx	lr

20001648 <_kill>:

int _kill(int pid, int sig)
{
20001648:	b580      	push	{r7, lr}
2000164a:	b082      	sub	sp, #8
2000164c:	af00      	add	r7, sp, #0
2000164e:	6078      	str	r0, [r7, #4]
20001650:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
20001652:	f016 fdf7 	bl	20018244 <__errno>
20001656:	4603      	mov	r3, r0
20001658:	2216      	movs	r2, #22
2000165a:	601a      	str	r2, [r3, #0]
  return -1;
2000165c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20001660:	4618      	mov	r0, r3
20001662:	3708      	adds	r7, #8
20001664:	46bd      	mov	sp, r7
20001666:	bd80      	pop	{r7, pc}

20001668 <_exit>:

void _exit (int status)
{
20001668:	b580      	push	{r7, lr}
2000166a:	b082      	sub	sp, #8
2000166c:	af00      	add	r7, sp, #0
2000166e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
20001670:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
20001674:	6878      	ldr	r0, [r7, #4]
20001676:	f7ff ffe7 	bl	20001648 <_kill>
  while (1) {}    /* Make sure we hang here */
2000167a:	bf00      	nop
2000167c:	e7fd      	b.n	2000167a <_exit+0x12>

2000167e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
2000167e:	b580      	push	{r7, lr}
20001680:	b086      	sub	sp, #24
20001682:	af00      	add	r7, sp, #0
20001684:	60f8      	str	r0, [r7, #12]
20001686:	60b9      	str	r1, [r7, #8]
20001688:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
2000168a:	2300      	movs	r3, #0
2000168c:	617b      	str	r3, [r7, #20]
2000168e:	e00a      	b.n	200016a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
20001690:	f3af 8000 	nop.w
20001694:	4601      	mov	r1, r0
20001696:	68bb      	ldr	r3, [r7, #8]
20001698:	1c5a      	adds	r2, r3, #1
2000169a:	60ba      	str	r2, [r7, #8]
2000169c:	b2ca      	uxtb	r2, r1
2000169e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
200016a0:	697b      	ldr	r3, [r7, #20]
200016a2:	3301      	adds	r3, #1
200016a4:	617b      	str	r3, [r7, #20]
200016a6:	697a      	ldr	r2, [r7, #20]
200016a8:	687b      	ldr	r3, [r7, #4]
200016aa:	429a      	cmp	r2, r3
200016ac:	dbf0      	blt.n	20001690 <_read+0x12>
  }

  return len;
200016ae:	687b      	ldr	r3, [r7, #4]
}
200016b0:	4618      	mov	r0, r3
200016b2:	3718      	adds	r7, #24
200016b4:	46bd      	mov	sp, r7
200016b6:	bd80      	pop	{r7, pc}

200016b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
200016b8:	b580      	push	{r7, lr}
200016ba:	b086      	sub	sp, #24
200016bc:	af00      	add	r7, sp, #0
200016be:	60f8      	str	r0, [r7, #12]
200016c0:	60b9      	str	r1, [r7, #8]
200016c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
200016c4:	2300      	movs	r3, #0
200016c6:	617b      	str	r3, [r7, #20]
200016c8:	e009      	b.n	200016de <_write+0x26>
  {
    __io_putchar(*ptr++);
200016ca:	68bb      	ldr	r3, [r7, #8]
200016cc:	1c5a      	adds	r2, r3, #1
200016ce:	60ba      	str	r2, [r7, #8]
200016d0:	781b      	ldrb	r3, [r3, #0]
200016d2:	4618      	mov	r0, r3
200016d4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
200016d8:	697b      	ldr	r3, [r7, #20]
200016da:	3301      	adds	r3, #1
200016dc:	617b      	str	r3, [r7, #20]
200016de:	697a      	ldr	r2, [r7, #20]
200016e0:	687b      	ldr	r3, [r7, #4]
200016e2:	429a      	cmp	r2, r3
200016e4:	dbf1      	blt.n	200016ca <_write+0x12>
  }
  return len;
200016e6:	687b      	ldr	r3, [r7, #4]
}
200016e8:	4618      	mov	r0, r3
200016ea:	3718      	adds	r7, #24
200016ec:	46bd      	mov	sp, r7
200016ee:	bd80      	pop	{r7, pc}

200016f0 <_close>:

int _close(int file)
{
200016f0:	b480      	push	{r7}
200016f2:	b083      	sub	sp, #12
200016f4:	af00      	add	r7, sp, #0
200016f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
200016f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
200016fc:	4618      	mov	r0, r3
200016fe:	370c      	adds	r7, #12
20001700:	46bd      	mov	sp, r7
20001702:	f85d 7b04 	ldr.w	r7, [sp], #4
20001706:	4770      	bx	lr

20001708 <_fstat>:


int _fstat(int file, struct stat *st)
{
20001708:	b480      	push	{r7}
2000170a:	b083      	sub	sp, #12
2000170c:	af00      	add	r7, sp, #0
2000170e:	6078      	str	r0, [r7, #4]
20001710:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
20001712:	683b      	ldr	r3, [r7, #0]
20001714:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
20001718:	605a      	str	r2, [r3, #4]
  return 0;
2000171a:	2300      	movs	r3, #0
}
2000171c:	4618      	mov	r0, r3
2000171e:	370c      	adds	r7, #12
20001720:	46bd      	mov	sp, r7
20001722:	f85d 7b04 	ldr.w	r7, [sp], #4
20001726:	4770      	bx	lr

20001728 <_isatty>:

int _isatty(int file)
{
20001728:	b480      	push	{r7}
2000172a:	b083      	sub	sp, #12
2000172c:	af00      	add	r7, sp, #0
2000172e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
20001730:	2301      	movs	r3, #1
}
20001732:	4618      	mov	r0, r3
20001734:	370c      	adds	r7, #12
20001736:	46bd      	mov	sp, r7
20001738:	f85d 7b04 	ldr.w	r7, [sp], #4
2000173c:	4770      	bx	lr

2000173e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
2000173e:	b480      	push	{r7}
20001740:	b085      	sub	sp, #20
20001742:	af00      	add	r7, sp, #0
20001744:	60f8      	str	r0, [r7, #12]
20001746:	60b9      	str	r1, [r7, #8]
20001748:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
2000174a:	2300      	movs	r3, #0
}
2000174c:	4618      	mov	r0, r3
2000174e:	3714      	adds	r7, #20
20001750:	46bd      	mov	sp, r7
20001752:	f85d 7b04 	ldr.w	r7, [sp], #4
20001756:	4770      	bx	lr

20001758 <_open>:

int _open(char *path, int flags, ...)
{
20001758:	b40e      	push	{r1, r2, r3}
2000175a:	b480      	push	{r7}
2000175c:	b082      	sub	sp, #8
2000175e:	af00      	add	r7, sp, #0
20001760:	6078      	str	r0, [r7, #4]
  (void)path;
  (void)flags;
  /* Pretend like we always fail */
  return -1;
20001762:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20001766:	4618      	mov	r0, r3
20001768:	3708      	adds	r7, #8
2000176a:	46bd      	mov	sp, r7
2000176c:	f85d 7b04 	ldr.w	r7, [sp], #4
20001770:	b003      	add	sp, #12
20001772:	4770      	bx	lr

20001774 <_wait>:

int _wait(int *status)
{
20001774:	b580      	push	{r7, lr}
20001776:	b082      	sub	sp, #8
20001778:	af00      	add	r7, sp, #0
2000177a:	6078      	str	r0, [r7, #4]
  (void)status;
  errno = ECHILD;
2000177c:	f016 fd62 	bl	20018244 <__errno>
20001780:	4603      	mov	r3, r0
20001782:	220a      	movs	r2, #10
20001784:	601a      	str	r2, [r3, #0]
  return -1;
20001786:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
2000178a:	4618      	mov	r0, r3
2000178c:	3708      	adds	r7, #8
2000178e:	46bd      	mov	sp, r7
20001790:	bd80      	pop	{r7, pc}

20001792 <_unlink>:

int _unlink(char *name)
{
20001792:	b580      	push	{r7, lr}
20001794:	b082      	sub	sp, #8
20001796:	af00      	add	r7, sp, #0
20001798:	6078      	str	r0, [r7, #4]
  (void)name;
  errno = ENOENT;
2000179a:	f016 fd53 	bl	20018244 <__errno>
2000179e:	4603      	mov	r3, r0
200017a0:	2202      	movs	r2, #2
200017a2:	601a      	str	r2, [r3, #0]
  return -1;
200017a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
200017a8:	4618      	mov	r0, r3
200017aa:	3708      	adds	r7, #8
200017ac:	46bd      	mov	sp, r7
200017ae:	bd80      	pop	{r7, pc}

200017b0 <_times>:

int _times(struct tms *buf)
{
200017b0:	b480      	push	{r7}
200017b2:	b083      	sub	sp, #12
200017b4:	af00      	add	r7, sp, #0
200017b6:	6078      	str	r0, [r7, #4]
  (void)buf;
  return -1;
200017b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
200017bc:	4618      	mov	r0, r3
200017be:	370c      	adds	r7, #12
200017c0:	46bd      	mov	sp, r7
200017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
200017c6:	4770      	bx	lr

200017c8 <_stat>:

int _stat(char *file, struct stat *st)
{
200017c8:	b480      	push	{r7}
200017ca:	b083      	sub	sp, #12
200017cc:	af00      	add	r7, sp, #0
200017ce:	6078      	str	r0, [r7, #4]
200017d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
200017d2:	683b      	ldr	r3, [r7, #0]
200017d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
200017d8:	605a      	str	r2, [r3, #4]
  return 0;
200017da:	2300      	movs	r3, #0
}
200017dc:	4618      	mov	r0, r3
200017de:	370c      	adds	r7, #12
200017e0:	46bd      	mov	sp, r7
200017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
200017e6:	4770      	bx	lr

200017e8 <_link>:

int _link(char *old, char *new)
{
200017e8:	b580      	push	{r7, lr}
200017ea:	b082      	sub	sp, #8
200017ec:	af00      	add	r7, sp, #0
200017ee:	6078      	str	r0, [r7, #4]
200017f0:	6039      	str	r1, [r7, #0]
  (void)old;
  (void)new;
  errno = EMLINK;
200017f2:	f016 fd27 	bl	20018244 <__errno>
200017f6:	4603      	mov	r3, r0
200017f8:	221f      	movs	r2, #31
200017fa:	601a      	str	r2, [r3, #0]
  return -1;
200017fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20001800:	4618      	mov	r0, r3
20001802:	3708      	adds	r7, #8
20001804:	46bd      	mov	sp, r7
20001806:	bd80      	pop	{r7, pc}

20001808 <_fork>:

int _fork(void)
{
20001808:	b580      	push	{r7, lr}
2000180a:	af00      	add	r7, sp, #0
  errno = EAGAIN;
2000180c:	f016 fd1a 	bl	20018244 <__errno>
20001810:	4603      	mov	r3, r0
20001812:	220b      	movs	r2, #11
20001814:	601a      	str	r2, [r3, #0]
  return -1;
20001816:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
2000181a:	4618      	mov	r0, r3
2000181c:	bd80      	pop	{r7, pc}

2000181e <_execve>:

int _execve(char *name, char **argv, char **env)
{
2000181e:	b580      	push	{r7, lr}
20001820:	b084      	sub	sp, #16
20001822:	af00      	add	r7, sp, #0
20001824:	60f8      	str	r0, [r7, #12]
20001826:	60b9      	str	r1, [r7, #8]
20001828:	607a      	str	r2, [r7, #4]
  (void)name;
  (void)argv;
  (void)env;
  errno = ENOMEM;
2000182a:	f016 fd0b 	bl	20018244 <__errno>
2000182e:	4603      	mov	r3, r0
20001830:	220c      	movs	r2, #12
20001832:	601a      	str	r2, [r3, #0]
  return -1;
20001834:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20001838:	4618      	mov	r0, r3
2000183a:	3710      	adds	r7, #16
2000183c:	46bd      	mov	sp, r7
2000183e:	bd80      	pop	{r7, pc}

20001840 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
20001840:	b580      	push	{r7, lr}
20001842:	b086      	sub	sp, #24
20001844:	af00      	add	r7, sp, #0
20001846:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
20001848:	4a14      	ldr	r2, [pc, #80]	@ (2000189c <_sbrk+0x5c>)
2000184a:	4b15      	ldr	r3, [pc, #84]	@ (200018a0 <_sbrk+0x60>)
2000184c:	1ad3      	subs	r3, r2, r3
2000184e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
20001850:	697b      	ldr	r3, [r7, #20]
20001852:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
20001854:	4b13      	ldr	r3, [pc, #76]	@ (200018a4 <_sbrk+0x64>)
20001856:	681b      	ldr	r3, [r3, #0]
20001858:	2b00      	cmp	r3, #0
2000185a:	d102      	bne.n	20001862 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
2000185c:	4b11      	ldr	r3, [pc, #68]	@ (200018a4 <_sbrk+0x64>)
2000185e:	4a12      	ldr	r2, [pc, #72]	@ (200018a8 <_sbrk+0x68>)
20001860:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
20001862:	4b10      	ldr	r3, [pc, #64]	@ (200018a4 <_sbrk+0x64>)
20001864:	681a      	ldr	r2, [r3, #0]
20001866:	687b      	ldr	r3, [r7, #4]
20001868:	4413      	add	r3, r2
2000186a:	693a      	ldr	r2, [r7, #16]
2000186c:	429a      	cmp	r2, r3
2000186e:	d207      	bcs.n	20001880 <_sbrk+0x40>
  {
    errno = ENOMEM;
20001870:	f016 fce8 	bl	20018244 <__errno>
20001874:	4603      	mov	r3, r0
20001876:	220c      	movs	r2, #12
20001878:	601a      	str	r2, [r3, #0]
    return (void *)-1;
2000187a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
2000187e:	e009      	b.n	20001894 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
20001880:	4b08      	ldr	r3, [pc, #32]	@ (200018a4 <_sbrk+0x64>)
20001882:	681b      	ldr	r3, [r3, #0]
20001884:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
20001886:	4b07      	ldr	r3, [pc, #28]	@ (200018a4 <_sbrk+0x64>)
20001888:	681a      	ldr	r2, [r3, #0]
2000188a:	687b      	ldr	r3, [r7, #4]
2000188c:	4413      	add	r3, r2
2000188e:	4a05      	ldr	r2, [pc, #20]	@ (200018a4 <_sbrk+0x64>)
20001890:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
20001892:	68fb      	ldr	r3, [r7, #12]
}
20001894:	4618      	mov	r0, r3
20001896:	3718      	adds	r7, #24
20001898:	46bd      	mov	sp, r7
2000189a:	bd80      	pop	{r7, pc}
2000189c:	200c0004 	.word	0x200c0004
200018a0:	00000400 	.word	0x00000400
200018a4:	20000628 	.word	0x20000628
200018a8:	200188cc 	.word	0x200188cc

200018ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
200018ac:	b480      	push	{r7}
200018ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
200018b0:	4b18      	ldr	r3, [pc, #96]	@ (20001914 <SystemInit+0x68>)
200018b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200018b6:	4a17      	ldr	r2, [pc, #92]	@ (20001914 <SystemInit+0x68>)
200018b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
200018bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
200018c0:	4b15      	ldr	r3, [pc, #84]	@ (20001918 <SystemInit+0x6c>)
200018c2:	2201      	movs	r2, #1
200018c4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
200018c6:	4b14      	ldr	r3, [pc, #80]	@ (20001918 <SystemInit+0x6c>)
200018c8:	2200      	movs	r2, #0
200018ca:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
200018cc:	4b12      	ldr	r3, [pc, #72]	@ (20001918 <SystemInit+0x6c>)
200018ce:	2200      	movs	r2, #0
200018d0:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
200018d2:	4b11      	ldr	r3, [pc, #68]	@ (20001918 <SystemInit+0x6c>)
200018d4:	2200      	movs	r2, #0
200018d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
200018d8:	4b0f      	ldr	r3, [pc, #60]	@ (20001918 <SystemInit+0x6c>)
200018da:	681b      	ldr	r3, [r3, #0]
200018dc:	4a0e      	ldr	r2, [pc, #56]	@ (20001918 <SystemInit+0x6c>)
200018de:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
200018e2:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
200018e6:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
200018e8:	4b0b      	ldr	r3, [pc, #44]	@ (20001918 <SystemInit+0x6c>)
200018ea:	2200      	movs	r2, #0
200018ec:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
200018ee:	4b0a      	ldr	r3, [pc, #40]	@ (20001918 <SystemInit+0x6c>)
200018f0:	681b      	ldr	r3, [r3, #0]
200018f2:	4a09      	ldr	r2, [pc, #36]	@ (20001918 <SystemInit+0x6c>)
200018f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
200018f8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
200018fa:	4b07      	ldr	r3, [pc, #28]	@ (20001918 <SystemInit+0x6c>)
200018fc:	2200      	movs	r2, #0
200018fe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
20001900:	4b04      	ldr	r3, [pc, #16]	@ (20001914 <SystemInit+0x68>)
20001902:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
20001906:	609a      	str	r2, [r3, #8]
  #endif
}
20001908:	bf00      	nop
2000190a:	46bd      	mov	sp, r7
2000190c:	f85d 7b04 	ldr.w	r7, [sp], #4
20001910:	4770      	bx	lr
20001912:	bf00      	nop
20001914:	e000ed00 	.word	0xe000ed00
20001918:	46020c00 	.word	0x46020c00

2000191c <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
2000191c:	b480      	push	{r7}
2000191e:	b089      	sub	sp, #36	@ 0x24
20001920:	af00      	add	r7, sp, #0
  uint32_t pllr, pllsource, pllm , tmp, pllfracen, msirange;
  float_t fracn1, pllvco;

  /* Get MSI Range frequency--------------------------------------------------*/
  if(READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
20001922:	4b73      	ldr	r3, [pc, #460]	@ (20001af0 <SystemCoreClockUpdate+0x1d4>)
20001924:	689b      	ldr	r3, [r3, #8]
20001926:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2000192a:	2b00      	cmp	r3, #0
2000192c:	d107      	bne.n	2000193e <SystemCoreClockUpdate+0x22>
  {
    /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
2000192e:	4b70      	ldr	r3, [pc, #448]	@ (20001af0 <SystemCoreClockUpdate+0x1d4>)
20001930:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20001934:	0b1b      	lsrs	r3, r3, #12
20001936:	f003 030f 	and.w	r3, r3, #15
2000193a:	61fb      	str	r3, [r7, #28]
2000193c:	e005      	b.n	2000194a <SystemCoreClockUpdate+0x2e>
  }
  else
  {
    /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
2000193e:	4b6c      	ldr	r3, [pc, #432]	@ (20001af0 <SystemCoreClockUpdate+0x1d4>)
20001940:	689b      	ldr	r3, [r3, #8]
20001942:	0f1b      	lsrs	r3, r3, #28
20001944:	f003 030f 	and.w	r3, r3, #15
20001948:	61fb      	str	r3, [r7, #28]
  }

  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
2000194a:	4a6a      	ldr	r2, [pc, #424]	@ (20001af4 <SystemCoreClockUpdate+0x1d8>)
2000194c:	69fb      	ldr	r3, [r7, #28]
2000194e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20001952:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_SWS)
20001954:	4b66      	ldr	r3, [pc, #408]	@ (20001af0 <SystemCoreClockUpdate+0x1d4>)
20001956:	69db      	ldr	r3, [r3, #28]
20001958:	f003 030c 	and.w	r3, r3, #12
2000195c:	2b0c      	cmp	r3, #12
2000195e:	f200 80ae 	bhi.w	20001abe <SystemCoreClockUpdate+0x1a2>
20001962:	a201      	add	r2, pc, #4	@ (adr r2, 20001968 <SystemCoreClockUpdate+0x4c>)
20001964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001968:	2000199d 	.word	0x2000199d
2000196c:	20001abf 	.word	0x20001abf
20001970:	20001abf 	.word	0x20001abf
20001974:	20001abf 	.word	0x20001abf
20001978:	200019a5 	.word	0x200019a5
2000197c:	20001abf 	.word	0x20001abf
20001980:	20001abf 	.word	0x20001abf
20001984:	20001abf 	.word	0x20001abf
20001988:	200019ad 	.word	0x200019ad
2000198c:	20001abf 	.word	0x20001abf
20001990:	20001abf 	.word	0x20001abf
20001994:	20001abf 	.word	0x20001abf
20001998:	200019b5 	.word	0x200019b5
  {
  case 0x00:  /* MSI used as system clock source */
    SystemCoreClock = msirange;
2000199c:	4a56      	ldr	r2, [pc, #344]	@ (20001af8 <SystemCoreClockUpdate+0x1dc>)
2000199e:	69fb      	ldr	r3, [r7, #28]
200019a0:	6013      	str	r3, [r2, #0]
    break;
200019a2:	e090      	b.n	20001ac6 <SystemCoreClockUpdate+0x1aa>

  case 0x04:  /* HSI used as system clock source */
    SystemCoreClock = HSI_VALUE;
200019a4:	4b54      	ldr	r3, [pc, #336]	@ (20001af8 <SystemCoreClockUpdate+0x1dc>)
200019a6:	4a55      	ldr	r2, [pc, #340]	@ (20001afc <SystemCoreClockUpdate+0x1e0>)
200019a8:	601a      	str	r2, [r3, #0]
    break;
200019aa:	e08c      	b.n	20001ac6 <SystemCoreClockUpdate+0x1aa>

  case 0x08:  /* HSE used as system clock source */
    SystemCoreClock = HSE_VALUE;
200019ac:	4b52      	ldr	r3, [pc, #328]	@ (20001af8 <SystemCoreClockUpdate+0x1dc>)
200019ae:	4a53      	ldr	r2, [pc, #332]	@ (20001afc <SystemCoreClockUpdate+0x1e0>)
200019b0:	601a      	str	r2, [r3, #0]
    break;
200019b2:	e088      	b.n	20001ac6 <SystemCoreClockUpdate+0x1aa>

  case 0x0C:  /* PLL used as system clock source */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
200019b4:	4b4e      	ldr	r3, [pc, #312]	@ (20001af0 <SystemCoreClockUpdate+0x1d4>)
200019b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200019b8:	f003 0303 	and.w	r3, r3, #3
200019bc:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M)>> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
200019be:	4b4c      	ldr	r3, [pc, #304]	@ (20001af0 <SystemCoreClockUpdate+0x1d4>)
200019c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200019c2:	0a1b      	lsrs	r3, r3, #8
200019c4:	f003 030f 	and.w	r3, r3, #15
200019c8:	3301      	adds	r3, #1
200019ca:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN)>>RCC_PLL1CFGR_PLL1FRACEN_Pos);
200019cc:	4b48      	ldr	r3, [pc, #288]	@ (20001af0 <SystemCoreClockUpdate+0x1d4>)
200019ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200019d0:	091b      	lsrs	r3, r3, #4
200019d2:	f003 0301 	and.w	r3, r3, #1
200019d6:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN)>> RCC_PLL1FRACR_PLL1FRACN_Pos));
200019d8:	4b45      	ldr	r3, [pc, #276]	@ (20001af0 <SystemCoreClockUpdate+0x1d4>)
200019da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
200019dc:	08db      	lsrs	r3, r3, #3
200019de:	f3c3 030c 	ubfx	r3, r3, #0, #13
200019e2:	68fa      	ldr	r2, [r7, #12]
200019e4:	fb02 f303 	mul.w	r3, r2, r3
200019e8:	ee07 3a90 	vmov	s15, r3
200019ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
200019f0:	edc7 7a02 	vstr	s15, [r7, #8]

      switch (pllsource)
200019f4:	697b      	ldr	r3, [r7, #20]
200019f6:	2b03      	cmp	r3, #3
200019f8:	d019      	beq.n	20001a2e <SystemCoreClockUpdate+0x112>
200019fa:	697b      	ldr	r3, [r7, #20]
200019fc:	2b03      	cmp	r3, #3
200019fe:	d822      	bhi.n	20001a46 <SystemCoreClockUpdate+0x12a>
20001a00:	697b      	ldr	r3, [r7, #20]
20001a02:	2b00      	cmp	r3, #0
20001a04:	d003      	beq.n	20001a0e <SystemCoreClockUpdate+0xf2>
20001a06:	697b      	ldr	r3, [r7, #20]
20001a08:	2b02      	cmp	r3, #2
20001a0a:	d004      	beq.n	20001a16 <SystemCoreClockUpdate+0xfa>
20001a0c:	e01b      	b.n	20001a46 <SystemCoreClockUpdate+0x12a>
      {
      case 0x00:  /* No clock sent to PLL*/
        pllvco = (float_t)0U;
20001a0e:	f04f 0300 	mov.w	r3, #0
20001a12:	61bb      	str	r3, [r7, #24]
        break;
20001a14:	e026      	b.n	20001a64 <SystemCoreClockUpdate+0x148>

      case 0x02:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm);
20001a16:	693b      	ldr	r3, [r7, #16]
20001a18:	ee07 3a90 	vmov	s15, r3
20001a1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
20001a20:	eddf 6a37 	vldr	s13, [pc, #220]	@ 20001b00 <SystemCoreClockUpdate+0x1e4>
20001a24:	eec6 7a87 	vdiv.f32	s15, s13, s14
20001a28:	edc7 7a06 	vstr	s15, [r7, #24]
        break;
20001a2c:	e01a      	b.n	20001a64 <SystemCoreClockUpdate+0x148>

      case 0x03:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm);
20001a2e:	693b      	ldr	r3, [r7, #16]
20001a30:	ee07 3a90 	vmov	s15, r3
20001a34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
20001a38:	eddf 6a31 	vldr	s13, [pc, #196]	@ 20001b00 <SystemCoreClockUpdate+0x1e4>
20001a3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
20001a40:	edc7 7a06 	vstr	s15, [r7, #24]
        break;
20001a44:	e00e      	b.n	20001a64 <SystemCoreClockUpdate+0x148>

      default:    /* MSI used as PLL clock source */
        pllvco = ((float_t)msirange / (float_t)pllm);
20001a46:	69fb      	ldr	r3, [r7, #28]
20001a48:	ee07 3a90 	vmov	s15, r3
20001a4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
20001a50:	693b      	ldr	r3, [r7, #16]
20001a52:	ee07 3a90 	vmov	s15, r3
20001a56:	eeb8 7a67 	vcvt.f32.u32	s14, s15
20001a5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
20001a5e:	edc7 7a06 	vstr	s15, [r7, #24]
        break;
20001a62:	bf00      	nop
      }

      pllvco = pllvco * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + (fracn1/(float_t)0x2000) + (float_t)1U);
20001a64:	4b22      	ldr	r3, [pc, #136]	@ (20001af0 <SystemCoreClockUpdate+0x1d4>)
20001a66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20001a68:	f3c3 0308 	ubfx	r3, r3, #0, #9
20001a6c:	ee07 3a90 	vmov	s15, r3
20001a70:	eeb8 7a67 	vcvt.f32.u32	s14, s15
20001a74:	edd7 6a02 	vldr	s13, [r7, #8]
20001a78:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 20001b04 <SystemCoreClockUpdate+0x1e8>
20001a7c:	eec6 7a86 	vdiv.f32	s15, s13, s12
20001a80:	ee77 7a27 	vadd.f32	s15, s14, s15
20001a84:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20001a88:	ee77 7a87 	vadd.f32	s15, s15, s14
20001a8c:	ed97 7a06 	vldr	s14, [r7, #24]
20001a90:	ee67 7a27 	vmul.f32	s15, s14, s15
20001a94:	edc7 7a06 	vstr	s15, [r7, #24]
      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U );
20001a98:	4b15      	ldr	r3, [pc, #84]	@ (20001af0 <SystemCoreClockUpdate+0x1d4>)
20001a9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20001a9c:	0e1b      	lsrs	r3, r3, #24
20001a9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20001aa2:	3301      	adds	r3, #1
20001aa4:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (uint32_t)((uint32_t)pllvco/pllr);
20001aa6:	edd7 7a06 	vldr	s15, [r7, #24]
20001aaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20001aae:	ee17 2a90 	vmov	r2, s15
20001ab2:	687b      	ldr	r3, [r7, #4]
20001ab4:	fbb2 f3f3 	udiv	r3, r2, r3
20001ab8:	4a0f      	ldr	r2, [pc, #60]	@ (20001af8 <SystemCoreClockUpdate+0x1dc>)
20001aba:	6013      	str	r3, [r2, #0]
      break;
20001abc:	e003      	b.n	20001ac6 <SystemCoreClockUpdate+0x1aa>

  default:
    SystemCoreClock = msirange;
20001abe:	4a0e      	ldr	r2, [pc, #56]	@ (20001af8 <SystemCoreClockUpdate+0x1dc>)
20001ac0:	69fb      	ldr	r3, [r7, #28]
20001ac2:	6013      	str	r3, [r2, #0]
    break;
20001ac4:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos)];
20001ac6:	4b0a      	ldr	r3, [pc, #40]	@ (20001af0 <SystemCoreClockUpdate+0x1d4>)
20001ac8:	6a1b      	ldr	r3, [r3, #32]
20001aca:	f003 030f 	and.w	r3, r3, #15
20001ace:	4a0e      	ldr	r2, [pc, #56]	@ (20001b08 <SystemCoreClockUpdate+0x1ec>)
20001ad0:	5cd3      	ldrb	r3, [r2, r3]
20001ad2:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
20001ad4:	4b08      	ldr	r3, [pc, #32]	@ (20001af8 <SystemCoreClockUpdate+0x1dc>)
20001ad6:	681a      	ldr	r2, [r3, #0]
20001ad8:	683b      	ldr	r3, [r7, #0]
20001ada:	fa22 f303 	lsr.w	r3, r2, r3
20001ade:	4a06      	ldr	r2, [pc, #24]	@ (20001af8 <SystemCoreClockUpdate+0x1dc>)
20001ae0:	6013      	str	r3, [r2, #0]
}
20001ae2:	bf00      	nop
20001ae4:	3724      	adds	r7, #36	@ 0x24
20001ae6:	46bd      	mov	sp, r7
20001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
20001aec:	4770      	bx	lr
20001aee:	bf00      	nop
20001af0:	46020c00 	.word	0x46020c00
20001af4:	200187e4 	.word	0x200187e4
20001af8:	2000045c 	.word	0x2000045c
20001afc:	00f42400 	.word	0x00f42400
20001b00:	4b742400 	.word	0x4b742400
20001b04:	46000000 	.word	0x46000000
20001b08:	200187cc 	.word	0x200187cc

20001b0c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
20001b0c:	b580      	push	{r7, lr}
20001b0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
20001b10:	4b22      	ldr	r3, [pc, #136]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b12:	4a23      	ldr	r2, [pc, #140]	@ (20001ba0 <MX_USART2_UART_Init+0x94>)
20001b14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
20001b16:	4b21      	ldr	r3, [pc, #132]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
20001b1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
20001b1e:	4b1f      	ldr	r3, [pc, #124]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b20:	2200      	movs	r2, #0
20001b22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
20001b24:	4b1d      	ldr	r3, [pc, #116]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b26:	2200      	movs	r2, #0
20001b28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
20001b2a:	4b1c      	ldr	r3, [pc, #112]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b2c:	2200      	movs	r2, #0
20001b2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
20001b30:	4b1a      	ldr	r3, [pc, #104]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b32:	220c      	movs	r2, #12
20001b34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
20001b36:	4b19      	ldr	r3, [pc, #100]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b38:	2200      	movs	r2, #0
20001b3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
20001b3c:	4b17      	ldr	r3, [pc, #92]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b3e:	2200      	movs	r2, #0
20001b40:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
20001b42:	4b16      	ldr	r3, [pc, #88]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b44:	2200      	movs	r2, #0
20001b46:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
20001b48:	4b14      	ldr	r3, [pc, #80]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b4a:	2200      	movs	r2, #0
20001b4c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
20001b4e:	4b13      	ldr	r3, [pc, #76]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b50:	2200      	movs	r2, #0
20001b52:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
20001b54:	4811      	ldr	r0, [pc, #68]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b56:	f011 fb4b 	bl	200131f0 <HAL_UART_Init>
20001b5a:	4603      	mov	r3, r0
20001b5c:	2b00      	cmp	r3, #0
20001b5e:	d001      	beq.n	20001b64 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
20001b60:	f7ff fb9b 	bl	2000129a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
20001b64:	2100      	movs	r1, #0
20001b66:	480d      	ldr	r0, [pc, #52]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b68:	f015 fcf0 	bl	2001754c <HAL_UARTEx_SetTxFifoThreshold>
20001b6c:	4603      	mov	r3, r0
20001b6e:	2b00      	cmp	r3, #0
20001b70:	d001      	beq.n	20001b76 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
20001b72:	f7ff fb92 	bl	2000129a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
20001b76:	2100      	movs	r1, #0
20001b78:	4808      	ldr	r0, [pc, #32]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b7a:	f015 fd25 	bl	200175c8 <HAL_UARTEx_SetRxFifoThreshold>
20001b7e:	4603      	mov	r3, r0
20001b80:	2b00      	cmp	r3, #0
20001b82:	d001      	beq.n	20001b88 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
20001b84:	f7ff fb89 	bl	2000129a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
20001b88:	4804      	ldr	r0, [pc, #16]	@ (20001b9c <MX_USART2_UART_Init+0x90>)
20001b8a:	f015 fca6 	bl	200174da <HAL_UARTEx_DisableFifoMode>
20001b8e:	4603      	mov	r3, r0
20001b90:	2b00      	cmp	r3, #0
20001b92:	d001      	beq.n	20001b98 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
20001b94:	f7ff fb81 	bl	2000129a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
20001b98:	bf00      	nop
20001b9a:	bd80      	pop	{r7, pc}
20001b9c:	2000062c 	.word	0x2000062c
20001ba0:	40004400 	.word	0x40004400

20001ba4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
20001ba4:	b580      	push	{r7, lr}
20001ba6:	b0ba      	sub	sp, #232	@ 0xe8
20001ba8:	af00      	add	r7, sp, #0
20001baa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
20001bac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
20001bb0:	2200      	movs	r2, #0
20001bb2:	601a      	str	r2, [r3, #0]
20001bb4:	605a      	str	r2, [r3, #4]
20001bb6:	609a      	str	r2, [r3, #8]
20001bb8:	60da      	str	r2, [r3, #12]
20001bba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
20001bbc:	f107 0310 	add.w	r3, r7, #16
20001bc0:	22c0      	movs	r2, #192	@ 0xc0
20001bc2:	2100      	movs	r1, #0
20001bc4:	4618      	mov	r0, r3
20001bc6:	f016 fa90 	bl	200180ea <memset>
  if(uartHandle->Instance==USART2)
20001bca:	687b      	ldr	r3, [r7, #4]
20001bcc:	681b      	ldr	r3, [r3, #0]
20001bce:	4a26      	ldr	r2, [pc, #152]	@ (20001c68 <HAL_UART_MspInit+0xc4>)
20001bd0:	4293      	cmp	r3, r2
20001bd2:	d144      	bne.n	20001c5e <HAL_UART_MspInit+0xba>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
20001bd4:	f04f 0202 	mov.w	r2, #2
20001bd8:	f04f 0300 	mov.w	r3, #0
20001bdc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
20001be0:	2300      	movs	r3, #0
20001be2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
20001be4:	f107 0310 	add.w	r3, r7, #16
20001be8:	4618      	mov	r0, r3
20001bea:	f00d ff13 	bl	2000fa14 <HAL_RCCEx_PeriphCLKConfig>
20001bee:	4603      	mov	r3, r0
20001bf0:	2b00      	cmp	r3, #0
20001bf2:	d001      	beq.n	20001bf8 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
20001bf4:	f7ff fb51 	bl	2000129a <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
20001bf8:	4b1c      	ldr	r3, [pc, #112]	@ (20001c6c <HAL_UART_MspInit+0xc8>)
20001bfa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
20001bfe:	4a1b      	ldr	r2, [pc, #108]	@ (20001c6c <HAL_UART_MspInit+0xc8>)
20001c00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20001c04:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
20001c08:	4b18      	ldr	r3, [pc, #96]	@ (20001c6c <HAL_UART_MspInit+0xc8>)
20001c0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
20001c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20001c12:	60fb      	str	r3, [r7, #12]
20001c14:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
20001c16:	4b15      	ldr	r3, [pc, #84]	@ (20001c6c <HAL_UART_MspInit+0xc8>)
20001c18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001c1c:	4a13      	ldr	r2, [pc, #76]	@ (20001c6c <HAL_UART_MspInit+0xc8>)
20001c1e:	f043 0301 	orr.w	r3, r3, #1
20001c22:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001c26:	4b11      	ldr	r3, [pc, #68]	@ (20001c6c <HAL_UART_MspInit+0xc8>)
20001c28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001c2c:	f003 0301 	and.w	r3, r3, #1
20001c30:	60bb      	str	r3, [r7, #8]
20001c32:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
20001c34:	230c      	movs	r3, #12
20001c36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20001c3a:	2302      	movs	r3, #2
20001c3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
20001c40:	2300      	movs	r3, #0
20001c42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
20001c46:	2300      	movs	r3, #0
20001c48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
20001c4c:	2307      	movs	r3, #7
20001c4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
20001c52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
20001c56:	4619      	mov	r1, r3
20001c58:	4805      	ldr	r0, [pc, #20]	@ (20001c70 <HAL_UART_MspInit+0xcc>)
20001c5a:	f007 fa43 	bl	200090e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
20001c5e:	bf00      	nop
20001c60:	37e8      	adds	r7, #232	@ 0xe8
20001c62:	46bd      	mov	sp, r7
20001c64:	bd80      	pop	{r7, pc}
20001c66:	bf00      	nop
20001c68:	40004400 	.word	0x40004400
20001c6c:	46020c00 	.word	0x46020c00
20001c70:	42020000 	.word	0x42020000

20001c74 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
20001c74:	b580      	push	{r7, lr}
20001c76:	b082      	sub	sp, #8
20001c78:	af00      	add	r7, sp, #0
20001c7a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
20001c7c:	687b      	ldr	r3, [r7, #4]
20001c7e:	681b      	ldr	r3, [r3, #0]
20001c80:	4a09      	ldr	r2, [pc, #36]	@ (20001ca8 <HAL_UART_MspDeInit+0x34>)
20001c82:	4293      	cmp	r3, r2
20001c84:	d10b      	bne.n	20001c9e <HAL_UART_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
20001c86:	4b09      	ldr	r3, [pc, #36]	@ (20001cac <HAL_UART_MspDeInit+0x38>)
20001c88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
20001c8c:	4a07      	ldr	r2, [pc, #28]	@ (20001cac <HAL_UART_MspDeInit+0x38>)
20001c8e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
20001c92:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
20001c96:	210c      	movs	r1, #12
20001c98:	4805      	ldr	r0, [pc, #20]	@ (20001cb0 <HAL_UART_MspDeInit+0x3c>)
20001c9a:	f007 fc03 	bl	200094a4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
20001c9e:	bf00      	nop
20001ca0:	3708      	adds	r7, #8
20001ca2:	46bd      	mov	sp, r7
20001ca4:	bd80      	pop	{r7, pc}
20001ca6:	bf00      	nop
20001ca8:	40004400 	.word	0x40004400
20001cac:	46020c00 	.word	0x46020c00
20001cb0:	42020000 	.word	0x42020000

20001cb4 <USART_Println>:

/* USER CODE BEGIN 1 */
void USART_Println(char *msg)
{
20001cb4:	b580      	push	{r7, lr}
20001cb6:	b082      	sub	sp, #8
20001cb8:	af00      	add	r7, sp, #0
20001cba:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (const uint8_t *)msg, (uint16_t)strlen(msg), 1000);
20001cbc:	6878      	ldr	r0, [r7, #4]
20001cbe:	f7fe fe11 	bl	200008e4 <strlen>
20001cc2:	4603      	mov	r3, r0
20001cc4:	b29a      	uxth	r2, r3
20001cc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20001cca:	6879      	ldr	r1, [r7, #4]
20001ccc:	4806      	ldr	r0, [pc, #24]	@ (20001ce8 <USART_Println+0x34>)
20001cce:	f011 fc66 	bl	2001359e <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, "\n\r",2, 1000);
20001cd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20001cd6:	2202      	movs	r2, #2
20001cd8:	4904      	ldr	r1, [pc, #16]	@ (20001cec <USART_Println+0x38>)
20001cda:	4803      	ldr	r0, [pc, #12]	@ (20001ce8 <USART_Println+0x34>)
20001cdc:	f011 fc5f 	bl	2001359e <HAL_UART_Transmit>
}
20001ce0:	bf00      	nop
20001ce2:	3708      	adds	r7, #8
20001ce4:	46bd      	mov	sp, r7
20001ce6:	bd80      	pop	{r7, pc}
20001ce8:	2000062c 	.word	0x2000062c
20001cec:	20018784 	.word	0x20018784

20001cf0 <ospi_command_default_init>:
#include "w25q128jvsq.h"
#include "usart.h"



static void ospi_command_default_init(OSPI_RegularCmdTypeDef *sCommand) {
20001cf0:	b480      	push	{r7}
20001cf2:	b083      	sub	sp, #12
20001cf4:	af00      	add	r7, sp, #0
20001cf6:	6078      	str	r0, [r7, #4]
    sCommand->OperationType             = HAL_OSPI_OPTYPE_COMMON_CFG;             // Common configuration (indirect or auto-polling mode)
20001cf8:	687b      	ldr	r3, [r7, #4]
20001cfa:	2200      	movs	r2, #0
20001cfc:	601a      	str	r2, [r3, #0]
    sCommand->FlashId                   = HAL_OSPI_FLASH_ID_1;                    // Use Flash ID 1
20001cfe:	687b      	ldr	r3, [r7, #4]
20001d00:	2200      	movs	r2, #0
20001d02:	605a      	str	r2, [r3, #4]
    sCommand->InstructionDtrMode        = HAL_OSPI_INSTRUCTION_DTR_DISABLE;       // Disable Instruction DDR/DTR Mode
20001d04:	687b      	ldr	r3, [r7, #4]
20001d06:	2200      	movs	r2, #0
20001d08:	615a      	str	r2, [r3, #20]
    sCommand->AddressDtrMode            = HAL_OSPI_ADDRESS_DTR_DISABLE;           // Disable Address DDR/DTR Mode
20001d0a:	687b      	ldr	r3, [r7, #4]
20001d0c:	2200      	movs	r2, #0
20001d0e:	625a      	str	r2, [r3, #36]	@ 0x24
    sCommand->DataDtrMode               = HAL_OSPI_DATA_DTR_DISABLE;              // Disable Data DDR/DTR Mode
20001d10:	687b      	ldr	r3, [r7, #4]
20001d12:	2200      	movs	r2, #0
20001d14:	641a      	str	r2, [r3, #64]	@ 0x40
    sCommand->DQSMode                   = HAL_OSPI_DQS_DISABLE;                   // Disable Data Strobe (DQS)
20001d16:	687b      	ldr	r3, [r7, #4]
20001d18:	2200      	movs	r2, #0
20001d1a:	649a      	str	r2, [r3, #72]	@ 0x48
    sCommand->SIOOMode                  = HAL_OSPI_SIOO_INST_EVERY_CMD;           // Send instruction on every command
20001d1c:	687b      	ldr	r3, [r7, #4]
20001d1e:	2200      	movs	r2, #0
20001d20:	64da      	str	r2, [r3, #76]	@ 0x4c
    sCommand->AlternateBytesMode        = HAL_OSPI_ALTERNATE_BYTES_NONE;          // No alternate bytes
20001d22:	687b      	ldr	r3, [r7, #4]
20001d24:	2200      	movs	r2, #0
20001d26:	62da      	str	r2, [r3, #44]	@ 0x2c
    sCommand->AlternateBytes            = HAL_OSPI_ALTERNATE_BYTES_NONE;          // Alternate bytes = 0
20001d28:	687b      	ldr	r3, [r7, #4]
20001d2a:	2200      	movs	r2, #0
20001d2c:	629a      	str	r2, [r3, #40]	@ 0x28
    sCommand->AlternateBytesSize        = HAL_OSPI_ALTERNATE_BYTES_NONE;          // Size = 0
20001d2e:	687b      	ldr	r3, [r7, #4]
20001d30:	2200      	movs	r2, #0
20001d32:	631a      	str	r2, [r3, #48]	@ 0x30
    sCommand->AlternateBytesDtrMode     = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;   // Disable alternate bytes DTR mode
20001d34:	687b      	ldr	r3, [r7, #4]
20001d36:	2200      	movs	r2, #0
20001d38:	635a      	str	r2, [r3, #52]	@ 0x34
    sCommand->InstructionMode           = HAL_OSPI_INSTRUCTION_1_LINE;            // Use 1 line for instruction
20001d3a:	687b      	ldr	r3, [r7, #4]
20001d3c:	2201      	movs	r2, #1
20001d3e:	60da      	str	r2, [r3, #12]
    sCommand->InstructionSize           = HAL_OSPI_INSTRUCTION_8_BITS;            // 8-bit instruction
20001d40:	687b      	ldr	r3, [r7, #4]
20001d42:	2200      	movs	r2, #0
20001d44:	611a      	str	r2, [r3, #16]
    sCommand->AddressSize               = HAL_OSPI_ADDRESS_24_BITS;               // 24-bit address
20001d46:	687b      	ldr	r3, [r7, #4]
20001d48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
20001d4c:	621a      	str	r2, [r3, #32]
}
20001d4e:	bf00      	nop
20001d50:	370c      	adds	r7, #12
20001d52:	46bd      	mov	sp, r7
20001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
20001d58:	4770      	bx	lr

20001d5a <W25Q128_OCTO_SPI_Init>:



/* OCTO SPI Initial Function */
HAL_StatusTypeDef W25Q128_OCTO_SPI_Init(OSPI_HandleTypeDef* hospi)
{
20001d5a:	b580      	push	{r7, lr}
20001d5c:	b082      	sub	sp, #8
20001d5e:	af00      	add	r7, sp, #0
20001d60:	6078      	str	r0, [r7, #4]
	if(hospi->State != HAL_OSPI_STATE_RESET){
20001d62:	687b      	ldr	r3, [r7, #4]
20001d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20001d66:	2b00      	cmp	r3, #0
20001d68:	d007      	beq.n	20001d7a <W25Q128_OCTO_SPI_Init+0x20>
		if (HAL_OSPI_DeInit(hospi) != HAL_OK) {
20001d6a:	6878      	ldr	r0, [r7, #4]
20001d6c:	f008 f94a 	bl	2000a004 <HAL_OSPI_DeInit>
20001d70:	4603      	mov	r3, r0
20001d72:	2b00      	cmp	r3, #0
20001d74:	d001      	beq.n	20001d7a <W25Q128_OCTO_SPI_Init+0x20>
			    return HAL_ERROR;
20001d76:	2301      	movs	r3, #1
20001d78:	e022      	b.n	20001dc0 <W25Q128_OCTO_SPI_Init+0x66>
			}
	}


	MX_OCTOSPI1_Init();
20001d7a:	f7ff fa95 	bl	200012a8 <MX_OCTOSPI1_Init>

	if (W25Q128_OSPI_ResetChip(hospi) != HAL_OK) {
20001d7e:	6878      	ldr	r0, [r7, #4]
20001d80:	f000 f822 	bl	20001dc8 <W25Q128_OSPI_ResetChip>
20001d84:	4603      	mov	r3, r0
20001d86:	2b00      	cmp	r3, #0
20001d88:	d001      	beq.n	20001d8e <W25Q128_OCTO_SPI_Init+0x34>
	    return HAL_ERROR;
20001d8a:	2301      	movs	r3, #1
20001d8c:	e018      	b.n	20001dc0 <W25Q128_OCTO_SPI_Init+0x66>
	}
	if (W25Q128_OSPI_Configuration(hospi) != HAL_OK) {
20001d8e:	6878      	ldr	r0, [r7, #4]
20001d90:	f000 f866 	bl	20001e60 <W25Q128_OSPI_Configuration>
20001d94:	4603      	mov	r3, r0
20001d96:	2b00      	cmp	r3, #0
20001d98:	d001      	beq.n	20001d9e <W25Q128_OCTO_SPI_Init+0x44>
        return HAL_ERROR;
20001d9a:	2301      	movs	r3, #1
20001d9c:	e010      	b.n	20001dc0 <W25Q128_OCTO_SPI_Init+0x66>
    }
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
20001d9e:	6878      	ldr	r0, [r7, #4]
20001da0:	f000 f942 	bl	20002028 <W25Q128_OSPI_AutoPollingMemReady>
20001da4:	4603      	mov	r3, r0
20001da6:	2b00      	cmp	r3, #0
20001da8:	d001      	beq.n	20001dae <W25Q128_OCTO_SPI_Init+0x54>
        return HAL_ERROR;
20001daa:	2301      	movs	r3, #1
20001dac:	e008      	b.n	20001dc0 <W25Q128_OCTO_SPI_Init+0x66>
    }
    if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
20001dae:	6878      	ldr	r0, [r7, #4]
20001db0:	f000 f8dc 	bl	20001f6c <W25Q128_OSPI_WriteEnable>
20001db4:	4603      	mov	r3, r0
20001db6:	2b00      	cmp	r3, #0
20001db8:	d001      	beq.n	20001dbe <W25Q128_OCTO_SPI_Init+0x64>
        return HAL_ERROR;
20001dba:	2301      	movs	r3, #1
20001dbc:	e000      	b.n	20001dc0 <W25Q128_OCTO_SPI_Init+0x66>
    }
    return HAL_OK;
20001dbe:	2300      	movs	r3, #0
}
20001dc0:	4618      	mov	r0, r3
20001dc2:	3708      	adds	r7, #8
20001dc4:	46bd      	mov	sp, r7
20001dc6:	bd80      	pop	{r7, pc}

20001dc8 <W25Q128_OSPI_ResetChip>:

/* Reset Chip Function */
HAL_StatusTypeDef W25Q128_OSPI_ResetChip(OSPI_HandleTypeDef* hospi)
{
20001dc8:	b580      	push	{r7, lr}
20001dca:	b096      	sub	sp, #88	@ 0x58
20001dcc:	af00      	add	r7, sp, #0
20001dce:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand={0};
20001dd0:	f107 0308 	add.w	r3, r7, #8
20001dd4:	2250      	movs	r2, #80	@ 0x50
20001dd6:	2100      	movs	r1, #0
20001dd8:	4618      	mov	r0, r3
20001dda:	f016 f986 	bl	200180ea <memset>

    /* Enable Reset --------------------------- */
	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20001dde:	f107 0308 	add.w	r3, r7, #8
20001de2:	4618      	mov	r0, r3
20001de4:	f7ff ff84 	bl	20001cf0 <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_ENABLE_RST_CMD;						/* What We Do? */
20001de8:	2366      	movs	r3, #102	@ 0x66
20001dea:	613b      	str	r3, [r7, #16]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001dec:	2300      	movs	r3, #0
20001dee:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.Address					= 0;										/* Byte Address */
20001df0:	2300      	movs	r3, #0
20001df2:	623b      	str	r3, [r7, #32]
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
20001df4:	2300      	movs	r3, #0
20001df6:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20001df8:	2300      	movs	r3, #0
20001dfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.NbData            			= 0;										/* Bytes Send With Data */
20001dfc:	2300      	movs	r3, #0
20001dfe:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001e00:	f107 0308 	add.w	r3, r7, #8
20001e04:	f241 3288 	movw	r2, #5000	@ 0x1388
20001e08:	4619      	mov	r1, r3
20001e0a:	6878      	ldr	r0, [r7, #4]
20001e0c:	f008 fa6e 	bl	2000a2ec <HAL_OSPI_Command>
20001e10:	4603      	mov	r3, r0
20001e12:	2b00      	cmp	r3, #0
20001e14:	d001      	beq.n	20001e1a <W25Q128_OSPI_ResetChip+0x52>
        return HAL_ERROR;
20001e16:	2301      	movs	r3, #1
20001e18:	e01e      	b.n	20001e58 <W25Q128_OSPI_ResetChip+0x90>
    }

    /* Reset Device --------------------------- */
	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20001e1a:	f107 0308 	add.w	r3, r7, #8
20001e1e:	4618      	mov	r0, r3
20001e20:	f7ff ff66 	bl	20001cf0 <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_RESET_CMD;							/* What We Do? */
20001e24:	2399      	movs	r3, #153	@ 0x99
20001e26:	613b      	str	r3, [r7, #16]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001e28:	2300      	movs	r3, #0
20001e2a:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.Address					= 0;										/* Byte Address */
20001e2c:	2300      	movs	r3, #0
20001e2e:	623b      	str	r3, [r7, #32]
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
20001e30:	2300      	movs	r3, #0
20001e32:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20001e34:	2300      	movs	r3, #0
20001e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.NbData            			= 0;										/* Bytes Send With Data */
20001e38:	2300      	movs	r3, #0
20001e3a:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001e3c:	f107 0308 	add.w	r3, r7, #8
20001e40:	f241 3288 	movw	r2, #5000	@ 0x1388
20001e44:	4619      	mov	r1, r3
20001e46:	6878      	ldr	r0, [r7, #4]
20001e48:	f008 fa50 	bl	2000a2ec <HAL_OSPI_Command>
20001e4c:	4603      	mov	r3, r0
20001e4e:	2b00      	cmp	r3, #0
20001e50:	d001      	beq.n	20001e56 <W25Q128_OSPI_ResetChip+0x8e>
        return HAL_ERROR;
20001e52:	2301      	movs	r3, #1
20001e54:	e000      	b.n	20001e58 <W25Q128_OSPI_ResetChip+0x90>
    }
    return HAL_OK;
20001e56:	2300      	movs	r3, #0
}
20001e58:	4618      	mov	r0, r3
20001e5a:	3758      	adds	r7, #88	@ 0x58
20001e5c:	46bd      	mov	sp, r7
20001e5e:	bd80      	pop	{r7, pc}

20001e60 <W25Q128_OSPI_Configuration>:

/* Enable Quad Mode & Set Dummy Cycles Count */
HAL_StatusTypeDef W25Q128_OSPI_Configuration(OSPI_HandleTypeDef* hospi)
{
20001e60:	b580      	push	{r7, lr}
20001e62:	b084      	sub	sp, #16
20001e64:	af00      	add	r7, sp, #0
20001e66:	6078      	str	r0, [r7, #4]
    uint8_t reg1=0, reg2=0, reg3=0;
20001e68:	2300      	movs	r3, #0
20001e6a:	733b      	strb	r3, [r7, #12]
20001e6c:	2300      	movs	r3, #0
20001e6e:	72fb      	strb	r3, [r7, #11]
20001e70:	2300      	movs	r3, #0
20001e72:	72bb      	strb	r3, [r7, #10]
    uint8_t w_reg1=0, w_reg2=0, w_reg3=0;
20001e74:	2300      	movs	r3, #0
20001e76:	73fb      	strb	r3, [r7, #15]
20001e78:	2300      	movs	r3, #0
20001e7a:	73bb      	strb	r3, [r7, #14]
20001e7c:	2300      	movs	r3, #0
20001e7e:	737b      	strb	r3, [r7, #13]

    if (W25Q128_Read_Status_Registers(hospi, &reg1, 1) != HAL_OK)
20001e80:	f107 030c 	add.w	r3, r7, #12
20001e84:	2201      	movs	r2, #1
20001e86:	4619      	mov	r1, r3
20001e88:	6878      	ldr	r0, [r7, #4]
20001e8a:	f000 fb2b 	bl	200024e4 <W25Q128_Read_Status_Registers>
20001e8e:	4603      	mov	r3, r0
20001e90:	2b00      	cmp	r3, #0
20001e92:	d001      	beq.n	20001e98 <W25Q128_OSPI_Configuration+0x38>
    {
        return HAL_ERROR;
20001e94:	2301      	movs	r3, #1
20001e96:	e065      	b.n	20001f64 <W25Q128_OSPI_Configuration+0x104>
    }

    if (W25Q128_Read_Status_Registers(hospi, &reg2, 2) != HAL_OK)
20001e98:	f107 030b 	add.w	r3, r7, #11
20001e9c:	2202      	movs	r2, #2
20001e9e:	4619      	mov	r1, r3
20001ea0:	6878      	ldr	r0, [r7, #4]
20001ea2:	f000 fb1f 	bl	200024e4 <W25Q128_Read_Status_Registers>
20001ea6:	4603      	mov	r3, r0
20001ea8:	2b00      	cmp	r3, #0
20001eaa:	d001      	beq.n	20001eb0 <W25Q128_OSPI_Configuration+0x50>
    {
        return HAL_ERROR;
20001eac:	2301      	movs	r3, #1
20001eae:	e059      	b.n	20001f64 <W25Q128_OSPI_Configuration+0x104>
    }

    if (W25Q128_Read_Status_Registers(hospi, &reg3, 3) != HAL_OK)
20001eb0:	f107 030a 	add.w	r3, r7, #10
20001eb4:	2203      	movs	r2, #3
20001eb6:	4619      	mov	r1, r3
20001eb8:	6878      	ldr	r0, [r7, #4]
20001eba:	f000 fb13 	bl	200024e4 <W25Q128_Read_Status_Registers>
20001ebe:	4603      	mov	r3, r0
20001ec0:	2b00      	cmp	r3, #0
20001ec2:	d001      	beq.n	20001ec8 <W25Q128_OSPI_Configuration+0x68>
    {
        return HAL_ERROR;
20001ec4:	2301      	movs	r3, #1
20001ec6:	e04d      	b.n	20001f64 <W25Q128_OSPI_Configuration+0x104>
    }

    // w_reg1 = reg1;
    // w_reg2 = reg2 | W25Q_SR_Quad_Enable;
    w_reg1 = 0;
20001ec8:	2300      	movs	r3, #0
20001eca:	73fb      	strb	r3, [r7, #15]
    w_reg2 = W25Q_SR_Quad_Enable;
20001ecc:	2302      	movs	r3, #2
20001ece:	73bb      	strb	r3, [r7, #14]
    w_reg3 = (reg3 & W25Q_SR_DRV1);
20001ed0:	7abb      	ldrb	r3, [r7, #10]
20001ed2:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
20001ed6:	737b      	strb	r3, [r7, #13]

    if (W25Q128_Write_Status_Registers(hospi, w_reg1, 1) != HAL_OK)
20001ed8:	7bfb      	ldrb	r3, [r7, #15]
20001eda:	2201      	movs	r2, #1
20001edc:	4619      	mov	r1, r3
20001ede:	6878      	ldr	r0, [r7, #4]
20001ee0:	f000 fb51 	bl	20002586 <W25Q128_Write_Status_Registers>
20001ee4:	4603      	mov	r3, r0
20001ee6:	2b00      	cmp	r3, #0
20001ee8:	d001      	beq.n	20001eee <W25Q128_OSPI_Configuration+0x8e>
    {
        return HAL_ERROR;
20001eea:	2301      	movs	r3, #1
20001eec:	e03a      	b.n	20001f64 <W25Q128_OSPI_Configuration+0x104>
    }
    if (W25Q128_Write_Status_Registers(hospi, w_reg2, 2) != HAL_OK)
20001eee:	7bbb      	ldrb	r3, [r7, #14]
20001ef0:	2202      	movs	r2, #2
20001ef2:	4619      	mov	r1, r3
20001ef4:	6878      	ldr	r0, [r7, #4]
20001ef6:	f000 fb46 	bl	20002586 <W25Q128_Write_Status_Registers>
20001efa:	4603      	mov	r3, r0
20001efc:	2b00      	cmp	r3, #0
20001efe:	d001      	beq.n	20001f04 <W25Q128_OSPI_Configuration+0xa4>
    {
        return HAL_ERROR;
20001f00:	2301      	movs	r3, #1
20001f02:	e02f      	b.n	20001f64 <W25Q128_OSPI_Configuration+0x104>
    }

    if (W25Q128_Write_Status_Registers(hospi, w_reg3, 3) != HAL_OK)
20001f04:	7b7b      	ldrb	r3, [r7, #13]
20001f06:	2203      	movs	r2, #3
20001f08:	4619      	mov	r1, r3
20001f0a:	6878      	ldr	r0, [r7, #4]
20001f0c:	f000 fb3b 	bl	20002586 <W25Q128_Write_Status_Registers>
20001f10:	4603      	mov	r3, r0
20001f12:	2b00      	cmp	r3, #0
20001f14:	d001      	beq.n	20001f1a <W25Q128_OSPI_Configuration+0xba>
    {
        return HAL_ERROR;
20001f16:	2301      	movs	r3, #1
20001f18:	e024      	b.n	20001f64 <W25Q128_OSPI_Configuration+0x104>
    }

        // Read again after write
    if (W25Q128_Read_Status_Registers(hospi, &reg1, 1) != HAL_OK)
20001f1a:	f107 030c 	add.w	r3, r7, #12
20001f1e:	2201      	movs	r2, #1
20001f20:	4619      	mov	r1, r3
20001f22:	6878      	ldr	r0, [r7, #4]
20001f24:	f000 fade 	bl	200024e4 <W25Q128_Read_Status_Registers>
20001f28:	4603      	mov	r3, r0
20001f2a:	2b00      	cmp	r3, #0
20001f2c:	d001      	beq.n	20001f32 <W25Q128_OSPI_Configuration+0xd2>
        return HAL_ERROR;
20001f2e:	2301      	movs	r3, #1
20001f30:	e018      	b.n	20001f64 <W25Q128_OSPI_Configuration+0x104>
    if (W25Q128_Read_Status_Registers(hospi, &reg2, 2) != HAL_OK)
20001f32:	f107 030b 	add.w	r3, r7, #11
20001f36:	2202      	movs	r2, #2
20001f38:	4619      	mov	r1, r3
20001f3a:	6878      	ldr	r0, [r7, #4]
20001f3c:	f000 fad2 	bl	200024e4 <W25Q128_Read_Status_Registers>
20001f40:	4603      	mov	r3, r0
20001f42:	2b00      	cmp	r3, #0
20001f44:	d001      	beq.n	20001f4a <W25Q128_OSPI_Configuration+0xea>
        return HAL_ERROR;
20001f46:	2301      	movs	r3, #1
20001f48:	e00c      	b.n	20001f64 <W25Q128_OSPI_Configuration+0x104>
    if (W25Q128_Read_Status_Registers(hospi, &reg3, 3) != HAL_OK)
20001f4a:	f107 030a 	add.w	r3, r7, #10
20001f4e:	2203      	movs	r2, #3
20001f50:	4619      	mov	r1, r3
20001f52:	6878      	ldr	r0, [r7, #4]
20001f54:	f000 fac6 	bl	200024e4 <W25Q128_Read_Status_Registers>
20001f58:	4603      	mov	r3, r0
20001f5a:	2b00      	cmp	r3, #0
20001f5c:	d001      	beq.n	20001f62 <W25Q128_OSPI_Configuration+0x102>
        return HAL_ERROR;
20001f5e:	2301      	movs	r3, #1
20001f60:	e000      	b.n	20001f64 <W25Q128_OSPI_Configuration+0x104>

    return HAL_OK;
20001f62:	2300      	movs	r3, #0
}
20001f64:	4618      	mov	r0, r3
20001f66:	3710      	adds	r7, #16
20001f68:	46bd      	mov	sp, r7
20001f6a:	bd80      	pop	{r7, pc}

20001f6c <W25Q128_OSPI_WriteEnable>:


/* Write Enable Function */
HAL_StatusTypeDef W25Q128_OSPI_WriteEnable(OSPI_HandleTypeDef* hospi)
{
20001f6c:	b580      	push	{r7, lr}
20001f6e:	b09c      	sub	sp, #112	@ 0x70
20001f70:	af00      	add	r7, sp, #0
20001f72:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand;
    OSPI_AutoPollingTypeDef sConfig;

    /* Enable write operations ------------------------------------------ */
	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20001f74:	f107 0320 	add.w	r3, r7, #32
20001f78:	4618      	mov	r0, r3
20001f7a:	f7ff feb9 	bl	20001cf0 <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_WRITE_ENABLE_CMD;					/* What We Do? */
20001f7e:	2306      	movs	r3, #6
20001f80:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001f82:	2300      	movs	r3, #0
20001f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address					= 0;										/* Byte Address */
20001f86:	2300      	movs	r3, #0
20001f88:	63bb      	str	r3, [r7, #56]	@ 0x38
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
20001f8a:	2300      	movs	r3, #0
20001f8c:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20001f8e:	2300      	movs	r3, #0
20001f90:	667b      	str	r3, [r7, #100]	@ 0x64
	sCommand.NbData            			= 0;										/* Bytes Send With Data */
20001f92:	2300      	movs	r3, #0
20001f94:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001f96:	f107 0320 	add.w	r3, r7, #32
20001f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
20001f9e:	4619      	mov	r1, r3
20001fa0:	6878      	ldr	r0, [r7, #4]
20001fa2:	f008 f9a3 	bl	2000a2ec <HAL_OSPI_Command>
20001fa6:	4603      	mov	r3, r0
20001fa8:	2b00      	cmp	r3, #0
20001faa:	d001      	beq.n	20001fb0 <W25Q128_OSPI_WriteEnable+0x44>
        return HAL_ERROR;
20001fac:	2301      	movs	r3, #1
20001fae:	e037      	b.n	20002020 <W25Q128_OSPI_WriteEnable+0xb4>
    }

	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20001fb0:	f107 0320 	add.w	r3, r7, #32
20001fb4:	4618      	mov	r0, r3
20001fb6:	f7ff fe9b 	bl	20001cf0 <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_READ_SR1_CMD;						/* What We Do? */
20001fba:	2305      	movs	r3, #5
20001fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001fbe:	2300      	movs	r3, #0
20001fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address					= 0;										/* Byte Address */
20001fc2:	2300      	movs	r3, #0
20001fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_1_LINE;						/* Define Data Lines: Data On a Single Line */
20001fc6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20001fca:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20001fcc:	2300      	movs	r3, #0
20001fce:	667b      	str	r3, [r7, #100]	@ 0x64
	sCommand.NbData            			= 1;										/* Bytes Send With Data */
20001fd0:	2301      	movs	r3, #1
20001fd2:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001fd4:	f107 0320 	add.w	r3, r7, #32
20001fd8:	f241 3288 	movw	r2, #5000	@ 0x1388
20001fdc:	4619      	mov	r1, r3
20001fde:	6878      	ldr	r0, [r7, #4]
20001fe0:	f008 f984 	bl	2000a2ec <HAL_OSPI_Command>
20001fe4:	4603      	mov	r3, r0
20001fe6:	2b00      	cmp	r3, #0
20001fe8:	d001      	beq.n	20001fee <W25Q128_OSPI_WriteEnable+0x82>
        return HAL_ERROR;
20001fea:	2301      	movs	r3, #1
20001fec:	e018      	b.n	20002020 <W25Q128_OSPI_WriteEnable+0xb4>
    }

    /* Configure automatic polling mode to wait for write enabling ---- */
    sConfig.Match 					= 0x02U;
20001fee:	2302      	movs	r3, #2
20001ff0:	60fb      	str	r3, [r7, #12]
    sConfig.Mask 					= 0x02U;
20001ff2:	2302      	movs	r3, #2
20001ff4:	613b      	str	r3, [r7, #16]
    sConfig.MatchMode 				= HAL_OSPI_MATCH_MODE_AND;
20001ff6:	2300      	movs	r3, #0
20001ff8:	617b      	str	r3, [r7, #20]
    sConfig.Interval 				= W25Q_AUTOPOLLING_INTERVAL_TIME;
20001ffa:	2310      	movs	r3, #16
20001ffc:	61fb      	str	r3, [r7, #28]
    sConfig.AutomaticStop 			= HAL_OSPI_AUTOMATIC_STOP_ENABLE;
20001ffe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
20002002:	61bb      	str	r3, [r7, #24]


    if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20002004:	f107 030c 	add.w	r3, r7, #12
20002008:	f241 3288 	movw	r2, #5000	@ 0x1388
2000200c:	4619      	mov	r1, r3
2000200e:	6878      	ldr	r0, [r7, #4]
20002010:	f008 ff3c 	bl	2000ae8c <HAL_OSPI_AutoPolling>
20002014:	4603      	mov	r3, r0
20002016:	2b00      	cmp	r3, #0
20002018:	d001      	beq.n	2000201e <W25Q128_OSPI_WriteEnable+0xb2>
        return HAL_ERROR;
2000201a:	2301      	movs	r3, #1
2000201c:	e000      	b.n	20002020 <W25Q128_OSPI_WriteEnable+0xb4>
    }

    return HAL_OK;
2000201e:	2300      	movs	r3, #0
}
20002020:	4618      	mov	r0, r3
20002022:	3770      	adds	r7, #112	@ 0x70
20002024:	46bd      	mov	sp, r7
20002026:	bd80      	pop	{r7, pc}

20002028 <W25Q128_OSPI_AutoPollingMemReady>:

/* Auto Polling Memory Function */
HAL_StatusTypeDef W25Q128_OSPI_AutoPollingMemReady(OSPI_HandleTypeDef* hospi)
{
20002028:	b580      	push	{r7, lr}
2000202a:	b09c      	sub	sp, #112	@ 0x70
2000202c:	af00      	add	r7, sp, #0
2000202e:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand;
    OSPI_AutoPollingTypeDef sConfig;

    /* Configure automatic polling mode to wait for memory ready ------ */
	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20002030:	f107 0320 	add.w	r3, r7, #32
20002034:	4618      	mov	r0, r3
20002036:	f7ff fe5b 	bl	20001cf0 <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_READ_SR1_CMD;						/* What We Do? */
2000203a:	2305      	movs	r3, #5
2000203c:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
2000203e:	2300      	movs	r3, #0
20002040:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address					= 0;										/* Byte Address */
20002042:	2300      	movs	r3, #0
20002044:	63bb      	str	r3, [r7, #56]	@ 0x38
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_1_LINE;						/* Define Data Lines: Data On a Single Line */
20002046:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
2000204a:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
2000204c:	2300      	movs	r3, #0
2000204e:	667b      	str	r3, [r7, #100]	@ 0x64
	sCommand.NbData            			= 1;										/* Bytes Send With Data */
20002050:	2301      	movs	r3, #1
20002052:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20002054:	f107 0320 	add.w	r3, r7, #32
20002058:	f241 3288 	movw	r2, #5000	@ 0x1388
2000205c:	4619      	mov	r1, r3
2000205e:	6878      	ldr	r0, [r7, #4]
20002060:	f008 f944 	bl	2000a2ec <HAL_OSPI_Command>
20002064:	4603      	mov	r3, r0
20002066:	2b00      	cmp	r3, #0
20002068:	d001      	beq.n	2000206e <W25Q128_OSPI_AutoPollingMemReady+0x46>
        return HAL_ERROR;
2000206a:	2301      	movs	r3, #1
2000206c:	e018      	b.n	200020a0 <W25Q128_OSPI_AutoPollingMemReady+0x78>
    }

    sConfig.Match           			= 0x00U;
2000206e:	2300      	movs	r3, #0
20002070:	60fb      	str	r3, [r7, #12]
    sConfig.Mask            			= 0x01U;
20002072:	2301      	movs	r3, #1
20002074:	613b      	str	r3, [r7, #16]
    sConfig.MatchMode       			= HAL_OSPI_MATCH_MODE_AND;
20002076:	2300      	movs	r3, #0
20002078:	617b      	str	r3, [r7, #20]
    sConfig.Interval        			= W25Q_AUTOPOLLING_INTERVAL_TIME;
2000207a:	2310      	movs	r3, #16
2000207c:	61fb      	str	r3, [r7, #28]
    sConfig.AutomaticStop   			= HAL_OSPI_AUTOMATIC_STOP_ENABLE;
2000207e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
20002082:	61bb      	str	r3, [r7, #24]

    if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20002084:	f107 030c 	add.w	r3, r7, #12
20002088:	f241 3288 	movw	r2, #5000	@ 0x1388
2000208c:	4619      	mov	r1, r3
2000208e:	6878      	ldr	r0, [r7, #4]
20002090:	f008 fefc 	bl	2000ae8c <HAL_OSPI_AutoPolling>
20002094:	4603      	mov	r3, r0
20002096:	2b00      	cmp	r3, #0
20002098:	d001      	beq.n	2000209e <W25Q128_OSPI_AutoPollingMemReady+0x76>
        return HAL_ERROR;
2000209a:	2301      	movs	r3, #1
2000209c:	e000      	b.n	200020a0 <W25Q128_OSPI_AutoPollingMemReady+0x78>
    }

    return HAL_OK;
2000209e:	2300      	movs	r3, #0
}
200020a0:	4618      	mov	r0, r3
200020a2:	3770      	adds	r7, #112	@ 0x70
200020a4:	46bd      	mov	sp, r7
200020a6:	bd80      	pop	{r7, pc}

200020a8 <W25Q128_OSPI_Erase_Chip>:

/* Erase Chip Function */
HAL_StatusTypeDef W25Q128_OSPI_Erase_Chip(OSPI_HandleTypeDef* hospi)
{
200020a8:	b580      	push	{r7, lr}
200020aa:	b096      	sub	sp, #88	@ 0x58
200020ac:	af00      	add	r7, sp, #0
200020ae:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand={0};
200020b0:	f107 0308 	add.w	r3, r7, #8
200020b4:	2250      	movs	r2, #80	@ 0x50
200020b6:	2100      	movs	r1, #0
200020b8:	4618      	mov	r0, r3
200020ba:	f016 f816 	bl	200180ea <memset>
    //uint8_t reg3=0, w_reg3=0;

    /* Erasing Sequence ---------------------------------*/
	/* Common Commands*/
    ospi_command_default_init(&sCommand);
200020be:	f107 0308 	add.w	r3, r7, #8
200020c2:	4618      	mov	r0, r3
200020c4:	f7ff fe14 	bl	20001cf0 <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_CHIP_ERASE_CMD;						/* What We Do? */
200020c8:	23c7      	movs	r3, #199	@ 0xc7
200020ca:	613b      	str	r3, [r7, #16]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
200020cc:	2300      	movs	r3, #0
200020ce:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.Address					= 0;										/* Byte Address */
200020d0:	2300      	movs	r3, #0
200020d2:	623b      	str	r3, [r7, #32]
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
200020d4:	2300      	movs	r3, #0
200020d6:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
200020d8:	2300      	movs	r3, #0
200020da:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.NbData            			= 1;										/* Bytes Send With Data */
200020dc:	2301      	movs	r3, #1
200020de:	647b      	str	r3, [r7, #68]	@ 0x44

    if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
200020e0:	6878      	ldr	r0, [r7, #4]
200020e2:	f7ff ff43 	bl	20001f6c <W25Q128_OSPI_WriteEnable>
200020e6:	4603      	mov	r3, r0
200020e8:	2b00      	cmp	r3, #0
200020ea:	d001      	beq.n	200020f0 <W25Q128_OSPI_Erase_Chip+0x48>
        return HAL_ERROR;
200020ec:	2301      	movs	r3, #1
200020ee:	e01e      	b.n	2000212e <W25Q128_OSPI_Erase_Chip+0x86>
    }

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
200020f0:	f107 0308 	add.w	r3, r7, #8
200020f4:	f241 3288 	movw	r2, #5000	@ 0x1388
200020f8:	4619      	mov	r1, r3
200020fa:	6878      	ldr	r0, [r7, #4]
200020fc:	f008 f8f6 	bl	2000a2ec <HAL_OSPI_Command>
20002100:	4603      	mov	r3, r0
20002102:	2b00      	cmp	r3, #0
20002104:	d004      	beq.n	20002110 <W25Q128_OSPI_Erase_Chip+0x68>
        return HAL_ERROR;
20002106:	2301      	movs	r3, #1
20002108:	e011      	b.n	2000212e <W25Q128_OSPI_Erase_Chip+0x86>
    }

    while (W25Q128_IsBusy(hospi)==HAL_ERROR)
    {
    	HAL_Delay(1);
2000210a:	2001      	movs	r0, #1
2000210c:	f000 fc46 	bl	2000299c <HAL_Delay>
    while (W25Q128_IsBusy(hospi)==HAL_ERROR)
20002110:	6878      	ldr	r0, [r7, #4]
20002112:	f000 f9c4 	bl	2000249e <W25Q128_IsBusy>
20002116:	4603      	mov	r3, r0
20002118:	2b01      	cmp	r3, #1
2000211a:	d0f6      	beq.n	2000210a <W25Q128_OSPI_Erase_Chip+0x62>
    }

    if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
2000211c:	6878      	ldr	r0, [r7, #4]
2000211e:	f7ff ff83 	bl	20002028 <W25Q128_OSPI_AutoPollingMemReady>
20002122:	4603      	mov	r3, r0
20002124:	2b00      	cmp	r3, #0
20002126:	d001      	beq.n	2000212c <W25Q128_OSPI_Erase_Chip+0x84>
        return HAL_ERROR;
20002128:	2301      	movs	r3, #1
2000212a:	e000      	b.n	2000212e <W25Q128_OSPI_Erase_Chip+0x86>
    }

    return HAL_OK;
2000212c:	2300      	movs	r3, #0
}
2000212e:	4618      	mov	r0, r3
20002130:	3758      	adds	r7, #88	@ 0x58
20002132:	46bd      	mov	sp, r7
20002134:	bd80      	pop	{r7, pc}

20002136 <W25Q128_OSPI_EraseSector>:

/* Erase Sector Function */
HAL_StatusTypeDef W25Q128_OSPI_EraseSector(OSPI_HandleTypeDef* hospi, uint32_t EraseStartAddress, uint32_t EraseEndAddress)
{
20002136:	b580      	push	{r7, lr}
20002138:	b09a      	sub	sp, #104	@ 0x68
2000213a:	af00      	add	r7, sp, #0
2000213c:	60f8      	str	r0, [r7, #12]
2000213e:	60b9      	str	r1, [r7, #8]
20002140:	607a      	str	r2, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand={0};
20002142:	f107 0314 	add.w	r3, r7, #20
20002146:	2250      	movs	r2, #80	@ 0x50
20002148:	2100      	movs	r1, #0
2000214a:	4618      	mov	r0, r3
2000214c:	f015 ffcd 	bl	200180ea <memset>
    uint32_t StartAddress=0;
20002150:	2300      	movs	r3, #0
20002152:	667b      	str	r3, [r7, #100]	@ 0x64

    StartAddress = EraseStartAddress - (EraseStartAddress % W25Q_SECTOR_SIZE);
20002154:	68bb      	ldr	r3, [r7, #8]
20002156:	0c1b      	lsrs	r3, r3, #16
20002158:	041b      	lsls	r3, r3, #16
2000215a:	667b      	str	r3, [r7, #100]	@ 0x64

    while (EraseEndAddress >= StartAddress)
2000215c:	e034      	b.n	200021c8 <W25Q128_OSPI_EraseSector+0x92>
    {
    	/* Erasing Sequence -------------------------------------------------- */
    	/* Common Commands*/
        ospi_command_default_init(&sCommand);
2000215e:	f107 0314 	add.w	r3, r7, #20
20002162:	4618      	mov	r0, r3
20002164:	f7ff fdc4 	bl	20001cf0 <ospi_command_default_init>
    	/* Instruction */
    	sCommand.Instruction 				= W25Q_64KB_BLOCK_ERASE_CMD;				/* What We Do? */
20002168:	23d8      	movs	r3, #216	@ 0xd8
2000216a:	61fb      	str	r3, [r7, #28]
        // sCommand.Instruction 				= W25Q_SECTOR_ERASE_CMD;
    	/* Address */
    	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_1_LINE;					/* Define Address Lines: Address On a Single Line */
2000216c:	f44f 7380 	mov.w	r3, #256	@ 0x100
20002170:	633b      	str	r3, [r7, #48]	@ 0x30
    	sCommand.Address					= (StartAddress & 0xFFFFFF);				/* Byte Address */
20002172:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20002174:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
20002178:	62fb      	str	r3, [r7, #44]	@ 0x2c
    	/* Data */
    	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
2000217a:	2300      	movs	r3, #0
2000217c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
2000217e:	2300      	movs	r3, #0
20002180:	65bb      	str	r3, [r7, #88]	@ 0x58
    	sCommand.NbData            			= 0;										/* Bytes Send With Data */
20002182:	2300      	movs	r3, #0
20002184:	653b      	str	r3, [r7, #80]	@ 0x50

        if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
20002186:	68f8      	ldr	r0, [r7, #12]
20002188:	f7ff fef0 	bl	20001f6c <W25Q128_OSPI_WriteEnable>
2000218c:	4603      	mov	r3, r0
2000218e:	2b00      	cmp	r3, #0
20002190:	d001      	beq.n	20002196 <W25Q128_OSPI_EraseSector+0x60>
            return HAL_ERROR;
20002192:	2301      	movs	r3, #1
20002194:	e01d      	b.n	200021d2 <W25Q128_OSPI_EraseSector+0x9c>
        }

        if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20002196:	f107 0314 	add.w	r3, r7, #20
2000219a:	f241 3288 	movw	r2, #5000	@ 0x1388
2000219e:	4619      	mov	r1, r3
200021a0:	68f8      	ldr	r0, [r7, #12]
200021a2:	f008 f8a3 	bl	2000a2ec <HAL_OSPI_Command>
200021a6:	4603      	mov	r3, r0
200021a8:	2b00      	cmp	r3, #0
200021aa:	d001      	beq.n	200021b0 <W25Q128_OSPI_EraseSector+0x7a>
            return HAL_ERROR;
200021ac:	2301      	movs	r3, #1
200021ae:	e010      	b.n	200021d2 <W25Q128_OSPI_EraseSector+0x9c>
        }

        if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
200021b0:	68f8      	ldr	r0, [r7, #12]
200021b2:	f7ff ff39 	bl	20002028 <W25Q128_OSPI_AutoPollingMemReady>
200021b6:	4603      	mov	r3, r0
200021b8:	2b00      	cmp	r3, #0
200021ba:	d001      	beq.n	200021c0 <W25Q128_OSPI_EraseSector+0x8a>
            return HAL_ERROR;
200021bc:	2301      	movs	r3, #1
200021be:	e008      	b.n	200021d2 <W25Q128_OSPI_EraseSector+0x9c>
        }

        StartAddress += W25Q_SECTOR_SIZE;
200021c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
200021c2:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
200021c6:	667b      	str	r3, [r7, #100]	@ 0x64
    while (EraseEndAddress >= StartAddress)
200021c8:	687a      	ldr	r2, [r7, #4]
200021ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
200021cc:	429a      	cmp	r2, r3
200021ce:	d2c6      	bcs.n	2000215e <W25Q128_OSPI_EraseSector+0x28>
    }

    return HAL_OK;
200021d0:	2300      	movs	r3, #0
}
200021d2:	4618      	mov	r0, r3
200021d4:	3768      	adds	r7, #104	@ 0x68
200021d6:	46bd      	mov	sp, r7
200021d8:	bd80      	pop	{r7, pc}

200021da <W25Q128_OSPI_Write>:

/* Write Function */
HAL_StatusTypeDef W25Q128_OSPI_Write(OSPI_HandleTypeDef* hospi, uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
200021da:	b580      	push	{r7, lr}
200021dc:	b09c      	sub	sp, #112	@ 0x70
200021de:	af00      	add	r7, sp, #0
200021e0:	60f8      	str	r0, [r7, #12]
200021e2:	60b9      	str	r1, [r7, #8]
200021e4:	607a      	str	r2, [r7, #4]
200021e6:	603b      	str	r3, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand={0};
200021e8:	f107 0310 	add.w	r3, r7, #16
200021ec:	2250      	movs	r2, #80	@ 0x50
200021ee:	2100      	movs	r1, #0
200021f0:	4618      	mov	r0, r3
200021f2:	f015 ff7a 	bl	200180ea <memset>
  uint32_t end_addr=0, current_size=0, current_addr=0;
200021f6:	2300      	movs	r3, #0
200021f8:	663b      	str	r3, [r7, #96]	@ 0x60
200021fa:	2300      	movs	r3, #0
200021fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
200021fe:	2300      	movs	r3, #0
20002200:	66bb      	str	r3, [r7, #104]	@ 0x68
  uint32_t data_addr=0;
20002202:	2300      	movs	r3, #0
20002204:	667b      	str	r3, [r7, #100]	@ 0x64

  current_addr = 0;
20002206:	2300      	movs	r3, #0
20002208:	66bb      	str	r3, [r7, #104]	@ 0x68

  while (current_addr <= WriteAddr) {
2000220a:	e003      	b.n	20002214 <W25Q128_OSPI_Write+0x3a>
      current_addr += W25Q_PAGE_SIZE;
2000220c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
2000220e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
20002212:	66bb      	str	r3, [r7, #104]	@ 0x68
  while (current_addr <= WriteAddr) {
20002214:	6eba      	ldr	r2, [r7, #104]	@ 0x68
20002216:	687b      	ldr	r3, [r7, #4]
20002218:	429a      	cmp	r2, r3
2000221a:	d9f7      	bls.n	2000220c <W25Q128_OSPI_Write+0x32>
  }
  current_size = current_addr - WriteAddr;
2000221c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
2000221e:	687b      	ldr	r3, [r7, #4]
20002220:	1ad3      	subs	r3, r2, r3
20002222:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size) {
20002224:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
20002226:	683b      	ldr	r3, [r7, #0]
20002228:	429a      	cmp	r2, r3
2000222a:	d901      	bls.n	20002230 <W25Q128_OSPI_Write+0x56>
      current_size = Size;
2000222c:	683b      	ldr	r3, [r7, #0]
2000222e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
20002230:	687b      	ldr	r3, [r7, #4]
20002232:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
20002234:	687a      	ldr	r2, [r7, #4]
20002236:	683b      	ldr	r3, [r7, #0]
20002238:	4413      	add	r3, r2
2000223a:	663b      	str	r3, [r7, #96]	@ 0x60

  data_addr = (uint32_t)pData;
2000223c:	68bb      	ldr	r3, [r7, #8]
2000223e:	667b      	str	r3, [r7, #100]	@ 0x64
  /* Perform the write page by page */
  do
  {
	/* Initialize the program command */
	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20002240:	f107 0310 	add.w	r3, r7, #16
20002244:	4618      	mov	r0, r3
20002246:	f7ff fd53 	bl	20001cf0 <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_PAGE_PROGRAM_QUAD_INP_CMD;			/* What We Do? */
2000224a:	2332      	movs	r3, #50	@ 0x32
2000224c:	61bb      	str	r3, [r7, #24]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_1_LINE;					/* Define Address Lines: Address On a Single Line */
2000224e:	f44f 7380 	mov.w	r3, #256	@ 0x100
20002252:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.Address					= current_addr;								/* Byte Address */
20002254:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
20002256:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
20002258:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
2000225c:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
2000225e:	2300      	movs	r3, #0
20002260:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.NbData            			= current_size;								/* Bytes Send With Data */
20002262:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
20002264:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (current_size == 0) {
20002266:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
20002268:	2b00      	cmp	r3, #0
2000226a:	d101      	bne.n	20002270 <W25Q128_OSPI_Write+0x96>
        return HAL_OK;
2000226c:	2300      	movs	r3, #0
2000226e:	e042      	b.n	200022f6 <W25Q128_OSPI_Write+0x11c>
    }

    /* Enable write operations */
    if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK)
20002270:	68f8      	ldr	r0, [r7, #12]
20002272:	f7ff fe7b 	bl	20001f6c <W25Q128_OSPI_WriteEnable>
20002276:	4603      	mov	r3, r0
20002278:	2b00      	cmp	r3, #0
2000227a:	d001      	beq.n	20002280 <W25Q128_OSPI_Write+0xa6>
    {
      return HAL_ERROR;
2000227c:	2301      	movs	r3, #1
2000227e:	e03a      	b.n	200022f6 <W25Q128_OSPI_Write+0x11c>
    }

    /* Configure the command */
    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20002280:	f107 0310 	add.w	r3, r7, #16
20002284:	f241 3288 	movw	r2, #5000	@ 0x1388
20002288:	4619      	mov	r1, r3
2000228a:	68f8      	ldr	r0, [r7, #12]
2000228c:	f008 f82e 	bl	2000a2ec <HAL_OSPI_Command>
20002290:	4603      	mov	r3, r0
20002292:	2b00      	cmp	r3, #0
20002294:	d001      	beq.n	2000229a <W25Q128_OSPI_Write+0xc0>
    {
      return HAL_ERROR;
20002296:	2301      	movs	r3, #1
20002298:	e02d      	b.n	200022f6 <W25Q128_OSPI_Write+0x11c>
    }

    /* Transmission of the data */
    if (HAL_OSPI_Transmit(hospi, (uint8_t*)data_addr, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
2000229a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
2000229c:	f241 3288 	movw	r2, #5000	@ 0x1388
200022a0:	4619      	mov	r1, r3
200022a2:	68f8      	ldr	r0, [r7, #12]
200022a4:	f008 f99e 	bl	2000a5e4 <HAL_OSPI_Transmit>
200022a8:	4603      	mov	r3, r0
200022aa:	2b00      	cmp	r3, #0
200022ac:	d001      	beq.n	200022b2 <W25Q128_OSPI_Write+0xd8>
    {
      return HAL_ERROR;
200022ae:	2301      	movs	r3, #1
200022b0:	e021      	b.n	200022f6 <W25Q128_OSPI_Write+0x11c>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK)
200022b2:	68f8      	ldr	r0, [r7, #12]
200022b4:	f7ff feb8 	bl	20002028 <W25Q128_OSPI_AutoPollingMemReady>
200022b8:	4603      	mov	r3, r0
200022ba:	2b00      	cmp	r3, #0
200022bc:	d001      	beq.n	200022c2 <W25Q128_OSPI_Write+0xe8>
    {
      return HAL_ERROR;
200022be:	2301      	movs	r3, #1
200022c0:	e019      	b.n	200022f6 <W25Q128_OSPI_Write+0x11c>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
200022c2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
200022c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
200022c6:	4413      	add	r3, r2
200022c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    data_addr += current_size;
200022ca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
200022cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
200022ce:	4413      	add	r3, r2
200022d0:	667b      	str	r3, [r7, #100]	@ 0x64
    current_size = ((current_addr + W25Q_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : W25Q_PAGE_SIZE;
200022d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200022d4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
200022d8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
200022da:	429a      	cmp	r2, r3
200022dc:	d203      	bcs.n	200022e6 <W25Q128_OSPI_Write+0x10c>
200022de:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
200022e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200022e2:	1ad3      	subs	r3, r2, r3
200022e4:	e001      	b.n	200022ea <W25Q128_OSPI_Write+0x110>
200022e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
200022ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr <= end_addr);
200022ec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
200022ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
200022f0:	429a      	cmp	r2, r3
200022f2:	d9a5      	bls.n	20002240 <W25Q128_OSPI_Write+0x66>

  return HAL_OK;
200022f4:	2300      	movs	r3, #0
}
200022f6:	4618      	mov	r0, r3
200022f8:	3770      	adds	r7, #112	@ 0x70
200022fa:	46bd      	mov	sp, r7
200022fc:	bd80      	pop	{r7, pc}

200022fe <W25Q128_OSPI_Read>:

/* Read Function */
HAL_StatusTypeDef W25Q128_OSPI_Read(OSPI_HandleTypeDef* hospi,uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
200022fe:	b580      	push	{r7, lr}
20002300:	b098      	sub	sp, #96	@ 0x60
20002302:	af00      	add	r7, sp, #0
20002304:	60f8      	str	r0, [r7, #12]
20002306:	60b9      	str	r1, [r7, #8]
20002308:	607a      	str	r2, [r7, #4]
2000230a:	603b      	str	r3, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand={0};
2000230c:	f107 0310 	add.w	r3, r7, #16
20002310:	2250      	movs	r2, #80	@ 0x50
20002312:	2100      	movs	r1, #0
20002314:	4618      	mov	r0, r3
20002316:	f015 fee8 	bl	200180ea <memset>
  /* Initialize the read command */
  /* Common Commands*/
  ospi_command_default_init(&sCommand);
2000231a:	f107 0310 	add.w	r3, r7, #16
2000231e:	4618      	mov	r0, r3
20002320:	f7ff fce6 	bl	20001cf0 <ospi_command_default_init>
  /* Instruction */
  sCommand.Instruction 				= W25Q_FAST_READ_QUAD_IO_CMD;				/* What We Do? */
20002324:	23eb      	movs	r3, #235	@ 0xeb
20002326:	61bb      	str	r3, [r7, #24]
  /* Address */
  sCommand.AddressMode       		= HAL_OSPI_ADDRESS_4_LINES;					/* Define Address Lines: Address On Four Line */
20002328:	f44f 7340 	mov.w	r3, #768	@ 0x300
2000232c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.Address					= ReadAddr;									/* Byte Address */
2000232e:	687b      	ldr	r3, [r7, #4]
20002330:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Data */
  sCommand.DataMode          		= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
20002332:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
20002336:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DummyCycles       		= W25Q_DUMMY_CYCLES_READ_QUAD;										/* Bytes Send With No Data */
20002338:	2306      	movs	r3, #6
2000233a:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData            		= Size;										/* Bytes Send With Data */
2000233c:	683b      	ldr	r3, [r7, #0]
2000233e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Configure the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20002340:	f107 0310 	add.w	r3, r7, #16
20002344:	f241 3288 	movw	r2, #5000	@ 0x1388
20002348:	4619      	mov	r1, r3
2000234a:	68f8      	ldr	r0, [r7, #12]
2000234c:	f007 ffce 	bl	2000a2ec <HAL_OSPI_Command>
20002350:	4603      	mov	r3, r0
20002352:	2b00      	cmp	r3, #0
20002354:	d001      	beq.n	2000235a <W25Q128_OSPI_Read+0x5c>
  {
    return HAL_ERROR;
20002356:	2301      	movs	r3, #1
20002358:	e00b      	b.n	20002372 <W25Q128_OSPI_Read+0x74>
  }

  /* Reception of the data */
  if (HAL_OSPI_Receive(hospi, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
2000235a:	f241 3288 	movw	r2, #5000	@ 0x1388
2000235e:	68b9      	ldr	r1, [r7, #8]
20002360:	68f8      	ldr	r0, [r7, #12]
20002362:	f008 f9b2 	bl	2000a6ca <HAL_OSPI_Receive>
20002366:	4603      	mov	r3, r0
20002368:	2b00      	cmp	r3, #0
2000236a:	d001      	beq.n	20002370 <W25Q128_OSPI_Read+0x72>
  {
    return HAL_ERROR;
2000236c:	2301      	movs	r3, #1
2000236e:	e000      	b.n	20002372 <W25Q128_OSPI_Read+0x74>
  }

  return HAL_OK;
20002370:	2300      	movs	r3, #0
}
20002372:	4618      	mov	r0, r3
20002374:	3760      	adds	r7, #96	@ 0x60
20002376:	46bd      	mov	sp, r7
20002378:	bd80      	pop	{r7, pc}

2000237a <W25Q128_OSPI_EnableMemoryMappedMode>:

/* Memory Map Enable Function */
HAL_StatusTypeDef W25Q128_OSPI_EnableMemoryMappedMode(OSPI_HandleTypeDef* hospi)
{
2000237a:	b580      	push	{r7, lr}
2000237c:	b098      	sub	sp, #96	@ 0x60
2000237e:	af00      	add	r7, sp, #0
20002380:	6078      	str	r0, [r7, #4]

    OSPI_RegularCmdTypeDef sCommand={0};
20002382:	f107 0310 	add.w	r3, r7, #16
20002386:	2250      	movs	r2, #80	@ 0x50
20002388:	2100      	movs	r1, #0
2000238a:	4618      	mov	r0, r3
2000238c:	f015 fead 	bl	200180ea <memset>
    OSPI_MemoryMappedTypeDef sMemMappedCfg={0};
20002390:	f107 0308 	add.w	r3, r7, #8
20002394:	2200      	movs	r2, #0
20002396:	601a      	str	r2, [r3, #0]
20002398:	605a      	str	r2, [r3, #4]

    /* Enable Memory-Mapped mode-------------------------------------------------- */
	/* Common Commands*/
    sCommand.OperationType      	= HAL_OSPI_OPTYPE_READ_CFG; 				/* Read Configuration (Memory-Mapped Mode) */
2000239a:	2301      	movs	r3, #1
2000239c:	613b      	str	r3, [r7, #16]
    sCommand.FlashId            	= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
2000239e:	2300      	movs	r3, #0
200023a0:	617b      	str	r3, [r7, #20]
    sCommand.InstructionDtrMode 	= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
200023a2:	2300      	movs	r3, #0
200023a4:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressDtrMode     	= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
200023a6:	2300      	movs	r3, #0
200023a8:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataDtrMode			= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
200023aa:	2300      	movs	r3, #0
200023ac:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.DQSMode            	= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
200023ae:	2300      	movs	r3, #0
200023b0:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
200023b2:	2300      	movs	r3, #0
200023b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.AlternateBytesMode 	= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
200023b6:	2300      	movs	r3, #0
200023b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
200023ba:	2300      	movs	r3, #0
200023bc:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
200023be:	2300      	movs	r3, #0
200023c0:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
200023c2:	2300      	movs	r3, #0
200023c4:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
200023c6:	2301      	movs	r3, #1
200023c8:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionSize    	= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
200023ca:	2300      	movs	r3, #0
200023cc:	623b      	str	r3, [r7, #32]
    sCommand.AddressSize 			= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
200023ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
200023d2:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Instruction */
    sCommand.Instruction 			= W25Q_FAST_READ_QUAD_IO_CMD;				/* What We Do? */
200023d4:	23eb      	movs	r3, #235	@ 0xeb
200023d6:	61bb      	str	r3, [r7, #24]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_4_LINES;					/* Define Address Lines: Address On Four Lines */
200023d8:	f44f 7340 	mov.w	r3, #768	@ 0x300
200023dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Address				= 0;										/* Byte Address */
200023de:	2300      	movs	r3, #0
200023e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
200023e2:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
200023e6:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles       		= W25Q_DUMMY_CYCLES_READ_QUAD;				/* Bytes Send With No Data */
200023e8:	2306      	movs	r3, #6
200023ea:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData            		= 0;										/* Bytes Send With Data */
200023ec:	2300      	movs	r3, #0
200023ee:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
200023f0:	f107 0310 	add.w	r3, r7, #16
200023f4:	f241 3288 	movw	r2, #5000	@ 0x1388
200023f8:	4619      	mov	r1, r3
200023fa:	6878      	ldr	r0, [r7, #4]
200023fc:	f007 ff76 	bl	2000a2ec <HAL_OSPI_Command>
20002400:	4603      	mov	r3, r0
20002402:	2b00      	cmp	r3, #0
20002404:	d001      	beq.n	2000240a <W25Q128_OSPI_EnableMemoryMappedMode+0x90>
        return HAL_ERROR;
20002406:	2301      	movs	r3, #1
20002408:	e045      	b.n	20002496 <W25Q128_OSPI_EnableMemoryMappedMode+0x11c>
    }

    /* Initialize the program command */
	/* Common Commands*/
    sCommand.OperationType      	= HAL_OSPI_OPTYPE_WRITE_CFG; 				/* Write Configuration (Memory-Mapped Mode)) */
2000240a:	2302      	movs	r3, #2
2000240c:	613b      	str	r3, [r7, #16]
    sCommand.FlashId            	= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
2000240e:	2300      	movs	r3, #0
20002410:	617b      	str	r3, [r7, #20]
    sCommand.InstructionDtrMode 	= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
20002412:	2300      	movs	r3, #0
20002414:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressDtrMode     	= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
20002416:	2300      	movs	r3, #0
20002418:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataDtrMode			= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
2000241a:	2300      	movs	r3, #0
2000241c:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.DQSMode            	= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
2000241e:	2300      	movs	r3, #0
20002420:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
20002422:	2300      	movs	r3, #0
20002424:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.AlternateBytesMode 	= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
20002426:	2300      	movs	r3, #0
20002428:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
2000242a:	2300      	movs	r3, #0
2000242c:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
2000242e:	2300      	movs	r3, #0
20002430:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
20002432:	2300      	movs	r3, #0
20002434:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
20002436:	2301      	movs	r3, #1
20002438:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionSize    	= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
2000243a:	2300      	movs	r3, #0
2000243c:	623b      	str	r3, [r7, #32]
    sCommand.AddressSize 			= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
2000243e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20002442:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Instruction */
    sCommand.Instruction 			= W25Q_PAGE_PROGRAM_QUAD_INP_CMD;			/* What We Do? */
20002444:	2332      	movs	r3, #50	@ 0x32
20002446:	61bb      	str	r3, [r7, #24]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_1_LINE;					/* Define Address Lines: Address On a Single Line */
20002448:	f44f 7380 	mov.w	r3, #256	@ 0x100
2000244c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Address				= 0;										/* Byte Address */
2000244e:	2300      	movs	r3, #0
20002450:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
20002452:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
20002456:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles       		= 0;										/* Bytes Send With No Data */
20002458:	2300      	movs	r3, #0
2000245a:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData            		= 0;										/* Bytes Send With Data */
2000245c:	2300      	movs	r3, #0
2000245e:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20002460:	f107 0310 	add.w	r3, r7, #16
20002464:	f241 3288 	movw	r2, #5000	@ 0x1388
20002468:	4619      	mov	r1, r3
2000246a:	6878      	ldr	r0, [r7, #4]
2000246c:	f007 ff3e 	bl	2000a2ec <HAL_OSPI_Command>
20002470:	4603      	mov	r3, r0
20002472:	2b00      	cmp	r3, #0
20002474:	d001      	beq.n	2000247a <W25Q128_OSPI_EnableMemoryMappedMode+0x100>
        return HAL_ERROR;
20002476:	2301      	movs	r3, #1
20002478:	e00d      	b.n	20002496 <W25Q128_OSPI_EnableMemoryMappedMode+0x11c>
    }

    /* Initialize Memory Mapped Command */
    sMemMappedCfg.TimeOutActivation 	= HAL_OSPI_TIMEOUT_COUNTER_DISABLE;		/* Timeout counter disabled, nCS remains active */
2000247a:	2300      	movs	r3, #0
2000247c:	60bb      	str	r3, [r7, #8]

    if (HAL_OSPI_MemoryMapped(hospi, &sMemMappedCfg) != HAL_OK) {
2000247e:	f107 0308 	add.w	r3, r7, #8
20002482:	4619      	mov	r1, r3
20002484:	6878      	ldr	r0, [r7, #4]
20002486:	f008 fe03 	bl	2000b090 <HAL_OSPI_MemoryMapped>
2000248a:	4603      	mov	r3, r0
2000248c:	2b00      	cmp	r3, #0
2000248e:	d001      	beq.n	20002494 <W25Q128_OSPI_EnableMemoryMappedMode+0x11a>
        return HAL_ERROR;
20002490:	2301      	movs	r3, #1
20002492:	e000      	b.n	20002496 <W25Q128_OSPI_EnableMemoryMappedMode+0x11c>
    }

    return HAL_OK;
20002494:	2300      	movs	r3, #0
}
20002496:	4618      	mov	r0, r3
20002498:	3760      	adds	r7, #96	@ 0x60
2000249a:	46bd      	mov	sp, r7
2000249c:	bd80      	pop	{r7, pc}

2000249e <W25Q128_IsBusy>:

/* Check Chip is Busy Function */
HAL_StatusTypeDef W25Q128_IsBusy(OSPI_HandleTypeDef* hospi)
{
2000249e:	b580      	push	{r7, lr}
200024a0:	b084      	sub	sp, #16
200024a2:	af00      	add	r7, sp, #0
200024a4:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef state;
	uint8_t status_rgister = {0};
200024a6:	2300      	movs	r3, #0
200024a8:	73bb      	strb	r3, [r7, #14]

	state = W25Q128_Read_Status_Registers(hospi, &status_rgister, 1);
200024aa:	f107 030e 	add.w	r3, r7, #14
200024ae:	2201      	movs	r2, #1
200024b0:	4619      	mov	r1, r3
200024b2:	6878      	ldr	r0, [r7, #4]
200024b4:	f000 f816 	bl	200024e4 <W25Q128_Read_Status_Registers>
200024b8:	4603      	mov	r3, r0
200024ba:	73fb      	strb	r3, [r7, #15]
	if (state != HAL_OK)
200024bc:	7bfb      	ldrb	r3, [r7, #15]
200024be:	2b00      	cmp	r3, #0
200024c0:	d001      	beq.n	200024c6 <W25Q128_IsBusy+0x28>
		return state;
200024c2:	7bfb      	ldrb	r3, [r7, #15]
200024c4:	e00a      	b.n	200024dc <W25Q128_IsBusy+0x3e>

	status_rgister = status_rgister & 0b1;
200024c6:	7bbb      	ldrb	r3, [r7, #14]
200024c8:	f003 0301 	and.w	r3, r3, #1
200024cc:	b2db      	uxtb	r3, r3
200024ce:	73bb      	strb	r3, [r7, #14]

	return status_rgister ? HAL_ERROR : HAL_OK;
200024d0:	7bbb      	ldrb	r3, [r7, #14]
200024d2:	2b00      	cmp	r3, #0
200024d4:	bf14      	ite	ne
200024d6:	2301      	movne	r3, #1
200024d8:	2300      	moveq	r3, #0
200024da:	b2db      	uxtb	r3, r3
}
200024dc:	4618      	mov	r0, r3
200024de:	3710      	adds	r7, #16
200024e0:	46bd      	mov	sp, r7
200024e2:	bd80      	pop	{r7, pc}

200024e4 <W25Q128_Read_Status_Registers>:

/* Read Status Registers Function */
HAL_StatusTypeDef W25Q128_Read_Status_Registers(OSPI_HandleTypeDef* hospi, uint8_t* register_data, uint8_t register_num)
{
200024e4:	b580      	push	{r7, lr}
200024e6:	b098      	sub	sp, #96	@ 0x60
200024e8:	af00      	add	r7, sp, #0
200024ea:	60f8      	str	r0, [r7, #12]
200024ec:	60b9      	str	r1, [r7, #8]
200024ee:	4613      	mov	r3, r2
200024f0:	71fb      	strb	r3, [r7, #7]
	OSPI_RegularCmdTypeDef sCommand={0};
200024f2:	f107 0310 	add.w	r3, r7, #16
200024f6:	2250      	movs	r2, #80	@ 0x50
200024f8:	2100      	movs	r1, #0
200024fa:	4618      	mov	r0, r3
200024fc:	f015 fdf5 	bl	200180ea <memset>

	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20002500:	f107 0310 	add.w	r3, r7, #16
20002504:	4618      	mov	r0, r3
20002506:	f7ff fbf3 	bl	20001cf0 <ospi_command_default_init>
    /* Instruction */
    sCommand.Instruction 			= 0;										/* What We Do? */
2000250a:	2300      	movs	r3, #0
2000250c:	61bb      	str	r3, [r7, #24]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
2000250e:	2300      	movs	r3, #0
20002510:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Address				= 0;										/* Byte Address */
20002512:	2300      	movs	r3, #0
20002514:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_1_LINE;						/* Define Data Lines: Data On a Single Line */
20002516:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
2000251a:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles       		= 0;										/* Bytes Send With No Data */
2000251c:	2300      	movs	r3, #0
2000251e:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData            		= 1;										/* Bytes Send With Data */
20002520:	2301      	movs	r3, #1
20002522:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (register_num == 1)
20002524:	79fb      	ldrb	r3, [r7, #7]
20002526:	2b01      	cmp	r3, #1
20002528:	d102      	bne.n	20002530 <W25Q128_Read_Status_Registers+0x4c>
		sCommand.Instruction = W25Q_READ_SR1_CMD;
2000252a:	2305      	movs	r3, #5
2000252c:	61bb      	str	r3, [r7, #24]
2000252e:	e00d      	b.n	2000254c <W25Q128_Read_Status_Registers+0x68>
	else if (register_num == 2)
20002530:	79fb      	ldrb	r3, [r7, #7]
20002532:	2b02      	cmp	r3, #2
20002534:	d102      	bne.n	2000253c <W25Q128_Read_Status_Registers+0x58>
		sCommand.Instruction = W25Q_READ_SR2_CMD;
20002536:	2335      	movs	r3, #53	@ 0x35
20002538:	61bb      	str	r3, [r7, #24]
2000253a:	e007      	b.n	2000254c <W25Q128_Read_Status_Registers+0x68>
	else if (register_num == 3)
2000253c:	79fb      	ldrb	r3, [r7, #7]
2000253e:	2b03      	cmp	r3, #3
20002540:	d102      	bne.n	20002548 <W25Q128_Read_Status_Registers+0x64>
		sCommand.Instruction = W25Q_READ_SR3_CMD;
20002542:	2315      	movs	r3, #21
20002544:	61bb      	str	r3, [r7, #24]
20002546:	e001      	b.n	2000254c <W25Q128_Read_Status_Registers+0x68>
	else
		return HAL_ERROR;
20002548:	2301      	movs	r3, #1
2000254a:	e018      	b.n	2000257e <W25Q128_Read_Status_Registers+0x9a>

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
2000254c:	f107 0310 	add.w	r3, r7, #16
20002550:	f241 3288 	movw	r2, #5000	@ 0x1388
20002554:	4619      	mov	r1, r3
20002556:	68f8      	ldr	r0, [r7, #12]
20002558:	f007 fec8 	bl	2000a2ec <HAL_OSPI_Command>
2000255c:	4603      	mov	r3, r0
2000255e:	2b00      	cmp	r3, #0
20002560:	d001      	beq.n	20002566 <W25Q128_Read_Status_Registers+0x82>
    {
        return HAL_ERROR;
20002562:	2301      	movs	r3, #1
20002564:	e00b      	b.n	2000257e <W25Q128_Read_Status_Registers+0x9a>
    }

    if (HAL_OSPI_Receive(hospi, register_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20002566:	f241 3288 	movw	r2, #5000	@ 0x1388
2000256a:	68b9      	ldr	r1, [r7, #8]
2000256c:	68f8      	ldr	r0, [r7, #12]
2000256e:	f008 f8ac 	bl	2000a6ca <HAL_OSPI_Receive>
20002572:	4603      	mov	r3, r0
20002574:	2b00      	cmp	r3, #0
20002576:	d001      	beq.n	2000257c <W25Q128_Read_Status_Registers+0x98>
    {
        return HAL_ERROR;
20002578:	2301      	movs	r3, #1
2000257a:	e000      	b.n	2000257e <W25Q128_Read_Status_Registers+0x9a>
    }

	return HAL_OK;
2000257c:	2300      	movs	r3, #0
}
2000257e:	4618      	mov	r0, r3
20002580:	3760      	adds	r7, #96	@ 0x60
20002582:	46bd      	mov	sp, r7
20002584:	bd80      	pop	{r7, pc}

20002586 <W25Q128_Write_Status_Registers>:

/* Write Status Registers Function */
HAL_StatusTypeDef W25Q128_Write_Status_Registers(OSPI_HandleTypeDef* hospi, uint8_t reg_data, uint8_t reg_num)
{
20002586:	b580      	push	{r7, lr}
20002588:	b096      	sub	sp, #88	@ 0x58
2000258a:	af00      	add	r7, sp, #0
2000258c:	6078      	str	r0, [r7, #4]
2000258e:	460b      	mov	r3, r1
20002590:	70fb      	strb	r3, [r7, #3]
20002592:	4613      	mov	r3, r2
20002594:	70bb      	strb	r3, [r7, #2]
	OSPI_RegularCmdTypeDef sCommand;

	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20002596:	f107 0308 	add.w	r3, r7, #8
2000259a:	4618      	mov	r0, r3
2000259c:	f7ff fba8 	bl	20001cf0 <ospi_command_default_init>
    /* Instruction */
    sCommand.Instruction 			= W25Q_WRITE_DISABLE_CMD;					/* What We Do? */
200025a0:	2304      	movs	r3, #4
200025a2:	613b      	str	r3, [r7, #16]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
200025a4:	2300      	movs	r3, #0
200025a6:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Address				= 0;										/* Byte Address */
200025a8:	2300      	movs	r3, #0
200025aa:	623b      	str	r3, [r7, #32]
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
200025ac:	2300      	movs	r3, #0
200025ae:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.DummyCycles       		= 0;										/* Bytes Send With No Data */
200025b0:	2300      	movs	r3, #0
200025b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.NbData            		= 0;										/* Bytes Send With Data */
200025b4:	2300      	movs	r3, #0
200025b6:	647b      	str	r3, [r7, #68]	@ 0x44

	if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
200025b8:	f107 0308 	add.w	r3, r7, #8
200025bc:	f241 3288 	movw	r2, #5000	@ 0x1388
200025c0:	4619      	mov	r1, r3
200025c2:	6878      	ldr	r0, [r7, #4]
200025c4:	f007 fe92 	bl	2000a2ec <HAL_OSPI_Command>
200025c8:	4603      	mov	r3, r0
200025ca:	2b00      	cmp	r3, #0
200025cc:	d001      	beq.n	200025d2 <W25Q128_Write_Status_Registers+0x4c>
		return HAL_ERROR;
200025ce:	2301      	movs	r3, #1
200025d0:	e061      	b.n	20002696 <W25Q128_Write_Status_Registers+0x110>
	}
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
200025d2:	6878      	ldr	r0, [r7, #4]
200025d4:	f7ff fd28 	bl	20002028 <W25Q128_OSPI_AutoPollingMemReady>
200025d8:	4603      	mov	r3, r0
200025da:	2b00      	cmp	r3, #0
200025dc:	d001      	beq.n	200025e2 <W25Q128_Write_Status_Registers+0x5c>
        return HAL_ERROR;
200025de:	2301      	movs	r3, #1
200025e0:	e059      	b.n	20002696 <W25Q128_Write_Status_Registers+0x110>
    }

	sCommand.Instruction 			= W25Q_ENABLE_VOLATILE_SR_CMD;				/* What We Do? */
200025e2:	2350      	movs	r3, #80	@ 0x50
200025e4:	613b      	str	r3, [r7, #16]
	if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
200025e6:	f107 0308 	add.w	r3, r7, #8
200025ea:	f241 3288 	movw	r2, #5000	@ 0x1388
200025ee:	4619      	mov	r1, r3
200025f0:	6878      	ldr	r0, [r7, #4]
200025f2:	f007 fe7b 	bl	2000a2ec <HAL_OSPI_Command>
200025f6:	4603      	mov	r3, r0
200025f8:	2b00      	cmp	r3, #0
200025fa:	d001      	beq.n	20002600 <W25Q128_Write_Status_Registers+0x7a>
		return HAL_ERROR;
200025fc:	2301      	movs	r3, #1
200025fe:	e04a      	b.n	20002696 <W25Q128_Write_Status_Registers+0x110>
	}
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
20002600:	6878      	ldr	r0, [r7, #4]
20002602:	f7ff fd11 	bl	20002028 <W25Q128_OSPI_AutoPollingMemReady>
20002606:	4603      	mov	r3, r0
20002608:	2b00      	cmp	r3, #0
2000260a:	d001      	beq.n	20002610 <W25Q128_Write_Status_Registers+0x8a>
        return HAL_ERROR;
2000260c:	2301      	movs	r3, #1
2000260e:	e042      	b.n	20002696 <W25Q128_Write_Status_Registers+0x110>
    }

	if (reg_num == 1)
20002610:	78bb      	ldrb	r3, [r7, #2]
20002612:	2b01      	cmp	r3, #1
20002614:	d102      	bne.n	2000261c <W25Q128_Write_Status_Registers+0x96>
		sCommand.Instruction = W25Q_WRITE_SR1_CMD;
20002616:	2301      	movs	r3, #1
20002618:	613b      	str	r3, [r7, #16]
2000261a:	e00d      	b.n	20002638 <W25Q128_Write_Status_Registers+0xb2>
	else if (reg_num == 2)
2000261c:	78bb      	ldrb	r3, [r7, #2]
2000261e:	2b02      	cmp	r3, #2
20002620:	d102      	bne.n	20002628 <W25Q128_Write_Status_Registers+0xa2>
		sCommand.Instruction = W25Q_WRITE_SR2_CMD;
20002622:	2331      	movs	r3, #49	@ 0x31
20002624:	613b      	str	r3, [r7, #16]
20002626:	e007      	b.n	20002638 <W25Q128_Write_Status_Registers+0xb2>
	else if (reg_num == 3)
20002628:	78bb      	ldrb	r3, [r7, #2]
2000262a:	2b03      	cmp	r3, #3
2000262c:	d102      	bne.n	20002634 <W25Q128_Write_Status_Registers+0xae>
		sCommand.Instruction = W25Q_WRITE_SR3_CMD;
2000262e:	2311      	movs	r3, #17
20002630:	613b      	str	r3, [r7, #16]
20002632:	e001      	b.n	20002638 <W25Q128_Write_Status_Registers+0xb2>
	else
		return HAL_ERROR;
20002634:	2301      	movs	r3, #1
20002636:	e02e      	b.n	20002696 <W25Q128_Write_Status_Registers+0x110>

	sCommand.DataMode          		= HAL_OSPI_DATA_1_LINE;
20002638:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
2000263c:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.NbData            		= 1;
2000263e:	2301      	movs	r3, #1
20002640:	647b      	str	r3, [r7, #68]	@ 0x44

	if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
20002642:	6878      	ldr	r0, [r7, #4]
20002644:	f7ff fc92 	bl	20001f6c <W25Q128_OSPI_WriteEnable>
20002648:	4603      	mov	r3, r0
2000264a:	2b00      	cmp	r3, #0
2000264c:	d001      	beq.n	20002652 <W25Q128_Write_Status_Registers+0xcc>
		return HAL_ERROR;
2000264e:	2301      	movs	r3, #1
20002650:	e021      	b.n	20002696 <W25Q128_Write_Status_Registers+0x110>
	}

	if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20002652:	f107 0308 	add.w	r3, r7, #8
20002656:	f241 3288 	movw	r2, #5000	@ 0x1388
2000265a:	4619      	mov	r1, r3
2000265c:	6878      	ldr	r0, [r7, #4]
2000265e:	f007 fe45 	bl	2000a2ec <HAL_OSPI_Command>
20002662:	4603      	mov	r3, r0
20002664:	2b00      	cmp	r3, #0
20002666:	d001      	beq.n	2000266c <W25Q128_Write_Status_Registers+0xe6>
		return HAL_ERROR;
20002668:	2301      	movs	r3, #1
2000266a:	e014      	b.n	20002696 <W25Q128_Write_Status_Registers+0x110>
	}
	if (HAL_OSPI_Transmit(hospi, &reg_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
2000266c:	1cfb      	adds	r3, r7, #3
2000266e:	f241 3288 	movw	r2, #5000	@ 0x1388
20002672:	4619      	mov	r1, r3
20002674:	6878      	ldr	r0, [r7, #4]
20002676:	f007 ffb5 	bl	2000a5e4 <HAL_OSPI_Transmit>
2000267a:	4603      	mov	r3, r0
2000267c:	2b00      	cmp	r3, #0
2000267e:	d001      	beq.n	20002684 <W25Q128_Write_Status_Registers+0xfe>
		return HAL_ERROR;
20002680:	2301      	movs	r3, #1
20002682:	e008      	b.n	20002696 <W25Q128_Write_Status_Registers+0x110>
	}
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
20002684:	6878      	ldr	r0, [r7, #4]
20002686:	f7ff fccf 	bl	20002028 <W25Q128_OSPI_AutoPollingMemReady>
2000268a:	4603      	mov	r3, r0
2000268c:	2b00      	cmp	r3, #0
2000268e:	d001      	beq.n	20002694 <W25Q128_Write_Status_Registers+0x10e>
        return HAL_ERROR;
20002690:	2301      	movs	r3, #1
20002692:	e000      	b.n	20002696 <W25Q128_Write_Status_Registers+0x110>
    }

	return HAL_OK;
20002694:	2300      	movs	r3, #0
}
20002696:	4618      	mov	r0, r3
20002698:	3758      	adds	r7, #88	@ 0x58
2000269a:	46bd      	mov	sp, r7
2000269c:	bd80      	pop	{r7, pc}
	...

200026a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
200026a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 200026d8 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
200026a4:	f7ff f902 	bl	200018ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
200026a8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
200026aa:	e003      	b.n	200026b4 <LoopCopyDataInit>

200026ac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
200026ac:	4b0b      	ldr	r3, [pc, #44]	@ (200026dc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
200026ae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
200026b0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
200026b2:	3104      	adds	r1, #4

200026b4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
200026b4:	480a      	ldr	r0, [pc, #40]	@ (200026e0 <LoopForever+0xa>)
	ldr	r3, =_edata
200026b6:	4b0b      	ldr	r3, [pc, #44]	@ (200026e4 <LoopForever+0xe>)
	adds	r2, r0, r1
200026b8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
200026ba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
200026bc:	d3f6      	bcc.n	200026ac <CopyDataInit>
	ldr	r2, =_sbss
200026be:	4a0a      	ldr	r2, [pc, #40]	@ (200026e8 <LoopForever+0x12>)
	b	LoopFillZerobss
200026c0:	e002      	b.n	200026c8 <LoopFillZerobss>

200026c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
200026c2:	2300      	movs	r3, #0
	str	r3, [r2], #4
200026c4:	f842 3b04 	str.w	r3, [r2], #4

200026c8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
200026c8:	4b08      	ldr	r3, [pc, #32]	@ (200026ec <LoopForever+0x16>)
	cmp	r2, r3
200026ca:	429a      	cmp	r2, r3
	bcc	FillZerobss
200026cc:	d3f9      	bcc.n	200026c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
200026ce:	f015 fdbf 	bl	20018250 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
200026d2:	f7fe fd76 	bl	200011c2 <main>

200026d6 <LoopForever>:

LoopForever:
    b LoopForever
200026d6:	e7fe      	b.n	200026d6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
200026d8:	200c0004 	.word	0x200c0004
	ldr	r3, =_sidata
200026dc:	20000448 	.word	0x20000448
	ldr	r0, =_sdata
200026e0:	20000448 	.word	0x20000448
	ldr	r3, =_edata
200026e4:	200004e0 	.word	0x200004e0
	ldr	r2, =_sbss
200026e8:	200004e0 	.word	0x200004e0
	ldr	r3, = _ebss
200026ec:	20000814 	.word	0x20000814

200026f0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
200026f0:	e7fe      	b.n	200026f0 <ADC1_IRQHandler>
	...

200026f4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
200026f4:	b580      	push	{r7, lr}
200026f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
200026f8:	4b12      	ldr	r3, [pc, #72]	@ (20002744 <HAL_Init+0x50>)
200026fa:	681b      	ldr	r3, [r3, #0]
200026fc:	4a11      	ldr	r2, [pc, #68]	@ (20002744 <HAL_Init+0x50>)
200026fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20002702:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
20002704:	2003      	movs	r0, #3
20002706:	f000 fcf5 	bl	200030f4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
2000270a:	f00c fe23 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
2000270e:	4602      	mov	r2, r0
20002710:	4b0d      	ldr	r3, [pc, #52]	@ (20002748 <HAL_Init+0x54>)
20002712:	6a1b      	ldr	r3, [r3, #32]
20002714:	f003 030f 	and.w	r3, r3, #15
20002718:	490c      	ldr	r1, [pc, #48]	@ (2000274c <HAL_Init+0x58>)
2000271a:	5ccb      	ldrb	r3, [r1, r3]
2000271c:	fa22 f303 	lsr.w	r3, r2, r3
20002720:	4a0b      	ldr	r2, [pc, #44]	@ (20002750 <HAL_Init+0x5c>)
20002722:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
20002724:	2004      	movs	r0, #4
20002726:	f000 fda5 	bl	20003274 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
2000272a:	200f      	movs	r0, #15
2000272c:	f000 f860 	bl	200027f0 <HAL_InitTick>
20002730:	4603      	mov	r3, r0
20002732:	2b00      	cmp	r3, #0
20002734:	d001      	beq.n	2000273a <HAL_Init+0x46>
  {
    return HAL_ERROR;
20002736:	2301      	movs	r3, #1
20002738:	e002      	b.n	20002740 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
2000273a:	f7fe ff21 	bl	20001580 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
2000273e:	2300      	movs	r3, #0
}
20002740:	4618      	mov	r0, r3
20002742:	bd80      	pop	{r7, pc}
20002744:	40022000 	.word	0x40022000
20002748:	46020c00 	.word	0x46020c00
2000274c:	200187cc 	.word	0x200187cc
20002750:	2000045c 	.word	0x2000045c

20002754 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
20002754:	b580      	push	{r7, lr}
20002756:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
20002758:	4b18      	ldr	r3, [pc, #96]	@ (200027bc <HAL_DeInit+0x68>)
2000275a:	4a19      	ldr	r2, [pc, #100]	@ (200027c0 <HAL_DeInit+0x6c>)
2000275c:	675a      	str	r2, [r3, #116]	@ 0x74
2000275e:	4b17      	ldr	r3, [pc, #92]	@ (200027bc <HAL_DeInit+0x68>)
20002760:	4a18      	ldr	r2, [pc, #96]	@ (200027c4 <HAL_DeInit+0x70>)
20002762:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
20002764:	4b15      	ldr	r3, [pc, #84]	@ (200027bc <HAL_DeInit+0x68>)
20002766:	2200      	movs	r2, #0
20002768:	675a      	str	r2, [r3, #116]	@ 0x74
2000276a:	4b14      	ldr	r3, [pc, #80]	@ (200027bc <HAL_DeInit+0x68>)
2000276c:	2200      	movs	r2, #0
2000276e:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
20002770:	4b12      	ldr	r3, [pc, #72]	@ (200027bc <HAL_DeInit+0x68>)
20002772:	4a15      	ldr	r2, [pc, #84]	@ (200027c8 <HAL_DeInit+0x74>)
20002774:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
20002776:	4b11      	ldr	r3, [pc, #68]	@ (200027bc <HAL_DeInit+0x68>)
20002778:	2200      	movs	r2, #0
2000277a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
2000277c:	4b0f      	ldr	r3, [pc, #60]	@ (200027bc <HAL_DeInit+0x68>)
2000277e:	4a13      	ldr	r2, [pc, #76]	@ (200027cc <HAL_DeInit+0x78>)
20002780:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
20002782:	4b0e      	ldr	r3, [pc, #56]	@ (200027bc <HAL_DeInit+0x68>)
20002784:	2200      	movs	r2, #0
20002786:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
20002788:	4b0c      	ldr	r3, [pc, #48]	@ (200027bc <HAL_DeInit+0x68>)
2000278a:	4a11      	ldr	r2, [pc, #68]	@ (200027d0 <HAL_DeInit+0x7c>)
2000278c:	665a      	str	r2, [r3, #100]	@ 0x64
2000278e:	4b0b      	ldr	r3, [pc, #44]	@ (200027bc <HAL_DeInit+0x68>)
20002790:	f240 1211 	movw	r2, #273	@ 0x111
20002794:	669a      	str	r2, [r3, #104]	@ 0x68
  __HAL_RCC_AHB2_RELEASE_RESET();
20002796:	4b09      	ldr	r3, [pc, #36]	@ (200027bc <HAL_DeInit+0x68>)
20002798:	2200      	movs	r2, #0
2000279a:	665a      	str	r2, [r3, #100]	@ 0x64
2000279c:	4b07      	ldr	r3, [pc, #28]	@ (200027bc <HAL_DeInit+0x68>)
2000279e:	2200      	movs	r2, #0
200027a0:	669a      	str	r2, [r3, #104]	@ 0x68

  __HAL_RCC_AHB3_FORCE_RESET();
200027a2:	4b06      	ldr	r3, [pc, #24]	@ (200027bc <HAL_DeInit+0x68>)
200027a4:	f240 6261 	movw	r2, #1633	@ 0x661
200027a8:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB3_RELEASE_RESET();
200027aa:	4b04      	ldr	r3, [pc, #16]	@ (200027bc <HAL_DeInit+0x68>)
200027ac:	2200      	movs	r2, #0
200027ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
200027b0:	f000 f817 	bl	200027e2 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
200027b4:	2300      	movs	r3, #0
}
200027b6:	4618      	mov	r0, r3
200027b8:	bd80      	pop	{r7, pc}
200027ba:	bf00      	nop
200027bc:	46020c00 	.word	0x46020c00
200027c0:	027e403f 	.word	0x027e403f
200027c4:	00800222 	.word	0x00800222
200027c8:	00677800 	.word	0x00677800
200027cc:	0007100f 	.word	0x0007100f
200027d0:	19bf55ff 	.word	0x19bf55ff
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
200027d4:	b480      	push	{r7}
200027d6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
200027d8:	bf00      	nop
200027da:	46bd      	mov	sp, r7
200027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
200027e0:	4770      	bx	lr

200027e2 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
200027e2:	b480      	push	{r7}
200027e4:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
200027e6:	bf00      	nop
200027e8:	46bd      	mov	sp, r7
200027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
200027ee:	4770      	bx	lr

200027f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
200027f0:	b580      	push	{r7, lr}
200027f2:	b084      	sub	sp, #16
200027f4:	af00      	add	r7, sp, #0
200027f6:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
200027f8:	2300      	movs	r3, #0
200027fa:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
200027fc:	4b33      	ldr	r3, [pc, #204]	@ (200028cc <HAL_InitTick+0xdc>)
200027fe:	781b      	ldrb	r3, [r3, #0]
20002800:	2b00      	cmp	r3, #0
20002802:	d101      	bne.n	20002808 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
20002804:	2301      	movs	r3, #1
20002806:	e05c      	b.n	200028c2 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
20002808:	4b31      	ldr	r3, [pc, #196]	@ (200028d0 <HAL_InitTick+0xe0>)
2000280a:	681b      	ldr	r3, [r3, #0]
2000280c:	f003 0304 	and.w	r3, r3, #4
20002810:	2b04      	cmp	r3, #4
20002812:	d10c      	bne.n	2000282e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
20002814:	4b2f      	ldr	r3, [pc, #188]	@ (200028d4 <HAL_InitTick+0xe4>)
20002816:	681a      	ldr	r2, [r3, #0]
20002818:	4b2c      	ldr	r3, [pc, #176]	@ (200028cc <HAL_InitTick+0xdc>)
2000281a:	781b      	ldrb	r3, [r3, #0]
2000281c:	4619      	mov	r1, r3
2000281e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20002822:	fbb3 f3f1 	udiv	r3, r3, r1
20002826:	fbb2 f3f3 	udiv	r3, r2, r3
2000282a:	60fb      	str	r3, [r7, #12]
2000282c:	e037      	b.n	2000289e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
2000282e:	f000 fd79 	bl	20003324 <HAL_SYSTICK_GetCLKSourceConfig>
20002832:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
20002834:	68bb      	ldr	r3, [r7, #8]
20002836:	2b02      	cmp	r3, #2
20002838:	d023      	beq.n	20002882 <HAL_InitTick+0x92>
2000283a:	68bb      	ldr	r3, [r7, #8]
2000283c:	2b02      	cmp	r3, #2
2000283e:	d82d      	bhi.n	2000289c <HAL_InitTick+0xac>
20002840:	68bb      	ldr	r3, [r7, #8]
20002842:	2b00      	cmp	r3, #0
20002844:	d003      	beq.n	2000284e <HAL_InitTick+0x5e>
20002846:	68bb      	ldr	r3, [r7, #8]
20002848:	2b01      	cmp	r3, #1
2000284a:	d00d      	beq.n	20002868 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
2000284c:	e026      	b.n	2000289c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
2000284e:	4b21      	ldr	r3, [pc, #132]	@ (200028d4 <HAL_InitTick+0xe4>)
20002850:	681a      	ldr	r2, [r3, #0]
20002852:	4b1e      	ldr	r3, [pc, #120]	@ (200028cc <HAL_InitTick+0xdc>)
20002854:	781b      	ldrb	r3, [r3, #0]
20002856:	4619      	mov	r1, r3
20002858:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
2000285c:	fbb3 f3f1 	udiv	r3, r3, r1
20002860:	fbb2 f3f3 	udiv	r3, r2, r3
20002864:	60fb      	str	r3, [r7, #12]
        break;
20002866:	e01a      	b.n	2000289e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
20002868:	4b18      	ldr	r3, [pc, #96]	@ (200028cc <HAL_InitTick+0xdc>)
2000286a:	781b      	ldrb	r3, [r3, #0]
2000286c:	461a      	mov	r2, r3
2000286e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20002872:	fbb3 f3f2 	udiv	r3, r3, r2
20002876:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
2000287a:	fbb2 f3f3 	udiv	r3, r2, r3
2000287e:	60fb      	str	r3, [r7, #12]
        break;
20002880:	e00d      	b.n	2000289e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
20002882:	4b12      	ldr	r3, [pc, #72]	@ (200028cc <HAL_InitTick+0xdc>)
20002884:	781b      	ldrb	r3, [r3, #0]
20002886:	461a      	mov	r2, r3
20002888:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
2000288c:	fbb3 f3f2 	udiv	r3, r3, r2
20002890:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
20002894:	fbb2 f3f3 	udiv	r3, r2, r3
20002898:	60fb      	str	r3, [r7, #12]
        break;
2000289a:	e000      	b.n	2000289e <HAL_InitTick+0xae>
        break;
2000289c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
2000289e:	68f8      	ldr	r0, [r7, #12]
200028a0:	f000 fc6e 	bl	20003180 <HAL_SYSTICK_Config>
200028a4:	4603      	mov	r3, r0
200028a6:	2b00      	cmp	r3, #0
200028a8:	d001      	beq.n	200028ae <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
200028aa:	2301      	movs	r3, #1
200028ac:	e009      	b.n	200028c2 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
200028ae:	2200      	movs	r2, #0
200028b0:	6879      	ldr	r1, [r7, #4]
200028b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
200028b6:	f000 fc28 	bl	2000310a <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
200028ba:	4a07      	ldr	r2, [pc, #28]	@ (200028d8 <HAL_InitTick+0xe8>)
200028bc:	687b      	ldr	r3, [r7, #4]
200028be:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
200028c0:	2300      	movs	r3, #0
}
200028c2:	4618      	mov	r0, r3
200028c4:	3710      	adds	r7, #16
200028c6:	46bd      	mov	sp, r7
200028c8:	bd80      	pop	{r7, pc}
200028ca:	bf00      	nop
200028cc:	20000464 	.word	0x20000464
200028d0:	e000e010 	.word	0xe000e010
200028d4:	2000045c 	.word	0x2000045c
200028d8:	20000460 	.word	0x20000460

200028dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
200028dc:	b480      	push	{r7}
200028de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
200028e0:	4b06      	ldr	r3, [pc, #24]	@ (200028fc <HAL_IncTick+0x20>)
200028e2:	781b      	ldrb	r3, [r3, #0]
200028e4:	461a      	mov	r2, r3
200028e6:	4b06      	ldr	r3, [pc, #24]	@ (20002900 <HAL_IncTick+0x24>)
200028e8:	681b      	ldr	r3, [r3, #0]
200028ea:	4413      	add	r3, r2
200028ec:	4a04      	ldr	r2, [pc, #16]	@ (20002900 <HAL_IncTick+0x24>)
200028ee:	6013      	str	r3, [r2, #0]
}
200028f0:	bf00      	nop
200028f2:	46bd      	mov	sp, r7
200028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
200028f8:	4770      	bx	lr
200028fa:	bf00      	nop
200028fc:	20000464 	.word	0x20000464
20002900:	200006c0 	.word	0x200006c0

20002904 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
20002904:	b480      	push	{r7}
20002906:	af00      	add	r7, sp, #0
  return uwTick;
20002908:	4b03      	ldr	r3, [pc, #12]	@ (20002918 <HAL_GetTick+0x14>)
2000290a:	681b      	ldr	r3, [r3, #0]
}
2000290c:	4618      	mov	r0, r3
2000290e:	46bd      	mov	sp, r7
20002910:	f85d 7b04 	ldr.w	r7, [sp], #4
20002914:	4770      	bx	lr
20002916:	bf00      	nop
20002918:	200006c0 	.word	0x200006c0

2000291c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
2000291c:	b480      	push	{r7}
2000291e:	af00      	add	r7, sp, #0
  return uwTickPrio;
20002920:	4b03      	ldr	r3, [pc, #12]	@ (20002930 <HAL_GetTickPrio+0x14>)
20002922:	681b      	ldr	r3, [r3, #0]
}
20002924:	4618      	mov	r0, r3
20002926:	46bd      	mov	sp, r7
20002928:	f85d 7b04 	ldr.w	r7, [sp], #4
2000292c:	4770      	bx	lr
2000292e:	bf00      	nop
20002930:	20000460 	.word	0x20000460

20002934 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
20002934:	b580      	push	{r7, lr}
20002936:	b084      	sub	sp, #16
20002938:	af00      	add	r7, sp, #0
2000293a:	4603      	mov	r3, r0
2000293c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
2000293e:	2300      	movs	r3, #0
20002940:	73fb      	strb	r3, [r7, #15]
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
20002942:	4b0e      	ldr	r3, [pc, #56]	@ (2000297c <HAL_SetTickFreq+0x48>)
20002944:	781b      	ldrb	r3, [r3, #0]
20002946:	79fa      	ldrb	r2, [r7, #7]
20002948:	429a      	cmp	r2, r3
2000294a:	d012      	beq.n	20002972 <HAL_SetTickFreq+0x3e>
  {

    /* Back up uwTickFreq frequency */
    prevTickFreq = uwTickFreq;
2000294c:	4b0b      	ldr	r3, [pc, #44]	@ (2000297c <HAL_SetTickFreq+0x48>)
2000294e:	781b      	ldrb	r3, [r3, #0]
20002950:	73bb      	strb	r3, [r7, #14]

    /* Update uwTickFreq global variable used by HAL_InitTick() */
    uwTickFreq = Freq;
20002952:	4a0a      	ldr	r2, [pc, #40]	@ (2000297c <HAL_SetTickFreq+0x48>)
20002954:	79fb      	ldrb	r3, [r7, #7]
20002956:	7013      	strb	r3, [r2, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
20002958:	4b09      	ldr	r3, [pc, #36]	@ (20002980 <HAL_SetTickFreq+0x4c>)
2000295a:	681b      	ldr	r3, [r3, #0]
2000295c:	4618      	mov	r0, r3
2000295e:	f7ff ff47 	bl	200027f0 <HAL_InitTick>
20002962:	4603      	mov	r3, r0
20002964:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
20002966:	7bfb      	ldrb	r3, [r7, #15]
20002968:	2b00      	cmp	r3, #0
2000296a:	d002      	beq.n	20002972 <HAL_SetTickFreq+0x3e>
    {
      /* Restore previous tick frequency */
      uwTickFreq = prevTickFreq;
2000296c:	4a03      	ldr	r2, [pc, #12]	@ (2000297c <HAL_SetTickFreq+0x48>)
2000296e:	7bbb      	ldrb	r3, [r7, #14]
20002970:	7013      	strb	r3, [r2, #0]
    }
  }

  return status;
20002972:	7bfb      	ldrb	r3, [r7, #15]
}
20002974:	4618      	mov	r0, r3
20002976:	3710      	adds	r7, #16
20002978:	46bd      	mov	sp, r7
2000297a:	bd80      	pop	{r7, pc}
2000297c:	20000464 	.word	0x20000464
20002980:	20000460 	.word	0x20000460

20002984 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
20002984:	b480      	push	{r7}
20002986:	af00      	add	r7, sp, #0
  return uwTickFreq;
20002988:	4b03      	ldr	r3, [pc, #12]	@ (20002998 <HAL_GetTickFreq+0x14>)
2000298a:	781b      	ldrb	r3, [r3, #0]
}
2000298c:	4618      	mov	r0, r3
2000298e:	46bd      	mov	sp, r7
20002990:	f85d 7b04 	ldr.w	r7, [sp], #4
20002994:	4770      	bx	lr
20002996:	bf00      	nop
20002998:	20000464 	.word	0x20000464

2000299c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
2000299c:	b580      	push	{r7, lr}
2000299e:	b084      	sub	sp, #16
200029a0:	af00      	add	r7, sp, #0
200029a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
200029a4:	f7ff ffae 	bl	20002904 <HAL_GetTick>
200029a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
200029aa:	687b      	ldr	r3, [r7, #4]
200029ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
200029ae:	68fb      	ldr	r3, [r7, #12]
200029b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
200029b4:	d005      	beq.n	200029c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
200029b6:	4b0a      	ldr	r3, [pc, #40]	@ (200029e0 <HAL_Delay+0x44>)
200029b8:	781b      	ldrb	r3, [r3, #0]
200029ba:	461a      	mov	r2, r3
200029bc:	68fb      	ldr	r3, [r7, #12]
200029be:	4413      	add	r3, r2
200029c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
200029c2:	bf00      	nop
200029c4:	f7ff ff9e 	bl	20002904 <HAL_GetTick>
200029c8:	4602      	mov	r2, r0
200029ca:	68bb      	ldr	r3, [r7, #8]
200029cc:	1ad3      	subs	r3, r2, r3
200029ce:	68fa      	ldr	r2, [r7, #12]
200029d0:	429a      	cmp	r2, r3
200029d2:	d8f7      	bhi.n	200029c4 <HAL_Delay+0x28>
  {
  }
}
200029d4:	bf00      	nop
200029d6:	bf00      	nop
200029d8:	3710      	adds	r7, #16
200029da:	46bd      	mov	sp, r7
200029dc:	bd80      	pop	{r7, pc}
200029de:	bf00      	nop
200029e0:	20000464 	.word	0x20000464

200029e4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
200029e4:	b480      	push	{r7}
200029e6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
200029e8:	4b05      	ldr	r3, [pc, #20]	@ (20002a00 <HAL_SuspendTick+0x1c>)
200029ea:	681b      	ldr	r3, [r3, #0]
200029ec:	4a04      	ldr	r2, [pc, #16]	@ (20002a00 <HAL_SuspendTick+0x1c>)
200029ee:	f023 0302 	bic.w	r3, r3, #2
200029f2:	6013      	str	r3, [r2, #0]
}
200029f4:	bf00      	nop
200029f6:	46bd      	mov	sp, r7
200029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
200029fc:	4770      	bx	lr
200029fe:	bf00      	nop
20002a00:	e000e010 	.word	0xe000e010

20002a04 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
20002a04:	b480      	push	{r7}
20002a06:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
20002a08:	4b05      	ldr	r3, [pc, #20]	@ (20002a20 <HAL_ResumeTick+0x1c>)
20002a0a:	681b      	ldr	r3, [r3, #0]
20002a0c:	4a04      	ldr	r2, [pc, #16]	@ (20002a20 <HAL_ResumeTick+0x1c>)
20002a0e:	f043 0302 	orr.w	r3, r3, #2
20002a12:	6013      	str	r3, [r2, #0]
}
20002a14:	bf00      	nop
20002a16:	46bd      	mov	sp, r7
20002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a1c:	4770      	bx	lr
20002a1e:	bf00      	nop
20002a20:	e000e010 	.word	0xe000e010

20002a24 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
20002a24:	b480      	push	{r7}
20002a26:	af00      	add	r7, sp, #0
  return __STM32U5xx_HAL_VERSION;
20002a28:	4b02      	ldr	r3, [pc, #8]	@ (20002a34 <HAL_GetHalVersion+0x10>)
}
20002a2a:	4618      	mov	r0, r3
20002a2c:	46bd      	mov	sp, r7
20002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a32:	4770      	bx	lr
20002a34:	01060200 	.word	0x01060200

20002a38 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
20002a38:	b480      	push	{r7}
20002a3a:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
20002a3c:	4b04      	ldr	r3, [pc, #16]	@ (20002a50 <HAL_GetREVID+0x18>)
20002a3e:	681b      	ldr	r3, [r3, #0]
20002a40:	0c1b      	lsrs	r3, r3, #16
20002a42:	b29b      	uxth	r3, r3
}
20002a44:	4618      	mov	r0, r3
20002a46:	46bd      	mov	sp, r7
20002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a4c:	4770      	bx	lr
20002a4e:	bf00      	nop
20002a50:	e0044000 	.word	0xe0044000

20002a54 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
20002a54:	b480      	push	{r7}
20002a56:	af00      	add	r7, sp, #0
  return (DBGMCU->IDCODE & DBGMCU_IDCODE_DEV_ID);
20002a58:	4b04      	ldr	r3, [pc, #16]	@ (20002a6c <HAL_GetDEVID+0x18>)
20002a5a:	681b      	ldr	r3, [r3, #0]
20002a5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
20002a60:	4618      	mov	r0, r3
20002a62:	46bd      	mov	sp, r7
20002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a68:	4770      	bx	lr
20002a6a:	bf00      	nop
20002a6c:	e0044000 	.word	0xe0044000

20002a70 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
20002a70:	b480      	push	{r7}
20002a72:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
20002a74:	4b03      	ldr	r3, [pc, #12]	@ (20002a84 <HAL_GetUIDw0+0x14>)
20002a76:	681b      	ldr	r3, [r3, #0]
}
20002a78:	4618      	mov	r0, r3
20002a7a:	46bd      	mov	sp, r7
20002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a80:	4770      	bx	lr
20002a82:	bf00      	nop
20002a84:	0bfa0700 	.word	0x0bfa0700

20002a88 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
20002a88:	b480      	push	{r7}
20002a8a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
20002a8c:	4b03      	ldr	r3, [pc, #12]	@ (20002a9c <HAL_GetUIDw1+0x14>)
20002a8e:	681b      	ldr	r3, [r3, #0]
}
20002a90:	4618      	mov	r0, r3
20002a92:	46bd      	mov	sp, r7
20002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a98:	4770      	bx	lr
20002a9a:	bf00      	nop
20002a9c:	0bfa0704 	.word	0x0bfa0704

20002aa0 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
20002aa0:	b480      	push	{r7}
20002aa2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
20002aa4:	4b03      	ldr	r3, [pc, #12]	@ (20002ab4 <HAL_GetUIDw2+0x14>)
20002aa6:	681b      	ldr	r3, [r3, #0]
}
20002aa8:	4618      	mov	r0, r3
20002aaa:	46bd      	mov	sp, r7
20002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
20002ab0:	4770      	bx	lr
20002ab2:	bf00      	nop
20002ab4:	0bfa0708 	.word	0x0bfa0708

20002ab8 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
20002ab8:	b480      	push	{r7}
20002aba:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
20002abc:	4b05      	ldr	r3, [pc, #20]	@ (20002ad4 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
20002abe:	685b      	ldr	r3, [r3, #4]
20002ac0:	4a04      	ldr	r2, [pc, #16]	@ (20002ad4 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
20002ac2:	f043 0302 	orr.w	r3, r3, #2
20002ac6:	6053      	str	r3, [r2, #4]
}
20002ac8:	bf00      	nop
20002aca:	46bd      	mov	sp, r7
20002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
20002ad0:	4770      	bx	lr
20002ad2:	bf00      	nop
20002ad4:	e0044000 	.word	0xe0044000

20002ad8 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
20002ad8:	b480      	push	{r7}
20002ada:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
20002adc:	4b05      	ldr	r3, [pc, #20]	@ (20002af4 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
20002ade:	685b      	ldr	r3, [r3, #4]
20002ae0:	4a04      	ldr	r2, [pc, #16]	@ (20002af4 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
20002ae2:	f023 0302 	bic.w	r3, r3, #2
20002ae6:	6053      	str	r3, [r2, #4]
}
20002ae8:	bf00      	nop
20002aea:	46bd      	mov	sp, r7
20002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
20002af0:	4770      	bx	lr
20002af2:	bf00      	nop
20002af4:	e0044000 	.word	0xe0044000

20002af8 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
20002af8:	b480      	push	{r7}
20002afa:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
20002afc:	4b05      	ldr	r3, [pc, #20]	@ (20002b14 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
20002afe:	685b      	ldr	r3, [r3, #4]
20002b00:	4a04      	ldr	r2, [pc, #16]	@ (20002b14 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
20002b02:	f043 0304 	orr.w	r3, r3, #4
20002b06:	6053      	str	r3, [r2, #4]
}
20002b08:	bf00      	nop
20002b0a:	46bd      	mov	sp, r7
20002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
20002b10:	4770      	bx	lr
20002b12:	bf00      	nop
20002b14:	e0044000 	.word	0xe0044000

20002b18 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
20002b18:	b480      	push	{r7}
20002b1a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
20002b1c:	4b05      	ldr	r3, [pc, #20]	@ (20002b34 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
20002b1e:	685b      	ldr	r3, [r3, #4]
20002b20:	4a04      	ldr	r2, [pc, #16]	@ (20002b34 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
20002b22:	f023 0304 	bic.w	r3, r3, #4
20002b26:	6053      	str	r3, [r2, #4]
}
20002b28:	bf00      	nop
20002b2a:	46bd      	mov	sp, r7
20002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
20002b30:	4770      	bx	lr
20002b32:	bf00      	nop
20002b34:	e0044000 	.word	0xe0044000

20002b38 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE3: VREF_OUT1 around 2.5 V.
  *                                                This requires VDDA equal to or higher than 2.8 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
20002b38:	b480      	push	{r7}
20002b3a:	b083      	sub	sp, #12
20002b3c:	af00      	add	r7, sp, #0
20002b3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
20002b40:	4b06      	ldr	r3, [pc, #24]	@ (20002b5c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
20002b42:	681b      	ldr	r3, [r3, #0]
20002b44:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
20002b48:	4904      	ldr	r1, [pc, #16]	@ (20002b5c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
20002b4a:	687b      	ldr	r3, [r7, #4]
20002b4c:	4313      	orrs	r3, r2
20002b4e:	600b      	str	r3, [r1, #0]
}
20002b50:	bf00      	nop
20002b52:	370c      	adds	r7, #12
20002b54:	46bd      	mov	sp, r7
20002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
20002b5a:	4770      	bx	lr
20002b5c:	46007400 	.word	0x46007400

20002b60 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
20002b60:	b480      	push	{r7}
20002b62:	b083      	sub	sp, #12
20002b64:	af00      	add	r7, sp, #0
20002b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
20002b68:	4b06      	ldr	r3, [pc, #24]	@ (20002b84 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
20002b6a:	681b      	ldr	r3, [r3, #0]
20002b6c:	f023 0202 	bic.w	r2, r3, #2
20002b70:	4904      	ldr	r1, [pc, #16]	@ (20002b84 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
20002b72:	687b      	ldr	r3, [r7, #4]
20002b74:	4313      	orrs	r3, r2
20002b76:	600b      	str	r3, [r1, #0]
}
20002b78:	bf00      	nop
20002b7a:	370c      	adds	r7, #12
20002b7c:	46bd      	mov	sp, r7
20002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002b82:	4770      	bx	lr
20002b84:	46007400 	.word	0x46007400

20002b88 <HAL_SYSCFG_VREFBUF_TrimmingConfig>:
/**
  * @brief  Tune the Internal Voltage Reference buffer (VREFBUF).
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)
{
20002b88:	b480      	push	{r7}
20002b8a:	b083      	sub	sp, #12
20002b8c:	af00      	add	r7, sp, #0
20002b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, TrimmingValue);
20002b90:	4b06      	ldr	r3, [pc, #24]	@ (20002bac <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x24>)
20002b92:	685b      	ldr	r3, [r3, #4]
20002b94:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
20002b98:	4904      	ldr	r1, [pc, #16]	@ (20002bac <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x24>)
20002b9a:	687b      	ldr	r3, [r7, #4]
20002b9c:	4313      	orrs	r3, r2
20002b9e:	604b      	str	r3, [r1, #4]
}
20002ba0:	bf00      	nop
20002ba2:	370c      	adds	r7, #12
20002ba4:	46bd      	mov	sp, r7
20002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
20002baa:	4770      	bx	lr
20002bac:	46007400 	.word	0x46007400

20002bb0 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
20002bb0:	b580      	push	{r7, lr}
20002bb2:	b082      	sub	sp, #8
20002bb4:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
20002bb6:	4b0f      	ldr	r3, [pc, #60]	@ (20002bf4 <HAL_SYSCFG_EnableVREFBUF+0x44>)
20002bb8:	681b      	ldr	r3, [r3, #0]
20002bba:	4a0e      	ldr	r2, [pc, #56]	@ (20002bf4 <HAL_SYSCFG_EnableVREFBUF+0x44>)
20002bbc:	f043 0301 	orr.w	r3, r3, #1
20002bc0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20002bc2:	f7ff fe9f 	bl	20002904 <HAL_GetTick>
20002bc6:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
20002bc8:	e008      	b.n	20002bdc <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
20002bca:	f7ff fe9b 	bl	20002904 <HAL_GetTick>
20002bce:	4602      	mov	r2, r0
20002bd0:	687b      	ldr	r3, [r7, #4]
20002bd2:	1ad3      	subs	r3, r2, r3
20002bd4:	2b0a      	cmp	r3, #10
20002bd6:	d901      	bls.n	20002bdc <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
20002bd8:	2303      	movs	r3, #3
20002bda:	e006      	b.n	20002bea <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
20002bdc:	4b05      	ldr	r3, [pc, #20]	@ (20002bf4 <HAL_SYSCFG_EnableVREFBUF+0x44>)
20002bde:	681b      	ldr	r3, [r3, #0]
20002be0:	f003 0308 	and.w	r3, r3, #8
20002be4:	2b00      	cmp	r3, #0
20002be6:	d0f0      	beq.n	20002bca <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
20002be8:	2300      	movs	r3, #0
}
20002bea:	4618      	mov	r0, r3
20002bec:	3708      	adds	r7, #8
20002bee:	46bd      	mov	sp, r7
20002bf0:	bd80      	pop	{r7, pc}
20002bf2:	bf00      	nop
20002bf4:	46007400 	.word	0x46007400

20002bf8 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
20002bf8:	b480      	push	{r7}
20002bfa:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
20002bfc:	4b05      	ldr	r3, [pc, #20]	@ (20002c14 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
20002bfe:	681b      	ldr	r3, [r3, #0]
20002c00:	4a04      	ldr	r2, [pc, #16]	@ (20002c14 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
20002c02:	f023 0301 	bic.w	r3, r3, #1
20002c06:	6013      	str	r3, [r2, #0]
}
20002c08:	bf00      	nop
20002c0a:	46bd      	mov	sp, r7
20002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c10:	4770      	bx	lr
20002c12:	bf00      	nop
20002c14:	46007400 	.word	0x46007400

20002c18 <HAL_SYSCFG_EnableIOAnalogBooster>:
  * @brief  Enable the I/O analog switch voltage booster
  *
  * @retval None
  */
void HAL_SYSCFG_EnableIOAnalogBooster(void)
{
20002c18:	b480      	push	{r7}
20002c1a:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
20002c1c:	4b05      	ldr	r3, [pc, #20]	@ (20002c34 <HAL_SYSCFG_EnableIOAnalogBooster+0x1c>)
20002c1e:	685b      	ldr	r3, [r3, #4]
20002c20:	4a04      	ldr	r2, [pc, #16]	@ (20002c34 <HAL_SYSCFG_EnableIOAnalogBooster+0x1c>)
20002c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20002c26:	6053      	str	r3, [r2, #4]
}
20002c28:	bf00      	nop
20002c2a:	46bd      	mov	sp, r7
20002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c30:	4770      	bx	lr
20002c32:	bf00      	nop
20002c34:	46000400 	.word	0x46000400

20002c38 <HAL_SYSCFG_DisableIOAnalogBooster>:
  * @brief  Disable the I/O analog switch voltage booster
  *
  * @retval None
  */
void HAL_SYSCFG_DisableIOAnalogBooster(void)
{
20002c38:	b480      	push	{r7}
20002c3a:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
20002c3c:	4b05      	ldr	r3, [pc, #20]	@ (20002c54 <HAL_SYSCFG_DisableIOAnalogBooster+0x1c>)
20002c3e:	685b      	ldr	r3, [r3, #4]
20002c40:	4a04      	ldr	r2, [pc, #16]	@ (20002c54 <HAL_SYSCFG_DisableIOAnalogBooster+0x1c>)
20002c42:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20002c46:	6053      	str	r3, [r2, #4]
}
20002c48:	bf00      	nop
20002c4a:	46bd      	mov	sp, r7
20002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c50:	4770      	bx	lr
20002c52:	bf00      	nop
20002c54:	46000400 	.word	0x46000400

20002c58 <HAL_SYSCFG_EnableIOAnalogVoltageSelection>:
  * @brief  Enable the I/O analog switch voltage selection
  *
  * @retval None
  */
void HAL_SYSCFG_EnableIOAnalogVoltageSelection(void)
{
20002c58:	b480      	push	{r7}
20002c5a:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
20002c5c:	4b05      	ldr	r3, [pc, #20]	@ (20002c74 <HAL_SYSCFG_EnableIOAnalogVoltageSelection+0x1c>)
20002c5e:	685b      	ldr	r3, [r3, #4]
20002c60:	4a04      	ldr	r2, [pc, #16]	@ (20002c74 <HAL_SYSCFG_EnableIOAnalogVoltageSelection+0x1c>)
20002c62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
20002c66:	6053      	str	r3, [r2, #4]
}
20002c68:	bf00      	nop
20002c6a:	46bd      	mov	sp, r7
20002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c70:	4770      	bx	lr
20002c72:	bf00      	nop
20002c74:	46000400 	.word	0x46000400

20002c78 <HAL_SYSCFG_DisableIOAnalogVoltageSelection>:
  * @brief  Disable the I/O analog switch voltage selection
  *
  * @retval None
  */
void HAL_SYSCFG_DisableIOAnalogVoltageSelection(void)
{
20002c78:	b480      	push	{r7}
20002c7a:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
20002c7c:	4b05      	ldr	r3, [pc, #20]	@ (20002c94 <HAL_SYSCFG_DisableIOAnalogVoltageSelection+0x1c>)
20002c7e:	685b      	ldr	r3, [r3, #4]
20002c80:	4a04      	ldr	r2, [pc, #16]	@ (20002c94 <HAL_SYSCFG_DisableIOAnalogVoltageSelection+0x1c>)
20002c82:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
20002c86:	6053      	str	r3, [r2, #4]
}
20002c88:	bf00      	nop
20002c8a:	46bd      	mov	sp, r7
20002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c90:	4770      	bx	lr
20002c92:	bf00      	nop
20002c94:	46000400 	.word	0x46000400

20002c98 <HAL_SYSCFG_EnableVddCompensationCell>:
  * @note   The vdd compensation cell can be used only when the device supply
  *         voltage ranges from 1.71 to 3.6 V
  * @retval None
  */
void HAL_SYSCFG_EnableVddCompensationCell(void)
{
20002c98:	b480      	push	{r7}
20002c9a:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN1);
20002c9c:	4b05      	ldr	r3, [pc, #20]	@ (20002cb4 <HAL_SYSCFG_EnableVddCompensationCell+0x1c>)
20002c9e:	69db      	ldr	r3, [r3, #28]
20002ca0:	4a04      	ldr	r2, [pc, #16]	@ (20002cb4 <HAL_SYSCFG_EnableVddCompensationCell+0x1c>)
20002ca2:	f043 0301 	orr.w	r3, r3, #1
20002ca6:	61d3      	str	r3, [r2, #28]
}
20002ca8:	bf00      	nop
20002caa:	46bd      	mov	sp, r7
20002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
20002cb0:	4770      	bx	lr
20002cb2:	bf00      	nop
20002cb4:	46000400 	.word	0x46000400

20002cb8 <HAL_SYSCFG_EnableVddIO2CompensationCell>:
  * @note   The Vdd I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.08 to 3.6 V
  * @retval None
  */
void HAL_SYSCFG_EnableVddIO2CompensationCell(void)
{
20002cb8:	b480      	push	{r7}
20002cba:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN2);
20002cbc:	4b05      	ldr	r3, [pc, #20]	@ (20002cd4 <HAL_SYSCFG_EnableVddIO2CompensationCell+0x1c>)
20002cbe:	69db      	ldr	r3, [r3, #28]
20002cc0:	4a04      	ldr	r2, [pc, #16]	@ (20002cd4 <HAL_SYSCFG_EnableVddIO2CompensationCell+0x1c>)
20002cc2:	f043 0304 	orr.w	r3, r3, #4
20002cc6:	61d3      	str	r3, [r2, #28]
}
20002cc8:	bf00      	nop
20002cca:	46bd      	mov	sp, r7
20002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
20002cd0:	4770      	bx	lr
20002cd2:	bf00      	nop
20002cd4:	46000400 	.word	0x46000400

20002cd8 <HAL_SYSCFG_DisableVddCompensationCell>:
  * @note   The Vdd compensation cell can be used only when the device supply
  *         voltage ranges from 1.71 to 3.6 V
  * @retval None
  */
void HAL_SYSCFG_DisableVddCompensationCell(void)
{
20002cd8:	b480      	push	{r7}
20002cda:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN1);
20002cdc:	4b05      	ldr	r3, [pc, #20]	@ (20002cf4 <HAL_SYSCFG_DisableVddCompensationCell+0x1c>)
20002cde:	69db      	ldr	r3, [r3, #28]
20002ce0:	4a04      	ldr	r2, [pc, #16]	@ (20002cf4 <HAL_SYSCFG_DisableVddCompensationCell+0x1c>)
20002ce2:	f023 0301 	bic.w	r3, r3, #1
20002ce6:	61d3      	str	r3, [r2, #28]
}
20002ce8:	bf00      	nop
20002cea:	46bd      	mov	sp, r7
20002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
20002cf0:	4770      	bx	lr
20002cf2:	bf00      	nop
20002cf4:	46000400 	.word	0x46000400

20002cf8 <HAL_SYSCFG_DisableVddIO2CompensationCell>:
  * @note   The Vdd I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.08 to 3.6 V
  * @retval None
  */
void HAL_SYSCFG_DisableVddIO2CompensationCell(void)
{
20002cf8:	b480      	push	{r7}
20002cfa:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN2);
20002cfc:	4b05      	ldr	r3, [pc, #20]	@ (20002d14 <HAL_SYSCFG_DisableVddIO2CompensationCell+0x1c>)
20002cfe:	69db      	ldr	r3, [r3, #28]
20002d00:	4a04      	ldr	r2, [pc, #16]	@ (20002d14 <HAL_SYSCFG_DisableVddIO2CompensationCell+0x1c>)
20002d02:	f023 0304 	bic.w	r3, r3, #4
20002d06:	61d3      	str	r3, [r2, #28]
}
20002d08:	bf00      	nop
20002d0a:	46bd      	mov	sp, r7
20002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
20002d10:	4770      	bx	lr
20002d12:	bf00      	nop
20002d14:	46000400 	.word	0x46000400

20002d18 <HAL_SYSCFG_Lock>:
  * @param  Item Item(s) to set lock on.
  *         This parameter can be a combination of @ref SYSCFG_Lock_items
  * @retval None
  */
void HAL_SYSCFG_Lock(uint32_t Item)
{
20002d18:	b480      	push	{r7}
20002d1a:	b083      	sub	sp, #12
20002d1c:	af00      	add	r7, sp, #0
20002d1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_LOCK_ITEMS(Item));

  /* Privilege secure/non-secure locks */
  SYSCFG->CNSLCKR = (0xFFFFU & Item);  /* non-secure lock item in 16 lowest bits */
20002d20:	4a04      	ldr	r2, [pc, #16]	@ (20002d34 <HAL_SYSCFG_Lock+0x1c>)
20002d22:	687b      	ldr	r3, [r7, #4]
20002d24:	b29b      	uxth	r3, r3
20002d26:	60d3      	str	r3, [r2, #12]

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Privilege secure only locks */
  SYSCFG->CSLCKR = ((0xFFFF0000U & Item) >> 16U);  /* Secure-only lock item in 16 highest bits */
#endif /* __ARM_FEATURE_CMSE */
}
20002d28:	bf00      	nop
20002d2a:	370c      	adds	r7, #12
20002d2c:	46bd      	mov	sp, r7
20002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002d32:	4770      	bx	lr
20002d34:	46000400 	.word	0x46000400

20002d38 <HAL_SYSCFG_GetLock>:
  * @param  pItem pointer to return locked items
  *         the return value can be a combination of @ref SYSCFG_Lock_items
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SYSCFG_GetLock(uint32_t *pItem)
{
20002d38:	b480      	push	{r7}
20002d3a:	b085      	sub	sp, #20
20002d3c:	af00      	add	r7, sp, #0
20002d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_lock;

  /* Check null pointer */
  if (pItem == NULL)
20002d40:	687b      	ldr	r3, [r7, #4]
20002d42:	2b00      	cmp	r3, #0
20002d44:	d101      	bne.n	20002d4a <HAL_SYSCFG_GetLock+0x12>
  {
    return HAL_ERROR;
20002d46:	2301      	movs	r3, #1
20002d48:	e006      	b.n	20002d58 <HAL_SYSCFG_GetLock+0x20>
  }

  /* Get the non-secure lock state */
  tmp_lock = SYSCFG->CNSLCKR;
20002d4a:	4b06      	ldr	r3, [pc, #24]	@ (20002d64 <HAL_SYSCFG_GetLock+0x2c>)
20002d4c:	68db      	ldr	r3, [r3, #12]
20002d4e:	60fb      	str	r3, [r7, #12]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  tmp_lock |= (SYSCFG->CSLCKR << 16U);
#endif /* __ARM_FEATURE_CMSE */

  /* Return overall lock status */
  *pItem = tmp_lock;
20002d50:	687b      	ldr	r3, [r7, #4]
20002d52:	68fa      	ldr	r2, [r7, #12]
20002d54:	601a      	str	r2, [r3, #0]

  return HAL_OK;
20002d56:	2300      	movs	r3, #0
}
20002d58:	4618      	mov	r0, r3
20002d5a:	3714      	adds	r7, #20
20002d5c:	46bd      	mov	sp, r7
20002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
20002d62:	4770      	bx	lr
20002d64:	46000400 	.word	0x46000400

20002d68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
20002d68:	b480      	push	{r7}
20002d6a:	b085      	sub	sp, #20
20002d6c:	af00      	add	r7, sp, #0
20002d6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
20002d70:	687b      	ldr	r3, [r7, #4]
20002d72:	f003 0307 	and.w	r3, r3, #7
20002d76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
20002d78:	4b0c      	ldr	r3, [pc, #48]	@ (20002dac <__NVIC_SetPriorityGrouping+0x44>)
20002d7a:	68db      	ldr	r3, [r3, #12]
20002d7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
20002d7e:	68ba      	ldr	r2, [r7, #8]
20002d80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
20002d84:	4013      	ands	r3, r2
20002d86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
20002d88:	68fb      	ldr	r3, [r7, #12]
20002d8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
20002d8c:	68bb      	ldr	r3, [r7, #8]
20002d8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
20002d90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
20002d94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20002d98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
20002d9a:	4a04      	ldr	r2, [pc, #16]	@ (20002dac <__NVIC_SetPriorityGrouping+0x44>)
20002d9c:	68bb      	ldr	r3, [r7, #8]
20002d9e:	60d3      	str	r3, [r2, #12]
}
20002da0:	bf00      	nop
20002da2:	3714      	adds	r7, #20
20002da4:	46bd      	mov	sp, r7
20002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
20002daa:	4770      	bx	lr
20002dac:	e000ed00 	.word	0xe000ed00

20002db0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
20002db0:	b480      	push	{r7}
20002db2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
20002db4:	4b04      	ldr	r3, [pc, #16]	@ (20002dc8 <__NVIC_GetPriorityGrouping+0x18>)
20002db6:	68db      	ldr	r3, [r3, #12]
20002db8:	0a1b      	lsrs	r3, r3, #8
20002dba:	f003 0307 	and.w	r3, r3, #7
}
20002dbe:	4618      	mov	r0, r3
20002dc0:	46bd      	mov	sp, r7
20002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
20002dc6:	4770      	bx	lr
20002dc8:	e000ed00 	.word	0xe000ed00

20002dcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002dcc:	b480      	push	{r7}
20002dce:	b083      	sub	sp, #12
20002dd0:	af00      	add	r7, sp, #0
20002dd2:	4603      	mov	r3, r0
20002dd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002dda:	2b00      	cmp	r3, #0
20002ddc:	db0b      	blt.n	20002df6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
20002dde:	79fb      	ldrb	r3, [r7, #7]
20002de0:	f003 021f 	and.w	r2, r3, #31
20002de4:	4907      	ldr	r1, [pc, #28]	@ (20002e04 <__NVIC_EnableIRQ+0x38>)
20002de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002dea:	095b      	lsrs	r3, r3, #5
20002dec:	2001      	movs	r0, #1
20002dee:	fa00 f202 	lsl.w	r2, r0, r2
20002df2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
20002df6:	bf00      	nop
20002df8:	370c      	adds	r7, #12
20002dfa:	46bd      	mov	sp, r7
20002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
20002e00:	4770      	bx	lr
20002e02:	bf00      	nop
20002e04:	e000e100 	.word	0xe000e100

20002e08 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002e08:	b480      	push	{r7}
20002e0a:	b083      	sub	sp, #12
20002e0c:	af00      	add	r7, sp, #0
20002e0e:	4603      	mov	r3, r0
20002e10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002e16:	2b00      	cmp	r3, #0
20002e18:	db12      	blt.n	20002e40 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
20002e1a:	79fb      	ldrb	r3, [r7, #7]
20002e1c:	f003 021f 	and.w	r2, r3, #31
20002e20:	490a      	ldr	r1, [pc, #40]	@ (20002e4c <__NVIC_DisableIRQ+0x44>)
20002e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002e26:	095b      	lsrs	r3, r3, #5
20002e28:	2001      	movs	r0, #1
20002e2a:	fa00 f202 	lsl.w	r2, r0, r2
20002e2e:	3320      	adds	r3, #32
20002e30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
20002e34:	f3bf 8f4f 	dsb	sy
}
20002e38:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
20002e3a:	f3bf 8f6f 	isb	sy
}
20002e3e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
20002e40:	bf00      	nop
20002e42:	370c      	adds	r7, #12
20002e44:	46bd      	mov	sp, r7
20002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
20002e4a:	4770      	bx	lr
20002e4c:	e000e100 	.word	0xe000e100

20002e50 <__NVIC_GetPendingIRQ>:
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
20002e50:	b480      	push	{r7}
20002e52:	b083      	sub	sp, #12
20002e54:	af00      	add	r7, sp, #0
20002e56:	4603      	mov	r3, r0
20002e58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002e5e:	2b00      	cmp	r3, #0
20002e60:	db0e      	blt.n	20002e80 <__NVIC_GetPendingIRQ+0x30>
  {
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
20002e62:	4a0b      	ldr	r2, [pc, #44]	@ (20002e90 <__NVIC_GetPendingIRQ+0x40>)
20002e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002e68:	095b      	lsrs	r3, r3, #5
20002e6a:	3340      	adds	r3, #64	@ 0x40
20002e6c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
20002e70:	79fb      	ldrb	r3, [r7, #7]
20002e72:	f003 031f 	and.w	r3, r3, #31
20002e76:	fa22 f303 	lsr.w	r3, r2, r3
20002e7a:	f003 0301 	and.w	r3, r3, #1
20002e7e:	e000      	b.n	20002e82 <__NVIC_GetPendingIRQ+0x32>
  }
  else
  {
    return(0U);
20002e80:	2300      	movs	r3, #0
  }
}
20002e82:	4618      	mov	r0, r3
20002e84:	370c      	adds	r7, #12
20002e86:	46bd      	mov	sp, r7
20002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
20002e8c:	4770      	bx	lr
20002e8e:	bf00      	nop
20002e90:	e000e100 	.word	0xe000e100

20002e94 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
20002e94:	b480      	push	{r7}
20002e96:	b083      	sub	sp, #12
20002e98:	af00      	add	r7, sp, #0
20002e9a:	4603      	mov	r3, r0
20002e9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002ea2:	2b00      	cmp	r3, #0
20002ea4:	db0c      	blt.n	20002ec0 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
20002ea6:	79fb      	ldrb	r3, [r7, #7]
20002ea8:	f003 021f 	and.w	r2, r3, #31
20002eac:	4907      	ldr	r1, [pc, #28]	@ (20002ecc <__NVIC_SetPendingIRQ+0x38>)
20002eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002eb2:	095b      	lsrs	r3, r3, #5
20002eb4:	2001      	movs	r0, #1
20002eb6:	fa00 f202 	lsl.w	r2, r0, r2
20002eba:	3340      	adds	r3, #64	@ 0x40
20002ebc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
20002ec0:	bf00      	nop
20002ec2:	370c      	adds	r7, #12
20002ec4:	46bd      	mov	sp, r7
20002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
20002eca:	4770      	bx	lr
20002ecc:	e000e100 	.word	0xe000e100

20002ed0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002ed0:	b480      	push	{r7}
20002ed2:	b083      	sub	sp, #12
20002ed4:	af00      	add	r7, sp, #0
20002ed6:	4603      	mov	r3, r0
20002ed8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002ede:	2b00      	cmp	r3, #0
20002ee0:	db0c      	blt.n	20002efc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
20002ee2:	79fb      	ldrb	r3, [r7, #7]
20002ee4:	f003 021f 	and.w	r2, r3, #31
20002ee8:	4907      	ldr	r1, [pc, #28]	@ (20002f08 <__NVIC_ClearPendingIRQ+0x38>)
20002eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002eee:	095b      	lsrs	r3, r3, #5
20002ef0:	2001      	movs	r0, #1
20002ef2:	fa00 f202 	lsl.w	r2, r0, r2
20002ef6:	3360      	adds	r3, #96	@ 0x60
20002ef8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
20002efc:	bf00      	nop
20002efe:	370c      	adds	r7, #12
20002f00:	46bd      	mov	sp, r7
20002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
20002f06:	4770      	bx	lr
20002f08:	e000e100 	.word	0xe000e100

20002f0c <__NVIC_GetActive>:
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
20002f0c:	b480      	push	{r7}
20002f0e:	b083      	sub	sp, #12
20002f10:	af00      	add	r7, sp, #0
20002f12:	4603      	mov	r3, r0
20002f14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002f1a:	2b00      	cmp	r3, #0
20002f1c:	db0e      	blt.n	20002f3c <__NVIC_GetActive+0x30>
  {
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
20002f1e:	4a0b      	ldr	r2, [pc, #44]	@ (20002f4c <__NVIC_GetActive+0x40>)
20002f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002f24:	095b      	lsrs	r3, r3, #5
20002f26:	3380      	adds	r3, #128	@ 0x80
20002f28:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
20002f2c:	79fb      	ldrb	r3, [r7, #7]
20002f2e:	f003 031f 	and.w	r3, r3, #31
20002f32:	fa22 f303 	lsr.w	r3, r2, r3
20002f36:	f003 0301 	and.w	r3, r3, #1
20002f3a:	e000      	b.n	20002f3e <__NVIC_GetActive+0x32>
  }
  else
  {
    return(0U);
20002f3c:	2300      	movs	r3, #0
  }
}
20002f3e:	4618      	mov	r0, r3
20002f40:	370c      	adds	r7, #12
20002f42:	46bd      	mov	sp, r7
20002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
20002f48:	4770      	bx	lr
20002f4a:	bf00      	nop
20002f4c:	e000e100 	.word	0xe000e100

20002f50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
20002f50:	b480      	push	{r7}
20002f52:	b083      	sub	sp, #12
20002f54:	af00      	add	r7, sp, #0
20002f56:	4603      	mov	r3, r0
20002f58:	6039      	str	r1, [r7, #0]
20002f5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002f60:	2b00      	cmp	r3, #0
20002f62:	db0a      	blt.n	20002f7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
20002f64:	683b      	ldr	r3, [r7, #0]
20002f66:	b2da      	uxtb	r2, r3
20002f68:	490c      	ldr	r1, [pc, #48]	@ (20002f9c <__NVIC_SetPriority+0x4c>)
20002f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002f6e:	0112      	lsls	r2, r2, #4
20002f70:	b2d2      	uxtb	r2, r2
20002f72:	440b      	add	r3, r1
20002f74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
20002f78:	e00a      	b.n	20002f90 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
20002f7a:	683b      	ldr	r3, [r7, #0]
20002f7c:	b2da      	uxtb	r2, r3
20002f7e:	4908      	ldr	r1, [pc, #32]	@ (20002fa0 <__NVIC_SetPriority+0x50>)
20002f80:	79fb      	ldrb	r3, [r7, #7]
20002f82:	f003 030f 	and.w	r3, r3, #15
20002f86:	3b04      	subs	r3, #4
20002f88:	0112      	lsls	r2, r2, #4
20002f8a:	b2d2      	uxtb	r2, r2
20002f8c:	440b      	add	r3, r1
20002f8e:	761a      	strb	r2, [r3, #24]
}
20002f90:	bf00      	nop
20002f92:	370c      	adds	r7, #12
20002f94:	46bd      	mov	sp, r7
20002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
20002f9a:	4770      	bx	lr
20002f9c:	e000e100 	.word	0xe000e100
20002fa0:	e000ed00 	.word	0xe000ed00

20002fa4 <__NVIC_GetPriority>:
  \param [in]   IRQn  Interrupt number.
  \return             Interrupt Priority.
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{
20002fa4:	b480      	push	{r7}
20002fa6:	b083      	sub	sp, #12
20002fa8:	af00      	add	r7, sp, #0
20002faa:	4603      	mov	r3, r0
20002fac:	71fb      	strb	r3, [r7, #7]

  if ((int32_t)(IRQn) >= 0)
20002fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002fb2:	2b00      	cmp	r3, #0
20002fb4:	db09      	blt.n	20002fca <__NVIC_GetPriority+0x26>
  {
    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
20002fb6:	4a0d      	ldr	r2, [pc, #52]	@ (20002fec <__NVIC_GetPriority+0x48>)
20002fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002fbc:	4413      	add	r3, r2
20002fbe:	f893 3300 	ldrb.w	r3, [r3, #768]	@ 0x300
20002fc2:	b2db      	uxtb	r3, r3
20002fc4:	091b      	lsrs	r3, r3, #4
20002fc6:	b2db      	uxtb	r3, r3
20002fc8:	e009      	b.n	20002fde <__NVIC_GetPriority+0x3a>
  }
  else
  {
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
20002fca:	4a09      	ldr	r2, [pc, #36]	@ (20002ff0 <__NVIC_GetPriority+0x4c>)
20002fcc:	79fb      	ldrb	r3, [r7, #7]
20002fce:	f003 030f 	and.w	r3, r3, #15
20002fd2:	3b04      	subs	r3, #4
20002fd4:	4413      	add	r3, r2
20002fd6:	7e1b      	ldrb	r3, [r3, #24]
20002fd8:	b2db      	uxtb	r3, r3
20002fda:	091b      	lsrs	r3, r3, #4
20002fdc:	b2db      	uxtb	r3, r3
  }
}
20002fde:	4618      	mov	r0, r3
20002fe0:	370c      	adds	r7, #12
20002fe2:	46bd      	mov	sp, r7
20002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
20002fe8:	4770      	bx	lr
20002fea:	bf00      	nop
20002fec:	e000e100 	.word	0xe000e100
20002ff0:	e000ed00 	.word	0xe000ed00

20002ff4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
20002ff4:	b480      	push	{r7}
20002ff6:	b089      	sub	sp, #36	@ 0x24
20002ff8:	af00      	add	r7, sp, #0
20002ffa:	60f8      	str	r0, [r7, #12]
20002ffc:	60b9      	str	r1, [r7, #8]
20002ffe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
20003000:	68fb      	ldr	r3, [r7, #12]
20003002:	f003 0307 	and.w	r3, r3, #7
20003006:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
20003008:	69fb      	ldr	r3, [r7, #28]
2000300a:	f1c3 0307 	rsb	r3, r3, #7
2000300e:	2b04      	cmp	r3, #4
20003010:	bf28      	it	cs
20003012:	2304      	movcs	r3, #4
20003014:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
20003016:	69fb      	ldr	r3, [r7, #28]
20003018:	3304      	adds	r3, #4
2000301a:	2b06      	cmp	r3, #6
2000301c:	d902      	bls.n	20003024 <NVIC_EncodePriority+0x30>
2000301e:	69fb      	ldr	r3, [r7, #28]
20003020:	3b03      	subs	r3, #3
20003022:	e000      	b.n	20003026 <NVIC_EncodePriority+0x32>
20003024:	2300      	movs	r3, #0
20003026:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
20003028:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
2000302c:	69bb      	ldr	r3, [r7, #24]
2000302e:	fa02 f303 	lsl.w	r3, r2, r3
20003032:	43da      	mvns	r2, r3
20003034:	68bb      	ldr	r3, [r7, #8]
20003036:	401a      	ands	r2, r3
20003038:	697b      	ldr	r3, [r7, #20]
2000303a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
2000303c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
20003040:	697b      	ldr	r3, [r7, #20]
20003042:	fa01 f303 	lsl.w	r3, r1, r3
20003046:	43d9      	mvns	r1, r3
20003048:	687b      	ldr	r3, [r7, #4]
2000304a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
2000304c:	4313      	orrs	r3, r2
         );
}
2000304e:	4618      	mov	r0, r3
20003050:	3724      	adds	r7, #36	@ 0x24
20003052:	46bd      	mov	sp, r7
20003054:	f85d 7b04 	ldr.w	r7, [sp], #4
20003058:	4770      	bx	lr

2000305a <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
2000305a:	b480      	push	{r7}
2000305c:	b089      	sub	sp, #36	@ 0x24
2000305e:	af00      	add	r7, sp, #0
20003060:	60f8      	str	r0, [r7, #12]
20003062:	60b9      	str	r1, [r7, #8]
20003064:	607a      	str	r2, [r7, #4]
20003066:	603b      	str	r3, [r7, #0]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
20003068:	68bb      	ldr	r3, [r7, #8]
2000306a:	f003 0307 	and.w	r3, r3, #7
2000306e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
20003070:	69fb      	ldr	r3, [r7, #28]
20003072:	f1c3 0307 	rsb	r3, r3, #7
20003076:	2b04      	cmp	r3, #4
20003078:	bf28      	it	cs
2000307a:	2304      	movcs	r3, #4
2000307c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
2000307e:	69fb      	ldr	r3, [r7, #28]
20003080:	3304      	adds	r3, #4
20003082:	2b06      	cmp	r3, #6
20003084:	d902      	bls.n	2000308c <NVIC_DecodePriority+0x32>
20003086:	69fb      	ldr	r3, [r7, #28]
20003088:	3b03      	subs	r3, #3
2000308a:	e000      	b.n	2000308e <NVIC_DecodePriority+0x34>
2000308c:	2300      	movs	r3, #0
2000308e:	617b      	str	r3, [r7, #20]

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
20003090:	68fa      	ldr	r2, [r7, #12]
20003092:	697b      	ldr	r3, [r7, #20]
20003094:	40da      	lsrs	r2, r3
20003096:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
2000309a:	69bb      	ldr	r3, [r7, #24]
2000309c:	fa01 f303 	lsl.w	r3, r1, r3
200030a0:	43db      	mvns	r3, r3
200030a2:	401a      	ands	r2, r3
200030a4:	687b      	ldr	r3, [r7, #4]
200030a6:	601a      	str	r2, [r3, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
200030a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
200030ac:	697b      	ldr	r3, [r7, #20]
200030ae:	fa02 f303 	lsl.w	r3, r2, r3
200030b2:	43da      	mvns	r2, r3
200030b4:	68fb      	ldr	r3, [r7, #12]
200030b6:	401a      	ands	r2, r3
200030b8:	683b      	ldr	r3, [r7, #0]
200030ba:	601a      	str	r2, [r3, #0]
}
200030bc:	bf00      	nop
200030be:	3724      	adds	r7, #36	@ 0x24
200030c0:	46bd      	mov	sp, r7
200030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
200030c6:	4770      	bx	lr

200030c8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
200030c8:	b480      	push	{r7}
200030ca:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
200030cc:	f3bf 8f4f 	dsb	sy
}
200030d0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
200030d2:	4b06      	ldr	r3, [pc, #24]	@ (200030ec <__NVIC_SystemReset+0x24>)
200030d4:	68db      	ldr	r3, [r3, #12]
200030d6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
200030da:	4904      	ldr	r1, [pc, #16]	@ (200030ec <__NVIC_SystemReset+0x24>)
200030dc:	4b04      	ldr	r3, [pc, #16]	@ (200030f0 <__NVIC_SystemReset+0x28>)
200030de:	4313      	orrs	r3, r2
200030e0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
200030e2:	f3bf 8f4f 	dsb	sy
}
200030e6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
200030e8:	bf00      	nop
200030ea:	e7fd      	b.n	200030e8 <__NVIC_SystemReset+0x20>
200030ec:	e000ed00 	.word	0xe000ed00
200030f0:	05fa0004 	.word	0x05fa0004

200030f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
200030f4:	b580      	push	{r7, lr}
200030f6:	b082      	sub	sp, #8
200030f8:	af00      	add	r7, sp, #0
200030fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
200030fc:	6878      	ldr	r0, [r7, #4]
200030fe:	f7ff fe33 	bl	20002d68 <__NVIC_SetPriorityGrouping>
}
20003102:	bf00      	nop
20003104:	3708      	adds	r7, #8
20003106:	46bd      	mov	sp, r7
20003108:	bd80      	pop	{r7, pc}

2000310a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
2000310a:	b580      	push	{r7, lr}
2000310c:	b086      	sub	sp, #24
2000310e:	af00      	add	r7, sp, #0
20003110:	4603      	mov	r3, r0
20003112:	60b9      	str	r1, [r7, #8]
20003114:	607a      	str	r2, [r7, #4]
20003116:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
20003118:	f7ff fe4a 	bl	20002db0 <__NVIC_GetPriorityGrouping>
2000311c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
2000311e:	687a      	ldr	r2, [r7, #4]
20003120:	68b9      	ldr	r1, [r7, #8]
20003122:	6978      	ldr	r0, [r7, #20]
20003124:	f7ff ff66 	bl	20002ff4 <NVIC_EncodePriority>
20003128:	4602      	mov	r2, r0
2000312a:	f997 300f 	ldrsb.w	r3, [r7, #15]
2000312e:	4611      	mov	r1, r2
20003130:	4618      	mov	r0, r3
20003132:	f7ff ff0d 	bl	20002f50 <__NVIC_SetPriority>
}
20003136:	bf00      	nop
20003138:	3718      	adds	r7, #24
2000313a:	46bd      	mov	sp, r7
2000313c:	bd80      	pop	{r7, pc}

2000313e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
2000313e:	b580      	push	{r7, lr}
20003140:	b082      	sub	sp, #8
20003142:	af00      	add	r7, sp, #0
20003144:	4603      	mov	r3, r0
20003146:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
20003148:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000314c:	4618      	mov	r0, r3
2000314e:	f7ff fe3d 	bl	20002dcc <__NVIC_EnableIRQ>
}
20003152:	bf00      	nop
20003154:	3708      	adds	r7, #8
20003156:	46bd      	mov	sp, r7
20003158:	bd80      	pop	{r7, pc}

2000315a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
2000315a:	b580      	push	{r7, lr}
2000315c:	b082      	sub	sp, #8
2000315e:	af00      	add	r7, sp, #0
20003160:	4603      	mov	r3, r0
20003162:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
20003164:	f997 3007 	ldrsb.w	r3, [r7, #7]
20003168:	4618      	mov	r0, r3
2000316a:	f7ff fe4d 	bl	20002e08 <__NVIC_DisableIRQ>
}
2000316e:	bf00      	nop
20003170:	3708      	adds	r7, #8
20003172:	46bd      	mov	sp, r7
20003174:	bd80      	pop	{r7, pc}

20003176 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
20003176:	b580      	push	{r7, lr}
20003178:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
2000317a:	f7ff ffa5 	bl	200030c8 <__NVIC_SystemReset>
	...

20003180 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
20003180:	b480      	push	{r7}
20003182:	b083      	sub	sp, #12
20003184:	af00      	add	r7, sp, #0
20003186:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
20003188:	687b      	ldr	r3, [r7, #4]
2000318a:	3b01      	subs	r3, #1
2000318c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20003190:	d301      	bcc.n	20003196 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
20003192:	2301      	movs	r3, #1
20003194:	e00d      	b.n	200031b2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
20003196:	4a0a      	ldr	r2, [pc, #40]	@ (200031c0 <HAL_SYSTICK_Config+0x40>)
20003198:	687b      	ldr	r3, [r7, #4]
2000319a:	3b01      	subs	r3, #1
2000319c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
2000319e:	4b08      	ldr	r3, [pc, #32]	@ (200031c0 <HAL_SYSTICK_Config+0x40>)
200031a0:	2200      	movs	r2, #0
200031a2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
200031a4:	4b06      	ldr	r3, [pc, #24]	@ (200031c0 <HAL_SYSTICK_Config+0x40>)
200031a6:	681b      	ldr	r3, [r3, #0]
200031a8:	4a05      	ldr	r2, [pc, #20]	@ (200031c0 <HAL_SYSTICK_Config+0x40>)
200031aa:	f043 0303 	orr.w	r3, r3, #3
200031ae:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
200031b0:	2300      	movs	r3, #0
}
200031b2:	4618      	mov	r0, r3
200031b4:	370c      	adds	r7, #12
200031b6:	46bd      	mov	sp, r7
200031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
200031bc:	4770      	bx	lr
200031be:	bf00      	nop
200031c0:	e000e010 	.word	0xe000e010

200031c4 <HAL_NVIC_GetPriorityGrouping>:
/**
  * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
200031c4:	b580      	push	{r7, lr}
200031c6:	af00      	add	r7, sp, #0
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
200031c8:	f7ff fdf2 	bl	20002db0 <__NVIC_GetPriorityGrouping>
200031cc:	4603      	mov	r3, r0
}
200031ce:	4618      	mov	r0, r3
200031d0:	bd80      	pop	{r7, pc}

200031d2 <HAL_NVIC_GetPriority>:
  * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *const pPreemptPriority,
                          uint32_t *const pSubPriority)
{
200031d2:	b580      	push	{r7, lr}
200031d4:	b084      	sub	sp, #16
200031d6:	af00      	add	r7, sp, #0
200031d8:	60b9      	str	r1, [r7, #8]
200031da:	607a      	str	r2, [r7, #4]
200031dc:	603b      	str	r3, [r7, #0]
200031de:	4603      	mov	r3, r0
200031e0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
200031e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
200031e6:	4618      	mov	r0, r3
200031e8:	f7ff fedc 	bl	20002fa4 <__NVIC_GetPriority>
200031ec:	683b      	ldr	r3, [r7, #0]
200031ee:	687a      	ldr	r2, [r7, #4]
200031f0:	68b9      	ldr	r1, [r7, #8]
200031f2:	f7ff ff32 	bl	2000305a <NVIC_DecodePriority>
}
200031f6:	bf00      	nop
200031f8:	3710      	adds	r7, #16
200031fa:	46bd      	mov	sp, r7
200031fc:	bd80      	pop	{r7, pc}

200031fe <HAL_NVIC_SetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
200031fe:	b580      	push	{r7, lr}
20003200:	b082      	sub	sp, #8
20003202:	af00      	add	r7, sp, #0
20003204:	4603      	mov	r3, r0
20003206:	71fb      	strb	r3, [r7, #7]
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
20003208:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000320c:	4618      	mov	r0, r3
2000320e:	f7ff fe41 	bl	20002e94 <__NVIC_SetPendingIRQ>
}
20003212:	bf00      	nop
20003214:	3708      	adds	r7, #8
20003216:	46bd      	mov	sp, r7
20003218:	bd80      	pop	{r7, pc}

2000321a <HAL_NVIC_GetPendingIRQ>:
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
2000321a:	b580      	push	{r7, lr}
2000321c:	b082      	sub	sp, #8
2000321e:	af00      	add	r7, sp, #0
20003220:	4603      	mov	r3, r0
20003222:	71fb      	strb	r3, [r7, #7]
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
20003224:	f997 3007 	ldrsb.w	r3, [r7, #7]
20003228:	4618      	mov	r0, r3
2000322a:	f7ff fe11 	bl	20002e50 <__NVIC_GetPendingIRQ>
2000322e:	4603      	mov	r3, r0
}
20003230:	4618      	mov	r0, r3
20003232:	3708      	adds	r7, #8
20003234:	46bd      	mov	sp, r7
20003236:	bd80      	pop	{r7, pc}

20003238 <HAL_NVIC_ClearPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20003238:	b580      	push	{r7, lr}
2000323a:	b082      	sub	sp, #8
2000323c:	af00      	add	r7, sp, #0
2000323e:	4603      	mov	r3, r0
20003240:	71fb      	strb	r3, [r7, #7]
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
20003242:	f997 3007 	ldrsb.w	r3, [r7, #7]
20003246:	4618      	mov	r0, r3
20003248:	f7ff fe42 	bl	20002ed0 <__NVIC_ClearPendingIRQ>
}
2000324c:	bf00      	nop
2000324e:	3708      	adds	r7, #8
20003250:	46bd      	mov	sp, r7
20003252:	bd80      	pop	{r7, pc}

20003254 <HAL_NVIC_GetActive>:
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
20003254:	b580      	push	{r7, lr}
20003256:	b082      	sub	sp, #8
20003258:	af00      	add	r7, sp, #0
2000325a:	4603      	mov	r3, r0
2000325c:	71fb      	strb	r3, [r7, #7]
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
2000325e:	f997 3007 	ldrsb.w	r3, [r7, #7]
20003262:	4618      	mov	r0, r3
20003264:	f7ff fe52 	bl	20002f0c <__NVIC_GetActive>
20003268:	4603      	mov	r3, r0
}
2000326a:	4618      	mov	r0, r3
2000326c:	3708      	adds	r7, #8
2000326e:	46bd      	mov	sp, r7
20003270:	bd80      	pop	{r7, pc}
	...

20003274 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
20003274:	b480      	push	{r7}
20003276:	b083      	sub	sp, #12
20003278:	af00      	add	r7, sp, #0
2000327a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
2000327c:	687b      	ldr	r3, [r7, #4]
2000327e:	2b04      	cmp	r3, #4
20003280:	d844      	bhi.n	2000330c <HAL_SYSTICK_CLKSourceConfig+0x98>
20003282:	a201      	add	r2, pc, #4	@ (adr r2, 20003288 <HAL_SYSTICK_CLKSourceConfig+0x14>)
20003284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20003288:	200032ab 	.word	0x200032ab
2000328c:	200032c9 	.word	0x200032c9
20003290:	200032eb 	.word	0x200032eb
20003294:	2000330d 	.word	0x2000330d
20003298:	2000329d 	.word	0x2000329d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
2000329c:	4b1f      	ldr	r3, [pc, #124]	@ (2000331c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
2000329e:	681b      	ldr	r3, [r3, #0]
200032a0:	4a1e      	ldr	r2, [pc, #120]	@ (2000331c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
200032a2:	f043 0304 	orr.w	r3, r3, #4
200032a6:	6013      	str	r3, [r2, #0]
      break;
200032a8:	e031      	b.n	2000330e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
200032aa:	4b1c      	ldr	r3, [pc, #112]	@ (2000331c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
200032ac:	681b      	ldr	r3, [r3, #0]
200032ae:	4a1b      	ldr	r2, [pc, #108]	@ (2000331c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
200032b0:	f023 0304 	bic.w	r3, r3, #4
200032b4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
200032b6:	4b1a      	ldr	r3, [pc, #104]	@ (20003320 <HAL_SYSTICK_CLKSourceConfig+0xac>)
200032b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200032bc:	4a18      	ldr	r2, [pc, #96]	@ (20003320 <HAL_SYSTICK_CLKSourceConfig+0xac>)
200032be:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
200032c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
200032c6:	e022      	b.n	2000330e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
200032c8:	4b14      	ldr	r3, [pc, #80]	@ (2000331c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
200032ca:	681b      	ldr	r3, [r3, #0]
200032cc:	4a13      	ldr	r2, [pc, #76]	@ (2000331c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
200032ce:	f023 0304 	bic.w	r3, r3, #4
200032d2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
200032d4:	4b12      	ldr	r3, [pc, #72]	@ (20003320 <HAL_SYSTICK_CLKSourceConfig+0xac>)
200032d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200032da:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
200032de:	4a10      	ldr	r2, [pc, #64]	@ (20003320 <HAL_SYSTICK_CLKSourceConfig+0xac>)
200032e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
200032e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
200032e8:	e011      	b.n	2000330e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
200032ea:	4b0c      	ldr	r3, [pc, #48]	@ (2000331c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
200032ec:	681b      	ldr	r3, [r3, #0]
200032ee:	4a0b      	ldr	r2, [pc, #44]	@ (2000331c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
200032f0:	f023 0304 	bic.w	r3, r3, #4
200032f4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
200032f6:	4b0a      	ldr	r3, [pc, #40]	@ (20003320 <HAL_SYSTICK_CLKSourceConfig+0xac>)
200032f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200032fc:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
20003300:	4a07      	ldr	r2, [pc, #28]	@ (20003320 <HAL_SYSTICK_CLKSourceConfig+0xac>)
20003302:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20003306:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
2000330a:	e000      	b.n	2000330e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
2000330c:	bf00      	nop
  }
}
2000330e:	bf00      	nop
20003310:	370c      	adds	r7, #12
20003312:	46bd      	mov	sp, r7
20003314:	f85d 7b04 	ldr.w	r7, [sp], #4
20003318:	4770      	bx	lr
2000331a:	bf00      	nop
2000331c:	e000e010 	.word	0xe000e010
20003320:	46020c00 	.word	0x46020c00

20003324 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
20003324:	b480      	push	{r7}
20003326:	b083      	sub	sp, #12
20003328:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
2000332a:	4b19      	ldr	r3, [pc, #100]	@ (20003390 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
2000332c:	681b      	ldr	r3, [r3, #0]
2000332e:	f003 0304 	and.w	r3, r3, #4
20003332:	2b00      	cmp	r3, #0
20003334:	d002      	beq.n	2000333c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
20003336:	2304      	movs	r3, #4
20003338:	607b      	str	r3, [r7, #4]
2000333a:	e021      	b.n	20003380 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
2000333c:	4b15      	ldr	r3, [pc, #84]	@ (20003394 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
2000333e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20003342:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
20003346:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
20003348:	683b      	ldr	r3, [r7, #0]
2000334a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000334e:	d011      	beq.n	20003374 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
20003350:	683b      	ldr	r3, [r7, #0]
20003352:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20003356:	d810      	bhi.n	2000337a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
20003358:	683b      	ldr	r3, [r7, #0]
2000335a:	2b00      	cmp	r3, #0
2000335c:	d004      	beq.n	20003368 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
2000335e:	683b      	ldr	r3, [r7, #0]
20003360:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20003364:	d003      	beq.n	2000336e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
20003366:	e008      	b.n	2000337a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
20003368:	2300      	movs	r3, #0
2000336a:	607b      	str	r3, [r7, #4]
        break;
2000336c:	e008      	b.n	20003380 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
2000336e:	2301      	movs	r3, #1
20003370:	607b      	str	r3, [r7, #4]
        break;
20003372:	e005      	b.n	20003380 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
20003374:	2302      	movs	r3, #2
20003376:	607b      	str	r3, [r7, #4]
        break;
20003378:	e002      	b.n	20003380 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
2000337a:	2300      	movs	r3, #0
2000337c:	607b      	str	r3, [r7, #4]
        break;
2000337e:	bf00      	nop
    }
  }
  return systick_source;
20003380:	687b      	ldr	r3, [r7, #4]
}
20003382:	4618      	mov	r0, r3
20003384:	370c      	adds	r7, #12
20003386:	46bd      	mov	sp, r7
20003388:	f85d 7b04 	ldr.w	r7, [sp], #4
2000338c:	4770      	bx	lr
2000338e:	bf00      	nop
20003390:	e000e010 	.word	0xe000e010
20003394:	46020c00 	.word	0x46020c00

20003398 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
20003398:	b580      	push	{r7, lr}
2000339a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
2000339c:	f000 f802 	bl	200033a4 <HAL_SYSTICK_Callback>
}
200033a0:	bf00      	nop
200033a2:	bd80      	pop	{r7, pc}

200033a4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
200033a4:	b480      	push	{r7}
200033a6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
200033a8:	bf00      	nop
200033aa:	46bd      	mov	sp, r7
200033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
200033b0:	4770      	bx	lr
	...

200033b4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
200033b4:	b480      	push	{r7}
200033b6:	b083      	sub	sp, #12
200033b8:	af00      	add	r7, sp, #0
200033ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
200033bc:	f3bf 8f5f 	dmb	sy
}
200033c0:	bf00      	nop
  __DMB(); /* Data Memory Barrier operation to force any outstanding writes to memory before enabling the MPU */

  /* Enable the MPU */
  MPU->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
200033c2:	4a0b      	ldr	r2, [pc, #44]	@ (200033f0 <HAL_MPU_Enable+0x3c>)
200033c4:	687b      	ldr	r3, [r7, #4]
200033c6:	f043 0301 	orr.w	r3, r3, #1
200033ca:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
200033cc:	4b09      	ldr	r3, [pc, #36]	@ (200033f4 <HAL_MPU_Enable+0x40>)
200033ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200033d0:	4a08      	ldr	r2, [pc, #32]	@ (200033f4 <HAL_MPU_Enable+0x40>)
200033d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
200033d6:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
200033d8:	f3bf 8f4f 	dsb	sy
}
200033dc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
200033de:	f3bf 8f6f 	isb	sy
}
200033e2:	bf00      	nop

  /* Follow ARM recommendation with */
  /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
  __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
  __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
}
200033e4:	bf00      	nop
200033e6:	370c      	adds	r7, #12
200033e8:	46bd      	mov	sp, r7
200033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
200033ee:	4770      	bx	lr
200033f0:	e000ed90 	.word	0xe000ed90
200033f4:	e000ed00 	.word	0xe000ed00

200033f8 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
200033f8:	b480      	push	{r7}
200033fa:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
200033fc:	f3bf 8f5f 	dmb	sy
}
20003400:	bf00      	nop
  __DMB(); /* Force any outstanding transfers to complete before disabling MPU */

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
20003402:	4b0b      	ldr	r3, [pc, #44]	@ (20003430 <HAL_MPU_Disable+0x38>)
20003404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20003406:	4a0a      	ldr	r2, [pc, #40]	@ (20003430 <HAL_MPU_Disable+0x38>)
20003408:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000340c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU */
  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
2000340e:	4b09      	ldr	r3, [pc, #36]	@ (20003434 <HAL_MPU_Disable+0x3c>)
20003410:	685b      	ldr	r3, [r3, #4]
20003412:	4a08      	ldr	r2, [pc, #32]	@ (20003434 <HAL_MPU_Disable+0x3c>)
20003414:	f023 0301 	bic.w	r3, r3, #1
20003418:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
2000341a:	f3bf 8f4f 	dsb	sy
}
2000341e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
20003420:	f3bf 8f6f 	isb	sy
}
20003424:	bf00      	nop

  /* Follow ARM recommendation with */
  /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
  __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
  __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
}
20003426:	bf00      	nop
20003428:	46bd      	mov	sp, r7
2000342a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000342e:	4770      	bx	lr
20003430:	e000ed00 	.word	0xe000ed00
20003434:	e000ed90 	.word	0xe000ed90

20003438 <HAL_MPU_EnableRegion>:
  * @retval None
  * @param  RegionNumber Specifies the index of the region to enable.
  *         this parameter can be a value of @ref CORTEX_MPU_Region_Number
  */
void HAL_MPU_EnableRegion(uint32_t RegionNumber)
{
20003438:	b480      	push	{r7}
2000343a:	b083      	sub	sp, #12
2000343c:	af00      	add	r7, sp, #0
2000343e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
20003440:	4a07      	ldr	r2, [pc, #28]	@ (20003460 <HAL_MPU_EnableRegion+0x28>)
20003442:	687b      	ldr	r3, [r7, #4]
20003444:	6093      	str	r3, [r2, #8]

  /* Enable the Region */
  SET_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
20003446:	4b06      	ldr	r3, [pc, #24]	@ (20003460 <HAL_MPU_EnableRegion+0x28>)
20003448:	691b      	ldr	r3, [r3, #16]
2000344a:	4a05      	ldr	r2, [pc, #20]	@ (20003460 <HAL_MPU_EnableRegion+0x28>)
2000344c:	f043 0301 	orr.w	r3, r3, #1
20003450:	6113      	str	r3, [r2, #16]
}
20003452:	bf00      	nop
20003454:	370c      	adds	r7, #12
20003456:	46bd      	mov	sp, r7
20003458:	f85d 7b04 	ldr.w	r7, [sp], #4
2000345c:	4770      	bx	lr
2000345e:	bf00      	nop
20003460:	e000ed90 	.word	0xe000ed90

20003464 <HAL_MPU_DisableRegion>:
  * @retval None
  * @param  RegionNumber Specifies the index of the region to disable.
  *         this parameter can be a value of @ref CORTEX_MPU_Region_Number
  */
void HAL_MPU_DisableRegion(uint32_t RegionNumber)
{
20003464:	b480      	push	{r7}
20003466:	b083      	sub	sp, #12
20003468:	af00      	add	r7, sp, #0
2000346a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
2000346c:	4a07      	ldr	r2, [pc, #28]	@ (2000348c <HAL_MPU_DisableRegion+0x28>)
2000346e:	687b      	ldr	r3, [r7, #4]
20003470:	6093      	str	r3, [r2, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
20003472:	4b06      	ldr	r3, [pc, #24]	@ (2000348c <HAL_MPU_DisableRegion+0x28>)
20003474:	691b      	ldr	r3, [r3, #16]
20003476:	4a05      	ldr	r2, [pc, #20]	@ (2000348c <HAL_MPU_DisableRegion+0x28>)
20003478:	f023 0301 	bic.w	r3, r3, #1
2000347c:	6113      	str	r3, [r2, #16]
}
2000347e:	bf00      	nop
20003480:	370c      	adds	r7, #12
20003482:	46bd      	mov	sp, r7
20003484:	f85d 7b04 	ldr.w	r7, [sp], #4
20003488:	4770      	bx	lr
2000348a:	bf00      	nop
2000348c:	e000ed90 	.word	0xe000ed90

20003490 <HAL_MPU_ConfigRegion>:
  * @param  pMPU_RegionInit: Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *const pMPU_RegionInit)
{
20003490:	b580      	push	{r7, lr}
20003492:	b082      	sub	sp, #8
20003494:	af00      	add	r7, sp, #0
20003496:	6078      	str	r0, [r7, #4]
  MPU_ConfigRegion(MPU, pMPU_RegionInit);
20003498:	6879      	ldr	r1, [r7, #4]
2000349a:	4803      	ldr	r0, [pc, #12]	@ (200034a8 <HAL_MPU_ConfigRegion+0x18>)
2000349c:	f000 f814 	bl	200034c8 <MPU_ConfigRegion>
}
200034a0:	bf00      	nop
200034a2:	3708      	adds	r7, #8
200034a4:	46bd      	mov	sp, r7
200034a6:	bd80      	pop	{r7, pc}
200034a8:	e000ed90 	.word	0xe000ed90

200034ac <HAL_MPU_ConfigMemoryAttributes>:
  * @param  pMPU_AttributesInit: Pointer to a MPU_Attributes_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigMemoryAttributes(const MPU_Attributes_InitTypeDef *const pMPU_AttributesInit)
{
200034ac:	b580      	push	{r7, lr}
200034ae:	b082      	sub	sp, #8
200034b0:	af00      	add	r7, sp, #0
200034b2:	6078      	str	r0, [r7, #4]
  MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
200034b4:	6879      	ldr	r1, [r7, #4]
200034b6:	4803      	ldr	r0, [pc, #12]	@ (200034c4 <HAL_MPU_ConfigMemoryAttributes+0x18>)
200034b8:	f000 f83d 	bl	20003536 <MPU_ConfigMemoryAttributes>
}
200034bc:	bf00      	nop
200034be:	3708      	adds	r7, #8
200034c0:	46bd      	mov	sp, r7
200034c2:	bd80      	pop	{r7, pc}
200034c4:	e000ed90 	.word	0xe000ed90

200034c8 <MPU_ConfigRegion>:

/** @addtogroup CORTEX_Private_Functions
  * @{
  */
static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *const pMPU_RegionInit)
{
200034c8:	b480      	push	{r7}
200034ca:	b083      	sub	sp, #12
200034cc:	af00      	add	r7, sp, #0
200034ce:	6078      	str	r0, [r7, #4]
200034d0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("dmb 0xF":::"memory");
200034d2:	f3bf 8f5f 	dmb	sy
}
200034d6:	bf00      	nop

  /* Follow ARM recommendation with Data Memory Barrier prior to MPU configuration */
  __DMB();

  /* Set the Region number */
  MPUx->RNR = pMPU_RegionInit->Number;
200034d8:	683b      	ldr	r3, [r7, #0]
200034da:	785b      	ldrb	r3, [r3, #1]
200034dc:	461a      	mov	r2, r3
200034de:	687b      	ldr	r3, [r7, #4]
200034e0:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPUx->RLAR, MPU_RLAR_EN_Msk);
200034e2:	687b      	ldr	r3, [r7, #4]
200034e4:	691b      	ldr	r3, [r3, #16]
200034e6:	f023 0201 	bic.w	r2, r3, #1
200034ea:	687b      	ldr	r3, [r7, #4]
200034ec:	611a      	str	r2, [r3, #16]

  MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
200034ee:	683b      	ldr	r3, [r7, #0]
200034f0:	685b      	ldr	r3, [r3, #4]
200034f2:	f023 021f 	bic.w	r2, r3, #31
                ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
200034f6:	683b      	ldr	r3, [r7, #0]
200034f8:	7bdb      	ldrb	r3, [r3, #15]
200034fa:	00db      	lsls	r3, r3, #3
  MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
200034fc:	431a      	orrs	r2, r3
                ((uint32_t)pMPU_RegionInit->AccessPermission      << MPU_RBAR_AP_Pos)  |
200034fe:	683b      	ldr	r3, [r7, #0]
20003500:	7b5b      	ldrb	r3, [r3, #13]
20003502:	005b      	lsls	r3, r3, #1
                ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
20003504:	4313      	orrs	r3, r2
                ((uint32_t)pMPU_RegionInit->DisableExec           << MPU_RBAR_XN_Pos));
20003506:	683a      	ldr	r2, [r7, #0]
20003508:	7b92      	ldrb	r2, [r2, #14]
                ((uint32_t)pMPU_RegionInit->AccessPermission      << MPU_RBAR_AP_Pos)  |
2000350a:	431a      	orrs	r2, r3
  MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
2000350c:	687b      	ldr	r3, [r7, #4]
2000350e:	60da      	str	r2, [r3, #12]

  MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
20003510:	683b      	ldr	r3, [r7, #0]
20003512:	689b      	ldr	r3, [r3, #8]
20003514:	f023 021f 	bic.w	r2, r3, #31
                ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
20003518:	683b      	ldr	r3, [r7, #0]
2000351a:	7b1b      	ldrb	r3, [r3, #12]
2000351c:	005b      	lsls	r3, r3, #1
  MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
2000351e:	4313      	orrs	r3, r2
                ((uint32_t)pMPU_RegionInit->Enable                << MPU_RLAR_EN_Pos));
20003520:	683a      	ldr	r2, [r7, #0]
20003522:	7812      	ldrb	r2, [r2, #0]
                ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
20003524:	431a      	orrs	r2, r3
  MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
20003526:	687b      	ldr	r3, [r7, #4]
20003528:	611a      	str	r2, [r3, #16]
}
2000352a:	bf00      	nop
2000352c:	370c      	adds	r7, #12
2000352e:	46bd      	mov	sp, r7
20003530:	f85d 7b04 	ldr.w	r7, [sp], #4
20003534:	4770      	bx	lr

20003536 <MPU_ConfigMemoryAttributes>:


static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *const pMPU_AttributesInit)
{
20003536:	b480      	push	{r7}
20003538:	b087      	sub	sp, #28
2000353a:	af00      	add	r7, sp, #0
2000353c:	6078      	str	r0, [r7, #4]
2000353e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("dmb 0xF":::"memory");
20003540:	f3bf 8f5f 	dmb	sy
}
20003544:	bf00      	nop
  /* No need to check Attributes value as all 0x0..0xFF possible */

  /* Follow ARM recommendation with Data Memory Barrier prior to MPUx configuration */
  __DMB();

  if (pMPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
20003546:	683b      	ldr	r3, [r7, #0]
20003548:	781b      	ldrb	r3, [r3, #0]
2000354a:	2b03      	cmp	r3, #3
2000354c:	d806      	bhi.n	2000355c <MPU_ConfigMemoryAttributes+0x26>
  {
    /* Program MPU_MAIR0 */
    p_mair = &(MPUx->MAIR0);
2000354e:	687b      	ldr	r3, [r7, #4]
20003550:	3330      	adds	r3, #48	@ 0x30
20003552:	617b      	str	r3, [r7, #20]
    attr_number = pMPU_AttributesInit->Number;
20003554:	683b      	ldr	r3, [r7, #0]
20003556:	781b      	ldrb	r3, [r3, #0]
20003558:	613b      	str	r3, [r7, #16]
2000355a:	e006      	b.n	2000356a <MPU_ConfigMemoryAttributes+0x34>
  }
  else
  {
    /* Program MPU_MAIR1 */
    p_mair = &(MPUx->MAIR1);
2000355c:	687b      	ldr	r3, [r7, #4]
2000355e:	3334      	adds	r3, #52	@ 0x34
20003560:	617b      	str	r3, [r7, #20]
    attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
20003562:	683b      	ldr	r3, [r7, #0]
20003564:	781b      	ldrb	r3, [r3, #0]
20003566:	3b04      	subs	r3, #4
20003568:	613b      	str	r3, [r7, #16]
  }

  attr_values = *(p_mair);
2000356a:	697b      	ldr	r3, [r7, #20]
2000356c:	681b      	ldr	r3, [r3, #0]
2000356e:	60fb      	str	r3, [r7, #12]
  attr_values &=  ~(0xFFUL << (attr_number * 8U));
20003570:	693b      	ldr	r3, [r7, #16]
20003572:	00db      	lsls	r3, r3, #3
20003574:	22ff      	movs	r2, #255	@ 0xff
20003576:	fa02 f303 	lsl.w	r3, r2, r3
2000357a:	43db      	mvns	r3, r3
2000357c:	68fa      	ldr	r2, [r7, #12]
2000357e:	4013      	ands	r3, r2
20003580:	60fb      	str	r3, [r7, #12]
  *(p_mair) = attr_values | ((uint32_t)pMPU_AttributesInit->Attributes << (attr_number * 8U));
20003582:	683b      	ldr	r3, [r7, #0]
20003584:	785b      	ldrb	r3, [r3, #1]
20003586:	461a      	mov	r2, r3
20003588:	693b      	ldr	r3, [r7, #16]
2000358a:	00db      	lsls	r3, r3, #3
2000358c:	409a      	lsls	r2, r3
2000358e:	68fb      	ldr	r3, [r7, #12]
20003590:	431a      	orrs	r2, r3
20003592:	697b      	ldr	r3, [r7, #20]
20003594:	601a      	str	r2, [r3, #0]
}
20003596:	bf00      	nop
20003598:	371c      	adds	r7, #28
2000359a:	46bd      	mov	sp, r7
2000359c:	f85d 7b04 	ldr.w	r7, [sp], #4
200035a0:	4770      	bx	lr
	...

200035a4 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
200035a4:	b580      	push	{r7, lr}
200035a6:	b084      	sub	sp, #16
200035a8:	af00      	add	r7, sp, #0
200035aa:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
200035ac:	f7ff f9aa 	bl	20002904 <HAL_GetTick>
200035b0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
200035b2:	687b      	ldr	r3, [r7, #4]
200035b4:	2b00      	cmp	r3, #0
200035b6:	d101      	bne.n	200035bc <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
200035b8:	2301      	movs	r3, #1
200035ba:	e0f0      	b.n	2000379e <HAL_DMA_Init+0x1fa>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
200035bc:	687b      	ldr	r3, [r7, #4]
200035be:	681b      	ldr	r3, [r3, #0]
200035c0:	4a79      	ldr	r2, [pc, #484]	@ (200037a8 <HAL_DMA_Init+0x204>)
200035c2:	4293      	cmp	r3, r2
200035c4:	f000 809f 	beq.w	20003706 <HAL_DMA_Init+0x162>
200035c8:	687b      	ldr	r3, [r7, #4]
200035ca:	681b      	ldr	r3, [r3, #0]
200035cc:	4a77      	ldr	r2, [pc, #476]	@ (200037ac <HAL_DMA_Init+0x208>)
200035ce:	4293      	cmp	r3, r2
200035d0:	f000 8099 	beq.w	20003706 <HAL_DMA_Init+0x162>
200035d4:	687b      	ldr	r3, [r7, #4]
200035d6:	681b      	ldr	r3, [r3, #0]
200035d8:	4a75      	ldr	r2, [pc, #468]	@ (200037b0 <HAL_DMA_Init+0x20c>)
200035da:	4293      	cmp	r3, r2
200035dc:	f000 8093 	beq.w	20003706 <HAL_DMA_Init+0x162>
200035e0:	687b      	ldr	r3, [r7, #4]
200035e2:	681b      	ldr	r3, [r3, #0]
200035e4:	4a73      	ldr	r2, [pc, #460]	@ (200037b4 <HAL_DMA_Init+0x210>)
200035e6:	4293      	cmp	r3, r2
200035e8:	f000 808d 	beq.w	20003706 <HAL_DMA_Init+0x162>
200035ec:	687b      	ldr	r3, [r7, #4]
200035ee:	681b      	ldr	r3, [r3, #0]
200035f0:	4a71      	ldr	r2, [pc, #452]	@ (200037b8 <HAL_DMA_Init+0x214>)
200035f2:	4293      	cmp	r3, r2
200035f4:	f000 8087 	beq.w	20003706 <HAL_DMA_Init+0x162>
200035f8:	687b      	ldr	r3, [r7, #4]
200035fa:	681b      	ldr	r3, [r3, #0]
200035fc:	4a6f      	ldr	r2, [pc, #444]	@ (200037bc <HAL_DMA_Init+0x218>)
200035fe:	4293      	cmp	r3, r2
20003600:	f000 8081 	beq.w	20003706 <HAL_DMA_Init+0x162>
20003604:	687b      	ldr	r3, [r7, #4]
20003606:	681b      	ldr	r3, [r3, #0]
20003608:	4a6d      	ldr	r2, [pc, #436]	@ (200037c0 <HAL_DMA_Init+0x21c>)
2000360a:	4293      	cmp	r3, r2
2000360c:	d07b      	beq.n	20003706 <HAL_DMA_Init+0x162>
2000360e:	687b      	ldr	r3, [r7, #4]
20003610:	681b      	ldr	r3, [r3, #0]
20003612:	4a6c      	ldr	r2, [pc, #432]	@ (200037c4 <HAL_DMA_Init+0x220>)
20003614:	4293      	cmp	r3, r2
20003616:	d076      	beq.n	20003706 <HAL_DMA_Init+0x162>
20003618:	687b      	ldr	r3, [r7, #4]
2000361a:	681b      	ldr	r3, [r3, #0]
2000361c:	4a6a      	ldr	r2, [pc, #424]	@ (200037c8 <HAL_DMA_Init+0x224>)
2000361e:	4293      	cmp	r3, r2
20003620:	d071      	beq.n	20003706 <HAL_DMA_Init+0x162>
20003622:	687b      	ldr	r3, [r7, #4]
20003624:	681b      	ldr	r3, [r3, #0]
20003626:	4a69      	ldr	r2, [pc, #420]	@ (200037cc <HAL_DMA_Init+0x228>)
20003628:	4293      	cmp	r3, r2
2000362a:	d06c      	beq.n	20003706 <HAL_DMA_Init+0x162>
2000362c:	687b      	ldr	r3, [r7, #4]
2000362e:	681b      	ldr	r3, [r3, #0]
20003630:	4a67      	ldr	r2, [pc, #412]	@ (200037d0 <HAL_DMA_Init+0x22c>)
20003632:	4293      	cmp	r3, r2
20003634:	d067      	beq.n	20003706 <HAL_DMA_Init+0x162>
20003636:	687b      	ldr	r3, [r7, #4]
20003638:	681b      	ldr	r3, [r3, #0]
2000363a:	4a66      	ldr	r2, [pc, #408]	@ (200037d4 <HAL_DMA_Init+0x230>)
2000363c:	4293      	cmp	r3, r2
2000363e:	d062      	beq.n	20003706 <HAL_DMA_Init+0x162>
20003640:	687b      	ldr	r3, [r7, #4]
20003642:	681b      	ldr	r3, [r3, #0]
20003644:	4a64      	ldr	r2, [pc, #400]	@ (200037d8 <HAL_DMA_Init+0x234>)
20003646:	4293      	cmp	r3, r2
20003648:	d05d      	beq.n	20003706 <HAL_DMA_Init+0x162>
2000364a:	687b      	ldr	r3, [r7, #4]
2000364c:	681b      	ldr	r3, [r3, #0]
2000364e:	4a63      	ldr	r2, [pc, #396]	@ (200037dc <HAL_DMA_Init+0x238>)
20003650:	4293      	cmp	r3, r2
20003652:	d058      	beq.n	20003706 <HAL_DMA_Init+0x162>
20003654:	687b      	ldr	r3, [r7, #4]
20003656:	681b      	ldr	r3, [r3, #0]
20003658:	4a61      	ldr	r2, [pc, #388]	@ (200037e0 <HAL_DMA_Init+0x23c>)
2000365a:	4293      	cmp	r3, r2
2000365c:	d053      	beq.n	20003706 <HAL_DMA_Init+0x162>
2000365e:	687b      	ldr	r3, [r7, #4]
20003660:	681b      	ldr	r3, [r3, #0]
20003662:	4a60      	ldr	r2, [pc, #384]	@ (200037e4 <HAL_DMA_Init+0x240>)
20003664:	4293      	cmp	r3, r2
20003666:	d04e      	beq.n	20003706 <HAL_DMA_Init+0x162>
20003668:	687b      	ldr	r3, [r7, #4]
2000366a:	681b      	ldr	r3, [r3, #0]
2000366c:	4a5e      	ldr	r2, [pc, #376]	@ (200037e8 <HAL_DMA_Init+0x244>)
2000366e:	4293      	cmp	r3, r2
20003670:	d049      	beq.n	20003706 <HAL_DMA_Init+0x162>
20003672:	687b      	ldr	r3, [r7, #4]
20003674:	681b      	ldr	r3, [r3, #0]
20003676:	4a5d      	ldr	r2, [pc, #372]	@ (200037ec <HAL_DMA_Init+0x248>)
20003678:	4293      	cmp	r3, r2
2000367a:	d044      	beq.n	20003706 <HAL_DMA_Init+0x162>
2000367c:	687b      	ldr	r3, [r7, #4]
2000367e:	681b      	ldr	r3, [r3, #0]
20003680:	4a5b      	ldr	r2, [pc, #364]	@ (200037f0 <HAL_DMA_Init+0x24c>)
20003682:	4293      	cmp	r3, r2
20003684:	d03f      	beq.n	20003706 <HAL_DMA_Init+0x162>
20003686:	687b      	ldr	r3, [r7, #4]
20003688:	681b      	ldr	r3, [r3, #0]
2000368a:	4a5a      	ldr	r2, [pc, #360]	@ (200037f4 <HAL_DMA_Init+0x250>)
2000368c:	4293      	cmp	r3, r2
2000368e:	d03a      	beq.n	20003706 <HAL_DMA_Init+0x162>
20003690:	687b      	ldr	r3, [r7, #4]
20003692:	681b      	ldr	r3, [r3, #0]
20003694:	4a58      	ldr	r2, [pc, #352]	@ (200037f8 <HAL_DMA_Init+0x254>)
20003696:	4293      	cmp	r3, r2
20003698:	d035      	beq.n	20003706 <HAL_DMA_Init+0x162>
2000369a:	687b      	ldr	r3, [r7, #4]
2000369c:	681b      	ldr	r3, [r3, #0]
2000369e:	4a57      	ldr	r2, [pc, #348]	@ (200037fc <HAL_DMA_Init+0x258>)
200036a0:	4293      	cmp	r3, r2
200036a2:	d030      	beq.n	20003706 <HAL_DMA_Init+0x162>
200036a4:	687b      	ldr	r3, [r7, #4]
200036a6:	681b      	ldr	r3, [r3, #0]
200036a8:	4a55      	ldr	r2, [pc, #340]	@ (20003800 <HAL_DMA_Init+0x25c>)
200036aa:	4293      	cmp	r3, r2
200036ac:	d02b      	beq.n	20003706 <HAL_DMA_Init+0x162>
200036ae:	687b      	ldr	r3, [r7, #4]
200036b0:	681b      	ldr	r3, [r3, #0]
200036b2:	4a54      	ldr	r2, [pc, #336]	@ (20003804 <HAL_DMA_Init+0x260>)
200036b4:	4293      	cmp	r3, r2
200036b6:	d026      	beq.n	20003706 <HAL_DMA_Init+0x162>
200036b8:	687b      	ldr	r3, [r7, #4]
200036ba:	681b      	ldr	r3, [r3, #0]
200036bc:	4a52      	ldr	r2, [pc, #328]	@ (20003808 <HAL_DMA_Init+0x264>)
200036be:	4293      	cmp	r3, r2
200036c0:	d021      	beq.n	20003706 <HAL_DMA_Init+0x162>
200036c2:	687b      	ldr	r3, [r7, #4]
200036c4:	681b      	ldr	r3, [r3, #0]
200036c6:	4a51      	ldr	r2, [pc, #324]	@ (2000380c <HAL_DMA_Init+0x268>)
200036c8:	4293      	cmp	r3, r2
200036ca:	d01c      	beq.n	20003706 <HAL_DMA_Init+0x162>
200036cc:	687b      	ldr	r3, [r7, #4]
200036ce:	681b      	ldr	r3, [r3, #0]
200036d0:	4a4f      	ldr	r2, [pc, #316]	@ (20003810 <HAL_DMA_Init+0x26c>)
200036d2:	4293      	cmp	r3, r2
200036d4:	d017      	beq.n	20003706 <HAL_DMA_Init+0x162>
200036d6:	687b      	ldr	r3, [r7, #4]
200036d8:	681b      	ldr	r3, [r3, #0]
200036da:	4a4e      	ldr	r2, [pc, #312]	@ (20003814 <HAL_DMA_Init+0x270>)
200036dc:	4293      	cmp	r3, r2
200036de:	d012      	beq.n	20003706 <HAL_DMA_Init+0x162>
200036e0:	687b      	ldr	r3, [r7, #4]
200036e2:	681b      	ldr	r3, [r3, #0]
200036e4:	4a4c      	ldr	r2, [pc, #304]	@ (20003818 <HAL_DMA_Init+0x274>)
200036e6:	4293      	cmp	r3, r2
200036e8:	d00d      	beq.n	20003706 <HAL_DMA_Init+0x162>
200036ea:	687b      	ldr	r3, [r7, #4]
200036ec:	681b      	ldr	r3, [r3, #0]
200036ee:	4a4b      	ldr	r2, [pc, #300]	@ (2000381c <HAL_DMA_Init+0x278>)
200036f0:	4293      	cmp	r3, r2
200036f2:	d008      	beq.n	20003706 <HAL_DMA_Init+0x162>
200036f4:	687b      	ldr	r3, [r7, #4]
200036f6:	681b      	ldr	r3, [r3, #0]
200036f8:	4a49      	ldr	r2, [pc, #292]	@ (20003820 <HAL_DMA_Init+0x27c>)
200036fa:	4293      	cmp	r3, r2
200036fc:	d003      	beq.n	20003706 <HAL_DMA_Init+0x162>
200036fe:	687b      	ldr	r3, [r7, #4]
20003700:	681b      	ldr	r3, [r3, #0]
20003702:	4a48      	ldr	r2, [pc, #288]	@ (20003824 <HAL_DMA_Init+0x280>)
20003704:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
20003706:	687b      	ldr	r3, [r7, #4]
20003708:	2200      	movs	r2, #0
2000370a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
2000370e:	687b      	ldr	r3, [r7, #4]
20003710:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003714:	b2db      	uxtb	r3, r3
20003716:	2b00      	cmp	r3, #0
20003718:	d10e      	bne.n	20003738 <HAL_DMA_Init+0x194>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
2000371a:	687b      	ldr	r3, [r7, #4]
2000371c:	2200      	movs	r2, #0
2000371e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
20003720:	687b      	ldr	r3, [r7, #4]
20003722:	2200      	movs	r2, #0
20003724:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
20003726:	687b      	ldr	r3, [r7, #4]
20003728:	2200      	movs	r2, #0
2000372a:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
2000372c:	687b      	ldr	r3, [r7, #4]
2000372e:	2200      	movs	r2, #0
20003730:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
20003732:	687b      	ldr	r3, [r7, #4]
20003734:	2200      	movs	r2, #0
20003736:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
20003738:	687b      	ldr	r3, [r7, #4]
2000373a:	2202      	movs	r2, #2
2000373c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
20003740:	687b      	ldr	r3, [r7, #4]
20003742:	681b      	ldr	r3, [r3, #0]
20003744:	695a      	ldr	r2, [r3, #20]
20003746:	687b      	ldr	r3, [r7, #4]
20003748:	681b      	ldr	r3, [r3, #0]
2000374a:	f042 0206 	orr.w	r2, r2, #6
2000374e:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20003750:	e00f      	b.n	20003772 <HAL_DMA_Init+0x1ce>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20003752:	f7ff f8d7 	bl	20002904 <HAL_GetTick>
20003756:	4602      	mov	r2, r0
20003758:	68fb      	ldr	r3, [r7, #12]
2000375a:	1ad3      	subs	r3, r2, r3
2000375c:	2b05      	cmp	r3, #5
2000375e:	d908      	bls.n	20003772 <HAL_DMA_Init+0x1ce>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
20003760:	687b      	ldr	r3, [r7, #4]
20003762:	2210      	movs	r2, #16
20003764:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
20003766:	687b      	ldr	r3, [r7, #4]
20003768:	2203      	movs	r2, #3
2000376a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
2000376e:	2301      	movs	r3, #1
20003770:	e015      	b.n	2000379e <HAL_DMA_Init+0x1fa>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20003772:	687b      	ldr	r3, [r7, #4]
20003774:	681b      	ldr	r3, [r3, #0]
20003776:	695b      	ldr	r3, [r3, #20]
20003778:	f003 0301 	and.w	r3, r3, #1
2000377c:	2b00      	cmp	r3, #0
2000377e:	d1e8      	bne.n	20003752 <HAL_DMA_Init+0x1ae>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
20003780:	6878      	ldr	r0, [r7, #4]
20003782:	f000 fe57 	bl	20004434 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
20003786:	687b      	ldr	r3, [r7, #4]
20003788:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
2000378a:	687b      	ldr	r3, [r7, #4]
2000378c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
2000378e:	687b      	ldr	r3, [r7, #4]
20003790:	2200      	movs	r2, #0
20003792:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
20003794:	687b      	ldr	r3, [r7, #4]
20003796:	2201      	movs	r2, #1
20003798:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
2000379c:	2300      	movs	r3, #0
}
2000379e:	4618      	mov	r0, r3
200037a0:	3710      	adds	r7, #16
200037a2:	46bd      	mov	sp, r7
200037a4:	bd80      	pop	{r7, pc}
200037a6:	bf00      	nop
200037a8:	40020050 	.word	0x40020050
200037ac:	50020050 	.word	0x50020050
200037b0:	400200d0 	.word	0x400200d0
200037b4:	500200d0 	.word	0x500200d0
200037b8:	40020150 	.word	0x40020150
200037bc:	50020150 	.word	0x50020150
200037c0:	400201d0 	.word	0x400201d0
200037c4:	500201d0 	.word	0x500201d0
200037c8:	40020250 	.word	0x40020250
200037cc:	50020250 	.word	0x50020250
200037d0:	400202d0 	.word	0x400202d0
200037d4:	500202d0 	.word	0x500202d0
200037d8:	40020350 	.word	0x40020350
200037dc:	50020350 	.word	0x50020350
200037e0:	400203d0 	.word	0x400203d0
200037e4:	500203d0 	.word	0x500203d0
200037e8:	40020450 	.word	0x40020450
200037ec:	50020450 	.word	0x50020450
200037f0:	400204d0 	.word	0x400204d0
200037f4:	500204d0 	.word	0x500204d0
200037f8:	40020550 	.word	0x40020550
200037fc:	50020550 	.word	0x50020550
20003800:	400205d0 	.word	0x400205d0
20003804:	500205d0 	.word	0x500205d0
20003808:	40020650 	.word	0x40020650
2000380c:	50020650 	.word	0x50020650
20003810:	400206d0 	.word	0x400206d0
20003814:	500206d0 	.word	0x500206d0
20003818:	40020750 	.word	0x40020750
2000381c:	50020750 	.word	0x50020750
20003820:	400207d0 	.word	0x400207d0
20003824:	500207d0 	.word	0x500207d0

20003828 <HAL_DMA_DeInit>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *const hdma)
{
20003828:	b580      	push	{r7, lr}
2000382a:	b084      	sub	sp, #16
2000382c:	af00      	add	r7, sp, #0
2000382e:	6078      	str	r0, [r7, #4]

  DMA_TypeDef *p_dma_instance;

  uint32_t tickstart = HAL_GetTick();
20003830:	f7ff f868 	bl	20002904 <HAL_GetTick>
20003834:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003836:	687b      	ldr	r3, [r7, #4]
20003838:	2b00      	cmp	r3, #0
2000383a:	d101      	bne.n	20003840 <HAL_DMA_DeInit+0x18>
  {
    return HAL_ERROR;
2000383c:	2301      	movs	r3, #1
2000383e:	e0b9      	b.n	200039b4 <HAL_DMA_DeInit+0x18c>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
20003840:	687b      	ldr	r3, [r7, #4]
20003842:	681b      	ldr	r3, [r3, #0]
20003844:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20003848:	f023 030f 	bic.w	r3, r3, #15
2000384c:	60bb      	str	r3, [r7, #8]

  /* Disable the selected DMA Channel */
  __HAL_DMA_DISABLE(hdma);
2000384e:	687b      	ldr	r3, [r7, #4]
20003850:	681b      	ldr	r3, [r3, #0]
20003852:	695a      	ldr	r2, [r3, #20]
20003854:	687b      	ldr	r3, [r7, #4]
20003856:	681b      	ldr	r3, [r3, #0]
20003858:	f042 0206 	orr.w	r2, r2, #6
2000385c:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
2000385e:	e00f      	b.n	20003880 <HAL_DMA_DeInit+0x58>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20003860:	f7ff f850 	bl	20002904 <HAL_GetTick>
20003864:	4602      	mov	r2, r0
20003866:	68fb      	ldr	r3, [r7, #12]
20003868:	1ad3      	subs	r3, r2, r3
2000386a:	2b05      	cmp	r3, #5
2000386c:	d908      	bls.n	20003880 <HAL_DMA_DeInit+0x58>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
2000386e:	687b      	ldr	r3, [r7, #4]
20003870:	2210      	movs	r2, #16
20003872:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
20003874:	687b      	ldr	r3, [r7, #4]
20003876:	2203      	movs	r2, #3
20003878:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
2000387c:	2301      	movs	r3, #1
2000387e:	e099      	b.n	200039b4 <HAL_DMA_DeInit+0x18c>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20003880:	687b      	ldr	r3, [r7, #4]
20003882:	681b      	ldr	r3, [r3, #0]
20003884:	695b      	ldr	r3, [r3, #20]
20003886:	f003 0301 	and.w	r3, r3, #1
2000388a:	2b00      	cmp	r3, #0
2000388c:	d1e8      	bne.n	20003860 <HAL_DMA_DeInit+0x38>
    }
  }

  /* Reset DMA Channel registers */
  hdma->Instance->CLBAR = 0U;
2000388e:	687b      	ldr	r3, [r7, #4]
20003890:	681b      	ldr	r3, [r3, #0]
20003892:	2200      	movs	r2, #0
20003894:	601a      	str	r2, [r3, #0]
  hdma->Instance->CCR   = 0U;
20003896:	687b      	ldr	r3, [r7, #4]
20003898:	681b      	ldr	r3, [r3, #0]
2000389a:	2200      	movs	r2, #0
2000389c:	615a      	str	r2, [r3, #20]
  hdma->Instance->CTR1  = 0U;
2000389e:	687b      	ldr	r3, [r7, #4]
200038a0:	681b      	ldr	r3, [r3, #0]
200038a2:	2200      	movs	r2, #0
200038a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
200038a6:	687b      	ldr	r3, [r7, #4]
200038a8:	681b      	ldr	r3, [r3, #0]
200038aa:	2200      	movs	r2, #0
200038ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
200038ae:	687b      	ldr	r3, [r7, #4]
200038b0:	681b      	ldr	r3, [r3, #0]
200038b2:	2200      	movs	r2, #0
200038b4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
200038b6:	687b      	ldr	r3, [r7, #4]
200038b8:	681b      	ldr	r3, [r3, #0]
200038ba:	2200      	movs	r2, #0
200038bc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
200038be:	687b      	ldr	r3, [r7, #4]
200038c0:	681b      	ldr	r3, [r3, #0]
200038c2:	2200      	movs	r2, #0
200038c4:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
200038c6:	687b      	ldr	r3, [r7, #4]
200038c8:	681b      	ldr	r3, [r3, #0]
200038ca:	2200      	movs	r2, #0
200038cc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Reset 2D Addressing registers */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
200038ce:	687b      	ldr	r3, [r7, #4]
200038d0:	681b      	ldr	r3, [r3, #0]
200038d2:	4a3a      	ldr	r2, [pc, #232]	@ (200039bc <HAL_DMA_DeInit+0x194>)
200038d4:	4293      	cmp	r3, r2
200038d6:	d022      	beq.n	2000391e <HAL_DMA_DeInit+0xf6>
200038d8:	687b      	ldr	r3, [r7, #4]
200038da:	681b      	ldr	r3, [r3, #0]
200038dc:	4a38      	ldr	r2, [pc, #224]	@ (200039c0 <HAL_DMA_DeInit+0x198>)
200038de:	4293      	cmp	r3, r2
200038e0:	d01d      	beq.n	2000391e <HAL_DMA_DeInit+0xf6>
200038e2:	687b      	ldr	r3, [r7, #4]
200038e4:	681b      	ldr	r3, [r3, #0]
200038e6:	4a37      	ldr	r2, [pc, #220]	@ (200039c4 <HAL_DMA_DeInit+0x19c>)
200038e8:	4293      	cmp	r3, r2
200038ea:	d018      	beq.n	2000391e <HAL_DMA_DeInit+0xf6>
200038ec:	687b      	ldr	r3, [r7, #4]
200038ee:	681b      	ldr	r3, [r3, #0]
200038f0:	4a35      	ldr	r2, [pc, #212]	@ (200039c8 <HAL_DMA_DeInit+0x1a0>)
200038f2:	4293      	cmp	r3, r2
200038f4:	d013      	beq.n	2000391e <HAL_DMA_DeInit+0xf6>
200038f6:	687b      	ldr	r3, [r7, #4]
200038f8:	681b      	ldr	r3, [r3, #0]
200038fa:	4a34      	ldr	r2, [pc, #208]	@ (200039cc <HAL_DMA_DeInit+0x1a4>)
200038fc:	4293      	cmp	r3, r2
200038fe:	d00e      	beq.n	2000391e <HAL_DMA_DeInit+0xf6>
20003900:	687b      	ldr	r3, [r7, #4]
20003902:	681b      	ldr	r3, [r3, #0]
20003904:	4a32      	ldr	r2, [pc, #200]	@ (200039d0 <HAL_DMA_DeInit+0x1a8>)
20003906:	4293      	cmp	r3, r2
20003908:	d009      	beq.n	2000391e <HAL_DMA_DeInit+0xf6>
2000390a:	687b      	ldr	r3, [r7, #4]
2000390c:	681b      	ldr	r3, [r3, #0]
2000390e:	4a31      	ldr	r2, [pc, #196]	@ (200039d4 <HAL_DMA_DeInit+0x1ac>)
20003910:	4293      	cmp	r3, r2
20003912:	d004      	beq.n	2000391e <HAL_DMA_DeInit+0xf6>
20003914:	687b      	ldr	r3, [r7, #4]
20003916:	681b      	ldr	r3, [r3, #0]
20003918:	4a2f      	ldr	r2, [pc, #188]	@ (200039d8 <HAL_DMA_DeInit+0x1b0>)
2000391a:	4293      	cmp	r3, r2
2000391c:	d101      	bne.n	20003922 <HAL_DMA_DeInit+0xfa>
2000391e:	2301      	movs	r3, #1
20003920:	e000      	b.n	20003924 <HAL_DMA_DeInit+0xfc>
20003922:	2300      	movs	r3, #0
20003924:	2b00      	cmp	r3, #0
20003926:	d007      	beq.n	20003938 <HAL_DMA_DeInit+0x110>
  {
    hdma->Instance->CTR3 = 0U;
20003928:	687b      	ldr	r3, [r7, #4]
2000392a:	681b      	ldr	r3, [r3, #0]
2000392c:	2200      	movs	r2, #0
2000392e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
20003930:	687b      	ldr	r3, [r7, #4]
20003932:	681b      	ldr	r3, [r3, #0]
20003934:	2200      	movs	r2, #0
20003936:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear privilege attribute */
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
20003938:	68bb      	ldr	r3, [r7, #8]
2000393a:	685a      	ldr	r2, [r3, #4]
2000393c:	687b      	ldr	r3, [r7, #4]
2000393e:	681b      	ldr	r3, [r3, #0]
20003940:	f3c3 030b 	ubfx	r3, r3, #0, #12
20003944:	3b50      	subs	r3, #80	@ 0x50
20003946:	09db      	lsrs	r3, r3, #7
20003948:	f003 031f 	and.w	r3, r3, #31
2000394c:	2101      	movs	r1, #1
2000394e:	fa01 f303 	lsl.w	r3, r1, r3
20003952:	43db      	mvns	r3, r3
20003954:	401a      	ands	r2, r3
20003956:	68bb      	ldr	r3, [r7, #8]
20003958:	605a      	str	r2, [r3, #4]
  /* Clear secure attribute */
  CLEAR_BIT(p_dma_instance->SECCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
2000395a:	687b      	ldr	r3, [r7, #4]
2000395c:	681b      	ldr	r3, [r3, #0]
2000395e:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
20003962:	60da      	str	r2, [r3, #12]
                              DMA_FLAG_TO));

  /* Clean all callbacks */
  hdma->XferCpltCallback     = NULL;
20003964:	687b      	ldr	r3, [r7, #4]
20003966:	2200      	movs	r2, #0
20003968:	661a      	str	r2, [r3, #96]	@ 0x60
  hdma->XferHalfCpltCallback = NULL;
2000396a:	687b      	ldr	r3, [r7, #4]
2000396c:	2200      	movs	r2, #0
2000396e:	665a      	str	r2, [r3, #100]	@ 0x64
  hdma->XferErrorCallback    = NULL;
20003970:	687b      	ldr	r3, [r7, #4]
20003972:	2200      	movs	r2, #0
20003974:	669a      	str	r2, [r3, #104]	@ 0x68
  hdma->XferAbortCallback    = NULL;
20003976:	687b      	ldr	r3, [r7, #4]
20003978:	2200      	movs	r2, #0
2000397a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hdma->XferSuspendCallback  = NULL;
2000397c:	687b      	ldr	r3, [r7, #4]
2000397e:	2200      	movs	r2, #0
20003980:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Clean DMA queue */
  hdma->LinkedListQueue = NULL;
20003982:	687b      	ldr	r3, [r7, #4]
20003984:	2200      	movs	r2, #0
20003986:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Clean DMA parent */
  if (hdma->Parent != NULL)
20003988:	687b      	ldr	r3, [r7, #4]
2000398a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000398c:	2b00      	cmp	r3, #0
2000398e:	d002      	beq.n	20003996 <HAL_DMA_DeInit+0x16e>
  {
    hdma->Parent = NULL;
20003990:	687b      	ldr	r3, [r7, #4]
20003992:	2200      	movs	r2, #0
20003994:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Update DMA channel operation mode */
  hdma->Mode = DMA_NORMAL;
20003996:	687b      	ldr	r3, [r7, #4]
20003998:	2200      	movs	r2, #0
2000399a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
2000399c:	687b      	ldr	r3, [r7, #4]
2000399e:	2200      	movs	r2, #0
200039a0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_RESET;
200039a2:	687b      	ldr	r3, [r7, #4]
200039a4:	2200      	movs	r2, #0
200039a6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Release Lock */
  __HAL_UNLOCK(hdma);
200039aa:	687b      	ldr	r3, [r7, #4]
200039ac:	2200      	movs	r2, #0
200039ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
200039b2:	2300      	movs	r3, #0
}
200039b4:	4618      	mov	r0, r3
200039b6:	3710      	adds	r7, #16
200039b8:	46bd      	mov	sp, r7
200039ba:	bd80      	pop	{r7, pc}
200039bc:	40020650 	.word	0x40020650
200039c0:	50020650 	.word	0x50020650
200039c4:	400206d0 	.word	0x400206d0
200039c8:	500206d0 	.word	0x500206d0
200039cc:	40020750 	.word	0x40020750
200039d0:	50020750 	.word	0x50020750
200039d4:	400207d0 	.word	0x400207d0
200039d8:	500207d0 	.word	0x500207d0

200039dc <HAL_DMA_Start>:
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *const hdma,
                                uint32_t SrcAddress,
                                uint32_t DstAddress,
                                uint32_t SrcDataSize)
{
200039dc:	b580      	push	{r7, lr}
200039de:	b084      	sub	sp, #16
200039e0:	af00      	add	r7, sp, #0
200039e2:	60f8      	str	r0, [r7, #12]
200039e4:	60b9      	str	r1, [r7, #8]
200039e6:	607a      	str	r2, [r7, #4]
200039e8:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
200039ea:	68fb      	ldr	r3, [r7, #12]
200039ec:	2b00      	cmp	r3, #0
200039ee:	d101      	bne.n	200039f4 <HAL_DMA_Start+0x18>
  {
    return HAL_ERROR;
200039f0:	2301      	movs	r3, #1
200039f2:	e02f      	b.n	20003a54 <HAL_DMA_Start+0x78>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
200039f4:	68fb      	ldr	r3, [r7, #12]
200039f6:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
200039fa:	2b01      	cmp	r3, #1
200039fc:	d101      	bne.n	20003a02 <HAL_DMA_Start+0x26>
200039fe:	2302      	movs	r3, #2
20003a00:	e028      	b.n	20003a54 <HAL_DMA_Start+0x78>
20003a02:	68fb      	ldr	r3, [r7, #12]
20003a04:	2201      	movs	r2, #1
20003a06:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
20003a0a:	68fb      	ldr	r3, [r7, #12]
20003a0c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003a10:	b2db      	uxtb	r3, r3
20003a12:	2b01      	cmp	r3, #1
20003a14:	d116      	bne.n	20003a44 <HAL_DMA_Start+0x68>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
20003a16:	68fb      	ldr	r3, [r7, #12]
20003a18:	2202      	movs	r2, #2
20003a1a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20003a1e:	68fb      	ldr	r3, [r7, #12]
20003a20:	2200      	movs	r2, #0
20003a22:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
20003a24:	683b      	ldr	r3, [r7, #0]
20003a26:	687a      	ldr	r2, [r7, #4]
20003a28:	68b9      	ldr	r1, [r7, #8]
20003a2a:	68f8      	ldr	r0, [r7, #12]
20003a2c:	f000 fcdd 	bl	200043ea <DMA_SetConfig>

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
20003a30:	68fb      	ldr	r3, [r7, #12]
20003a32:	681b      	ldr	r3, [r3, #0]
20003a34:	695a      	ldr	r2, [r3, #20]
20003a36:	68fb      	ldr	r3, [r7, #12]
20003a38:	681b      	ldr	r3, [r3, #0]
20003a3a:	f042 0201 	orr.w	r2, r2, #1
20003a3e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20003a40:	2300      	movs	r3, #0
20003a42:	e007      	b.n	20003a54 <HAL_DMA_Start+0x78>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20003a44:	68fb      	ldr	r3, [r7, #12]
20003a46:	2240      	movs	r2, #64	@ 0x40
20003a48:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20003a4a:	68fb      	ldr	r3, [r7, #12]
20003a4c:	2200      	movs	r2, #0
20003a4e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20003a52:	2301      	movs	r3, #1
}
20003a54:	4618      	mov	r0, r3
20003a56:	3710      	adds	r7, #16
20003a58:	46bd      	mov	sp, r7
20003a5a:	bd80      	pop	{r7, pc}

20003a5c <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
20003a5c:	b580      	push	{r7, lr}
20003a5e:	b084      	sub	sp, #16
20003a60:	af00      	add	r7, sp, #0
20003a62:	60f8      	str	r0, [r7, #12]
20003a64:	60b9      	str	r1, [r7, #8]
20003a66:	607a      	str	r2, [r7, #4]
20003a68:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003a6a:	68fb      	ldr	r3, [r7, #12]
20003a6c:	2b00      	cmp	r3, #0
20003a6e:	d101      	bne.n	20003a74 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
20003a70:	2301      	movs	r3, #1
20003a72:	e04f      	b.n	20003b14 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
20003a74:	68fb      	ldr	r3, [r7, #12]
20003a76:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
20003a7a:	2b01      	cmp	r3, #1
20003a7c:	d101      	bne.n	20003a82 <HAL_DMA_Start_IT+0x26>
20003a7e:	2302      	movs	r3, #2
20003a80:	e048      	b.n	20003b14 <HAL_DMA_Start_IT+0xb8>
20003a82:	68fb      	ldr	r3, [r7, #12]
20003a84:	2201      	movs	r2, #1
20003a86:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
20003a8a:	68fb      	ldr	r3, [r7, #12]
20003a8c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003a90:	b2db      	uxtb	r3, r3
20003a92:	2b01      	cmp	r3, #1
20003a94:	d136      	bne.n	20003b04 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
20003a96:	68fb      	ldr	r3, [r7, #12]
20003a98:	2202      	movs	r2, #2
20003a9a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20003a9e:	68fb      	ldr	r3, [r7, #12]
20003aa0:	2200      	movs	r2, #0
20003aa2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
20003aa4:	683b      	ldr	r3, [r7, #0]
20003aa6:	687a      	ldr	r2, [r7, #4]
20003aa8:	68b9      	ldr	r1, [r7, #8]
20003aaa:	68f8      	ldr	r0, [r7, #12]
20003aac:	f000 fc9d 	bl	200043ea <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
20003ab0:	68fb      	ldr	r3, [r7, #12]
20003ab2:	681b      	ldr	r3, [r3, #0]
20003ab4:	695a      	ldr	r2, [r3, #20]
20003ab6:	68fb      	ldr	r3, [r7, #12]
20003ab8:	681b      	ldr	r3, [r3, #0]
20003aba:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
20003abe:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
20003ac0:	68fb      	ldr	r3, [r7, #12]
20003ac2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20003ac4:	2b00      	cmp	r3, #0
20003ac6:	d007      	beq.n	20003ad8 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
20003ac8:	68fb      	ldr	r3, [r7, #12]
20003aca:	681b      	ldr	r3, [r3, #0]
20003acc:	695a      	ldr	r2, [r3, #20]
20003ace:	68fb      	ldr	r3, [r7, #12]
20003ad0:	681b      	ldr	r3, [r3, #0]
20003ad2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
20003ad6:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
20003ad8:	68fb      	ldr	r3, [r7, #12]
20003ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20003adc:	2b00      	cmp	r3, #0
20003ade:	d007      	beq.n	20003af0 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
20003ae0:	68fb      	ldr	r3, [r7, #12]
20003ae2:	681b      	ldr	r3, [r3, #0]
20003ae4:	695a      	ldr	r2, [r3, #20]
20003ae6:	68fb      	ldr	r3, [r7, #12]
20003ae8:	681b      	ldr	r3, [r3, #0]
20003aea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
20003aee:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
20003af0:	68fb      	ldr	r3, [r7, #12]
20003af2:	681b      	ldr	r3, [r3, #0]
20003af4:	695a      	ldr	r2, [r3, #20]
20003af6:	68fb      	ldr	r3, [r7, #12]
20003af8:	681b      	ldr	r3, [r3, #0]
20003afa:	f042 0201 	orr.w	r2, r2, #1
20003afe:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20003b00:	2300      	movs	r3, #0
20003b02:	e007      	b.n	20003b14 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20003b04:	68fb      	ldr	r3, [r7, #12]
20003b06:	2240      	movs	r2, #64	@ 0x40
20003b08:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20003b0a:	68fb      	ldr	r3, [r7, #12]
20003b0c:	2200      	movs	r2, #0
20003b0e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20003b12:	2301      	movs	r3, #1
}
20003b14:	4618      	mov	r0, r3
20003b16:	3710      	adds	r7, #16
20003b18:	46bd      	mov	sp, r7
20003b1a:	bd80      	pop	{r7, pc}

20003b1c <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
20003b1c:	b580      	push	{r7, lr}
20003b1e:	b084      	sub	sp, #16
20003b20:	af00      	add	r7, sp, #0
20003b22:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
20003b24:	f7fe feee 	bl	20002904 <HAL_GetTick>
20003b28:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003b2a:	687b      	ldr	r3, [r7, #4]
20003b2c:	2b00      	cmp	r3, #0
20003b2e:	d101      	bne.n	20003b34 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
20003b30:	2301      	movs	r3, #1
20003b32:	e06b      	b.n	20003c0c <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
20003b34:	687b      	ldr	r3, [r7, #4]
20003b36:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003b3a:	b2db      	uxtb	r3, r3
20003b3c:	2b02      	cmp	r3, #2
20003b3e:	d008      	beq.n	20003b52 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20003b40:	687b      	ldr	r3, [r7, #4]
20003b42:	2220      	movs	r2, #32
20003b44:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003b46:	687b      	ldr	r3, [r7, #4]
20003b48:	2200      	movs	r2, #0
20003b4a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20003b4e:	2301      	movs	r3, #1
20003b50:	e05c      	b.n	20003c0c <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
20003b52:	687b      	ldr	r3, [r7, #4]
20003b54:	681b      	ldr	r3, [r3, #0]
20003b56:	695a      	ldr	r2, [r3, #20]
20003b58:	687b      	ldr	r3, [r7, #4]
20003b5a:	681b      	ldr	r3, [r3, #0]
20003b5c:	f042 0204 	orr.w	r2, r2, #4
20003b60:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
20003b62:	687b      	ldr	r3, [r7, #4]
20003b64:	2205      	movs	r2, #5
20003b66:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20003b6a:	e020      	b.n	20003bae <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20003b6c:	f7fe feca 	bl	20002904 <HAL_GetTick>
20003b70:	4602      	mov	r2, r0
20003b72:	68fb      	ldr	r3, [r7, #12]
20003b74:	1ad3      	subs	r3, r2, r3
20003b76:	2b05      	cmp	r3, #5
20003b78:	d919      	bls.n	20003bae <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
20003b7a:	687b      	ldr	r3, [r7, #4]
20003b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003b7e:	f043 0210 	orr.w	r2, r3, #16
20003b82:	687b      	ldr	r3, [r7, #4]
20003b84:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
20003b86:	687b      	ldr	r3, [r7, #4]
20003b88:	2203      	movs	r2, #3
20003b8a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003b8e:	687b      	ldr	r3, [r7, #4]
20003b90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003b96:	2b00      	cmp	r3, #0
20003b98:	d003      	beq.n	20003ba2 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003b9a:	687b      	ldr	r3, [r7, #4]
20003b9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003b9e:	2201      	movs	r2, #1
20003ba0:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
20003ba2:	687b      	ldr	r3, [r7, #4]
20003ba4:	2200      	movs	r2, #0
20003ba6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
20003baa:	2301      	movs	r3, #1
20003bac:	e02e      	b.n	20003c0c <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20003bae:	687b      	ldr	r3, [r7, #4]
20003bb0:	681b      	ldr	r3, [r3, #0]
20003bb2:	691b      	ldr	r3, [r3, #16]
20003bb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20003bb8:	2b00      	cmp	r3, #0
20003bba:	d0d7      	beq.n	20003b6c <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
20003bbc:	687b      	ldr	r3, [r7, #4]
20003bbe:	681b      	ldr	r3, [r3, #0]
20003bc0:	695a      	ldr	r2, [r3, #20]
20003bc2:	687b      	ldr	r3, [r7, #4]
20003bc4:	681b      	ldr	r3, [r3, #0]
20003bc6:	f042 0202 	orr.w	r2, r2, #2
20003bca:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
20003bcc:	687b      	ldr	r3, [r7, #4]
20003bce:	2204      	movs	r2, #4
20003bd0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
20003bd4:	687b      	ldr	r3, [r7, #4]
20003bd6:	681b      	ldr	r3, [r3, #0]
20003bd8:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
20003bdc:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
20003bde:	687b      	ldr	r3, [r7, #4]
20003be0:	2201      	movs	r2, #1
20003be2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003be6:	687b      	ldr	r3, [r7, #4]
20003be8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003bea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003bee:	2b00      	cmp	r3, #0
20003bf0:	d007      	beq.n	20003c02 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003bf2:	687b      	ldr	r3, [r7, #4]
20003bf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003bf6:	2201      	movs	r2, #1
20003bf8:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
20003bfa:	687b      	ldr	r3, [r7, #4]
20003bfc:	681b      	ldr	r3, [r3, #0]
20003bfe:	2200      	movs	r2, #0
20003c00:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003c02:	687b      	ldr	r3, [r7, #4]
20003c04:	2200      	movs	r2, #0
20003c06:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
20003c0a:	2300      	movs	r3, #0
}
20003c0c:	4618      	mov	r0, r3
20003c0e:	3710      	adds	r7, #16
20003c10:	46bd      	mov	sp, r7
20003c12:	bd80      	pop	{r7, pc}

20003c14 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
20003c14:	b480      	push	{r7}
20003c16:	b083      	sub	sp, #12
20003c18:	af00      	add	r7, sp, #0
20003c1a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003c1c:	687b      	ldr	r3, [r7, #4]
20003c1e:	2b00      	cmp	r3, #0
20003c20:	d101      	bne.n	20003c26 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
20003c22:	2301      	movs	r3, #1
20003c24:	e019      	b.n	20003c5a <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
20003c26:	687b      	ldr	r3, [r7, #4]
20003c28:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003c2c:	b2db      	uxtb	r3, r3
20003c2e:	2b02      	cmp	r3, #2
20003c30:	d004      	beq.n	20003c3c <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20003c32:	687b      	ldr	r3, [r7, #4]
20003c34:	2220      	movs	r2, #32
20003c36:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
20003c38:	2301      	movs	r3, #1
20003c3a:	e00e      	b.n	20003c5a <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
20003c3c:	687b      	ldr	r3, [r7, #4]
20003c3e:	2204      	movs	r2, #4
20003c40:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
20003c44:	687b      	ldr	r3, [r7, #4]
20003c46:	681b      	ldr	r3, [r3, #0]
20003c48:	695b      	ldr	r3, [r3, #20]
20003c4a:	687a      	ldr	r2, [r7, #4]
20003c4c:	6812      	ldr	r2, [r2, #0]
20003c4e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
20003c52:	f043 0304 	orr.w	r3, r3, #4
20003c56:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
20003c58:	2300      	movs	r3, #0
}
20003c5a:	4618      	mov	r0, r3
20003c5c:	370c      	adds	r7, #12
20003c5e:	46bd      	mov	sp, r7
20003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
20003c64:	4770      	bx	lr

20003c66 <HAL_DMA_PollForTransfer>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *const hdma,
                                          HAL_DMA_LevelCompleteTypeDef CompleteLevel,
                                          uint32_t Timeout)
{
20003c66:	b580      	push	{r7, lr}
20003c68:	b088      	sub	sp, #32
20003c6a:	af00      	add	r7, sp, #0
20003c6c:	60f8      	str	r0, [r7, #12]
20003c6e:	460b      	mov	r3, r1
20003c70:	607a      	str	r2, [r7, #4]
20003c72:	72fb      	strb	r3, [r7, #11]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
20003c74:	f7fe fe46 	bl	20002904 <HAL_GetTick>
20003c78:	61b8      	str	r0, [r7, #24]
  uint32_t level_flag;
  uint32_t tmp_csr;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003c7a:	68fb      	ldr	r3, [r7, #12]
20003c7c:	2b00      	cmp	r3, #0
20003c7e:	d101      	bne.n	20003c84 <HAL_DMA_PollForTransfer+0x1e>
  {
    return HAL_ERROR;
20003c80:	2301      	movs	r3, #1
20003c82:	e0d2      	b.n	20003e2a <HAL_DMA_PollForTransfer+0x1c4>

  /* Check the parameters */
  assert_param(IS_DMA_LEVEL_COMPLETE(CompleteLevel));

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
20003c84:	68fb      	ldr	r3, [r7, #12]
20003c86:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003c8a:	b2db      	uxtb	r3, r3
20003c8c:	2b02      	cmp	r3, #2
20003c8e:	d008      	beq.n	20003ca2 <HAL_DMA_PollForTransfer+0x3c>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20003c90:	68fb      	ldr	r3, [r7, #12]
20003c92:	2220      	movs	r2, #32
20003c94:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003c96:	68fb      	ldr	r3, [r7, #12]
20003c98:	2200      	movs	r2, #0
20003c9a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20003c9e:	2301      	movs	r3, #1
20003ca0:	e0c3      	b.n	20003e2a <HAL_DMA_PollForTransfer+0x1c4>
  }

  /* Polling mode is not supported in circular mode */
  if ((hdma->Mode & DMA_LINKEDLIST_CIRCULAR) == DMA_LINKEDLIST_CIRCULAR)
20003ca2:	68fb      	ldr	r3, [r7, #12]
20003ca4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003ca6:	f003 0381 	and.w	r3, r3, #129	@ 0x81
20003caa:	2b81      	cmp	r3, #129	@ 0x81
20003cac:	d105      	bne.n	20003cba <HAL_DMA_PollForTransfer+0x54>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
20003cae:	68fb      	ldr	r3, [r7, #12]
20003cb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
20003cb4:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
20003cb6:	2301      	movs	r3, #1
20003cb8:	e0b7      	b.n	20003e2a <HAL_DMA_PollForTransfer+0x1c4>
  }

  /* Get the level transfer complete flag */
  level_flag = ((CompleteLevel == HAL_DMA_FULL_TRANSFER) ? DMA_FLAG_IDLE : DMA_FLAG_HT);
20003cba:	7afb      	ldrb	r3, [r7, #11]
20003cbc:	2b00      	cmp	r3, #0
20003cbe:	d101      	bne.n	20003cc4 <HAL_DMA_PollForTransfer+0x5e>
20003cc0:	2301      	movs	r3, #1
20003cc2:	e001      	b.n	20003cc8 <HAL_DMA_PollForTransfer+0x62>
20003cc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
20003cc8:	617b      	str	r3, [r7, #20]

  /* Get DMA channel status */
  tmp_csr = hdma->Instance->CSR;
20003cca:	68fb      	ldr	r3, [r7, #12]
20003ccc:	681b      	ldr	r3, [r3, #0]
20003cce:	691b      	ldr	r3, [r3, #16]
20003cd0:	61fb      	str	r3, [r7, #28]

  while ((tmp_csr & level_flag) == 0U)
20003cd2:	e01d      	b.n	20003d10 <HAL_DMA_PollForTransfer+0xaa>
  {
    /* Check for the timeout */
    if (Timeout != HAL_MAX_DELAY)
20003cd4:	687b      	ldr	r3, [r7, #4]
20003cd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
20003cda:	d015      	beq.n	20003d08 <HAL_DMA_PollForTransfer+0xa2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
20003cdc:	f7fe fe12 	bl	20002904 <HAL_GetTick>
20003ce0:	4602      	mov	r2, r0
20003ce2:	69bb      	ldr	r3, [r7, #24]
20003ce4:	1ad3      	subs	r3, r2, r3
20003ce6:	687a      	ldr	r2, [r7, #4]
20003ce8:	429a      	cmp	r2, r3
20003cea:	d302      	bcc.n	20003cf2 <HAL_DMA_PollForTransfer+0x8c>
20003cec:	687b      	ldr	r3, [r7, #4]
20003cee:	2b00      	cmp	r3, #0
20003cf0:	d10a      	bne.n	20003d08 <HAL_DMA_PollForTransfer+0xa2>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
20003cf2:	68fb      	ldr	r3, [r7, #12]
20003cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003cf6:	f043 0210 	orr.w	r2, r3, #16
20003cfa:	68fb      	ldr	r3, [r7, #12]
20003cfc:	659a      	str	r2, [r3, #88]	@ 0x58
          Note that the Abort function will
          - Clear all transfer flags.
          - Unlock.
          - Set the State.
        */
        (void)HAL_DMA_Abort(hdma);
20003cfe:	68f8      	ldr	r0, [r7, #12]
20003d00:	f7ff ff0c 	bl	20003b1c <HAL_DMA_Abort>

        return HAL_ERROR;
20003d04:	2301      	movs	r3, #1
20003d06:	e090      	b.n	20003e2a <HAL_DMA_PollForTransfer+0x1c4>
      }
    }

    /* Get a newer CSR register value */
    tmp_csr = hdma->Instance->CSR;
20003d08:	68fb      	ldr	r3, [r7, #12]
20003d0a:	681b      	ldr	r3, [r3, #0]
20003d0c:	691b      	ldr	r3, [r3, #16]
20003d0e:	61fb      	str	r3, [r7, #28]
  while ((tmp_csr & level_flag) == 0U)
20003d10:	69fa      	ldr	r2, [r7, #28]
20003d12:	697b      	ldr	r3, [r7, #20]
20003d14:	4013      	ands	r3, r2
20003d16:	2b00      	cmp	r3, #0
20003d18:	d0dc      	beq.n	20003cd4 <HAL_DMA_PollForTransfer+0x6e>
  }

  /* Check trigger overrun flag */
  if ((tmp_csr & DMA_FLAG_TO) != 0U)
20003d1a:	69fb      	ldr	r3, [r7, #28]
20003d1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20003d20:	2b00      	cmp	r3, #0
20003d22:	d00a      	beq.n	20003d3a <HAL_DMA_PollForTransfer+0xd4>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_TO;
20003d24:	68fb      	ldr	r3, [r7, #12]
20003d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003d28:	f043 0208 	orr.w	r2, r3, #8
20003d2c:	68fb      	ldr	r3, [r7, #12]
20003d2e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the error flag */
    __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
20003d30:	68fb      	ldr	r3, [r7, #12]
20003d32:	681b      	ldr	r3, [r3, #0]
20003d34:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
20003d38:	60da      	str	r2, [r3, #12]
  }

  /* Check error flags */
  if ((tmp_csr & (DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE)) != 0U)
20003d3a:	69fb      	ldr	r3, [r7, #28]
20003d3c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
20003d40:	2b00      	cmp	r3, #0
20003d42:	d04b      	beq.n	20003ddc <HAL_DMA_PollForTransfer+0x176>
  {
    /* Check the data transfer error flag */
    if ((tmp_csr & DMA_FLAG_DTE) != 0U)
20003d44:	69fb      	ldr	r3, [r7, #28]
20003d46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20003d4a:	2b00      	cmp	r3, #0
20003d4c:	d00a      	beq.n	20003d64 <HAL_DMA_PollForTransfer+0xfe>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
20003d4e:	68fb      	ldr	r3, [r7, #12]
20003d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003d52:	f043 0201 	orr.w	r2, r3, #1
20003d56:	68fb      	ldr	r3, [r7, #12]
20003d58:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
20003d5a:	68fb      	ldr	r3, [r7, #12]
20003d5c:	681b      	ldr	r3, [r3, #0]
20003d5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
20003d62:	60da      	str	r2, [r3, #12]
    }

    /* Check the update link error flag */
    if ((tmp_csr & DMA_FLAG_ULE) != 0U)
20003d64:	69fb      	ldr	r3, [r7, #28]
20003d66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20003d6a:	2b00      	cmp	r3, #0
20003d6c:	d00a      	beq.n	20003d84 <HAL_DMA_PollForTransfer+0x11e>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
20003d6e:	68fb      	ldr	r3, [r7, #12]
20003d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003d72:	f043 0202 	orr.w	r2, r3, #2
20003d76:	68fb      	ldr	r3, [r7, #12]
20003d78:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
20003d7a:	68fb      	ldr	r3, [r7, #12]
20003d7c:	681b      	ldr	r3, [r3, #0]
20003d7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
20003d82:	60da      	str	r2, [r3, #12]
    }

    /* Check the user setting error flag */
    if ((tmp_csr & DMA_FLAG_USE) != 0U)
20003d84:	69fb      	ldr	r3, [r7, #28]
20003d86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20003d8a:	2b00      	cmp	r3, #0
20003d8c:	d00a      	beq.n	20003da4 <HAL_DMA_PollForTransfer+0x13e>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
20003d8e:	68fb      	ldr	r3, [r7, #12]
20003d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003d92:	f043 0204 	orr.w	r2, r3, #4
20003d96:	68fb      	ldr	r3, [r7, #12]
20003d98:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
20003d9a:	68fb      	ldr	r3, [r7, #12]
20003d9c:	681b      	ldr	r3, [r3, #0]
20003d9e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
20003da2:	60da      	str	r2, [r3, #12]
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
20003da4:	68fb      	ldr	r3, [r7, #12]
20003da6:	681b      	ldr	r3, [r3, #0]
20003da8:	695a      	ldr	r2, [r3, #20]
20003daa:	68fb      	ldr	r3, [r7, #12]
20003dac:	681b      	ldr	r3, [r3, #0]
20003dae:	f042 0202 	orr.w	r2, r2, #2
20003db2:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
20003db4:	68fb      	ldr	r3, [r7, #12]
20003db6:	2201      	movs	r2, #1
20003db8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003dbc:	68fb      	ldr	r3, [r7, #12]
20003dbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003dc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003dc4:	2b00      	cmp	r3, #0
20003dc6:	d003      	beq.n	20003dd0 <HAL_DMA_PollForTransfer+0x16a>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003dc8:	68fb      	ldr	r3, [r7, #12]
20003dca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003dcc:	2201      	movs	r2, #1
20003dce:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003dd0:	68fb      	ldr	r3, [r7, #12]
20003dd2:	2200      	movs	r2, #0
20003dd4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20003dd8:	2301      	movs	r3, #1
20003dda:	e026      	b.n	20003e2a <HAL_DMA_PollForTransfer+0x1c4>
  }

  /* Clear the transfer level flag */
  if (CompleteLevel == HAL_DMA_HALF_TRANSFER)
20003ddc:	7afb      	ldrb	r3, [r7, #11]
20003dde:	2b01      	cmp	r3, #1
20003de0:	d105      	bne.n	20003dee <HAL_DMA_PollForTransfer+0x188>
  {
    /* Clear the Half Transfer flag */
    __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
20003de2:	68fb      	ldr	r3, [r7, #12]
20003de4:	681b      	ldr	r3, [r3, #0]
20003de6:	f44f 7200 	mov.w	r2, #512	@ 0x200
20003dea:	60da      	str	r2, [r3, #12]
20003dec:	e01c      	b.n	20003e28 <HAL_DMA_PollForTransfer+0x1c2>
  }
  else if (CompleteLevel == HAL_DMA_FULL_TRANSFER)
20003dee:	7afb      	ldrb	r3, [r7, #11]
20003df0:	2b00      	cmp	r3, #0
20003df2:	d117      	bne.n	20003e24 <HAL_DMA_PollForTransfer+0x1be>
  {
    /* Clear the transfer flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
20003df4:	68fb      	ldr	r3, [r7, #12]
20003df6:	681b      	ldr	r3, [r3, #0]
20003df8:	f44f 7240 	mov.w	r2, #768	@ 0x300
20003dfc:	60da      	str	r2, [r3, #12]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
20003dfe:	68fb      	ldr	r3, [r7, #12]
20003e00:	2201      	movs	r2, #1
20003e02:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003e06:	68fb      	ldr	r3, [r7, #12]
20003e08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003e0e:	2b00      	cmp	r3, #0
20003e10:	d003      	beq.n	20003e1a <HAL_DMA_PollForTransfer+0x1b4>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003e12:	68fb      	ldr	r3, [r7, #12]
20003e14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003e16:	2201      	movs	r2, #1
20003e18:	731a      	strb	r2, [r3, #12]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
20003e1a:	68fb      	ldr	r3, [r7, #12]
20003e1c:	2200      	movs	r2, #0
20003e1e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
20003e22:	e001      	b.n	20003e28 <HAL_DMA_PollForTransfer+0x1c2>
  }
  else
  {
    return HAL_ERROR;
20003e24:	2301      	movs	r3, #1
20003e26:	e000      	b.n	20003e2a <HAL_DMA_PollForTransfer+0x1c4>
  }

  return HAL_OK;
20003e28:	2300      	movs	r3, #0
}
20003e2a:	4618      	mov	r0, r3
20003e2c:	3720      	adds	r7, #32
20003e2e:	46bd      	mov	sp, r7
20003e30:	bd80      	pop	{r7, pc}

20003e32 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
20003e32:	b580      	push	{r7, lr}
20003e34:	b086      	sub	sp, #24
20003e36:	af00      	add	r7, sp, #0
20003e38:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
20003e3a:	687b      	ldr	r3, [r7, #4]
20003e3c:	681b      	ldr	r3, [r3, #0]
20003e3e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20003e42:	f023 030f 	bic.w	r3, r3, #15
20003e46:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
20003e48:	687b      	ldr	r3, [r7, #4]
20003e4a:	681b      	ldr	r3, [r3, #0]
20003e4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
20003e50:	3b50      	subs	r3, #80	@ 0x50
20003e52:	09db      	lsrs	r3, r3, #7
20003e54:	f003 031f 	and.w	r3, r3, #31
20003e58:	2201      	movs	r2, #1
20003e5a:	fa02 f303 	lsl.w	r3, r2, r3
20003e5e:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
20003e60:	697b      	ldr	r3, [r7, #20]
20003e62:	68db      	ldr	r3, [r3, #12]
20003e64:	693a      	ldr	r2, [r7, #16]
20003e66:	4013      	ands	r3, r2
20003e68:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
20003e6a:	68fb      	ldr	r3, [r7, #12]
20003e6c:	2b00      	cmp	r3, #0
20003e6e:	f000 813b 	beq.w	200040e8 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
20003e72:	687b      	ldr	r3, [r7, #4]
20003e74:	681b      	ldr	r3, [r3, #0]
20003e76:	691b      	ldr	r3, [r3, #16]
20003e78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20003e7c:	2b00      	cmp	r3, #0
20003e7e:	d011      	beq.n	20003ea4 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
20003e80:	687b      	ldr	r3, [r7, #4]
20003e82:	681b      	ldr	r3, [r3, #0]
20003e84:	695b      	ldr	r3, [r3, #20]
20003e86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20003e8a:	2b00      	cmp	r3, #0
20003e8c:	d00a      	beq.n	20003ea4 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
20003e8e:	687b      	ldr	r3, [r7, #4]
20003e90:	681b      	ldr	r3, [r3, #0]
20003e92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
20003e96:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
20003e98:	687b      	ldr	r3, [r7, #4]
20003e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003e9c:	f043 0201 	orr.w	r2, r3, #1
20003ea0:	687b      	ldr	r3, [r7, #4]
20003ea2:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
20003ea4:	687b      	ldr	r3, [r7, #4]
20003ea6:	681b      	ldr	r3, [r3, #0]
20003ea8:	691b      	ldr	r3, [r3, #16]
20003eaa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20003eae:	2b00      	cmp	r3, #0
20003eb0:	d011      	beq.n	20003ed6 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
20003eb2:	687b      	ldr	r3, [r7, #4]
20003eb4:	681b      	ldr	r3, [r3, #0]
20003eb6:	695b      	ldr	r3, [r3, #20]
20003eb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20003ebc:	2b00      	cmp	r3, #0
20003ebe:	d00a      	beq.n	20003ed6 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
20003ec0:	687b      	ldr	r3, [r7, #4]
20003ec2:	681b      	ldr	r3, [r3, #0]
20003ec4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
20003ec8:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
20003eca:	687b      	ldr	r3, [r7, #4]
20003ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003ece:	f043 0202 	orr.w	r2, r3, #2
20003ed2:	687b      	ldr	r3, [r7, #4]
20003ed4:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
20003ed6:	687b      	ldr	r3, [r7, #4]
20003ed8:	681b      	ldr	r3, [r3, #0]
20003eda:	691b      	ldr	r3, [r3, #16]
20003edc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20003ee0:	2b00      	cmp	r3, #0
20003ee2:	d011      	beq.n	20003f08 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
20003ee4:	687b      	ldr	r3, [r7, #4]
20003ee6:	681b      	ldr	r3, [r3, #0]
20003ee8:	695b      	ldr	r3, [r3, #20]
20003eea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20003eee:	2b00      	cmp	r3, #0
20003ef0:	d00a      	beq.n	20003f08 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
20003ef2:	687b      	ldr	r3, [r7, #4]
20003ef4:	681b      	ldr	r3, [r3, #0]
20003ef6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
20003efa:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
20003efc:	687b      	ldr	r3, [r7, #4]
20003efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003f00:	f043 0204 	orr.w	r2, r3, #4
20003f04:	687b      	ldr	r3, [r7, #4]
20003f06:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
20003f08:	687b      	ldr	r3, [r7, #4]
20003f0a:	681b      	ldr	r3, [r3, #0]
20003f0c:	691b      	ldr	r3, [r3, #16]
20003f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20003f12:	2b00      	cmp	r3, #0
20003f14:	d011      	beq.n	20003f3a <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
20003f16:	687b      	ldr	r3, [r7, #4]
20003f18:	681b      	ldr	r3, [r3, #0]
20003f1a:	695b      	ldr	r3, [r3, #20]
20003f1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20003f20:	2b00      	cmp	r3, #0
20003f22:	d00a      	beq.n	20003f3a <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
20003f24:	687b      	ldr	r3, [r7, #4]
20003f26:	681b      	ldr	r3, [r3, #0]
20003f28:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
20003f2c:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
20003f2e:	687b      	ldr	r3, [r7, #4]
20003f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003f32:	f043 0208 	orr.w	r2, r3, #8
20003f36:	687b      	ldr	r3, [r7, #4]
20003f38:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
20003f3a:	687b      	ldr	r3, [r7, #4]
20003f3c:	681b      	ldr	r3, [r3, #0]
20003f3e:	691b      	ldr	r3, [r3, #16]
20003f40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20003f44:	2b00      	cmp	r3, #0
20003f46:	d013      	beq.n	20003f70 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
20003f48:	687b      	ldr	r3, [r7, #4]
20003f4a:	681b      	ldr	r3, [r3, #0]
20003f4c:	695b      	ldr	r3, [r3, #20]
20003f4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20003f52:	2b00      	cmp	r3, #0
20003f54:	d00c      	beq.n	20003f70 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
20003f56:	687b      	ldr	r3, [r7, #4]
20003f58:	681b      	ldr	r3, [r3, #0]
20003f5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
20003f5e:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
20003f60:	687b      	ldr	r3, [r7, #4]
20003f62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20003f64:	2b00      	cmp	r3, #0
20003f66:	d003      	beq.n	20003f70 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
20003f68:	687b      	ldr	r3, [r7, #4]
20003f6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20003f6c:	6878      	ldr	r0, [r7, #4]
20003f6e:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
20003f70:	687b      	ldr	r3, [r7, #4]
20003f72:	681b      	ldr	r3, [r3, #0]
20003f74:	691b      	ldr	r3, [r3, #16]
20003f76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20003f7a:	2b00      	cmp	r3, #0
20003f7c:	d04c      	beq.n	20004018 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
20003f7e:	687b      	ldr	r3, [r7, #4]
20003f80:	681b      	ldr	r3, [r3, #0]
20003f82:	695b      	ldr	r3, [r3, #20]
20003f84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20003f88:	2b00      	cmp	r3, #0
20003f8a:	d045      	beq.n	20004018 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
20003f8c:	687b      	ldr	r3, [r7, #4]
20003f8e:	681b      	ldr	r3, [r3, #0]
20003f90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
20003f94:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
20003f96:	687b      	ldr	r3, [r7, #4]
20003f98:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003f9c:	b2db      	uxtb	r3, r3
20003f9e:	2b04      	cmp	r3, #4
20003fa0:	d12e      	bne.n	20004000 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
20003fa2:	687b      	ldr	r3, [r7, #4]
20003fa4:	681b      	ldr	r3, [r3, #0]
20003fa6:	695a      	ldr	r2, [r3, #20]
20003fa8:	687b      	ldr	r3, [r7, #4]
20003faa:	681b      	ldr	r3, [r3, #0]
20003fac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
20003fb0:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
20003fb2:	687b      	ldr	r3, [r7, #4]
20003fb4:	681b      	ldr	r3, [r3, #0]
20003fb6:	695a      	ldr	r2, [r3, #20]
20003fb8:	687b      	ldr	r3, [r7, #4]
20003fba:	681b      	ldr	r3, [r3, #0]
20003fbc:	f042 0202 	orr.w	r2, r2, #2
20003fc0:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
20003fc2:	687b      	ldr	r3, [r7, #4]
20003fc4:	2201      	movs	r2, #1
20003fc6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003fca:	687b      	ldr	r3, [r7, #4]
20003fcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003fce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003fd2:	2b00      	cmp	r3, #0
20003fd4:	d007      	beq.n	20003fe6 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003fd6:	687b      	ldr	r3, [r7, #4]
20003fd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003fda:	2201      	movs	r2, #1
20003fdc:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
20003fde:	687b      	ldr	r3, [r7, #4]
20003fe0:	681b      	ldr	r3, [r3, #0]
20003fe2:	2200      	movs	r2, #0
20003fe4:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
20003fe6:	687b      	ldr	r3, [r7, #4]
20003fe8:	2200      	movs	r2, #0
20003fea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
20003fee:	687b      	ldr	r3, [r7, #4]
20003ff0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20003ff2:	2b00      	cmp	r3, #0
20003ff4:	d07a      	beq.n	200040ec <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
20003ff6:	687b      	ldr	r3, [r7, #4]
20003ff8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20003ffa:	6878      	ldr	r0, [r7, #4]
20003ffc:	4798      	blx	r3
        }

        return;
20003ffe:	e075      	b.n	200040ec <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
20004000:	687b      	ldr	r3, [r7, #4]
20004002:	2205      	movs	r2, #5
20004004:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
20004008:	687b      	ldr	r3, [r7, #4]
2000400a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
2000400c:	2b00      	cmp	r3, #0
2000400e:	d003      	beq.n	20004018 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
20004010:	687b      	ldr	r3, [r7, #4]
20004012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20004014:	6878      	ldr	r0, [r7, #4]
20004016:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
20004018:	687b      	ldr	r3, [r7, #4]
2000401a:	681b      	ldr	r3, [r3, #0]
2000401c:	691b      	ldr	r3, [r3, #16]
2000401e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20004022:	2b00      	cmp	r3, #0
20004024:	d039      	beq.n	2000409a <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
20004026:	687b      	ldr	r3, [r7, #4]
20004028:	681b      	ldr	r3, [r3, #0]
2000402a:	695b      	ldr	r3, [r3, #20]
2000402c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20004030:	2b00      	cmp	r3, #0
20004032:	d032      	beq.n	2000409a <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20004034:	687b      	ldr	r3, [r7, #4]
20004036:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20004038:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000403c:	2b00      	cmp	r3, #0
2000403e:	d012      	beq.n	20004066 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
20004040:	687b      	ldr	r3, [r7, #4]
20004042:	681b      	ldr	r3, [r3, #0]
20004044:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20004046:	2b00      	cmp	r3, #0
20004048:	d116      	bne.n	20004078 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
2000404a:	687b      	ldr	r3, [r7, #4]
2000404c:	681b      	ldr	r3, [r3, #0]
2000404e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20004050:	2b00      	cmp	r3, #0
20004052:	d111      	bne.n	20004078 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
20004054:	687b      	ldr	r3, [r7, #4]
20004056:	2201      	movs	r2, #1
20004058:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
2000405c:	687b      	ldr	r3, [r7, #4]
2000405e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004060:	2201      	movs	r2, #1
20004062:	731a      	strb	r2, [r3, #12]
20004064:	e008      	b.n	20004078 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
20004066:	687b      	ldr	r3, [r7, #4]
20004068:	681b      	ldr	r3, [r3, #0]
2000406a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000406c:	2b00      	cmp	r3, #0
2000406e:	d103      	bne.n	20004078 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
20004070:	687b      	ldr	r3, [r7, #4]
20004072:	2201      	movs	r2, #1
20004074:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
20004078:	687b      	ldr	r3, [r7, #4]
2000407a:	681b      	ldr	r3, [r3, #0]
2000407c:	f44f 7240 	mov.w	r2, #768	@ 0x300
20004080:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
20004082:	687b      	ldr	r3, [r7, #4]
20004084:	2200      	movs	r2, #0
20004086:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
2000408a:	687b      	ldr	r3, [r7, #4]
2000408c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
2000408e:	2b00      	cmp	r3, #0
20004090:	d003      	beq.n	2000409a <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
20004092:	687b      	ldr	r3, [r7, #4]
20004094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
20004096:	6878      	ldr	r0, [r7, #4]
20004098:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
2000409a:	687b      	ldr	r3, [r7, #4]
2000409c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000409e:	2b00      	cmp	r3, #0
200040a0:	d025      	beq.n	200040ee <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
200040a2:	687b      	ldr	r3, [r7, #4]
200040a4:	681b      	ldr	r3, [r3, #0]
200040a6:	695a      	ldr	r2, [r3, #20]
200040a8:	687b      	ldr	r3, [r7, #4]
200040aa:	681b      	ldr	r3, [r3, #0]
200040ac:	f042 0202 	orr.w	r2, r2, #2
200040b0:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
200040b2:	687b      	ldr	r3, [r7, #4]
200040b4:	2201      	movs	r2, #1
200040b6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
200040ba:	687b      	ldr	r3, [r7, #4]
200040bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200040be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200040c2:	2b00      	cmp	r3, #0
200040c4:	d003      	beq.n	200040ce <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
200040c6:	687b      	ldr	r3, [r7, #4]
200040c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200040ca:	2201      	movs	r2, #1
200040cc:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
200040ce:	687b      	ldr	r3, [r7, #4]
200040d0:	2200      	movs	r2, #0
200040d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
200040d6:	687b      	ldr	r3, [r7, #4]
200040d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
200040da:	2b00      	cmp	r3, #0
200040dc:	d007      	beq.n	200040ee <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
200040de:	687b      	ldr	r3, [r7, #4]
200040e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
200040e2:	6878      	ldr	r0, [r7, #4]
200040e4:	4798      	blx	r3
200040e6:	e002      	b.n	200040ee <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
200040e8:	bf00      	nop
200040ea:	e000      	b.n	200040ee <HAL_DMA_IRQHandler+0x2bc>
        return;
200040ec:	bf00      	nop
    }
  }
}
200040ee:	3718      	adds	r7, #24
200040f0:	46bd      	mov	sp, r7
200040f2:	bd80      	pop	{r7, pc}

200040f4 <HAL_DMA_RegisterCallback>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *const hdma,
                                           HAL_DMA_CallbackIDTypeDef CallbackID,
                                           void (*const pCallback)(DMA_HandleTypeDef *const _hdma))
{
200040f4:	b480      	push	{r7}
200040f6:	b087      	sub	sp, #28
200040f8:	af00      	add	r7, sp, #0
200040fa:	60f8      	str	r0, [r7, #12]
200040fc:	460b      	mov	r3, r1
200040fe:	607a      	str	r2, [r7, #4]
20004100:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
20004102:	2300      	movs	r3, #0
20004104:	75fb      	strb	r3, [r7, #23]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20004106:	68fb      	ldr	r3, [r7, #12]
20004108:	2b00      	cmp	r3, #0
2000410a:	d101      	bne.n	20004110 <HAL_DMA_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
2000410c:	2301      	movs	r3, #1
2000410e:	e02f      	b.n	20004170 <HAL_DMA_RegisterCallback+0x7c>
  }

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
20004110:	68fb      	ldr	r3, [r7, #12]
20004112:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004116:	b2db      	uxtb	r3, r3
20004118:	2b01      	cmp	r3, #1
2000411a:	d126      	bne.n	2000416a <HAL_DMA_RegisterCallback+0x76>
  {
    /* Check callback ID */
    switch (CallbackID)
2000411c:	7afb      	ldrb	r3, [r7, #11]
2000411e:	2b04      	cmp	r3, #4
20004120:	d820      	bhi.n	20004164 <HAL_DMA_RegisterCallback+0x70>
20004122:	a201      	add	r2, pc, #4	@ (adr r2, 20004128 <HAL_DMA_RegisterCallback+0x34>)
20004124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20004128:	2000413d 	.word	0x2000413d
2000412c:	20004145 	.word	0x20004145
20004130:	2000414d 	.word	0x2000414d
20004134:	20004155 	.word	0x20004155
20004138:	2000415d 	.word	0x2000415d
    {
      case HAL_DMA_XFER_CPLT_CB_ID:
      {
        /* Register transfer complete callback */
        hdma->XferCpltCallback = pCallback;
2000413c:	68fb      	ldr	r3, [r7, #12]
2000413e:	687a      	ldr	r2, [r7, #4]
20004140:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
20004142:	e014      	b.n	2000416e <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_HALFCPLT_CB_ID:
      {
        /* Register half transfer callback */
        hdma->XferHalfCpltCallback = pCallback;
20004144:	68fb      	ldr	r3, [r7, #12]
20004146:	687a      	ldr	r2, [r7, #4]
20004148:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
2000414a:	e010      	b.n	2000416e <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_ERROR_CB_ID:
      {
        /* Register transfer error callback */
        hdma->XferErrorCallback = pCallback;
2000414c:	68fb      	ldr	r3, [r7, #12]
2000414e:	687a      	ldr	r2, [r7, #4]
20004150:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
20004152:	e00c      	b.n	2000416e <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_ABORT_CB_ID:
      {
        /* Register abort callback */
        hdma->XferAbortCallback = pCallback;
20004154:	68fb      	ldr	r3, [r7, #12]
20004156:	687a      	ldr	r2, [r7, #4]
20004158:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
2000415a:	e008      	b.n	2000416e <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_SUSPEND_CB_ID:
      {
        /* Register suspend callback */
        hdma->XferSuspendCallback = pCallback;
2000415c:	68fb      	ldr	r3, [r7, #12]
2000415e:	687a      	ldr	r2, [r7, #4]
20004160:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
20004162:	e004      	b.n	2000416e <HAL_DMA_RegisterCallback+0x7a>
      }

      default:
      {
        /* Update error status */
        status = HAL_ERROR;
20004164:	2301      	movs	r3, #1
20004166:	75fb      	strb	r3, [r7, #23]
        break;
20004168:	e001      	b.n	2000416e <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    /* Update error status */
    status =  HAL_ERROR;
2000416a:	2301      	movs	r3, #1
2000416c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
2000416e:	7dfb      	ldrb	r3, [r7, #23]
}
20004170:	4618      	mov	r0, r3
20004172:	371c      	adds	r7, #28
20004174:	46bd      	mov	sp, r7
20004176:	f85d 7b04 	ldr.w	r7, [sp], #4
2000417a:	4770      	bx	lr

2000417c <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID : User Callback identifier which could be a value of HAL_DMA_CallbackIDTypeDef enum.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *const hdma,
                                             HAL_DMA_CallbackIDTypeDef CallbackID)
{
2000417c:	b480      	push	{r7}
2000417e:	b085      	sub	sp, #20
20004180:	af00      	add	r7, sp, #0
20004182:	6078      	str	r0, [r7, #4]
20004184:	460b      	mov	r3, r1
20004186:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
20004188:	2300      	movs	r3, #0
2000418a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
2000418c:	687b      	ldr	r3, [r7, #4]
2000418e:	2b00      	cmp	r3, #0
20004190:	d101      	bne.n	20004196 <HAL_DMA_UnRegisterCallback+0x1a>
  {
    return HAL_ERROR;
20004192:	2301      	movs	r3, #1
20004194:	e042      	b.n	2000421c <HAL_DMA_UnRegisterCallback+0xa0>
  }

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
20004196:	687b      	ldr	r3, [r7, #4]
20004198:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
2000419c:	b2db      	uxtb	r3, r3
2000419e:	2b01      	cmp	r3, #1
200041a0:	d139      	bne.n	20004216 <HAL_DMA_UnRegisterCallback+0x9a>
  {
    /* Check callback ID */
    switch (CallbackID)
200041a2:	78fb      	ldrb	r3, [r7, #3]
200041a4:	2b05      	cmp	r3, #5
200041a6:	d833      	bhi.n	20004210 <HAL_DMA_UnRegisterCallback+0x94>
200041a8:	a201      	add	r2, pc, #4	@ (adr r2, 200041b0 <HAL_DMA_UnRegisterCallback+0x34>)
200041aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200041ae:	bf00      	nop
200041b0:	200041c9 	.word	0x200041c9
200041b4:	200041d1 	.word	0x200041d1
200041b8:	200041d9 	.word	0x200041d9
200041bc:	200041e1 	.word	0x200041e1
200041c0:	200041e9 	.word	0x200041e9
200041c4:	200041f1 	.word	0x200041f1
    {
      case HAL_DMA_XFER_CPLT_CB_ID:
      {
        /* UnRegister transfer complete callback */
        hdma->XferCpltCallback = NULL;
200041c8:	687b      	ldr	r3, [r7, #4]
200041ca:	2200      	movs	r2, #0
200041cc:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
200041ce:	e024      	b.n	2000421a <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_HALFCPLT_CB_ID:
      {
        /* UnRegister half transfer callback */
        hdma->XferHalfCpltCallback = NULL;
200041d0:	687b      	ldr	r3, [r7, #4]
200041d2:	2200      	movs	r2, #0
200041d4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
200041d6:	e020      	b.n	2000421a <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_ERROR_CB_ID:
      {
        /* UnRegister transfer error callback */
        hdma->XferErrorCallback = NULL;
200041d8:	687b      	ldr	r3, [r7, #4]
200041da:	2200      	movs	r2, #0
200041dc:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
200041de:	e01c      	b.n	2000421a <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_ABORT_CB_ID:
      {
        /* UnRegister abort callback */
        hdma->XferAbortCallback = NULL;
200041e0:	687b      	ldr	r3, [r7, #4]
200041e2:	2200      	movs	r2, #0
200041e4:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
200041e6:	e018      	b.n	2000421a <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_SUSPEND_CB_ID:
      {
        /* UnRegister suspend callback */
        hdma->XferSuspendCallback = NULL;
200041e8:	687b      	ldr	r3, [r7, #4]
200041ea:	2200      	movs	r2, #0
200041ec:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
200041ee:	e014      	b.n	2000421a <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_ALL_CB_ID:
      {
        /* UnRegister all available callbacks */
        hdma->XferCpltCallback     = NULL;
200041f0:	687b      	ldr	r3, [r7, #4]
200041f2:	2200      	movs	r2, #0
200041f4:	661a      	str	r2, [r3, #96]	@ 0x60
        hdma->XferHalfCpltCallback = NULL;
200041f6:	687b      	ldr	r3, [r7, #4]
200041f8:	2200      	movs	r2, #0
200041fa:	665a      	str	r2, [r3, #100]	@ 0x64
        hdma->XferErrorCallback    = NULL;
200041fc:	687b      	ldr	r3, [r7, #4]
200041fe:	2200      	movs	r2, #0
20004200:	669a      	str	r2, [r3, #104]	@ 0x68
        hdma->XferAbortCallback    = NULL;
20004202:	687b      	ldr	r3, [r7, #4]
20004204:	2200      	movs	r2, #0
20004206:	66da      	str	r2, [r3, #108]	@ 0x6c
        hdma->XferSuspendCallback  = NULL;
20004208:	687b      	ldr	r3, [r7, #4]
2000420a:	2200      	movs	r2, #0
2000420c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
2000420e:	e004      	b.n	2000421a <HAL_DMA_UnRegisterCallback+0x9e>
      }

      default:
      {
        /* Update error status */
        status = HAL_ERROR;
20004210:	2301      	movs	r3, #1
20004212:	73fb      	strb	r3, [r7, #15]
        break;
20004214:	e001      	b.n	2000421a <HAL_DMA_UnRegisterCallback+0x9e>
    }
  }
  else
  {
    /* Update error status */
    status = HAL_ERROR;
20004216:	2301      	movs	r3, #1
20004218:	73fb      	strb	r3, [r7, #15]
  }

  return status;
2000421a:	7bfb      	ldrb	r3, [r7, #15]
}
2000421c:	4618      	mov	r0, r3
2000421e:	3714      	adds	r7, #20
20004220:	46bd      	mov	sp, r7
20004222:	f85d 7b04 	ldr.w	r7, [sp], #4
20004226:	4770      	bx	lr

20004228 <HAL_DMA_GetState>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA state.
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef const *const hdma)
{
20004228:	b480      	push	{r7}
2000422a:	b083      	sub	sp, #12
2000422c:	af00      	add	r7, sp, #0
2000422e:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel state */
  return hdma->State;
20004230:	687b      	ldr	r3, [r7, #4]
20004232:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004236:	b2db      	uxtb	r3, r3
}
20004238:	4618      	mov	r0, r3
2000423a:	370c      	adds	r7, #12
2000423c:	46bd      	mov	sp, r7
2000423e:	f85d 7b04 	ldr.w	r7, [sp], #4
20004242:	4770      	bx	lr

20004244 <HAL_DMA_GetError>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA Error Code.
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef const *const hdma)
{
20004244:	b480      	push	{r7}
20004246:	b083      	sub	sp, #12
20004248:	af00      	add	r7, sp, #0
2000424a:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel error code */
  return hdma->ErrorCode;
2000424c:	687b      	ldr	r3, [r7, #4]
2000424e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
20004250:	4618      	mov	r0, r3
20004252:	370c      	adds	r7, #12
20004254:	46bd      	mov	sp, r7
20004256:	f85d 7b04 	ldr.w	r7, [sp], #4
2000425a:	4770      	bx	lr

2000425c <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
2000425c:	b480      	push	{r7}
2000425e:	b085      	sub	sp, #20
20004260:	af00      	add	r7, sp, #0
20004262:	6078      	str	r0, [r7, #4]
20004264:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20004266:	687b      	ldr	r3, [r7, #4]
20004268:	2b00      	cmp	r3, #0
2000426a:	d101      	bne.n	20004270 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
2000426c:	2301      	movs	r3, #1
2000426e:	e02b      	b.n	200042c8 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
20004270:	687b      	ldr	r3, [r7, #4]
20004272:	681b      	ldr	r3, [r3, #0]
20004274:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20004278:	f023 030f 	bic.w	r3, r3, #15
2000427c:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
2000427e:	687b      	ldr	r3, [r7, #4]
20004280:	681b      	ldr	r3, [r3, #0]
20004282:	f3c3 030b 	ubfx	r3, r3, #0, #12
20004286:	3b50      	subs	r3, #80	@ 0x50
20004288:	09db      	lsrs	r3, r3, #7
2000428a:	f003 031f 	and.w	r3, r3, #31
2000428e:	2201      	movs	r2, #1
20004290:	fa02 f303 	lsl.w	r3, r2, r3
20004294:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
20004296:	683b      	ldr	r3, [r7, #0]
20004298:	f003 0310 	and.w	r3, r3, #16
2000429c:	2b00      	cmp	r3, #0
2000429e:	d012      	beq.n	200042c6 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
200042a0:	683b      	ldr	r3, [r7, #0]
200042a2:	f003 0311 	and.w	r3, r3, #17
200042a6:	2b11      	cmp	r3, #17
200042a8:	d106      	bne.n	200042b8 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
200042aa:	68fb      	ldr	r3, [r7, #12]
200042ac:	685a      	ldr	r2, [r3, #4]
200042ae:	68bb      	ldr	r3, [r7, #8]
200042b0:	431a      	orrs	r2, r3
200042b2:	68fb      	ldr	r3, [r7, #12]
200042b4:	605a      	str	r2, [r3, #4]
200042b6:	e006      	b.n	200042c6 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
200042b8:	68fb      	ldr	r3, [r7, #12]
200042ba:	685a      	ldr	r2, [r3, #4]
200042bc:	68bb      	ldr	r3, [r7, #8]
200042be:	43db      	mvns	r3, r3
200042c0:	401a      	ands	r2, r3
200042c2:	68fb      	ldr	r3, [r7, #12]
200042c4:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
200042c6:	2300      	movs	r3, #0
}
200042c8:	4618      	mov	r0, r3
200042ca:	3714      	adds	r7, #20
200042cc:	46bd      	mov	sp, r7
200042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
200042d2:	4770      	bx	lr

200042d4 <HAL_DMA_GetConfigChannelAttributes>:
  * @param  pChannelAttributes : Pointer to the returned attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_GetConfigChannelAttributes(DMA_HandleTypeDef const *const hdma,
                                                     uint32_t *const pChannelAttributes)
{
200042d4:	b480      	push	{r7}
200042d6:	b087      	sub	sp, #28
200042d8:	af00      	add	r7, sp, #0
200042da:	6078      	str	r0, [r7, #4]
200042dc:	6039      	str	r1, [r7, #0]
  const DMA_TypeDef *p_dma_instance;
  uint32_t attributes;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle and channel attributes parameters */
  if ((hdma == NULL) || (pChannelAttributes == NULL))
200042de:	687b      	ldr	r3, [r7, #4]
200042e0:	2b00      	cmp	r3, #0
200042e2:	d002      	beq.n	200042ea <HAL_DMA_GetConfigChannelAttributes+0x16>
200042e4:	683b      	ldr	r3, [r7, #0]
200042e6:	2b00      	cmp	r3, #0
200042e8:	d101      	bne.n	200042ee <HAL_DMA_GetConfigChannelAttributes+0x1a>
  {
    return HAL_ERROR;
200042ea:	2301      	movs	r3, #1
200042ec:	e044      	b.n	20004378 <HAL_DMA_GetConfigChannelAttributes+0xa4>
  }

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
200042ee:	687b      	ldr	r3, [r7, #4]
200042f0:	681b      	ldr	r3, [r3, #0]
200042f2:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
200042f6:	f023 030f 	bic.w	r3, r3, #15
200042fa:	617b      	str	r3, [r7, #20]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
200042fc:	687b      	ldr	r3, [r7, #4]
200042fe:	681b      	ldr	r3, [r3, #0]
20004300:	f3c3 030b 	ubfx	r3, r3, #0, #12
20004304:	3b50      	subs	r3, #80	@ 0x50
20004306:	09db      	lsrs	r3, r3, #7
20004308:	f003 031f 	and.w	r3, r3, #31
2000430c:	2201      	movs	r2, #1
2000430e:	fa02 f303 	lsl.w	r3, r2, r3
20004312:	613b      	str	r3, [r7, #16]

  /* Get DMA channel privilege attribute */
  attributes = ((p_dma_instance->PRIVCFGR & channel_idx) == 0U) ? DMA_CHANNEL_NPRIV : DMA_CHANNEL_PRIV;
20004314:	697b      	ldr	r3, [r7, #20]
20004316:	685a      	ldr	r2, [r3, #4]
20004318:	693b      	ldr	r3, [r7, #16]
2000431a:	4013      	ands	r3, r2
2000431c:	2b00      	cmp	r3, #0
2000431e:	d101      	bne.n	20004324 <HAL_DMA_GetConfigChannelAttributes+0x50>
20004320:	2310      	movs	r3, #16
20004322:	e000      	b.n	20004326 <HAL_DMA_GetConfigChannelAttributes+0x52>
20004324:	2311      	movs	r3, #17
20004326:	60fb      	str	r3, [r7, #12]

  /* Get DMA channel security attribute */
  attributes |= ((p_dma_instance->SECCFGR & channel_idx) == 0U) ? DMA_CHANNEL_NSEC : DMA_CHANNEL_SEC;
20004328:	697b      	ldr	r3, [r7, #20]
2000432a:	681a      	ldr	r2, [r3, #0]
2000432c:	693b      	ldr	r3, [r7, #16]
2000432e:	4013      	ands	r3, r2
20004330:	2b00      	cmp	r3, #0
20004332:	d101      	bne.n	20004338 <HAL_DMA_GetConfigChannelAttributes+0x64>
20004334:	2320      	movs	r3, #32
20004336:	e000      	b.n	2000433a <HAL_DMA_GetConfigChannelAttributes+0x66>
20004338:	2322      	movs	r3, #34	@ 0x22
2000433a:	68fa      	ldr	r2, [r7, #12]
2000433c:	4313      	orrs	r3, r2
2000433e:	60fb      	str	r3, [r7, #12]

  /* Get DMA channel source security attribute */
  attributes |= ((hdma->Instance->CTR1 & DMA_CTR1_SSEC) == 0U) ? DMA_CHANNEL_SRC_NSEC : DMA_CHANNEL_SRC_SEC;
20004340:	687b      	ldr	r3, [r7, #4]
20004342:	681b      	ldr	r3, [r3, #0]
20004344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20004346:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000434a:	2b00      	cmp	r3, #0
2000434c:	d101      	bne.n	20004352 <HAL_DMA_GetConfigChannelAttributes+0x7e>
2000434e:	2340      	movs	r3, #64	@ 0x40
20004350:	e000      	b.n	20004354 <HAL_DMA_GetConfigChannelAttributes+0x80>
20004352:	2344      	movs	r3, #68	@ 0x44
20004354:	68fa      	ldr	r2, [r7, #12]
20004356:	4313      	orrs	r3, r2
20004358:	60fb      	str	r3, [r7, #12]

  /* Get DMA channel destination security attribute */
  attributes |= ((hdma->Instance->CTR1 & DMA_CTR1_DSEC) == 0U) ? DMA_CHANNEL_DEST_NSEC : DMA_CHANNEL_DEST_SEC;
2000435a:	687b      	ldr	r3, [r7, #4]
2000435c:	681b      	ldr	r3, [r3, #0]
2000435e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20004360:	2b00      	cmp	r3, #0
20004362:	db01      	blt.n	20004368 <HAL_DMA_GetConfigChannelAttributes+0x94>
20004364:	2380      	movs	r3, #128	@ 0x80
20004366:	e000      	b.n	2000436a <HAL_DMA_GetConfigChannelAttributes+0x96>
20004368:	2388      	movs	r3, #136	@ 0x88
2000436a:	68fa      	ldr	r2, [r7, #12]
2000436c:	4313      	orrs	r3, r2
2000436e:	60fb      	str	r3, [r7, #12]

  /* return value */
  *pChannelAttributes = attributes;
20004370:	683b      	ldr	r3, [r7, #0]
20004372:	68fa      	ldr	r2, [r7, #12]
20004374:	601a      	str	r2, [r3, #0]

  return HAL_OK;
20004376:	2300      	movs	r3, #0
}
20004378:	4618      	mov	r0, r3
2000437a:	371c      	adds	r7, #28
2000437c:	46bd      	mov	sp, r7
2000437e:	f85d 7b04 	ldr.w	r7, [sp], #4
20004382:	4770      	bx	lr

20004384 <HAL_DMA_GetLockChannelAttributes>:
  * @param  pLockState : Pointer to lock state (returned value can be DMA_CHANNEL_ATTRIBUTE_UNLOCKED or
  *                      DMA_CHANNEL_ATTRIBUTE_LOCKED).
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_GetLockChannelAttributes(DMA_HandleTypeDef const *const hdma, uint32_t *const pLockState)
{
20004384:	b480      	push	{r7}
20004386:	b085      	sub	sp, #20
20004388:	af00      	add	r7, sp, #0
2000438a:	6078      	str	r0, [r7, #4]
2000438c:	6039      	str	r1, [r7, #0]
  const DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle and lock state parameters */
  if ((hdma == NULL) || (pLockState == NULL))
2000438e:	687b      	ldr	r3, [r7, #4]
20004390:	2b00      	cmp	r3, #0
20004392:	d002      	beq.n	2000439a <HAL_DMA_GetLockChannelAttributes+0x16>
20004394:	683b      	ldr	r3, [r7, #0]
20004396:	2b00      	cmp	r3, #0
20004398:	d101      	bne.n	2000439e <HAL_DMA_GetLockChannelAttributes+0x1a>
  {
    return HAL_ERROR;
2000439a:	2301      	movs	r3, #1
2000439c:	e01f      	b.n	200043de <HAL_DMA_GetLockChannelAttributes+0x5a>
  }

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
2000439e:	687b      	ldr	r3, [r7, #4]
200043a0:	681b      	ldr	r3, [r3, #0]
200043a2:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
200043a6:	f023 030f 	bic.w	r3, r3, #15
200043aa:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
200043ac:	687b      	ldr	r3, [r7, #4]
200043ae:	681b      	ldr	r3, [r3, #0]
200043b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
200043b4:	3b50      	subs	r3, #80	@ 0x50
200043b6:	09db      	lsrs	r3, r3, #7
200043b8:	f003 031f 	and.w	r3, r3, #31
200043bc:	2201      	movs	r2, #1
200043be:	fa02 f303 	lsl.w	r3, r2, r3
200043c2:	60bb      	str	r3, [r7, #8]

  /* Get channel lock attribute state */
  *pLockState = ((p_dma_instance->RCFGLOCKR & channel_idx) == 0U) ? DMA_CHANNEL_ATTRIBUTE_UNLOCKED : \
200043c4:	68fb      	ldr	r3, [r7, #12]
200043c6:	689a      	ldr	r2, [r3, #8]
200043c8:	68bb      	ldr	r3, [r7, #8]
200043ca:	4013      	ands	r3, r2
200043cc:	2b00      	cmp	r3, #0
200043ce:	bf14      	ite	ne
200043d0:	2301      	movne	r3, #1
200043d2:	2300      	moveq	r3, #0
200043d4:	b2db      	uxtb	r3, r3
200043d6:	461a      	mov	r2, r3
200043d8:	683b      	ldr	r3, [r7, #0]
200043da:	601a      	str	r2, [r3, #0]
                DMA_CHANNEL_ATTRIBUTE_LOCKED;

  return HAL_OK;
200043dc:	2300      	movs	r3, #0
}
200043de:	4618      	mov	r0, r3
200043e0:	3714      	adds	r7, #20
200043e2:	46bd      	mov	sp, r7
200043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
200043e8:	4770      	bx	lr

200043ea <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
200043ea:	b480      	push	{r7}
200043ec:	b085      	sub	sp, #20
200043ee:	af00      	add	r7, sp, #0
200043f0:	60f8      	str	r0, [r7, #12]
200043f2:	60b9      	str	r1, [r7, #8]
200043f4:	607a      	str	r2, [r7, #4]
200043f6:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
200043f8:	68fb      	ldr	r3, [r7, #12]
200043fa:	681b      	ldr	r3, [r3, #0]
200043fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
200043fe:	0c1b      	lsrs	r3, r3, #16
20004400:	041b      	lsls	r3, r3, #16
20004402:	683a      	ldr	r2, [r7, #0]
20004404:	b291      	uxth	r1, r2
20004406:	68fa      	ldr	r2, [r7, #12]
20004408:	6812      	ldr	r2, [r2, #0]
2000440a:	430b      	orrs	r3, r1
2000440c:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
2000440e:	68fb      	ldr	r3, [r7, #12]
20004410:	681b      	ldr	r3, [r3, #0]
20004412:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
20004416:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
20004418:	68fb      	ldr	r3, [r7, #12]
2000441a:	681b      	ldr	r3, [r3, #0]
2000441c:	68ba      	ldr	r2, [r7, #8]
2000441e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
20004420:	68fb      	ldr	r3, [r7, #12]
20004422:	681b      	ldr	r3, [r3, #0]
20004424:	687a      	ldr	r2, [r7, #4]
20004426:	651a      	str	r2, [r3, #80]	@ 0x50
}
20004428:	bf00      	nop
2000442a:	3714      	adds	r7, #20
2000442c:	46bd      	mov	sp, r7
2000442e:	f85d 7b04 	ldr.w	r7, [sp], #4
20004432:	4770      	bx	lr

20004434 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
20004434:	b480      	push	{r7}
20004436:	b085      	sub	sp, #20
20004438:	af00      	add	r7, sp, #0
2000443a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
2000443c:	687b      	ldr	r3, [r7, #4]
2000443e:	6a1b      	ldr	r3, [r3, #32]
20004440:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
20004442:	687b      	ldr	r3, [r7, #4]
20004444:	681b      	ldr	r3, [r3, #0]
20004446:	695b      	ldr	r3, [r3, #20]
20004448:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
2000444c:	687b      	ldr	r3, [r7, #4]
2000444e:	681b      	ldr	r3, [r3, #0]
20004450:	68fa      	ldr	r2, [r7, #12]
20004452:	430a      	orrs	r2, r1
20004454:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
20004456:	687b      	ldr	r3, [r7, #4]
20004458:	695a      	ldr	r2, [r3, #20]
2000445a:	687b      	ldr	r3, [r7, #4]
2000445c:	69db      	ldr	r3, [r3, #28]
2000445e:	431a      	orrs	r2, r3
20004460:	687b      	ldr	r3, [r7, #4]
20004462:	691b      	ldr	r3, [r3, #16]
20004464:	431a      	orrs	r2, r3
20004466:	687b      	ldr	r3, [r7, #4]
20004468:	699b      	ldr	r3, [r3, #24]
2000446a:	4313      	orrs	r3, r2
2000446c:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
2000446e:	687b      	ldr	r3, [r7, #4]
20004470:	681b      	ldr	r3, [r3, #0]
20004472:	4a53      	ldr	r2, [pc, #332]	@ (200045c0 <DMA_Init+0x18c>)
20004474:	4293      	cmp	r3, r2
20004476:	f000 80a0 	beq.w	200045ba <DMA_Init+0x186>
2000447a:	687b      	ldr	r3, [r7, #4]
2000447c:	681b      	ldr	r3, [r3, #0]
2000447e:	4a51      	ldr	r2, [pc, #324]	@ (200045c4 <DMA_Init+0x190>)
20004480:	4293      	cmp	r3, r2
20004482:	f000 809a 	beq.w	200045ba <DMA_Init+0x186>
20004486:	687b      	ldr	r3, [r7, #4]
20004488:	681b      	ldr	r3, [r3, #0]
2000448a:	4a4f      	ldr	r2, [pc, #316]	@ (200045c8 <DMA_Init+0x194>)
2000448c:	4293      	cmp	r3, r2
2000448e:	f000 8094 	beq.w	200045ba <DMA_Init+0x186>
20004492:	687b      	ldr	r3, [r7, #4]
20004494:	681b      	ldr	r3, [r3, #0]
20004496:	4a4d      	ldr	r2, [pc, #308]	@ (200045cc <DMA_Init+0x198>)
20004498:	4293      	cmp	r3, r2
2000449a:	f000 808e 	beq.w	200045ba <DMA_Init+0x186>
2000449e:	687b      	ldr	r3, [r7, #4]
200044a0:	681b      	ldr	r3, [r3, #0]
200044a2:	4a4b      	ldr	r2, [pc, #300]	@ (200045d0 <DMA_Init+0x19c>)
200044a4:	4293      	cmp	r3, r2
200044a6:	f000 8088 	beq.w	200045ba <DMA_Init+0x186>
200044aa:	687b      	ldr	r3, [r7, #4]
200044ac:	681b      	ldr	r3, [r3, #0]
200044ae:	4a49      	ldr	r2, [pc, #292]	@ (200045d4 <DMA_Init+0x1a0>)
200044b0:	4293      	cmp	r3, r2
200044b2:	f000 8082 	beq.w	200045ba <DMA_Init+0x186>
200044b6:	687b      	ldr	r3, [r7, #4]
200044b8:	681b      	ldr	r3, [r3, #0]
200044ba:	4a47      	ldr	r2, [pc, #284]	@ (200045d8 <DMA_Init+0x1a4>)
200044bc:	4293      	cmp	r3, r2
200044be:	d07c      	beq.n	200045ba <DMA_Init+0x186>
200044c0:	687b      	ldr	r3, [r7, #4]
200044c2:	681b      	ldr	r3, [r3, #0]
200044c4:	4a45      	ldr	r2, [pc, #276]	@ (200045dc <DMA_Init+0x1a8>)
200044c6:	4293      	cmp	r3, r2
200044c8:	d077      	beq.n	200045ba <DMA_Init+0x186>
200044ca:	687b      	ldr	r3, [r7, #4]
200044cc:	681b      	ldr	r3, [r3, #0]
200044ce:	4a44      	ldr	r2, [pc, #272]	@ (200045e0 <DMA_Init+0x1ac>)
200044d0:	4293      	cmp	r3, r2
200044d2:	d072      	beq.n	200045ba <DMA_Init+0x186>
200044d4:	687b      	ldr	r3, [r7, #4]
200044d6:	681b      	ldr	r3, [r3, #0]
200044d8:	4a42      	ldr	r2, [pc, #264]	@ (200045e4 <DMA_Init+0x1b0>)
200044da:	4293      	cmp	r3, r2
200044dc:	d06d      	beq.n	200045ba <DMA_Init+0x186>
200044de:	687b      	ldr	r3, [r7, #4]
200044e0:	681b      	ldr	r3, [r3, #0]
200044e2:	4a41      	ldr	r2, [pc, #260]	@ (200045e8 <DMA_Init+0x1b4>)
200044e4:	4293      	cmp	r3, r2
200044e6:	d068      	beq.n	200045ba <DMA_Init+0x186>
200044e8:	687b      	ldr	r3, [r7, #4]
200044ea:	681b      	ldr	r3, [r3, #0]
200044ec:	4a3f      	ldr	r2, [pc, #252]	@ (200045ec <DMA_Init+0x1b8>)
200044ee:	4293      	cmp	r3, r2
200044f0:	d063      	beq.n	200045ba <DMA_Init+0x186>
200044f2:	687b      	ldr	r3, [r7, #4]
200044f4:	681b      	ldr	r3, [r3, #0]
200044f6:	4a3e      	ldr	r2, [pc, #248]	@ (200045f0 <DMA_Init+0x1bc>)
200044f8:	4293      	cmp	r3, r2
200044fa:	d05e      	beq.n	200045ba <DMA_Init+0x186>
200044fc:	687b      	ldr	r3, [r7, #4]
200044fe:	681b      	ldr	r3, [r3, #0]
20004500:	4a3c      	ldr	r2, [pc, #240]	@ (200045f4 <DMA_Init+0x1c0>)
20004502:	4293      	cmp	r3, r2
20004504:	d059      	beq.n	200045ba <DMA_Init+0x186>
20004506:	687b      	ldr	r3, [r7, #4]
20004508:	681b      	ldr	r3, [r3, #0]
2000450a:	4a3b      	ldr	r2, [pc, #236]	@ (200045f8 <DMA_Init+0x1c4>)
2000450c:	4293      	cmp	r3, r2
2000450e:	d054      	beq.n	200045ba <DMA_Init+0x186>
20004510:	687b      	ldr	r3, [r7, #4]
20004512:	681b      	ldr	r3, [r3, #0]
20004514:	4a39      	ldr	r2, [pc, #228]	@ (200045fc <DMA_Init+0x1c8>)
20004516:	4293      	cmp	r3, r2
20004518:	d04f      	beq.n	200045ba <DMA_Init+0x186>
2000451a:	687b      	ldr	r3, [r7, #4]
2000451c:	681b      	ldr	r3, [r3, #0]
2000451e:	4a38      	ldr	r2, [pc, #224]	@ (20004600 <DMA_Init+0x1cc>)
20004520:	4293      	cmp	r3, r2
20004522:	d04a      	beq.n	200045ba <DMA_Init+0x186>
20004524:	687b      	ldr	r3, [r7, #4]
20004526:	681b      	ldr	r3, [r3, #0]
20004528:	4a36      	ldr	r2, [pc, #216]	@ (20004604 <DMA_Init+0x1d0>)
2000452a:	4293      	cmp	r3, r2
2000452c:	d045      	beq.n	200045ba <DMA_Init+0x186>
2000452e:	687b      	ldr	r3, [r7, #4]
20004530:	681b      	ldr	r3, [r3, #0]
20004532:	4a35      	ldr	r2, [pc, #212]	@ (20004608 <DMA_Init+0x1d4>)
20004534:	4293      	cmp	r3, r2
20004536:	d040      	beq.n	200045ba <DMA_Init+0x186>
20004538:	687b      	ldr	r3, [r7, #4]
2000453a:	681b      	ldr	r3, [r3, #0]
2000453c:	4a33      	ldr	r2, [pc, #204]	@ (2000460c <DMA_Init+0x1d8>)
2000453e:	4293      	cmp	r3, r2
20004540:	d03b      	beq.n	200045ba <DMA_Init+0x186>
20004542:	687b      	ldr	r3, [r7, #4]
20004544:	681b      	ldr	r3, [r3, #0]
20004546:	4a32      	ldr	r2, [pc, #200]	@ (20004610 <DMA_Init+0x1dc>)
20004548:	4293      	cmp	r3, r2
2000454a:	d036      	beq.n	200045ba <DMA_Init+0x186>
2000454c:	687b      	ldr	r3, [r7, #4]
2000454e:	681b      	ldr	r3, [r3, #0]
20004550:	4a30      	ldr	r2, [pc, #192]	@ (20004614 <DMA_Init+0x1e0>)
20004552:	4293      	cmp	r3, r2
20004554:	d031      	beq.n	200045ba <DMA_Init+0x186>
20004556:	687b      	ldr	r3, [r7, #4]
20004558:	681b      	ldr	r3, [r3, #0]
2000455a:	4a2f      	ldr	r2, [pc, #188]	@ (20004618 <DMA_Init+0x1e4>)
2000455c:	4293      	cmp	r3, r2
2000455e:	d02c      	beq.n	200045ba <DMA_Init+0x186>
20004560:	687b      	ldr	r3, [r7, #4]
20004562:	681b      	ldr	r3, [r3, #0]
20004564:	4a2d      	ldr	r2, [pc, #180]	@ (2000461c <DMA_Init+0x1e8>)
20004566:	4293      	cmp	r3, r2
20004568:	d027      	beq.n	200045ba <DMA_Init+0x186>
2000456a:	687b      	ldr	r3, [r7, #4]
2000456c:	681b      	ldr	r3, [r3, #0]
2000456e:	4a2c      	ldr	r2, [pc, #176]	@ (20004620 <DMA_Init+0x1ec>)
20004570:	4293      	cmp	r3, r2
20004572:	d022      	beq.n	200045ba <DMA_Init+0x186>
20004574:	687b      	ldr	r3, [r7, #4]
20004576:	681b      	ldr	r3, [r3, #0]
20004578:	4a2a      	ldr	r2, [pc, #168]	@ (20004624 <DMA_Init+0x1f0>)
2000457a:	4293      	cmp	r3, r2
2000457c:	d01d      	beq.n	200045ba <DMA_Init+0x186>
2000457e:	687b      	ldr	r3, [r7, #4]
20004580:	681b      	ldr	r3, [r3, #0]
20004582:	4a29      	ldr	r2, [pc, #164]	@ (20004628 <DMA_Init+0x1f4>)
20004584:	4293      	cmp	r3, r2
20004586:	d018      	beq.n	200045ba <DMA_Init+0x186>
20004588:	687b      	ldr	r3, [r7, #4]
2000458a:	681b      	ldr	r3, [r3, #0]
2000458c:	4a27      	ldr	r2, [pc, #156]	@ (2000462c <DMA_Init+0x1f8>)
2000458e:	4293      	cmp	r3, r2
20004590:	d013      	beq.n	200045ba <DMA_Init+0x186>
20004592:	687b      	ldr	r3, [r7, #4]
20004594:	681b      	ldr	r3, [r3, #0]
20004596:	4a26      	ldr	r2, [pc, #152]	@ (20004630 <DMA_Init+0x1fc>)
20004598:	4293      	cmp	r3, r2
2000459a:	d00e      	beq.n	200045ba <DMA_Init+0x186>
2000459c:	687b      	ldr	r3, [r7, #4]
2000459e:	681b      	ldr	r3, [r3, #0]
200045a0:	4a24      	ldr	r2, [pc, #144]	@ (20004634 <DMA_Init+0x200>)
200045a2:	4293      	cmp	r3, r2
200045a4:	d009      	beq.n	200045ba <DMA_Init+0x186>
200045a6:	687b      	ldr	r3, [r7, #4]
200045a8:	681b      	ldr	r3, [r3, #0]
200045aa:	4a23      	ldr	r2, [pc, #140]	@ (20004638 <DMA_Init+0x204>)
200045ac:	4293      	cmp	r3, r2
200045ae:	d004      	beq.n	200045ba <DMA_Init+0x186>
200045b0:	687b      	ldr	r3, [r7, #4]
200045b2:	681b      	ldr	r3, [r3, #0]
200045b4:	4a21      	ldr	r2, [pc, #132]	@ (2000463c <DMA_Init+0x208>)
200045b6:	4293      	cmp	r3, r2
200045b8:	d142      	bne.n	20004640 <DMA_Init+0x20c>
200045ba:	2301      	movs	r3, #1
200045bc:	e041      	b.n	20004642 <DMA_Init+0x20e>
200045be:	bf00      	nop
200045c0:	40020050 	.word	0x40020050
200045c4:	50020050 	.word	0x50020050
200045c8:	400200d0 	.word	0x400200d0
200045cc:	500200d0 	.word	0x500200d0
200045d0:	40020150 	.word	0x40020150
200045d4:	50020150 	.word	0x50020150
200045d8:	400201d0 	.word	0x400201d0
200045dc:	500201d0 	.word	0x500201d0
200045e0:	40020250 	.word	0x40020250
200045e4:	50020250 	.word	0x50020250
200045e8:	400202d0 	.word	0x400202d0
200045ec:	500202d0 	.word	0x500202d0
200045f0:	40020350 	.word	0x40020350
200045f4:	50020350 	.word	0x50020350
200045f8:	400203d0 	.word	0x400203d0
200045fc:	500203d0 	.word	0x500203d0
20004600:	40020450 	.word	0x40020450
20004604:	50020450 	.word	0x50020450
20004608:	400204d0 	.word	0x400204d0
2000460c:	500204d0 	.word	0x500204d0
20004610:	40020550 	.word	0x40020550
20004614:	50020550 	.word	0x50020550
20004618:	400205d0 	.word	0x400205d0
2000461c:	500205d0 	.word	0x500205d0
20004620:	40020650 	.word	0x40020650
20004624:	50020650 	.word	0x50020650
20004628:	400206d0 	.word	0x400206d0
2000462c:	500206d0 	.word	0x500206d0
20004630:	40020750 	.word	0x40020750
20004634:	50020750 	.word	0x50020750
20004638:	400207d0 	.word	0x400207d0
2000463c:	500207d0 	.word	0x500207d0
20004640:	2300      	movs	r3, #0
20004642:	2b00      	cmp	r3, #0
20004644:	d012      	beq.n	2000466c <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
20004646:	687b      	ldr	r3, [r7, #4]
20004648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
2000464a:	687b      	ldr	r3, [r7, #4]
2000464c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000464e:	3b01      	subs	r3, #1
20004650:	051b      	lsls	r3, r3, #20
20004652:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
20004656:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
20004658:	687b      	ldr	r3, [r7, #4]
2000465a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000465c:	3b01      	subs	r3, #1
2000465e:	011b      	lsls	r3, r3, #4
20004660:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
20004664:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
20004666:	68fa      	ldr	r2, [r7, #12]
20004668:	4313      	orrs	r3, r2
2000466a:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
2000466c:	687b      	ldr	r3, [r7, #4]
2000466e:	681b      	ldr	r3, [r3, #0]
20004670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20004672:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
20004676:	687b      	ldr	r3, [r7, #4]
20004678:	681b      	ldr	r3, [r3, #0]
2000467a:	68fa      	ldr	r2, [r7, #12]
2000467c:	430a      	orrs	r2, r1
2000467e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
20004680:	687b      	ldr	r3, [r7, #4]
20004682:	689a      	ldr	r2, [r3, #8]
20004684:	687b      	ldr	r3, [r7, #4]
20004686:	685b      	ldr	r3, [r3, #4]
20004688:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000468c:	431a      	orrs	r2, r3
2000468e:	687b      	ldr	r3, [r7, #4]
20004690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20004692:	4313      	orrs	r3, r2
20004694:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
20004696:	687b      	ldr	r3, [r7, #4]
20004698:	68db      	ldr	r3, [r3, #12]
2000469a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000469e:	f040 80b0 	bne.w	20004802 <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
200046a2:	687b      	ldr	r3, [r7, #4]
200046a4:	681b      	ldr	r3, [r3, #0]
200046a6:	4a82      	ldr	r2, [pc, #520]	@ (200048b0 <DMA_Init+0x47c>)
200046a8:	4293      	cmp	r3, r2
200046aa:	f000 80a0 	beq.w	200047ee <DMA_Init+0x3ba>
200046ae:	687b      	ldr	r3, [r7, #4]
200046b0:	681b      	ldr	r3, [r3, #0]
200046b2:	4a80      	ldr	r2, [pc, #512]	@ (200048b4 <DMA_Init+0x480>)
200046b4:	4293      	cmp	r3, r2
200046b6:	f000 809a 	beq.w	200047ee <DMA_Init+0x3ba>
200046ba:	687b      	ldr	r3, [r7, #4]
200046bc:	681b      	ldr	r3, [r3, #0]
200046be:	4a7e      	ldr	r2, [pc, #504]	@ (200048b8 <DMA_Init+0x484>)
200046c0:	4293      	cmp	r3, r2
200046c2:	f000 8094 	beq.w	200047ee <DMA_Init+0x3ba>
200046c6:	687b      	ldr	r3, [r7, #4]
200046c8:	681b      	ldr	r3, [r3, #0]
200046ca:	4a7c      	ldr	r2, [pc, #496]	@ (200048bc <DMA_Init+0x488>)
200046cc:	4293      	cmp	r3, r2
200046ce:	f000 808e 	beq.w	200047ee <DMA_Init+0x3ba>
200046d2:	687b      	ldr	r3, [r7, #4]
200046d4:	681b      	ldr	r3, [r3, #0]
200046d6:	4a7a      	ldr	r2, [pc, #488]	@ (200048c0 <DMA_Init+0x48c>)
200046d8:	4293      	cmp	r3, r2
200046da:	f000 8088 	beq.w	200047ee <DMA_Init+0x3ba>
200046de:	687b      	ldr	r3, [r7, #4]
200046e0:	681b      	ldr	r3, [r3, #0]
200046e2:	4a78      	ldr	r2, [pc, #480]	@ (200048c4 <DMA_Init+0x490>)
200046e4:	4293      	cmp	r3, r2
200046e6:	f000 8082 	beq.w	200047ee <DMA_Init+0x3ba>
200046ea:	687b      	ldr	r3, [r7, #4]
200046ec:	681b      	ldr	r3, [r3, #0]
200046ee:	4a76      	ldr	r2, [pc, #472]	@ (200048c8 <DMA_Init+0x494>)
200046f0:	4293      	cmp	r3, r2
200046f2:	d07c      	beq.n	200047ee <DMA_Init+0x3ba>
200046f4:	687b      	ldr	r3, [r7, #4]
200046f6:	681b      	ldr	r3, [r3, #0]
200046f8:	4a74      	ldr	r2, [pc, #464]	@ (200048cc <DMA_Init+0x498>)
200046fa:	4293      	cmp	r3, r2
200046fc:	d077      	beq.n	200047ee <DMA_Init+0x3ba>
200046fe:	687b      	ldr	r3, [r7, #4]
20004700:	681b      	ldr	r3, [r3, #0]
20004702:	4a73      	ldr	r2, [pc, #460]	@ (200048d0 <DMA_Init+0x49c>)
20004704:	4293      	cmp	r3, r2
20004706:	d072      	beq.n	200047ee <DMA_Init+0x3ba>
20004708:	687b      	ldr	r3, [r7, #4]
2000470a:	681b      	ldr	r3, [r3, #0]
2000470c:	4a71      	ldr	r2, [pc, #452]	@ (200048d4 <DMA_Init+0x4a0>)
2000470e:	4293      	cmp	r3, r2
20004710:	d06d      	beq.n	200047ee <DMA_Init+0x3ba>
20004712:	687b      	ldr	r3, [r7, #4]
20004714:	681b      	ldr	r3, [r3, #0]
20004716:	4a70      	ldr	r2, [pc, #448]	@ (200048d8 <DMA_Init+0x4a4>)
20004718:	4293      	cmp	r3, r2
2000471a:	d068      	beq.n	200047ee <DMA_Init+0x3ba>
2000471c:	687b      	ldr	r3, [r7, #4]
2000471e:	681b      	ldr	r3, [r3, #0]
20004720:	4a6e      	ldr	r2, [pc, #440]	@ (200048dc <DMA_Init+0x4a8>)
20004722:	4293      	cmp	r3, r2
20004724:	d063      	beq.n	200047ee <DMA_Init+0x3ba>
20004726:	687b      	ldr	r3, [r7, #4]
20004728:	681b      	ldr	r3, [r3, #0]
2000472a:	4a6d      	ldr	r2, [pc, #436]	@ (200048e0 <DMA_Init+0x4ac>)
2000472c:	4293      	cmp	r3, r2
2000472e:	d05e      	beq.n	200047ee <DMA_Init+0x3ba>
20004730:	687b      	ldr	r3, [r7, #4]
20004732:	681b      	ldr	r3, [r3, #0]
20004734:	4a6b      	ldr	r2, [pc, #428]	@ (200048e4 <DMA_Init+0x4b0>)
20004736:	4293      	cmp	r3, r2
20004738:	d059      	beq.n	200047ee <DMA_Init+0x3ba>
2000473a:	687b      	ldr	r3, [r7, #4]
2000473c:	681b      	ldr	r3, [r3, #0]
2000473e:	4a6a      	ldr	r2, [pc, #424]	@ (200048e8 <DMA_Init+0x4b4>)
20004740:	4293      	cmp	r3, r2
20004742:	d054      	beq.n	200047ee <DMA_Init+0x3ba>
20004744:	687b      	ldr	r3, [r7, #4]
20004746:	681b      	ldr	r3, [r3, #0]
20004748:	4a68      	ldr	r2, [pc, #416]	@ (200048ec <DMA_Init+0x4b8>)
2000474a:	4293      	cmp	r3, r2
2000474c:	d04f      	beq.n	200047ee <DMA_Init+0x3ba>
2000474e:	687b      	ldr	r3, [r7, #4]
20004750:	681b      	ldr	r3, [r3, #0]
20004752:	4a67      	ldr	r2, [pc, #412]	@ (200048f0 <DMA_Init+0x4bc>)
20004754:	4293      	cmp	r3, r2
20004756:	d04a      	beq.n	200047ee <DMA_Init+0x3ba>
20004758:	687b      	ldr	r3, [r7, #4]
2000475a:	681b      	ldr	r3, [r3, #0]
2000475c:	4a65      	ldr	r2, [pc, #404]	@ (200048f4 <DMA_Init+0x4c0>)
2000475e:	4293      	cmp	r3, r2
20004760:	d045      	beq.n	200047ee <DMA_Init+0x3ba>
20004762:	687b      	ldr	r3, [r7, #4]
20004764:	681b      	ldr	r3, [r3, #0]
20004766:	4a64      	ldr	r2, [pc, #400]	@ (200048f8 <DMA_Init+0x4c4>)
20004768:	4293      	cmp	r3, r2
2000476a:	d040      	beq.n	200047ee <DMA_Init+0x3ba>
2000476c:	687b      	ldr	r3, [r7, #4]
2000476e:	681b      	ldr	r3, [r3, #0]
20004770:	4a62      	ldr	r2, [pc, #392]	@ (200048fc <DMA_Init+0x4c8>)
20004772:	4293      	cmp	r3, r2
20004774:	d03b      	beq.n	200047ee <DMA_Init+0x3ba>
20004776:	687b      	ldr	r3, [r7, #4]
20004778:	681b      	ldr	r3, [r3, #0]
2000477a:	4a61      	ldr	r2, [pc, #388]	@ (20004900 <DMA_Init+0x4cc>)
2000477c:	4293      	cmp	r3, r2
2000477e:	d036      	beq.n	200047ee <DMA_Init+0x3ba>
20004780:	687b      	ldr	r3, [r7, #4]
20004782:	681b      	ldr	r3, [r3, #0]
20004784:	4a5f      	ldr	r2, [pc, #380]	@ (20004904 <DMA_Init+0x4d0>)
20004786:	4293      	cmp	r3, r2
20004788:	d031      	beq.n	200047ee <DMA_Init+0x3ba>
2000478a:	687b      	ldr	r3, [r7, #4]
2000478c:	681b      	ldr	r3, [r3, #0]
2000478e:	4a5e      	ldr	r2, [pc, #376]	@ (20004908 <DMA_Init+0x4d4>)
20004790:	4293      	cmp	r3, r2
20004792:	d02c      	beq.n	200047ee <DMA_Init+0x3ba>
20004794:	687b      	ldr	r3, [r7, #4]
20004796:	681b      	ldr	r3, [r3, #0]
20004798:	4a5c      	ldr	r2, [pc, #368]	@ (2000490c <DMA_Init+0x4d8>)
2000479a:	4293      	cmp	r3, r2
2000479c:	d027      	beq.n	200047ee <DMA_Init+0x3ba>
2000479e:	687b      	ldr	r3, [r7, #4]
200047a0:	681b      	ldr	r3, [r3, #0]
200047a2:	4a5b      	ldr	r2, [pc, #364]	@ (20004910 <DMA_Init+0x4dc>)
200047a4:	4293      	cmp	r3, r2
200047a6:	d022      	beq.n	200047ee <DMA_Init+0x3ba>
200047a8:	687b      	ldr	r3, [r7, #4]
200047aa:	681b      	ldr	r3, [r3, #0]
200047ac:	4a59      	ldr	r2, [pc, #356]	@ (20004914 <DMA_Init+0x4e0>)
200047ae:	4293      	cmp	r3, r2
200047b0:	d01d      	beq.n	200047ee <DMA_Init+0x3ba>
200047b2:	687b      	ldr	r3, [r7, #4]
200047b4:	681b      	ldr	r3, [r3, #0]
200047b6:	4a58      	ldr	r2, [pc, #352]	@ (20004918 <DMA_Init+0x4e4>)
200047b8:	4293      	cmp	r3, r2
200047ba:	d018      	beq.n	200047ee <DMA_Init+0x3ba>
200047bc:	687b      	ldr	r3, [r7, #4]
200047be:	681b      	ldr	r3, [r3, #0]
200047c0:	4a56      	ldr	r2, [pc, #344]	@ (2000491c <DMA_Init+0x4e8>)
200047c2:	4293      	cmp	r3, r2
200047c4:	d013      	beq.n	200047ee <DMA_Init+0x3ba>
200047c6:	687b      	ldr	r3, [r7, #4]
200047c8:	681b      	ldr	r3, [r3, #0]
200047ca:	4a55      	ldr	r2, [pc, #340]	@ (20004920 <DMA_Init+0x4ec>)
200047cc:	4293      	cmp	r3, r2
200047ce:	d00e      	beq.n	200047ee <DMA_Init+0x3ba>
200047d0:	687b      	ldr	r3, [r7, #4]
200047d2:	681b      	ldr	r3, [r3, #0]
200047d4:	4a53      	ldr	r2, [pc, #332]	@ (20004924 <DMA_Init+0x4f0>)
200047d6:	4293      	cmp	r3, r2
200047d8:	d009      	beq.n	200047ee <DMA_Init+0x3ba>
200047da:	687b      	ldr	r3, [r7, #4]
200047dc:	681b      	ldr	r3, [r3, #0]
200047de:	4a52      	ldr	r2, [pc, #328]	@ (20004928 <DMA_Init+0x4f4>)
200047e0:	4293      	cmp	r3, r2
200047e2:	d004      	beq.n	200047ee <DMA_Init+0x3ba>
200047e4:	687b      	ldr	r3, [r7, #4]
200047e6:	681b      	ldr	r3, [r3, #0]
200047e8:	4a50      	ldr	r2, [pc, #320]	@ (2000492c <DMA_Init+0x4f8>)
200047ea:	4293      	cmp	r3, r2
200047ec:	d101      	bne.n	200047f2 <DMA_Init+0x3be>
200047ee:	2301      	movs	r3, #1
200047f0:	e000      	b.n	200047f4 <DMA_Init+0x3c0>
200047f2:	2300      	movs	r3, #0
200047f4:	2b00      	cmp	r3, #0
200047f6:	d00d      	beq.n	20004814 <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
200047f8:	68fb      	ldr	r3, [r7, #12]
200047fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
200047fe:	60fb      	str	r3, [r7, #12]
20004800:	e008      	b.n	20004814 <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
20004802:	687b      	ldr	r3, [r7, #4]
20004804:	68db      	ldr	r3, [r3, #12]
20004806:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000480a:	d103      	bne.n	20004814 <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
2000480c:	68fb      	ldr	r3, [r7, #12]
2000480e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
20004812:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
20004814:	687b      	ldr	r3, [r7, #4]
20004816:	681b      	ldr	r3, [r3, #0]
20004818:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
2000481a:	4b45      	ldr	r3, [pc, #276]	@ (20004930 <DMA_Init+0x4fc>)
2000481c:	4013      	ands	r3, r2
2000481e:	687a      	ldr	r2, [r7, #4]
20004820:	6812      	ldr	r2, [r2, #0]
20004822:	68f9      	ldr	r1, [r7, #12]
20004824:	430b      	orrs	r3, r1
20004826:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
20004828:	687b      	ldr	r3, [r7, #4]
2000482a:	681b      	ldr	r3, [r3, #0]
2000482c:	2200      	movs	r2, #0
2000482e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
20004830:	687b      	ldr	r3, [r7, #4]
20004832:	681b      	ldr	r3, [r3, #0]
20004834:	4a36      	ldr	r2, [pc, #216]	@ (20004910 <DMA_Init+0x4dc>)
20004836:	4293      	cmp	r3, r2
20004838:	d022      	beq.n	20004880 <DMA_Init+0x44c>
2000483a:	687b      	ldr	r3, [r7, #4]
2000483c:	681b      	ldr	r3, [r3, #0]
2000483e:	4a35      	ldr	r2, [pc, #212]	@ (20004914 <DMA_Init+0x4e0>)
20004840:	4293      	cmp	r3, r2
20004842:	d01d      	beq.n	20004880 <DMA_Init+0x44c>
20004844:	687b      	ldr	r3, [r7, #4]
20004846:	681b      	ldr	r3, [r3, #0]
20004848:	4a33      	ldr	r2, [pc, #204]	@ (20004918 <DMA_Init+0x4e4>)
2000484a:	4293      	cmp	r3, r2
2000484c:	d018      	beq.n	20004880 <DMA_Init+0x44c>
2000484e:	687b      	ldr	r3, [r7, #4]
20004850:	681b      	ldr	r3, [r3, #0]
20004852:	4a32      	ldr	r2, [pc, #200]	@ (2000491c <DMA_Init+0x4e8>)
20004854:	4293      	cmp	r3, r2
20004856:	d013      	beq.n	20004880 <DMA_Init+0x44c>
20004858:	687b      	ldr	r3, [r7, #4]
2000485a:	681b      	ldr	r3, [r3, #0]
2000485c:	4a30      	ldr	r2, [pc, #192]	@ (20004920 <DMA_Init+0x4ec>)
2000485e:	4293      	cmp	r3, r2
20004860:	d00e      	beq.n	20004880 <DMA_Init+0x44c>
20004862:	687b      	ldr	r3, [r7, #4]
20004864:	681b      	ldr	r3, [r3, #0]
20004866:	4a2f      	ldr	r2, [pc, #188]	@ (20004924 <DMA_Init+0x4f0>)
20004868:	4293      	cmp	r3, r2
2000486a:	d009      	beq.n	20004880 <DMA_Init+0x44c>
2000486c:	687b      	ldr	r3, [r7, #4]
2000486e:	681b      	ldr	r3, [r3, #0]
20004870:	4a2d      	ldr	r2, [pc, #180]	@ (20004928 <DMA_Init+0x4f4>)
20004872:	4293      	cmp	r3, r2
20004874:	d004      	beq.n	20004880 <DMA_Init+0x44c>
20004876:	687b      	ldr	r3, [r7, #4]
20004878:	681b      	ldr	r3, [r3, #0]
2000487a:	4a2c      	ldr	r2, [pc, #176]	@ (2000492c <DMA_Init+0x4f8>)
2000487c:	4293      	cmp	r3, r2
2000487e:	d101      	bne.n	20004884 <DMA_Init+0x450>
20004880:	2301      	movs	r3, #1
20004882:	e000      	b.n	20004886 <DMA_Init+0x452>
20004884:	2300      	movs	r3, #0
20004886:	2b00      	cmp	r3, #0
20004888:	d007      	beq.n	2000489a <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
2000488a:	687b      	ldr	r3, [r7, #4]
2000488c:	681b      	ldr	r3, [r3, #0]
2000488e:	2200      	movs	r2, #0
20004890:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
20004892:	687b      	ldr	r3, [r7, #4]
20004894:	681b      	ldr	r3, [r3, #0]
20004896:	2200      	movs	r2, #0
20004898:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
2000489a:	687b      	ldr	r3, [r7, #4]
2000489c:	681b      	ldr	r3, [r3, #0]
2000489e:	2200      	movs	r2, #0
200048a0:	67da      	str	r2, [r3, #124]	@ 0x7c
}
200048a2:	bf00      	nop
200048a4:	3714      	adds	r7, #20
200048a6:	46bd      	mov	sp, r7
200048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
200048ac:	4770      	bx	lr
200048ae:	bf00      	nop
200048b0:	40020050 	.word	0x40020050
200048b4:	50020050 	.word	0x50020050
200048b8:	400200d0 	.word	0x400200d0
200048bc:	500200d0 	.word	0x500200d0
200048c0:	40020150 	.word	0x40020150
200048c4:	50020150 	.word	0x50020150
200048c8:	400201d0 	.word	0x400201d0
200048cc:	500201d0 	.word	0x500201d0
200048d0:	40020250 	.word	0x40020250
200048d4:	50020250 	.word	0x50020250
200048d8:	400202d0 	.word	0x400202d0
200048dc:	500202d0 	.word	0x500202d0
200048e0:	40020350 	.word	0x40020350
200048e4:	50020350 	.word	0x50020350
200048e8:	400203d0 	.word	0x400203d0
200048ec:	500203d0 	.word	0x500203d0
200048f0:	40020450 	.word	0x40020450
200048f4:	50020450 	.word	0x50020450
200048f8:	400204d0 	.word	0x400204d0
200048fc:	500204d0 	.word	0x500204d0
20004900:	40020550 	.word	0x40020550
20004904:	50020550 	.word	0x50020550
20004908:	400205d0 	.word	0x400205d0
2000490c:	500205d0 	.word	0x500205d0
20004910:	40020650 	.word	0x40020650
20004914:	50020650 	.word	0x50020650
20004918:	400206d0 	.word	0x400206d0
2000491c:	500206d0 	.word	0x500206d0
20004920:	40020750 	.word	0x40020750
20004924:	50020750 	.word	0x50020750
20004928:	400207d0 	.word	0x400207d0
2000492c:	500207d0 	.word	0x500207d0
20004930:	3cc03180 	.word	0x3cc03180

20004934 <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
20004934:	b580      	push	{r7, lr}
20004936:	b084      	sub	sp, #16
20004938:	af00      	add	r7, sp, #0
2000493a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
2000493c:	f7fd ffe2 	bl	20002904 <HAL_GetTick>
20004940:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
20004942:	687b      	ldr	r3, [r7, #4]
20004944:	2b00      	cmp	r3, #0
20004946:	d101      	bne.n	2000494c <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
20004948:	2301      	movs	r3, #1
2000494a:	e0db      	b.n	20004b04 <HAL_DMAEx_List_Init+0x1d0>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
2000494c:	687b      	ldr	r3, [r7, #4]
2000494e:	681b      	ldr	r3, [r3, #0]
20004950:	4a6e      	ldr	r2, [pc, #440]	@ (20004b0c <HAL_DMAEx_List_Init+0x1d8>)
20004952:	4293      	cmp	r3, r2
20004954:	f000 809f 	beq.w	20004a96 <HAL_DMAEx_List_Init+0x162>
20004958:	687b      	ldr	r3, [r7, #4]
2000495a:	681b      	ldr	r3, [r3, #0]
2000495c:	4a6c      	ldr	r2, [pc, #432]	@ (20004b10 <HAL_DMAEx_List_Init+0x1dc>)
2000495e:	4293      	cmp	r3, r2
20004960:	f000 8099 	beq.w	20004a96 <HAL_DMAEx_List_Init+0x162>
20004964:	687b      	ldr	r3, [r7, #4]
20004966:	681b      	ldr	r3, [r3, #0]
20004968:	4a6a      	ldr	r2, [pc, #424]	@ (20004b14 <HAL_DMAEx_List_Init+0x1e0>)
2000496a:	4293      	cmp	r3, r2
2000496c:	f000 8093 	beq.w	20004a96 <HAL_DMAEx_List_Init+0x162>
20004970:	687b      	ldr	r3, [r7, #4]
20004972:	681b      	ldr	r3, [r3, #0]
20004974:	4a68      	ldr	r2, [pc, #416]	@ (20004b18 <HAL_DMAEx_List_Init+0x1e4>)
20004976:	4293      	cmp	r3, r2
20004978:	f000 808d 	beq.w	20004a96 <HAL_DMAEx_List_Init+0x162>
2000497c:	687b      	ldr	r3, [r7, #4]
2000497e:	681b      	ldr	r3, [r3, #0]
20004980:	4a66      	ldr	r2, [pc, #408]	@ (20004b1c <HAL_DMAEx_List_Init+0x1e8>)
20004982:	4293      	cmp	r3, r2
20004984:	f000 8087 	beq.w	20004a96 <HAL_DMAEx_List_Init+0x162>
20004988:	687b      	ldr	r3, [r7, #4]
2000498a:	681b      	ldr	r3, [r3, #0]
2000498c:	4a64      	ldr	r2, [pc, #400]	@ (20004b20 <HAL_DMAEx_List_Init+0x1ec>)
2000498e:	4293      	cmp	r3, r2
20004990:	f000 8081 	beq.w	20004a96 <HAL_DMAEx_List_Init+0x162>
20004994:	687b      	ldr	r3, [r7, #4]
20004996:	681b      	ldr	r3, [r3, #0]
20004998:	4a62      	ldr	r2, [pc, #392]	@ (20004b24 <HAL_DMAEx_List_Init+0x1f0>)
2000499a:	4293      	cmp	r3, r2
2000499c:	d07b      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
2000499e:	687b      	ldr	r3, [r7, #4]
200049a0:	681b      	ldr	r3, [r3, #0]
200049a2:	4a61      	ldr	r2, [pc, #388]	@ (20004b28 <HAL_DMAEx_List_Init+0x1f4>)
200049a4:	4293      	cmp	r3, r2
200049a6:	d076      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
200049a8:	687b      	ldr	r3, [r7, #4]
200049aa:	681b      	ldr	r3, [r3, #0]
200049ac:	4a5f      	ldr	r2, [pc, #380]	@ (20004b2c <HAL_DMAEx_List_Init+0x1f8>)
200049ae:	4293      	cmp	r3, r2
200049b0:	d071      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
200049b2:	687b      	ldr	r3, [r7, #4]
200049b4:	681b      	ldr	r3, [r3, #0]
200049b6:	4a5e      	ldr	r2, [pc, #376]	@ (20004b30 <HAL_DMAEx_List_Init+0x1fc>)
200049b8:	4293      	cmp	r3, r2
200049ba:	d06c      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
200049bc:	687b      	ldr	r3, [r7, #4]
200049be:	681b      	ldr	r3, [r3, #0]
200049c0:	4a5c      	ldr	r2, [pc, #368]	@ (20004b34 <HAL_DMAEx_List_Init+0x200>)
200049c2:	4293      	cmp	r3, r2
200049c4:	d067      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
200049c6:	687b      	ldr	r3, [r7, #4]
200049c8:	681b      	ldr	r3, [r3, #0]
200049ca:	4a5b      	ldr	r2, [pc, #364]	@ (20004b38 <HAL_DMAEx_List_Init+0x204>)
200049cc:	4293      	cmp	r3, r2
200049ce:	d062      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
200049d0:	687b      	ldr	r3, [r7, #4]
200049d2:	681b      	ldr	r3, [r3, #0]
200049d4:	4a59      	ldr	r2, [pc, #356]	@ (20004b3c <HAL_DMAEx_List_Init+0x208>)
200049d6:	4293      	cmp	r3, r2
200049d8:	d05d      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
200049da:	687b      	ldr	r3, [r7, #4]
200049dc:	681b      	ldr	r3, [r3, #0]
200049de:	4a58      	ldr	r2, [pc, #352]	@ (20004b40 <HAL_DMAEx_List_Init+0x20c>)
200049e0:	4293      	cmp	r3, r2
200049e2:	d058      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
200049e4:	687b      	ldr	r3, [r7, #4]
200049e6:	681b      	ldr	r3, [r3, #0]
200049e8:	4a56      	ldr	r2, [pc, #344]	@ (20004b44 <HAL_DMAEx_List_Init+0x210>)
200049ea:	4293      	cmp	r3, r2
200049ec:	d053      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
200049ee:	687b      	ldr	r3, [r7, #4]
200049f0:	681b      	ldr	r3, [r3, #0]
200049f2:	4a55      	ldr	r2, [pc, #340]	@ (20004b48 <HAL_DMAEx_List_Init+0x214>)
200049f4:	4293      	cmp	r3, r2
200049f6:	d04e      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
200049f8:	687b      	ldr	r3, [r7, #4]
200049fa:	681b      	ldr	r3, [r3, #0]
200049fc:	4a53      	ldr	r2, [pc, #332]	@ (20004b4c <HAL_DMAEx_List_Init+0x218>)
200049fe:	4293      	cmp	r3, r2
20004a00:	d049      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a02:	687b      	ldr	r3, [r7, #4]
20004a04:	681b      	ldr	r3, [r3, #0]
20004a06:	4a52      	ldr	r2, [pc, #328]	@ (20004b50 <HAL_DMAEx_List_Init+0x21c>)
20004a08:	4293      	cmp	r3, r2
20004a0a:	d044      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a0c:	687b      	ldr	r3, [r7, #4]
20004a0e:	681b      	ldr	r3, [r3, #0]
20004a10:	4a50      	ldr	r2, [pc, #320]	@ (20004b54 <HAL_DMAEx_List_Init+0x220>)
20004a12:	4293      	cmp	r3, r2
20004a14:	d03f      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a16:	687b      	ldr	r3, [r7, #4]
20004a18:	681b      	ldr	r3, [r3, #0]
20004a1a:	4a4f      	ldr	r2, [pc, #316]	@ (20004b58 <HAL_DMAEx_List_Init+0x224>)
20004a1c:	4293      	cmp	r3, r2
20004a1e:	d03a      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a20:	687b      	ldr	r3, [r7, #4]
20004a22:	681b      	ldr	r3, [r3, #0]
20004a24:	4a4d      	ldr	r2, [pc, #308]	@ (20004b5c <HAL_DMAEx_List_Init+0x228>)
20004a26:	4293      	cmp	r3, r2
20004a28:	d035      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a2a:	687b      	ldr	r3, [r7, #4]
20004a2c:	681b      	ldr	r3, [r3, #0]
20004a2e:	4a4c      	ldr	r2, [pc, #304]	@ (20004b60 <HAL_DMAEx_List_Init+0x22c>)
20004a30:	4293      	cmp	r3, r2
20004a32:	d030      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a34:	687b      	ldr	r3, [r7, #4]
20004a36:	681b      	ldr	r3, [r3, #0]
20004a38:	4a4a      	ldr	r2, [pc, #296]	@ (20004b64 <HAL_DMAEx_List_Init+0x230>)
20004a3a:	4293      	cmp	r3, r2
20004a3c:	d02b      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a3e:	687b      	ldr	r3, [r7, #4]
20004a40:	681b      	ldr	r3, [r3, #0]
20004a42:	4a49      	ldr	r2, [pc, #292]	@ (20004b68 <HAL_DMAEx_List_Init+0x234>)
20004a44:	4293      	cmp	r3, r2
20004a46:	d026      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a48:	687b      	ldr	r3, [r7, #4]
20004a4a:	681b      	ldr	r3, [r3, #0]
20004a4c:	4a47      	ldr	r2, [pc, #284]	@ (20004b6c <HAL_DMAEx_List_Init+0x238>)
20004a4e:	4293      	cmp	r3, r2
20004a50:	d021      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a52:	687b      	ldr	r3, [r7, #4]
20004a54:	681b      	ldr	r3, [r3, #0]
20004a56:	4a46      	ldr	r2, [pc, #280]	@ (20004b70 <HAL_DMAEx_List_Init+0x23c>)
20004a58:	4293      	cmp	r3, r2
20004a5a:	d01c      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a5c:	687b      	ldr	r3, [r7, #4]
20004a5e:	681b      	ldr	r3, [r3, #0]
20004a60:	4a44      	ldr	r2, [pc, #272]	@ (20004b74 <HAL_DMAEx_List_Init+0x240>)
20004a62:	4293      	cmp	r3, r2
20004a64:	d017      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a66:	687b      	ldr	r3, [r7, #4]
20004a68:	681b      	ldr	r3, [r3, #0]
20004a6a:	4a43      	ldr	r2, [pc, #268]	@ (20004b78 <HAL_DMAEx_List_Init+0x244>)
20004a6c:	4293      	cmp	r3, r2
20004a6e:	d012      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a70:	687b      	ldr	r3, [r7, #4]
20004a72:	681b      	ldr	r3, [r3, #0]
20004a74:	4a41      	ldr	r2, [pc, #260]	@ (20004b7c <HAL_DMAEx_List_Init+0x248>)
20004a76:	4293      	cmp	r3, r2
20004a78:	d00d      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a7a:	687b      	ldr	r3, [r7, #4]
20004a7c:	681b      	ldr	r3, [r3, #0]
20004a7e:	4a40      	ldr	r2, [pc, #256]	@ (20004b80 <HAL_DMAEx_List_Init+0x24c>)
20004a80:	4293      	cmp	r3, r2
20004a82:	d008      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a84:	687b      	ldr	r3, [r7, #4]
20004a86:	681b      	ldr	r3, [r3, #0]
20004a88:	4a3e      	ldr	r2, [pc, #248]	@ (20004b84 <HAL_DMAEx_List_Init+0x250>)
20004a8a:	4293      	cmp	r3, r2
20004a8c:	d003      	beq.n	20004a96 <HAL_DMAEx_List_Init+0x162>
20004a8e:	687b      	ldr	r3, [r7, #4]
20004a90:	681b      	ldr	r3, [r3, #0]
20004a92:	4a3d      	ldr	r2, [pc, #244]	@ (20004b88 <HAL_DMAEx_List_Init+0x254>)
20004a94:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
20004a96:	687b      	ldr	r3, [r7, #4]
20004a98:	2200      	movs	r2, #0
20004a9a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
20004a9e:	687b      	ldr	r3, [r7, #4]
20004aa0:	2202      	movs	r2, #2
20004aa2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
20004aa6:	687b      	ldr	r3, [r7, #4]
20004aa8:	681b      	ldr	r3, [r3, #0]
20004aaa:	695a      	ldr	r2, [r3, #20]
20004aac:	687b      	ldr	r3, [r7, #4]
20004aae:	681b      	ldr	r3, [r3, #0]
20004ab0:	f042 0206 	orr.w	r2, r2, #6
20004ab4:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20004ab6:	e00f      	b.n	20004ad8 <HAL_DMAEx_List_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20004ab8:	f7fd ff24 	bl	20002904 <HAL_GetTick>
20004abc:	4602      	mov	r2, r0
20004abe:	68fb      	ldr	r3, [r7, #12]
20004ac0:	1ad3      	subs	r3, r2, r3
20004ac2:	2b05      	cmp	r3, #5
20004ac4:	d908      	bls.n	20004ad8 <HAL_DMAEx_List_Init+0x1a4>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
20004ac6:	687b      	ldr	r3, [r7, #4]
20004ac8:	2210      	movs	r2, #16
20004aca:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
20004acc:	687b      	ldr	r3, [r7, #4]
20004ace:	2203      	movs	r2, #3
20004ad0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
20004ad4:	2301      	movs	r3, #1
20004ad6:	e015      	b.n	20004b04 <HAL_DMAEx_List_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20004ad8:	687b      	ldr	r3, [r7, #4]
20004ada:	681b      	ldr	r3, [r3, #0]
20004adc:	695b      	ldr	r3, [r3, #20]
20004ade:	f003 0301 	and.w	r3, r3, #1
20004ae2:	2b00      	cmp	r3, #0
20004ae4:	d1e8      	bne.n	20004ab8 <HAL_DMAEx_List_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
20004ae6:	6878      	ldr	r0, [r7, #4]
20004ae8:	f001 ff54 	bl	20006994 <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
20004aec:	687b      	ldr	r3, [r7, #4]
20004aee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
20004af0:	687b      	ldr	r3, [r7, #4]
20004af2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20004af4:	687b      	ldr	r3, [r7, #4]
20004af6:	2200      	movs	r2, #0
20004af8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
20004afa:	687b      	ldr	r3, [r7, #4]
20004afc:	2201      	movs	r2, #1
20004afe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
20004b02:	2300      	movs	r3, #0
}
20004b04:	4618      	mov	r0, r3
20004b06:	3710      	adds	r7, #16
20004b08:	46bd      	mov	sp, r7
20004b0a:	bd80      	pop	{r7, pc}
20004b0c:	40020050 	.word	0x40020050
20004b10:	50020050 	.word	0x50020050
20004b14:	400200d0 	.word	0x400200d0
20004b18:	500200d0 	.word	0x500200d0
20004b1c:	40020150 	.word	0x40020150
20004b20:	50020150 	.word	0x50020150
20004b24:	400201d0 	.word	0x400201d0
20004b28:	500201d0 	.word	0x500201d0
20004b2c:	40020250 	.word	0x40020250
20004b30:	50020250 	.word	0x50020250
20004b34:	400202d0 	.word	0x400202d0
20004b38:	500202d0 	.word	0x500202d0
20004b3c:	40020350 	.word	0x40020350
20004b40:	50020350 	.word	0x50020350
20004b44:	400203d0 	.word	0x400203d0
20004b48:	500203d0 	.word	0x500203d0
20004b4c:	40020450 	.word	0x40020450
20004b50:	50020450 	.word	0x50020450
20004b54:	400204d0 	.word	0x400204d0
20004b58:	500204d0 	.word	0x500204d0
20004b5c:	40020550 	.word	0x40020550
20004b60:	50020550 	.word	0x50020550
20004b64:	400205d0 	.word	0x400205d0
20004b68:	500205d0 	.word	0x500205d0
20004b6c:	40020650 	.word	0x40020650
20004b70:	50020650 	.word	0x50020650
20004b74:	400206d0 	.word	0x400206d0
20004b78:	500206d0 	.word	0x500206d0
20004b7c:	40020750 	.word	0x40020750
20004b80:	50020750 	.word	0x50020750
20004b84:	400207d0 	.word	0x400207d0
20004b88:	500207d0 	.word	0x500207d0

20004b8c <HAL_DMAEx_List_DeInit>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_DeInit(DMA_HandleTypeDef *const hdma)
{
20004b8c:	b580      	push	{r7, lr}
20004b8e:	b084      	sub	sp, #16
20004b90:	af00      	add	r7, sp, #0
20004b92:	6078      	str	r0, [r7, #4]

  /* Get DMA instance */
  DMA_TypeDef *p_dma_instance;

  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
20004b94:	f7fd feb6 	bl	20002904 <HAL_GetTick>
20004b98:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20004b9a:	687b      	ldr	r3, [r7, #4]
20004b9c:	2b00      	cmp	r3, #0
20004b9e:	d101      	bne.n	20004ba4 <HAL_DMAEx_List_DeInit+0x18>
  {
    return HAL_ERROR;
20004ba0:	2301      	movs	r3, #1
20004ba2:	e0c5      	b.n	20004d30 <HAL_DMAEx_List_DeInit+0x1a4>
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));


  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
20004ba4:	687b      	ldr	r3, [r7, #4]
20004ba6:	681b      	ldr	r3, [r3, #0]
20004ba8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20004bac:	f023 030f 	bic.w	r3, r3, #15
20004bb0:	60bb      	str	r3, [r7, #8]

  /* Disable the selected DMA Channel */
  __HAL_DMA_DISABLE(hdma);
20004bb2:	687b      	ldr	r3, [r7, #4]
20004bb4:	681b      	ldr	r3, [r3, #0]
20004bb6:	695a      	ldr	r2, [r3, #20]
20004bb8:	687b      	ldr	r3, [r7, #4]
20004bba:	681b      	ldr	r3, [r3, #0]
20004bbc:	f042 0206 	orr.w	r2, r2, #6
20004bc0:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20004bc2:	e00f      	b.n	20004be4 <HAL_DMAEx_List_DeInit+0x58>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20004bc4:	f7fd fe9e 	bl	20002904 <HAL_GetTick>
20004bc8:	4602      	mov	r2, r0
20004bca:	68fb      	ldr	r3, [r7, #12]
20004bcc:	1ad3      	subs	r3, r2, r3
20004bce:	2b05      	cmp	r3, #5
20004bd0:	d908      	bls.n	20004be4 <HAL_DMAEx_List_DeInit+0x58>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
20004bd2:	687b      	ldr	r3, [r7, #4]
20004bd4:	2210      	movs	r2, #16
20004bd6:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
20004bd8:	687b      	ldr	r3, [r7, #4]
20004bda:	2203      	movs	r2, #3
20004bdc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
20004be0:	2301      	movs	r3, #1
20004be2:	e0a5      	b.n	20004d30 <HAL_DMAEx_List_DeInit+0x1a4>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20004be4:	687b      	ldr	r3, [r7, #4]
20004be6:	681b      	ldr	r3, [r3, #0]
20004be8:	695b      	ldr	r3, [r3, #20]
20004bea:	f003 0301 	and.w	r3, r3, #1
20004bee:	2b00      	cmp	r3, #0
20004bf0:	d1e8      	bne.n	20004bc4 <HAL_DMAEx_List_DeInit+0x38>
    }
  }

  /* Reset DMA Channel registers */
  hdma->Instance->CCR   = 0U;
20004bf2:	687b      	ldr	r3, [r7, #4]
20004bf4:	681b      	ldr	r3, [r3, #0]
20004bf6:	2200      	movs	r2, #0
20004bf8:	615a      	str	r2, [r3, #20]
  hdma->Instance->CLBAR = 0U;
20004bfa:	687b      	ldr	r3, [r7, #4]
20004bfc:	681b      	ldr	r3, [r3, #0]
20004bfe:	2200      	movs	r2, #0
20004c00:	601a      	str	r2, [r3, #0]
  hdma->Instance->CTR1  = 0U;
20004c02:	687b      	ldr	r3, [r7, #4]
20004c04:	681b      	ldr	r3, [r3, #0]
20004c06:	2200      	movs	r2, #0
20004c08:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
20004c0a:	687b      	ldr	r3, [r7, #4]
20004c0c:	681b      	ldr	r3, [r3, #0]
20004c0e:	2200      	movs	r2, #0
20004c10:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
20004c12:	687b      	ldr	r3, [r7, #4]
20004c14:	681b      	ldr	r3, [r3, #0]
20004c16:	2200      	movs	r2, #0
20004c18:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
20004c1a:	687b      	ldr	r3, [r7, #4]
20004c1c:	681b      	ldr	r3, [r3, #0]
20004c1e:	2200      	movs	r2, #0
20004c20:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
20004c22:	687b      	ldr	r3, [r7, #4]
20004c24:	681b      	ldr	r3, [r3, #0]
20004c26:	2200      	movs	r2, #0
20004c28:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
20004c2a:	687b      	ldr	r3, [r7, #4]
20004c2c:	681b      	ldr	r3, [r3, #0]
20004c2e:	2200      	movs	r2, #0
20004c30:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Reset 2D Addressing registers */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
20004c32:	687b      	ldr	r3, [r7, #4]
20004c34:	681b      	ldr	r3, [r3, #0]
20004c36:	4a40      	ldr	r2, [pc, #256]	@ (20004d38 <HAL_DMAEx_List_DeInit+0x1ac>)
20004c38:	4293      	cmp	r3, r2
20004c3a:	d022      	beq.n	20004c82 <HAL_DMAEx_List_DeInit+0xf6>
20004c3c:	687b      	ldr	r3, [r7, #4]
20004c3e:	681b      	ldr	r3, [r3, #0]
20004c40:	4a3e      	ldr	r2, [pc, #248]	@ (20004d3c <HAL_DMAEx_List_DeInit+0x1b0>)
20004c42:	4293      	cmp	r3, r2
20004c44:	d01d      	beq.n	20004c82 <HAL_DMAEx_List_DeInit+0xf6>
20004c46:	687b      	ldr	r3, [r7, #4]
20004c48:	681b      	ldr	r3, [r3, #0]
20004c4a:	4a3d      	ldr	r2, [pc, #244]	@ (20004d40 <HAL_DMAEx_List_DeInit+0x1b4>)
20004c4c:	4293      	cmp	r3, r2
20004c4e:	d018      	beq.n	20004c82 <HAL_DMAEx_List_DeInit+0xf6>
20004c50:	687b      	ldr	r3, [r7, #4]
20004c52:	681b      	ldr	r3, [r3, #0]
20004c54:	4a3b      	ldr	r2, [pc, #236]	@ (20004d44 <HAL_DMAEx_List_DeInit+0x1b8>)
20004c56:	4293      	cmp	r3, r2
20004c58:	d013      	beq.n	20004c82 <HAL_DMAEx_List_DeInit+0xf6>
20004c5a:	687b      	ldr	r3, [r7, #4]
20004c5c:	681b      	ldr	r3, [r3, #0]
20004c5e:	4a3a      	ldr	r2, [pc, #232]	@ (20004d48 <HAL_DMAEx_List_DeInit+0x1bc>)
20004c60:	4293      	cmp	r3, r2
20004c62:	d00e      	beq.n	20004c82 <HAL_DMAEx_List_DeInit+0xf6>
20004c64:	687b      	ldr	r3, [r7, #4]
20004c66:	681b      	ldr	r3, [r3, #0]
20004c68:	4a38      	ldr	r2, [pc, #224]	@ (20004d4c <HAL_DMAEx_List_DeInit+0x1c0>)
20004c6a:	4293      	cmp	r3, r2
20004c6c:	d009      	beq.n	20004c82 <HAL_DMAEx_List_DeInit+0xf6>
20004c6e:	687b      	ldr	r3, [r7, #4]
20004c70:	681b      	ldr	r3, [r3, #0]
20004c72:	4a37      	ldr	r2, [pc, #220]	@ (20004d50 <HAL_DMAEx_List_DeInit+0x1c4>)
20004c74:	4293      	cmp	r3, r2
20004c76:	d004      	beq.n	20004c82 <HAL_DMAEx_List_DeInit+0xf6>
20004c78:	687b      	ldr	r3, [r7, #4]
20004c7a:	681b      	ldr	r3, [r3, #0]
20004c7c:	4a35      	ldr	r2, [pc, #212]	@ (20004d54 <HAL_DMAEx_List_DeInit+0x1c8>)
20004c7e:	4293      	cmp	r3, r2
20004c80:	d101      	bne.n	20004c86 <HAL_DMAEx_List_DeInit+0xfa>
20004c82:	2301      	movs	r3, #1
20004c84:	e000      	b.n	20004c88 <HAL_DMAEx_List_DeInit+0xfc>
20004c86:	2300      	movs	r3, #0
20004c88:	2b00      	cmp	r3, #0
20004c8a:	d007      	beq.n	20004c9c <HAL_DMAEx_List_DeInit+0x110>
  {
    hdma->Instance->CTR3 = 0U;
20004c8c:	687b      	ldr	r3, [r7, #4]
20004c8e:	681b      	ldr	r3, [r3, #0]
20004c90:	2200      	movs	r2, #0
20004c92:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
20004c94:	687b      	ldr	r3, [r7, #4]
20004c96:	681b      	ldr	r3, [r3, #0]
20004c98:	2200      	movs	r2, #0
20004c9a:	659a      	str	r2, [r3, #88]	@ 0x58
  }


  /* Clear privilege attribute */
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
20004c9c:	68bb      	ldr	r3, [r7, #8]
20004c9e:	685a      	ldr	r2, [r3, #4]
20004ca0:	687b      	ldr	r3, [r7, #4]
20004ca2:	681b      	ldr	r3, [r3, #0]
20004ca4:	f3c3 030b 	ubfx	r3, r3, #0, #12
20004ca8:	3b50      	subs	r3, #80	@ 0x50
20004caa:	09db      	lsrs	r3, r3, #7
20004cac:	f003 031f 	and.w	r3, r3, #31
20004cb0:	2101      	movs	r1, #1
20004cb2:	fa01 f303 	lsl.w	r3, r1, r3
20004cb6:	43db      	mvns	r3, r3
20004cb8:	401a      	ands	r2, r3
20004cba:	68bb      	ldr	r3, [r7, #8]
20004cbc:	605a      	str	r2, [r3, #4]
  /* Clear secure attribute */
  CLEAR_BIT(p_dma_instance->SECCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
20004cbe:	687b      	ldr	r3, [r7, #4]
20004cc0:	681b      	ldr	r3, [r3, #0]
20004cc2:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
20004cc6:	60da      	str	r2, [r3, #12]
                              DMA_FLAG_TO));

  /* Clean all callbacks */
  hdma->XferCpltCallback     = NULL;
20004cc8:	687b      	ldr	r3, [r7, #4]
20004cca:	2200      	movs	r2, #0
20004ccc:	661a      	str	r2, [r3, #96]	@ 0x60
  hdma->XferHalfCpltCallback = NULL;
20004cce:	687b      	ldr	r3, [r7, #4]
20004cd0:	2200      	movs	r2, #0
20004cd2:	665a      	str	r2, [r3, #100]	@ 0x64
  hdma->XferErrorCallback    = NULL;
20004cd4:	687b      	ldr	r3, [r7, #4]
20004cd6:	2200      	movs	r2, #0
20004cd8:	669a      	str	r2, [r3, #104]	@ 0x68
  hdma->XferAbortCallback    = NULL;
20004cda:	687b      	ldr	r3, [r7, #4]
20004cdc:	2200      	movs	r2, #0
20004cde:	66da      	str	r2, [r3, #108]	@ 0x6c
  hdma->XferSuspendCallback  = NULL;
20004ce0:	687b      	ldr	r3, [r7, #4]
20004ce2:	2200      	movs	r2, #0
20004ce4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check the linked-list queue */
  if (hdma->LinkedListQueue != NULL)
20004ce6:	687b      	ldr	r3, [r7, #4]
20004ce8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004cea:	2b00      	cmp	r3, #0
20004cec:	d00a      	beq.n	20004d04 <HAL_DMAEx_List_DeInit+0x178>
  {
    /* Update the queue state and error code */
    hdma->LinkedListQueue->State     = HAL_DMA_QUEUE_STATE_READY;
20004cee:	687b      	ldr	r3, [r7, #4]
20004cf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004cf2:	2201      	movs	r2, #1
20004cf4:	731a      	strb	r2, [r3, #12]
    hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20004cf6:	687b      	ldr	r3, [r7, #4]
20004cf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004cfa:	2200      	movs	r2, #0
20004cfc:	611a      	str	r2, [r3, #16]

    /* Clean DMA queue */
    hdma->LinkedListQueue = NULL;
20004cfe:	687b      	ldr	r3, [r7, #4]
20004d00:	2200      	movs	r2, #0
20004d02:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Clean DMA parent */
  if (hdma->Parent != NULL)
20004d04:	687b      	ldr	r3, [r7, #4]
20004d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20004d08:	2b00      	cmp	r3, #0
20004d0a:	d002      	beq.n	20004d12 <HAL_DMAEx_List_DeInit+0x186>
  {
    hdma->Parent = NULL;
20004d0c:	687b      	ldr	r3, [r7, #4]
20004d0e:	2200      	movs	r2, #0
20004d10:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Update DMA channel operation mode */
  hdma->Mode = DMA_NORMAL;
20004d12:	687b      	ldr	r3, [r7, #4]
20004d14:	2200      	movs	r2, #0
20004d16:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20004d18:	687b      	ldr	r3, [r7, #4]
20004d1a:	2200      	movs	r2, #0
20004d1c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_RESET;
20004d1e:	687b      	ldr	r3, [r7, #4]
20004d20:	2200      	movs	r2, #0
20004d22:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Release Lock */
  __HAL_UNLOCK(hdma);
20004d26:	687b      	ldr	r3, [r7, #4]
20004d28:	2200      	movs	r2, #0
20004d2a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
20004d2e:	2300      	movs	r3, #0
}
20004d30:	4618      	mov	r0, r3
20004d32:	3710      	adds	r7, #16
20004d34:	46bd      	mov	sp, r7
20004d36:	bd80      	pop	{r7, pc}
20004d38:	40020650 	.word	0x40020650
20004d3c:	50020650 	.word	0x50020650
20004d40:	400206d0 	.word	0x400206d0
20004d44:	500206d0 	.word	0x500206d0
20004d48:	40020750 	.word	0x40020750
20004d4c:	50020750 	.word	0x50020750
20004d50:	400207d0 	.word	0x400207d0
20004d54:	500207d0 	.word	0x500207d0

20004d58 <HAL_DMAEx_List_Start>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start(DMA_HandleTypeDef *const hdma)
{
20004d58:	b580      	push	{r7, lr}
20004d5a:	b086      	sub	sp, #24
20004d5c:	af00      	add	r7, sp, #0
20004d5e:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
20004d60:	687b      	ldr	r3, [r7, #4]
20004d62:	2b00      	cmp	r3, #0
20004d64:	d003      	beq.n	20004d6e <HAL_DMAEx_List_Start+0x16>
20004d66:	687b      	ldr	r3, [r7, #4]
20004d68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004d6a:	2b00      	cmp	r3, #0
20004d6c:	d101      	bne.n	20004d72 <HAL_DMAEx_List_Start+0x1a>
  {
    return HAL_ERROR;
20004d6e:	2301      	movs	r3, #1
20004d70:	e062      	b.n	20004e38 <HAL_DMAEx_List_Start+0xe0>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
20004d72:	687b      	ldr	r3, [r7, #4]
20004d74:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004d78:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
20004d7a:	687b      	ldr	r3, [r7, #4]
20004d7c:	681b      	ldr	r3, [r3, #0]
20004d7e:	695b      	ldr	r3, [r3, #20]
20004d80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20004d84:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
20004d86:	7dfb      	ldrb	r3, [r7, #23]
20004d88:	2b01      	cmp	r3, #1
20004d8a:	d005      	beq.n	20004d98 <HAL_DMAEx_List_Start+0x40>
20004d8c:	7dfb      	ldrb	r3, [r7, #23]
20004d8e:	2b02      	cmp	r3, #2
20004d90:	d14a      	bne.n	20004e28 <HAL_DMAEx_List_Start+0xd0>
20004d92:	693b      	ldr	r3, [r7, #16]
20004d94:	2b00      	cmp	r3, #0
20004d96:	d047      	beq.n	20004e28 <HAL_DMAEx_List_Start+0xd0>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
20004d98:	687b      	ldr	r3, [r7, #4]
20004d9a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004d9e:	b2db      	uxtb	r3, r3
20004da0:	2b01      	cmp	r3, #1
20004da2:	d137      	bne.n	20004e14 <HAL_DMAEx_List_Start+0xbc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
20004da4:	687b      	ldr	r3, [r7, #4]
20004da6:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
20004daa:	2b01      	cmp	r3, #1
20004dac:	d101      	bne.n	20004db2 <HAL_DMAEx_List_Start+0x5a>
20004dae:	2302      	movs	r3, #2
20004db0:	e042      	b.n	20004e38 <HAL_DMAEx_List_Start+0xe0>
20004db2:	687b      	ldr	r3, [r7, #4]
20004db4:	2201      	movs	r2, #1
20004db6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
20004dba:	687b      	ldr	r3, [r7, #4]
20004dbc:	2202      	movs	r2, #2
20004dbe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
20004dc2:	687b      	ldr	r3, [r7, #4]
20004dc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004dc6:	2202      	movs	r2, #2
20004dc8:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
20004dca:	687b      	ldr	r3, [r7, #4]
20004dcc:	2200      	movs	r2, #0
20004dce:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20004dd0:	687b      	ldr	r3, [r7, #4]
20004dd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004dd4:	2200      	movs	r2, #0
20004dd6:	611a      	str	r2, [r3, #16]

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
20004dd8:	687b      	ldr	r3, [r7, #4]
20004dda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004ddc:	681b      	ldr	r3, [r3, #0]
20004dde:	f107 010c 	add.w	r1, r7, #12
20004de2:	2200      	movs	r2, #0
20004de4:	4618      	mov	r0, r3
20004de6:	f002 f9f5 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
20004dea:	687b      	ldr	r3, [r7, #4]
20004dec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004dee:	681b      	ldr	r3, [r3, #0]
20004df0:	4619      	mov	r1, r3
20004df2:	687b      	ldr	r3, [r7, #4]
20004df4:	681a      	ldr	r2, [r3, #0]
20004df6:	0c0b      	lsrs	r3, r1, #16
20004df8:	041b      	lsls	r3, r3, #16
20004dfa:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
20004dfc:	687b      	ldr	r3, [r7, #4]
20004dfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004e00:	681b      	ldr	r3, [r3, #0]
20004e02:	461a      	mov	r2, r3
20004e04:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20004e08:	4013      	ands	r3, r2
20004e0a:	68f9      	ldr	r1, [r7, #12]
20004e0c:	687a      	ldr	r2, [r7, #4]
20004e0e:	6812      	ldr	r2, [r2, #0]
20004e10:	430b      	orrs	r3, r1
20004e12:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
20004e14:	687b      	ldr	r3, [r7, #4]
20004e16:	681b      	ldr	r3, [r3, #0]
20004e18:	695a      	ldr	r2, [r3, #20]
20004e1a:	687b      	ldr	r3, [r7, #4]
20004e1c:	681b      	ldr	r3, [r3, #0]
20004e1e:	f042 0201 	orr.w	r2, r2, #1
20004e22:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20004e24:	2300      	movs	r3, #0
20004e26:	e007      	b.n	20004e38 <HAL_DMAEx_List_Start+0xe0>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20004e28:	687b      	ldr	r3, [r7, #4]
20004e2a:	2240      	movs	r2, #64	@ 0x40
20004e2c:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20004e2e:	687b      	ldr	r3, [r7, #4]
20004e30:	2200      	movs	r2, #0
20004e32:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20004e36:	2301      	movs	r3, #1
}
20004e38:	4618      	mov	r0, r3
20004e3a:	3718      	adds	r7, #24
20004e3c:	46bd      	mov	sp, r7
20004e3e:	bd80      	pop	{r7, pc}

20004e40 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
20004e40:	b580      	push	{r7, lr}
20004e42:	b086      	sub	sp, #24
20004e44:	af00      	add	r7, sp, #0
20004e46:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
20004e48:	687b      	ldr	r3, [r7, #4]
20004e4a:	2b00      	cmp	r3, #0
20004e4c:	d003      	beq.n	20004e56 <HAL_DMAEx_List_Start_IT+0x16>
20004e4e:	687b      	ldr	r3, [r7, #4]
20004e50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004e52:	2b00      	cmp	r3, #0
20004e54:	d101      	bne.n	20004e5a <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
20004e56:	2301      	movs	r3, #1
20004e58:	e082      	b.n	20004f60 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
20004e5a:	687b      	ldr	r3, [r7, #4]
20004e5c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004e60:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
20004e62:	687b      	ldr	r3, [r7, #4]
20004e64:	681b      	ldr	r3, [r3, #0]
20004e66:	695b      	ldr	r3, [r3, #20]
20004e68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20004e6c:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
20004e6e:	7dfb      	ldrb	r3, [r7, #23]
20004e70:	2b01      	cmp	r3, #1
20004e72:	d005      	beq.n	20004e80 <HAL_DMAEx_List_Start_IT+0x40>
20004e74:	7dfb      	ldrb	r3, [r7, #23]
20004e76:	2b02      	cmp	r3, #2
20004e78:	d16a      	bne.n	20004f50 <HAL_DMAEx_List_Start_IT+0x110>
20004e7a:	693b      	ldr	r3, [r7, #16]
20004e7c:	2b00      	cmp	r3, #0
20004e7e:	d067      	beq.n	20004f50 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
20004e80:	687b      	ldr	r3, [r7, #4]
20004e82:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004e86:	b2db      	uxtb	r3, r3
20004e88:	2b01      	cmp	r3, #1
20004e8a:	d157      	bne.n	20004f3c <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
20004e8c:	687b      	ldr	r3, [r7, #4]
20004e8e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
20004e92:	2b01      	cmp	r3, #1
20004e94:	d101      	bne.n	20004e9a <HAL_DMAEx_List_Start_IT+0x5a>
20004e96:	2302      	movs	r3, #2
20004e98:	e062      	b.n	20004f60 <HAL_DMAEx_List_Start_IT+0x120>
20004e9a:	687b      	ldr	r3, [r7, #4]
20004e9c:	2201      	movs	r2, #1
20004e9e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
20004ea2:	687b      	ldr	r3, [r7, #4]
20004ea4:	2202      	movs	r2, #2
20004ea6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
20004eaa:	687b      	ldr	r3, [r7, #4]
20004eac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004eae:	2202      	movs	r2, #2
20004eb0:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
20004eb2:	687b      	ldr	r3, [r7, #4]
20004eb4:	2200      	movs	r2, #0
20004eb6:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20004eb8:	687b      	ldr	r3, [r7, #4]
20004eba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004ebc:	2200      	movs	r2, #0
20004ebe:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
20004ec0:	687b      	ldr	r3, [r7, #4]
20004ec2:	681b      	ldr	r3, [r3, #0]
20004ec4:	695a      	ldr	r2, [r3, #20]
20004ec6:	687b      	ldr	r3, [r7, #4]
20004ec8:	681b      	ldr	r3, [r3, #0]
20004eca:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
20004ece:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
20004ed0:	687b      	ldr	r3, [r7, #4]
20004ed2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20004ed4:	2b00      	cmp	r3, #0
20004ed6:	d007      	beq.n	20004ee8 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
20004ed8:	687b      	ldr	r3, [r7, #4]
20004eda:	681b      	ldr	r3, [r3, #0]
20004edc:	695a      	ldr	r2, [r3, #20]
20004ede:	687b      	ldr	r3, [r7, #4]
20004ee0:	681b      	ldr	r3, [r3, #0]
20004ee2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
20004ee6:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
20004ee8:	687b      	ldr	r3, [r7, #4]
20004eea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20004eec:	2b00      	cmp	r3, #0
20004eee:	d007      	beq.n	20004f00 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
20004ef0:	687b      	ldr	r3, [r7, #4]
20004ef2:	681b      	ldr	r3, [r3, #0]
20004ef4:	695a      	ldr	r2, [r3, #20]
20004ef6:	687b      	ldr	r3, [r7, #4]
20004ef8:	681b      	ldr	r3, [r3, #0]
20004efa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
20004efe:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
20004f00:	687b      	ldr	r3, [r7, #4]
20004f02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004f04:	681b      	ldr	r3, [r3, #0]
20004f06:	f107 010c 	add.w	r1, r7, #12
20004f0a:	2200      	movs	r2, #0
20004f0c:	4618      	mov	r0, r3
20004f0e:	f002 f961 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
20004f12:	687b      	ldr	r3, [r7, #4]
20004f14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004f16:	681b      	ldr	r3, [r3, #0]
20004f18:	4619      	mov	r1, r3
20004f1a:	687b      	ldr	r3, [r7, #4]
20004f1c:	681a      	ldr	r2, [r3, #0]
20004f1e:	0c0b      	lsrs	r3, r1, #16
20004f20:	041b      	lsls	r3, r3, #16
20004f22:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
20004f24:	687b      	ldr	r3, [r7, #4]
20004f26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004f28:	681b      	ldr	r3, [r3, #0]
20004f2a:	461a      	mov	r2, r3
20004f2c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20004f30:	4013      	ands	r3, r2
20004f32:	68f9      	ldr	r1, [r7, #12]
20004f34:	687a      	ldr	r2, [r7, #4]
20004f36:	6812      	ldr	r2, [r2, #0]
20004f38:	430b      	orrs	r3, r1
20004f3a:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
20004f3c:	687b      	ldr	r3, [r7, #4]
20004f3e:	681b      	ldr	r3, [r3, #0]
20004f40:	695a      	ldr	r2, [r3, #20]
20004f42:	687b      	ldr	r3, [r7, #4]
20004f44:	681b      	ldr	r3, [r3, #0]
20004f46:	f042 0201 	orr.w	r2, r2, #1
20004f4a:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20004f4c:	2300      	movs	r3, #0
20004f4e:	e007      	b.n	20004f60 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20004f50:	687b      	ldr	r3, [r7, #4]
20004f52:	2240      	movs	r2, #64	@ 0x40
20004f54:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20004f56:	687b      	ldr	r3, [r7, #4]
20004f58:	2200      	movs	r2, #0
20004f5a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20004f5e:	2301      	movs	r3, #1
}
20004f60:	4618      	mov	r0, r3
20004f62:	3718      	adds	r7, #24
20004f64:	46bd      	mov	sp, r7
20004f66:	bd80      	pop	{r7, pc}

20004f68 <HAL_DMAEx_List_BuildNode>:
  *         addressable space.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
20004f68:	b580      	push	{r7, lr}
20004f6a:	b082      	sub	sp, #8
20004f6c:	af00      	add	r7, sp, #0
20004f6e:	6078      	str	r0, [r7, #4]
20004f70:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
20004f72:	687b      	ldr	r3, [r7, #4]
20004f74:	2b00      	cmp	r3, #0
20004f76:	d002      	beq.n	20004f7e <HAL_DMAEx_List_BuildNode+0x16>
20004f78:	683b      	ldr	r3, [r7, #0]
20004f7a:	2b00      	cmp	r3, #0
20004f7c:	d101      	bne.n	20004f82 <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
20004f7e:	2301      	movs	r3, #1
20004f80:	e004      	b.n	20004f8c <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
20004f82:	6839      	ldr	r1, [r7, #0]
20004f84:	6878      	ldr	r0, [r7, #4]
20004f86:	f001 fe5d 	bl	20006c44 <DMA_List_BuildNode>

  return HAL_OK;
20004f8a:	2300      	movs	r3, #0
}
20004f8c:	4618      	mov	r0, r3
20004f8e:	3708      	adds	r7, #8
20004f90:	46bd      	mov	sp, r7
20004f92:	bd80      	pop	{r7, pc}

20004f94 <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
20004f94:	b580      	push	{r7, lr}
20004f96:	b082      	sub	sp, #8
20004f98:	af00      	add	r7, sp, #0
20004f9a:	6078      	str	r0, [r7, #4]
20004f9c:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
20004f9e:	687b      	ldr	r3, [r7, #4]
20004fa0:	2b00      	cmp	r3, #0
20004fa2:	d002      	beq.n	20004faa <HAL_DMAEx_List_GetNodeConfig+0x16>
20004fa4:	683b      	ldr	r3, [r7, #0]
20004fa6:	2b00      	cmp	r3, #0
20004fa8:	d101      	bne.n	20004fae <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
20004faa:	2301      	movs	r3, #1
20004fac:	e004      	b.n	20004fb8 <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
20004fae:	6839      	ldr	r1, [r7, #0]
20004fb0:	6878      	ldr	r0, [r7, #4]
20004fb2:	f001 ff99 	bl	20006ee8 <DMA_List_GetNodeConfig>

  return HAL_OK;
20004fb6:	2300      	movs	r3, #0
}
20004fb8:	4618      	mov	r0, r3
20004fba:	3708      	adds	r7, #8
20004fbc:	46bd      	mov	sp, r7
20004fbe:	bd80      	pop	{r7, pc}

20004fc0 <HAL_DMAEx_List_InsertNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pPrevNode,
                                            DMA_NodeTypeDef *const pNewNode)
{
20004fc0:	b580      	push	{r7, lr}
20004fc2:	b08c      	sub	sp, #48	@ 0x30
20004fc4:	af00      	add	r7, sp, #0
20004fc6:	60f8      	str	r0, [r7, #12]
20004fc8:	60b9      	str	r1, [r7, #8]
20004fca:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
20004fcc:	68fb      	ldr	r3, [r7, #12]
20004fce:	2b00      	cmp	r3, #0
20004fd0:	d002      	beq.n	20004fd8 <HAL_DMAEx_List_InsertNode+0x18>
20004fd2:	687b      	ldr	r3, [r7, #4]
20004fd4:	2b00      	cmp	r3, #0
20004fd6:	d101      	bne.n	20004fdc <HAL_DMAEx_List_InsertNode+0x1c>
  {
    return HAL_ERROR;
20004fd8:	2301      	movs	r3, #1
20004fda:	e0b6      	b.n	2000514a <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20004fdc:	68fb      	ldr	r3, [r7, #12]
20004fde:	695b      	ldr	r3, [r3, #20]
20004fe0:	2b01      	cmp	r3, #1
20004fe2:	d104      	bne.n	20004fee <HAL_DMAEx_List_InsertNode+0x2e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20004fe4:	68fb      	ldr	r3, [r7, #12]
20004fe6:	2204      	movs	r2, #4
20004fe8:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20004fea:	2301      	movs	r3, #1
20004fec:	e0ad      	b.n	2000514a <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pPrevNode, pNewNode) != 0U)
20004fee:	68fb      	ldr	r3, [r7, #12]
20004ff0:	681b      	ldr	r3, [r3, #0]
20004ff2:	687a      	ldr	r2, [r7, #4]
20004ff4:	68b9      	ldr	r1, [r7, #8]
20004ff6:	4618      	mov	r0, r3
20004ff8:	f002 f880 	bl	200070fc <DMA_List_CheckNodesBaseAddresses>
20004ffc:	4603      	mov	r3, r0
20004ffe:	2b00      	cmp	r3, #0
20005000:	d004      	beq.n	2000500c <HAL_DMAEx_List_InsertNode+0x4c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005002:	68fb      	ldr	r3, [r7, #12]
20005004:	2205      	movs	r2, #5
20005006:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005008:	2301      	movs	r3, #1
2000500a:	e09e      	b.n	2000514a <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pPrevNode, pNewNode) != 0U)
2000500c:	68fb      	ldr	r3, [r7, #12]
2000500e:	681b      	ldr	r3, [r3, #0]
20005010:	687a      	ldr	r2, [r7, #4]
20005012:	68b9      	ldr	r1, [r7, #8]
20005014:	4618      	mov	r0, r3
20005016:	f002 f8a1 	bl	2000715c <DMA_List_CheckNodesTypes>
2000501a:	4603      	mov	r3, r0
2000501c:	2b00      	cmp	r3, #0
2000501e:	d004      	beq.n	2000502a <HAL_DMAEx_List_InsertNode+0x6a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005020:	68fb      	ldr	r3, [r7, #12]
20005022:	2204      	movs	r2, #4
20005024:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005026:	2301      	movs	r3, #1
20005028:	e08f      	b.n	2000514a <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
2000502a:	68fb      	ldr	r3, [r7, #12]
2000502c:	2202      	movs	r2, #2
2000502e:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005030:	68fb      	ldr	r3, [r7, #12]
20005032:	2200      	movs	r2, #0
20005034:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
20005036:	f107 0228 	add.w	r2, r7, #40	@ 0x28
2000503a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
2000503e:	4619      	mov	r1, r3
20005040:	6878      	ldr	r0, [r7, #4]
20005042:	f002 f8c7 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Empty queue */
  if (pQList->Head == NULL)
20005046:	68fb      	ldr	r3, [r7, #12]
20005048:	681b      	ldr	r3, [r3, #0]
2000504a:	2b00      	cmp	r3, #0
2000504c:	d11a      	bne.n	20005084 <HAL_DMAEx_List_InsertNode+0xc4>
  {
    /* Add only new node to queue */
    if (pPrevNode == NULL)
2000504e:	68bb      	ldr	r3, [r7, #8]
20005050:	2b00      	cmp	r3, #0
20005052:	d106      	bne.n	20005062 <HAL_DMAEx_List_InsertNode+0xa2>
    {
      pQList->Head       = pNewNode;
20005054:	68fb      	ldr	r3, [r7, #12]
20005056:	687a      	ldr	r2, [r7, #4]
20005058:	601a      	str	r2, [r3, #0]
      pQList->NodeNumber = 1U;
2000505a:	68fb      	ldr	r3, [r7, #12]
2000505c:	2201      	movs	r2, #1
2000505e:	609a      	str	r2, [r3, #8]
20005060:	e06c      	b.n	2000513c <HAL_DMAEx_List_InsertNode+0x17c>
    }
    /* Add previous node then new node to queue */
    else
    {
      pQList->Head                          = pPrevNode;
20005062:	68fb      	ldr	r3, [r7, #12]
20005064:	68ba      	ldr	r2, [r7, #8]
20005066:	601a      	str	r2, [r3, #0]
      pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005068:	687a      	ldr	r2, [r7, #4]
2000506a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000506e:	4013      	ands	r3, r2
20005070:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20005072:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20005074:	4319      	orrs	r1, r3
20005076:	68bb      	ldr	r3, [r7, #8]
20005078:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->NodeNumber                    = 2U;
2000507c:	68fb      	ldr	r3, [r7, #12]
2000507e:	2202      	movs	r2, #2
20005080:	609a      	str	r2, [r3, #8]
20005082:	e05b      	b.n	2000513c <HAL_DMAEx_List_InsertNode+0x17c>
  }
  /* Not empty queue */
  else
  {
    /* Add new node at the head of queue */
    if (pPrevNode == NULL)
20005084:	68bb      	ldr	r3, [r7, #8]
20005086:	2b00      	cmp	r3, #0
20005088:	d10f      	bne.n	200050aa <HAL_DMAEx_List_InsertNode+0xea>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
2000508a:	68fb      	ldr	r3, [r7, #12]
2000508c:	681b      	ldr	r3, [r3, #0]
2000508e:	461a      	mov	r2, r3
20005090:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005094:	4013      	ands	r3, r2
20005096:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20005098:	6aba      	ldr	r2, [r7, #40]	@ 0x28
2000509a:	4319      	orrs	r1, r3
2000509c:	687b      	ldr	r3, [r7, #4]
2000509e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head                         = pNewNode;
200050a2:	68fb      	ldr	r3, [r7, #12]
200050a4:	687a      	ldr	r2, [r7, #4]
200050a6:	601a      	str	r2, [r3, #0]
200050a8:	e043      	b.n	20005132 <HAL_DMAEx_List_InsertNode+0x172>
    }
    /* Add new node according to selected position */
    else
    {
      /* Find node and get its position in selected queue */
      node_info.cllr_offset = cllr_offset;
200050aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200050ac:	617b      	str	r3, [r7, #20]
      if (DMA_List_FindNode(pQList, pPrevNode, &node_info) == 0U)
200050ae:	f107 0314 	add.w	r3, r7, #20
200050b2:	461a      	mov	r2, r3
200050b4:	68b9      	ldr	r1, [r7, #8]
200050b6:	68f8      	ldr	r0, [r7, #12]
200050b8:	f002 f8bc 	bl	20007234 <DMA_List_FindNode>
200050bc:	4603      	mov	r3, r0
200050be:	2b00      	cmp	r3, #0
200050c0:	d132      	bne.n	20005128 <HAL_DMAEx_List_InsertNode+0x168>
      {
        /* Selected node is the last queue node */
        if (node_info.currentnode_pos == pQList->NodeNumber)
200050c2:	69fa      	ldr	r2, [r7, #28]
200050c4:	68fb      	ldr	r3, [r7, #12]
200050c6:	689b      	ldr	r3, [r3, #8]
200050c8:	429a      	cmp	r2, r3
200050ca:	d11a      	bne.n	20005102 <HAL_DMAEx_List_InsertNode+0x142>
        {
          /* Check if queue is circular */
          if (pQList->FirstCircularNode != NULL)
200050cc:	68fb      	ldr	r3, [r7, #12]
200050ce:	685b      	ldr	r3, [r3, #4]
200050d0:	2b00      	cmp	r3, #0
200050d2:	d00b      	beq.n	200050ec <HAL_DMAEx_List_InsertNode+0x12c>
          {
            pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
200050d4:	68fb      	ldr	r3, [r7, #12]
200050d6:	685b      	ldr	r3, [r3, #4]
200050d8:	461a      	mov	r2, r3
200050da:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200050de:	4013      	ands	r3, r2
200050e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200050e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
200050e4:	4319      	orrs	r1, r3
200050e6:	687b      	ldr	r3, [r7, #4]
200050e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          }

          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200050ec:	687a      	ldr	r2, [r7, #4]
200050ee:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200050f2:	4013      	ands	r3, r2
200050f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200050f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
200050f8:	4319      	orrs	r1, r3
200050fa:	68bb      	ldr	r3, [r7, #8]
200050fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20005100:	e017      	b.n	20005132 <HAL_DMAEx_List_InsertNode+0x172>
        }
        /* Selected node is not the last queue node */
        else
        {
          pNewNode->LinkRegisters[cllr_offset] = pPrevNode->LinkRegisters[cllr_offset];
20005102:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20005104:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20005106:	68bb      	ldr	r3, [r7, #8]
20005108:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
2000510c:	687b      	ldr	r3, [r7, #4]
2000510e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005112:	687a      	ldr	r2, [r7, #4]
20005114:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005118:	4013      	ands	r3, r2
2000511a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
2000511c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
2000511e:	4319      	orrs	r1, r3
20005120:	68bb      	ldr	r3, [r7, #8]
20005122:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20005126:	e004      	b.n	20005132 <HAL_DMAEx_List_InsertNode+0x172>
        }
      }
      else
      {
        /* Update the queue error code */
        pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20005128:	68fb      	ldr	r3, [r7, #12]
2000512a:	2206      	movs	r2, #6
2000512c:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
2000512e:	2301      	movs	r3, #1
20005130:	e00b      	b.n	2000514a <HAL_DMAEx_List_InsertNode+0x18a>
      }
    }

    /* Increment queue node number */
    pQList->NodeNumber++;
20005132:	68fb      	ldr	r3, [r7, #12]
20005134:	689b      	ldr	r3, [r3, #8]
20005136:	1c5a      	adds	r2, r3, #1
20005138:	68fb      	ldr	r3, [r7, #12]
2000513a:	609a      	str	r2, [r3, #8]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000513c:	68fb      	ldr	r3, [r7, #12]
2000513e:	2200      	movs	r2, #0
20005140:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005142:	68fb      	ldr	r3, [r7, #12]
20005144:	2201      	movs	r2, #1
20005146:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
20005148:	2300      	movs	r3, #0
}
2000514a:	4618      	mov	r0, r3
2000514c:	3730      	adds	r7, #48	@ 0x30
2000514e:	46bd      	mov	sp, r7
20005150:	bd80      	pop	{r7, pc}

20005152 <HAL_DMAEx_List_InsertNode_Head>:
  *                     configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode_Head(DMA_QListTypeDef *const pQList,
                                                 DMA_NodeTypeDef *const pNewNode)
{
20005152:	b580      	push	{r7, lr}
20005154:	b084      	sub	sp, #16
20005156:	af00      	add	r7, sp, #0
20005158:	6078      	str	r0, [r7, #4]
2000515a:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
2000515c:	687b      	ldr	r3, [r7, #4]
2000515e:	2b00      	cmp	r3, #0
20005160:	d002      	beq.n	20005168 <HAL_DMAEx_List_InsertNode_Head+0x16>
20005162:	683b      	ldr	r3, [r7, #0]
20005164:	2b00      	cmp	r3, #0
20005166:	d101      	bne.n	2000516c <HAL_DMAEx_List_InsertNode_Head+0x1a>
  {
    return HAL_ERROR;
20005168:	2301      	movs	r3, #1
2000516a:	e057      	b.n	2000521c <HAL_DMAEx_List_InsertNode_Head+0xca>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
2000516c:	687b      	ldr	r3, [r7, #4]
2000516e:	695b      	ldr	r3, [r3, #20]
20005170:	2b01      	cmp	r3, #1
20005172:	d104      	bne.n	2000517e <HAL_DMAEx_List_InsertNode_Head+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005174:	687b      	ldr	r3, [r7, #4]
20005176:	2204      	movs	r2, #4
20005178:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000517a:	2301      	movs	r3, #1
2000517c:	e04e      	b.n	2000521c <HAL_DMAEx_List_InsertNode_Head+0xca>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
2000517e:	687b      	ldr	r3, [r7, #4]
20005180:	681b      	ldr	r3, [r3, #0]
20005182:	2200      	movs	r2, #0
20005184:	6839      	ldr	r1, [r7, #0]
20005186:	4618      	mov	r0, r3
20005188:	f001 ffb8 	bl	200070fc <DMA_List_CheckNodesBaseAddresses>
2000518c:	4603      	mov	r3, r0
2000518e:	2b00      	cmp	r3, #0
20005190:	d004      	beq.n	2000519c <HAL_DMAEx_List_InsertNode_Head+0x4a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005192:	687b      	ldr	r3, [r7, #4]
20005194:	2205      	movs	r2, #5
20005196:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005198:	2301      	movs	r3, #1
2000519a:	e03f      	b.n	2000521c <HAL_DMAEx_List_InsertNode_Head+0xca>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
2000519c:	687b      	ldr	r3, [r7, #4]
2000519e:	681b      	ldr	r3, [r3, #0]
200051a0:	2200      	movs	r2, #0
200051a2:	6839      	ldr	r1, [r7, #0]
200051a4:	4618      	mov	r0, r3
200051a6:	f001 ffd9 	bl	2000715c <DMA_List_CheckNodesTypes>
200051aa:	4603      	mov	r3, r0
200051ac:	2b00      	cmp	r3, #0
200051ae:	d004      	beq.n	200051ba <HAL_DMAEx_List_InsertNode_Head+0x68>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200051b0:	687b      	ldr	r3, [r7, #4]
200051b2:	2204      	movs	r2, #4
200051b4:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200051b6:	2301      	movs	r3, #1
200051b8:	e030      	b.n	2000521c <HAL_DMAEx_List_InsertNode_Head+0xca>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200051ba:	687b      	ldr	r3, [r7, #4]
200051bc:	2202      	movs	r2, #2
200051be:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200051c0:	687b      	ldr	r3, [r7, #4]
200051c2:	2200      	movs	r2, #0
200051c4:	611a      	str	r2, [r3, #16]

  /* Empty queue */
  if (pQList->Head == NULL)
200051c6:	687b      	ldr	r3, [r7, #4]
200051c8:	681b      	ldr	r3, [r3, #0]
200051ca:	2b00      	cmp	r3, #0
200051cc:	d103      	bne.n	200051d6 <HAL_DMAEx_List_InsertNode_Head+0x84>
  {
    pQList->Head = pNewNode;
200051ce:	687b      	ldr	r3, [r7, #4]
200051d0:	683a      	ldr	r2, [r7, #0]
200051d2:	601a      	str	r2, [r3, #0]
200051d4:	e016      	b.n	20005204 <HAL_DMAEx_List_InsertNode_Head+0xb2>
  }
  /* Not empty queue */
  else
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
200051d6:	f107 0208 	add.w	r2, r7, #8
200051da:	f107 030c 	add.w	r3, r7, #12
200051de:	4619      	mov	r1, r3
200051e0:	6838      	ldr	r0, [r7, #0]
200051e2:	f001 fff7 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

    pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
200051e6:	687b      	ldr	r3, [r7, #4]
200051e8:	681b      	ldr	r3, [r3, #0]
200051ea:	461a      	mov	r2, r3
200051ec:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200051f0:	4013      	ands	r3, r2
200051f2:	68f9      	ldr	r1, [r7, #12]
200051f4:	68ba      	ldr	r2, [r7, #8]
200051f6:	4319      	orrs	r1, r3
200051f8:	683b      	ldr	r3, [r7, #0]
200051fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQList->Head                         = pNewNode;
200051fe:	687b      	ldr	r3, [r7, #4]
20005200:	683a      	ldr	r2, [r7, #0]
20005202:	601a      	str	r2, [r3, #0]
  }

  /* Increment queue node number */
  pQList->NodeNumber++;
20005204:	687b      	ldr	r3, [r7, #4]
20005206:	689b      	ldr	r3, [r3, #8]
20005208:	1c5a      	adds	r2, r3, #1
2000520a:	687b      	ldr	r3, [r7, #4]
2000520c:	609a      	str	r2, [r3, #8]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000520e:	687b      	ldr	r3, [r7, #4]
20005210:	2200      	movs	r2, #0
20005212:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005214:	687b      	ldr	r3, [r7, #4]
20005216:	2201      	movs	r2, #1
20005218:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
2000521a:	2300      	movs	r3, #0
}
2000521c:	4618      	mov	r0, r3
2000521e:	3710      	adds	r7, #16
20005220:	46bd      	mov	sp, r7
20005222:	bd80      	pop	{r7, pc}

20005224 <HAL_DMAEx_List_InsertNode_Tail>:
  *                     configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode_Tail(DMA_QListTypeDef *const pQList,
                                                 DMA_NodeTypeDef *const pNewNode)
{
20005224:	b580      	push	{r7, lr}
20005226:	b08a      	sub	sp, #40	@ 0x28
20005228:	af00      	add	r7, sp, #0
2000522a:	6078      	str	r0, [r7, #4]
2000522c:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
2000522e:	687b      	ldr	r3, [r7, #4]
20005230:	2b00      	cmp	r3, #0
20005232:	d002      	beq.n	2000523a <HAL_DMAEx_List_InsertNode_Tail+0x16>
20005234:	683b      	ldr	r3, [r7, #0]
20005236:	2b00      	cmp	r3, #0
20005238:	d101      	bne.n	2000523e <HAL_DMAEx_List_InsertNode_Tail+0x1a>
  {
    return HAL_ERROR;
2000523a:	2301      	movs	r3, #1
2000523c:	e066      	b.n	2000530c <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
2000523e:	687b      	ldr	r3, [r7, #4]
20005240:	695b      	ldr	r3, [r3, #20]
20005242:	2b01      	cmp	r3, #1
20005244:	d104      	bne.n	20005250 <HAL_DMAEx_List_InsertNode_Tail+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005246:	687b      	ldr	r3, [r7, #4]
20005248:	2204      	movs	r2, #4
2000524a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000524c:	2301      	movs	r3, #1
2000524e:	e05d      	b.n	2000530c <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
20005250:	687b      	ldr	r3, [r7, #4]
20005252:	681b      	ldr	r3, [r3, #0]
20005254:	2200      	movs	r2, #0
20005256:	6839      	ldr	r1, [r7, #0]
20005258:	4618      	mov	r0, r3
2000525a:	f001 ff4f 	bl	200070fc <DMA_List_CheckNodesBaseAddresses>
2000525e:	4603      	mov	r3, r0
20005260:	2b00      	cmp	r3, #0
20005262:	d004      	beq.n	2000526e <HAL_DMAEx_List_InsertNode_Tail+0x4a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005264:	687b      	ldr	r3, [r7, #4]
20005266:	2205      	movs	r2, #5
20005268:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000526a:	2301      	movs	r3, #1
2000526c:	e04e      	b.n	2000530c <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
2000526e:	687b      	ldr	r3, [r7, #4]
20005270:	681b      	ldr	r3, [r3, #0]
20005272:	2200      	movs	r2, #0
20005274:	6839      	ldr	r1, [r7, #0]
20005276:	4618      	mov	r0, r3
20005278:	f001 ff70 	bl	2000715c <DMA_List_CheckNodesTypes>
2000527c:	4603      	mov	r3, r0
2000527e:	2b00      	cmp	r3, #0
20005280:	d004      	beq.n	2000528c <HAL_DMAEx_List_InsertNode_Tail+0x68>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005282:	687b      	ldr	r3, [r7, #4]
20005284:	2204      	movs	r2, #4
20005286:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005288:	2301      	movs	r3, #1
2000528a:	e03f      	b.n	2000530c <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Empty queue */
  if (pQList->Head == NULL)
2000528c:	687b      	ldr	r3, [r7, #4]
2000528e:	681b      	ldr	r3, [r3, #0]
20005290:	2b00      	cmp	r3, #0
20005292:	d103      	bne.n	2000529c <HAL_DMAEx_List_InsertNode_Tail+0x78>
  {
    pQList->Head = pNewNode;
20005294:	687b      	ldr	r3, [r7, #4]
20005296:	683a      	ldr	r2, [r7, #0]
20005298:	601a      	str	r2, [r3, #0]
2000529a:	e02b      	b.n	200052f4 <HAL_DMAEx_List_InsertNode_Tail+0xd0>
  }
  /* Not empty queue */
  else
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
2000529c:	f107 0220 	add.w	r2, r7, #32
200052a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
200052a4:	4619      	mov	r1, r3
200052a6:	6838      	ldr	r0, [r7, #0]
200052a8:	f001 ff94 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

    /* Find node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
200052ac:	6a3b      	ldr	r3, [r7, #32]
200052ae:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
200052b0:	f107 030c 	add.w	r3, r7, #12
200052b4:	461a      	mov	r2, r3
200052b6:	2100      	movs	r1, #0
200052b8:	6878      	ldr	r0, [r7, #4]
200052ba:	f001 ffbb 	bl	20007234 <DMA_List_FindNode>

    /* Check if queue is circular */
    if (pQList->FirstCircularNode != NULL)
200052be:	687b      	ldr	r3, [r7, #4]
200052c0:	685b      	ldr	r3, [r3, #4]
200052c2:	2b00      	cmp	r3, #0
200052c4:	d00b      	beq.n	200052de <HAL_DMAEx_List_InsertNode_Tail+0xba>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
200052c6:	687b      	ldr	r3, [r7, #4]
200052c8:	685b      	ldr	r3, [r3, #4]
200052ca:	461a      	mov	r2, r3
200052cc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200052d0:	4013      	ands	r3, r2
200052d2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
200052d4:	6a3a      	ldr	r2, [r7, #32]
200052d6:	4319      	orrs	r1, r3
200052d8:	683b      	ldr	r3, [r7, #0]
200052da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200052de:	683a      	ldr	r2, [r7, #0]
200052e0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200052e4:	4013      	ands	r3, r2
200052e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
200052e8:	69ba      	ldr	r2, [r7, #24]
200052ea:	4610      	mov	r0, r2
200052ec:	6a3a      	ldr	r2, [r7, #32]
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200052ee:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
200052f0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  /* Increment queue node number */
  pQList->NodeNumber++;
200052f4:	687b      	ldr	r3, [r7, #4]
200052f6:	689b      	ldr	r3, [r3, #8]
200052f8:	1c5a      	adds	r2, r3, #1
200052fa:	687b      	ldr	r3, [r7, #4]
200052fc:	609a      	str	r2, [r3, #8]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200052fe:	687b      	ldr	r3, [r7, #4]
20005300:	2200      	movs	r2, #0
20005302:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005304:	687b      	ldr	r3, [r7, #4]
20005306:	2201      	movs	r2, #1
20005308:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
2000530a:	2300      	movs	r3, #0
}
2000530c:	4618      	mov	r0, r3
2000530e:	3728      	adds	r7, #40	@ 0x28
20005310:	46bd      	mov	sp, r7
20005312:	bd80      	pop	{r7, pc}

20005314 <HAL_DMAEx_List_RemoveNode>:
  *                  configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_RemoveNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pNode)
{
20005314:	b580      	push	{r7, lr}
20005316:	b08a      	sub	sp, #40	@ 0x28
20005318:	af00      	add	r7, sp, #0
2000531a:	6078      	str	r0, [r7, #4]
2000531c:	6039      	str	r1, [r7, #0]
  uint32_t previousnode_addr;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the node parameters */
  if ((pQList == NULL) || (pNode == NULL))
2000531e:	687b      	ldr	r3, [r7, #4]
20005320:	2b00      	cmp	r3, #0
20005322:	d002      	beq.n	2000532a <HAL_DMAEx_List_RemoveNode+0x16>
20005324:	683b      	ldr	r3, [r7, #0]
20005326:	2b00      	cmp	r3, #0
20005328:	d101      	bne.n	2000532e <HAL_DMAEx_List_RemoveNode+0x1a>
  {
    return HAL_ERROR;
2000532a:	2301      	movs	r3, #1
2000532c:	e0aa      	b.n	20005484 <HAL_DMAEx_List_RemoveNode+0x170>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
2000532e:	687b      	ldr	r3, [r7, #4]
20005330:	681b      	ldr	r3, [r3, #0]
20005332:	2b00      	cmp	r3, #0
20005334:	d104      	bne.n	20005340 <HAL_DMAEx_List_RemoveNode+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005336:	687b      	ldr	r3, [r7, #4]
20005338:	2202      	movs	r2, #2
2000533a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000533c:	2301      	movs	r3, #1
2000533e:	e0a1      	b.n	20005484 <HAL_DMAEx_List_RemoveNode+0x170>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005340:	687b      	ldr	r3, [r7, #4]
20005342:	695b      	ldr	r3, [r3, #20]
20005344:	2b01      	cmp	r3, #1
20005346:	d104      	bne.n	20005352 <HAL_DMAEx_List_RemoveNode+0x3e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005348:	687b      	ldr	r3, [r7, #4]
2000534a:	2204      	movs	r2, #4
2000534c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000534e:	2301      	movs	r3, #1
20005350:	e098      	b.n	20005484 <HAL_DMAEx_List_RemoveNode+0x170>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005352:	687b      	ldr	r3, [r7, #4]
20005354:	2202      	movs	r2, #2
20005356:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005358:	687b      	ldr	r3, [r7, #4]
2000535a:	2200      	movs	r2, #0
2000535c:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNode, NULL, &cllr_offset);
2000535e:	f107 0320 	add.w	r3, r7, #32
20005362:	461a      	mov	r2, r3
20005364:	2100      	movs	r1, #0
20005366:	6838      	ldr	r0, [r7, #0]
20005368:	f001 ff34 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Find node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
2000536c:	6a3b      	ldr	r3, [r7, #32]
2000536e:	60fb      	str	r3, [r7, #12]
  if (DMA_List_FindNode(pQList, pNode, &node_info) == 0U)
20005370:	f107 030c 	add.w	r3, r7, #12
20005374:	461a      	mov	r2, r3
20005376:	6839      	ldr	r1, [r7, #0]
20005378:	6878      	ldr	r0, [r7, #4]
2000537a:	f001 ff5b 	bl	20007234 <DMA_List_FindNode>
2000537e:	4603      	mov	r3, r0
20005380:	2b00      	cmp	r3, #0
20005382:	d16f      	bne.n	20005464 <HAL_DMAEx_List_RemoveNode+0x150>
  {
    /* Removed node is the head node */
    if (node_info.currentnode_pos == 1U)
20005384:	697b      	ldr	r3, [r7, #20]
20005386:	2b01      	cmp	r3, #1
20005388:	d129      	bne.n	200053de <HAL_DMAEx_List_RemoveNode+0xca>
    {
      /* Check if first circular node queue is the first node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)node_info.currentnode_addr))
2000538a:	687b      	ldr	r3, [r7, #4]
2000538c:	685b      	ldr	r3, [r3, #4]
2000538e:	69ba      	ldr	r2, [r7, #24]
20005390:	4293      	cmp	r3, r2
20005392:	d10f      	bne.n	200053b4 <HAL_DMAEx_List_RemoveNode+0xa0>
      {
        /* Find last queue node */
        (void)DMA_List_FindNode(pQList, NULL, &node_info);
20005394:	f107 030c 	add.w	r3, r7, #12
20005398:	461a      	mov	r2, r3
2000539a:	2100      	movs	r1, #0
2000539c:	6878      	ldr	r0, [r7, #4]
2000539e:	f001 ff49 	bl	20007234 <DMA_List_FindNode>

        /* Clear last node link */
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
200053a2:	69bb      	ldr	r3, [r7, #24]
200053a4:	4619      	mov	r1, r3
200053a6:	6a3b      	ldr	r3, [r7, #32]
200053a8:	2200      	movs	r2, #0
200053aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear first circular node */
        pQList->FirstCircularNode = NULL;
200053ae:	687b      	ldr	r3, [r7, #4]
200053b0:	2200      	movs	r2, #0
200053b2:	605a      	str	r2, [r3, #4]
      }

      /* Update the queue head node */
      pQList->Head = (DMA_NodeTypeDef *)(((uint32_t)pQList->Head & DMA_CLBAR_LBA) +
200053b4:	687b      	ldr	r3, [r7, #4]
200053b6:	681b      	ldr	r3, [r3, #0]
200053b8:	0c1b      	lsrs	r3, r3, #16
200053ba:	041b      	lsls	r3, r3, #16
                                         (pNode->LinkRegisters[cllr_offset] & DMA_CLLR_LA));
200053bc:	6a39      	ldr	r1, [r7, #32]
200053be:	683a      	ldr	r2, [r7, #0]
200053c0:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
200053c4:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
200053c8:	400a      	ands	r2, r1
      pQList->Head = (DMA_NodeTypeDef *)(((uint32_t)pQList->Head & DMA_CLBAR_LBA) +
200053ca:	4313      	orrs	r3, r2
200053cc:	461a      	mov	r2, r3
200053ce:	687b      	ldr	r3, [r7, #4]
200053d0:	601a      	str	r2, [r3, #0]
      /* Unlink node to be removed */
      pNode->LinkRegisters[cllr_offset] = 0U;
200053d2:	6a3a      	ldr	r2, [r7, #32]
200053d4:	683b      	ldr	r3, [r7, #0]
200053d6:	2100      	movs	r1, #0
200053d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200053dc:	e038      	b.n	20005450 <HAL_DMAEx_List_RemoveNode+0x13c>
    }
    /* Removed node is the last node */
    else if (node_info.currentnode_pos == pQList->NodeNumber)
200053de:	697a      	ldr	r2, [r7, #20]
200053e0:	687b      	ldr	r3, [r7, #4]
200053e2:	689b      	ldr	r3, [r3, #8]
200053e4:	429a      	cmp	r2, r3
200053e6:	d10f      	bne.n	20005408 <HAL_DMAEx_List_RemoveNode+0xf4>
    {
      /* Clear CLLR for previous node */
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] = 0U;
200053e8:	693b      	ldr	r3, [r7, #16]
200053ea:	4619      	mov	r1, r3
200053ec:	6a3b      	ldr	r3, [r7, #32]
200053ee:	2200      	movs	r2, #0
200053f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Clear CLLR for last node */
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
200053f4:	69bb      	ldr	r3, [r7, #24]
200053f6:	4619      	mov	r1, r3
200053f8:	6a3b      	ldr	r3, [r7, #32]
200053fa:	2200      	movs	r2, #0
200053fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Clear first circular node */
      pQList->FirstCircularNode = NULL;
20005400:	687b      	ldr	r3, [r7, #4]
20005402:	2200      	movs	r2, #0
20005404:	605a      	str	r2, [r3, #4]
20005406:	e023      	b.n	20005450 <HAL_DMAEx_List_RemoveNode+0x13c>
    }
    /* Removed node is in the middle */
    else
    {
      /* Store previous node address to be updated later */
      previousnode_addr = node_info.previousnode_addr;
20005408:	693b      	ldr	r3, [r7, #16]
2000540a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Check if first circular node queue is the current node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)node_info.currentnode_addr))
2000540c:	687b      	ldr	r3, [r7, #4]
2000540e:	685b      	ldr	r3, [r3, #4]
20005410:	69ba      	ldr	r2, [r7, #24]
20005412:	4293      	cmp	r3, r2
20005414:	d10f      	bne.n	20005436 <HAL_DMAEx_List_RemoveNode+0x122>
      {
        /* Find last queue node */
        (void)DMA_List_FindNode(pQList, NULL, &node_info);
20005416:	f107 030c 	add.w	r3, r7, #12
2000541a:	461a      	mov	r2, r3
2000541c:	2100      	movs	r1, #0
2000541e:	6878      	ldr	r0, [r7, #4]
20005420:	f001 ff08 	bl	20007234 <DMA_List_FindNode>

        /* Clear last node link */
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
20005424:	69bb      	ldr	r3, [r7, #24]
20005426:	4619      	mov	r1, r3
20005428:	6a3b      	ldr	r3, [r7, #32]
2000542a:	2200      	movs	r2, #0
2000542c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear first circular node */
        pQList->FirstCircularNode = NULL;
20005430:	687b      	ldr	r3, [r7, #4]
20005432:	2200      	movs	r2, #0
20005434:	605a      	str	r2, [r3, #4]
      }

      /* Link previous node */
      ((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[cllr_offset] = pNode->LinkRegisters[cllr_offset];
20005436:	6a38      	ldr	r0, [r7, #32]
20005438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000543a:	6a3a      	ldr	r2, [r7, #32]
2000543c:	6839      	ldr	r1, [r7, #0]
2000543e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
20005442:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Unlink node to be removed */
      pNode->LinkRegisters[cllr_offset] = 0U;
20005446:	6a3a      	ldr	r2, [r7, #32]
20005448:	683b      	ldr	r3, [r7, #0]
2000544a:	2100      	movs	r1, #0
2000544c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Decrement node number */
    pQList->NodeNumber--;
20005450:	687b      	ldr	r3, [r7, #4]
20005452:	689b      	ldr	r3, [r3, #8]
20005454:	1e5a      	subs	r2, r3, #1
20005456:	687b      	ldr	r3, [r7, #4]
20005458:	609a      	str	r2, [r3, #8]

    return HAL_ERROR;
  }

  /* Check if queue is empty */
  if (pQList->NodeNumber == 0U)
2000545a:	687b      	ldr	r3, [r7, #4]
2000545c:	689b      	ldr	r3, [r3, #8]
2000545e:	2b00      	cmp	r3, #0
20005460:	d109      	bne.n	20005476 <HAL_DMAEx_List_RemoveNode+0x162>
20005462:	e004      	b.n	2000546e <HAL_DMAEx_List_RemoveNode+0x15a>
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20005464:	687b      	ldr	r3, [r7, #4]
20005466:	2206      	movs	r2, #6
20005468:	611a      	str	r2, [r3, #16]
    return HAL_ERROR;
2000546a:	2301      	movs	r3, #1
2000546c:	e00a      	b.n	20005484 <HAL_DMAEx_List_RemoveNode+0x170>
  {
    /* Clean empty queue parameter */
    DMA_List_CleanQueue(pQList);
2000546e:	6878      	ldr	r0, [r7, #4]
20005470:	f002 f9fb 	bl	2000786a <DMA_List_CleanQueue>
20005474:	e005      	b.n	20005482 <HAL_DMAEx_List_RemoveNode+0x16e>
  }
  else
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005476:	687b      	ldr	r3, [r7, #4]
20005478:	2200      	movs	r2, #0
2000547a:	611a      	str	r2, [r3, #16]

    /* Update the queue state */
    pQList->State = HAL_DMA_QUEUE_STATE_READY;
2000547c:	687b      	ldr	r3, [r7, #4]
2000547e:	2201      	movs	r2, #1
20005480:	731a      	strb	r2, [r3, #12]
  }

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
20005482:	2300      	movs	r3, #0
}
20005484:	4618      	mov	r0, r3
20005486:	3728      	adds	r7, #40	@ 0x28
20005488:	46bd      	mov	sp, r7
2000548a:	bd80      	pop	{r7, pc}

2000548c <HAL_DMAEx_List_RemoveNode_Head>:
  * @brief  Remove the head node from linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_RemoveNode_Head(DMA_QListTypeDef *const pQList)
{
2000548c:	b580      	push	{r7, lr}
2000548e:	b08a      	sub	sp, #40	@ 0x28
20005490:	af00      	add	r7, sp, #0
20005492:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  uint32_t current_addr;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20005494:	687b      	ldr	r3, [r7, #4]
20005496:	2b00      	cmp	r3, #0
20005498:	d101      	bne.n	2000549e <HAL_DMAEx_List_RemoveNode_Head+0x12>
  {
    return HAL_ERROR;
2000549a:	2301      	movs	r3, #1
2000549c:	e074      	b.n	20005588 <HAL_DMAEx_List_RemoveNode_Head+0xfc>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
2000549e:	687b      	ldr	r3, [r7, #4]
200054a0:	681b      	ldr	r3, [r3, #0]
200054a2:	2b00      	cmp	r3, #0
200054a4:	d104      	bne.n	200054b0 <HAL_DMAEx_List_RemoveNode_Head+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
200054a6:	687b      	ldr	r3, [r7, #4]
200054a8:	2202      	movs	r2, #2
200054aa:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200054ac:	2301      	movs	r3, #1
200054ae:	e06b      	b.n	20005588 <HAL_DMAEx_List_RemoveNode_Head+0xfc>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
200054b0:	687b      	ldr	r3, [r7, #4]
200054b2:	695b      	ldr	r3, [r3, #20]
200054b4:	2b01      	cmp	r3, #1
200054b6:	d104      	bne.n	200054c2 <HAL_DMAEx_List_RemoveNode_Head+0x36>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200054b8:	687b      	ldr	r3, [r7, #4]
200054ba:	2204      	movs	r2, #4
200054bc:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200054be:	2301      	movs	r3, #1
200054c0:	e062      	b.n	20005588 <HAL_DMAEx_List_RemoveNode_Head+0xfc>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200054c2:	687b      	ldr	r3, [r7, #4]
200054c4:	2202      	movs	r2, #2
200054c6:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200054c8:	687b      	ldr	r3, [r7, #4]
200054ca:	2200      	movs	r2, #0
200054cc:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
200054ce:	687b      	ldr	r3, [r7, #4]
200054d0:	681b      	ldr	r3, [r3, #0]
200054d2:	f107 0220 	add.w	r2, r7, #32
200054d6:	2100      	movs	r1, #0
200054d8:	4618      	mov	r0, r3
200054da:	f001 fe7b 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Queue contains only one node */
  if (pQList->NodeNumber == 1U)
200054de:	687b      	ldr	r3, [r7, #4]
200054e0:	689b      	ldr	r3, [r3, #8]
200054e2:	2b01      	cmp	r3, #1
200054e4:	d10c      	bne.n	20005500 <HAL_DMAEx_List_RemoveNode_Head+0x74>
  {
    pQList->Head->LinkRegisters[cllr_offset] = 0U;
200054e6:	687b      	ldr	r3, [r7, #4]
200054e8:	681b      	ldr	r3, [r3, #0]
200054ea:	6a3a      	ldr	r2, [r7, #32]
200054ec:	2100      	movs	r1, #0
200054ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQList->FirstCircularNode = 0U;
200054f2:	687b      	ldr	r3, [r7, #4]
200054f4:	2200      	movs	r2, #0
200054f6:	605a      	str	r2, [r3, #4]
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200054f8:	687b      	ldr	r3, [r7, #4]
200054fa:	2200      	movs	r2, #0
200054fc:	611a      	str	r2, [r3, #16]
200054fe:	e02f      	b.n	20005560 <HAL_DMAEx_List_RemoveNode_Head+0xd4>
  }
  /* Queue contains more then one node */
  else
  {
    /* Check if first circular node queue is the first node */
    if (pQList->FirstCircularNode == pQList->Head)
20005500:	687b      	ldr	r3, [r7, #4]
20005502:	685a      	ldr	r2, [r3, #4]
20005504:	687b      	ldr	r3, [r7, #4]
20005506:	681b      	ldr	r3, [r3, #0]
20005508:	429a      	cmp	r2, r3
2000550a:	d111      	bne.n	20005530 <HAL_DMAEx_List_RemoveNode_Head+0xa4>
    {
      /* Find last queue node */
      node_info.cllr_offset = cllr_offset;
2000550c:	6a3b      	ldr	r3, [r7, #32]
2000550e:	60fb      	str	r3, [r7, #12]
      (void)DMA_List_FindNode(pQList, NULL, &node_info);
20005510:	f107 030c 	add.w	r3, r7, #12
20005514:	461a      	mov	r2, r3
20005516:	2100      	movs	r1, #0
20005518:	6878      	ldr	r0, [r7, #4]
2000551a:	f001 fe8b 	bl	20007234 <DMA_List_FindNode>

      /* Clear last node link */
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
2000551e:	69bb      	ldr	r3, [r7, #24]
20005520:	4619      	mov	r1, r3
20005522:	6a3b      	ldr	r3, [r7, #32]
20005524:	2200      	movs	r2, #0
20005526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Clear first circular node */
      pQList->FirstCircularNode = NULL;
2000552a:	687b      	ldr	r3, [r7, #4]
2000552c:	2200      	movs	r2, #0
2000552e:	605a      	str	r2, [r3, #4]
    }

    current_addr = pQList->Head->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
20005530:	687b      	ldr	r3, [r7, #4]
20005532:	681b      	ldr	r3, [r3, #0]
20005534:	6a3a      	ldr	r2, [r7, #32]
20005536:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
2000553a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000553e:	4013      	ands	r3, r2
20005540:	627b      	str	r3, [r7, #36]	@ 0x24
    pQList->Head->LinkRegisters[cllr_offset] = 0U;
20005542:	687b      	ldr	r3, [r7, #4]
20005544:	681b      	ldr	r3, [r3, #0]
20005546:	6a3a      	ldr	r2, [r7, #32]
20005548:	2100      	movs	r1, #0
2000554a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQList->Head = ((DMA_NodeTypeDef *)(current_addr + ((uint32_t)pQList->Head & DMA_CLBAR_LBA)));
2000554e:	687b      	ldr	r3, [r7, #4]
20005550:	681b      	ldr	r3, [r3, #0]
20005552:	0c1b      	lsrs	r3, r3, #16
20005554:	041b      	lsls	r3, r3, #16
20005556:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20005558:	4413      	add	r3, r2
2000555a:	461a      	mov	r2, r3
2000555c:	687b      	ldr	r3, [r7, #4]
2000555e:	601a      	str	r2, [r3, #0]
  }

  /* Decrement node number */
  pQList->NodeNumber--;
20005560:	687b      	ldr	r3, [r7, #4]
20005562:	689b      	ldr	r3, [r3, #8]
20005564:	1e5a      	subs	r2, r3, #1
20005566:	687b      	ldr	r3, [r7, #4]
20005568:	609a      	str	r2, [r3, #8]

  /* Check if queue is empty */
  if (pQList->NodeNumber == 0U)
2000556a:	687b      	ldr	r3, [r7, #4]
2000556c:	689b      	ldr	r3, [r3, #8]
2000556e:	2b00      	cmp	r3, #0
20005570:	d103      	bne.n	2000557a <HAL_DMAEx_List_RemoveNode_Head+0xee>
  {
    /* Clean empty queue parameter */
    DMA_List_CleanQueue(pQList);
20005572:	6878      	ldr	r0, [r7, #4]
20005574:	f002 f979 	bl	2000786a <DMA_List_CleanQueue>
20005578:	e005      	b.n	20005586 <HAL_DMAEx_List_RemoveNode_Head+0xfa>
  }
  else
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000557a:	687b      	ldr	r3, [r7, #4]
2000557c:	2200      	movs	r2, #0
2000557e:	611a      	str	r2, [r3, #16]

    /* Update the queue state */
    pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005580:	687b      	ldr	r3, [r7, #4]
20005582:	2201      	movs	r2, #1
20005584:	731a      	strb	r2, [r3, #12]
  }

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
20005586:	2300      	movs	r3, #0
}
20005588:	4618      	mov	r0, r3
2000558a:	3728      	adds	r7, #40	@ 0x28
2000558c:	46bd      	mov	sp, r7
2000558e:	bd80      	pop	{r7, pc}

20005590 <HAL_DMAEx_List_RemoveNode_Tail>:
  * @brief  Remove the tail node from linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_RemoveNode_Tail(DMA_QListTypeDef *const pQList)
{
20005590:	b580      	push	{r7, lr}
20005592:	b088      	sub	sp, #32
20005594:	af00      	add	r7, sp, #0
20005596:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20005598:	687b      	ldr	r3, [r7, #4]
2000559a:	2b00      	cmp	r3, #0
2000559c:	d101      	bne.n	200055a2 <HAL_DMAEx_List_RemoveNode_Tail+0x12>
  {
    return HAL_ERROR;
2000559e:	2301      	movs	r3, #1
200055a0:	e05c      	b.n	2000565c <HAL_DMAEx_List_RemoveNode_Tail+0xcc>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
200055a2:	687b      	ldr	r3, [r7, #4]
200055a4:	681b      	ldr	r3, [r3, #0]
200055a6:	2b00      	cmp	r3, #0
200055a8:	d104      	bne.n	200055b4 <HAL_DMAEx_List_RemoveNode_Tail+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
200055aa:	687b      	ldr	r3, [r7, #4]
200055ac:	2202      	movs	r2, #2
200055ae:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200055b0:	2301      	movs	r3, #1
200055b2:	e053      	b.n	2000565c <HAL_DMAEx_List_RemoveNode_Tail+0xcc>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
200055b4:	687b      	ldr	r3, [r7, #4]
200055b6:	695b      	ldr	r3, [r3, #20]
200055b8:	2b01      	cmp	r3, #1
200055ba:	d104      	bne.n	200055c6 <HAL_DMAEx_List_RemoveNode_Tail+0x36>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200055bc:	687b      	ldr	r3, [r7, #4]
200055be:	2204      	movs	r2, #4
200055c0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200055c2:	2301      	movs	r3, #1
200055c4:	e04a      	b.n	2000565c <HAL_DMAEx_List_RemoveNode_Tail+0xcc>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200055c6:	687b      	ldr	r3, [r7, #4]
200055c8:	2202      	movs	r2, #2
200055ca:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200055cc:	687b      	ldr	r3, [r7, #4]
200055ce:	2200      	movs	r2, #0
200055d0:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
200055d2:	687b      	ldr	r3, [r7, #4]
200055d4:	681b      	ldr	r3, [r3, #0]
200055d6:	f107 021c 	add.w	r2, r7, #28
200055da:	2100      	movs	r1, #0
200055dc:	4618      	mov	r0, r3
200055de:	f001 fdf9 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Queue contains only one node */
  if (pQList->NodeNumber == 1U)
200055e2:	687b      	ldr	r3, [r7, #4]
200055e4:	689b      	ldr	r3, [r3, #8]
200055e6:	2b01      	cmp	r3, #1
200055e8:	d10c      	bne.n	20005604 <HAL_DMAEx_List_RemoveNode_Tail+0x74>
  {
    pQList->Head->LinkRegisters[cllr_offset] = 0U;
200055ea:	687b      	ldr	r3, [r7, #4]
200055ec:	681b      	ldr	r3, [r3, #0]
200055ee:	69fa      	ldr	r2, [r7, #28]
200055f0:	2100      	movs	r1, #0
200055f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQList->FirstCircularNode = 0U;
200055f6:	687b      	ldr	r3, [r7, #4]
200055f8:	2200      	movs	r2, #0
200055fa:	605a      	str	r2, [r3, #4]
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200055fc:	687b      	ldr	r3, [r7, #4]
200055fe:	2200      	movs	r2, #0
20005600:	611a      	str	r2, [r3, #16]
20005602:	e017      	b.n	20005634 <HAL_DMAEx_List_RemoveNode_Tail+0xa4>
  }
  /* Queue contains more then one node */
  else
  {
    /* Find node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
20005604:	69fb      	ldr	r3, [r7, #28]
20005606:	60bb      	str	r3, [r7, #8]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
20005608:	f107 0308 	add.w	r3, r7, #8
2000560c:	461a      	mov	r2, r3
2000560e:	2100      	movs	r1, #0
20005610:	6878      	ldr	r0, [r7, #4]
20005612:	f001 fe0f 	bl	20007234 <DMA_List_FindNode>

    /* Clear CLLR for previous node */
    ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] = 0U;
20005616:	68fb      	ldr	r3, [r7, #12]
20005618:	4619      	mov	r1, r3
2000561a:	69fb      	ldr	r3, [r7, #28]
2000561c:	2200      	movs	r2, #0
2000561e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    /* Clear CLLR for last node */
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
20005622:	697b      	ldr	r3, [r7, #20]
20005624:	4619      	mov	r1, r3
20005626:	69fb      	ldr	r3, [r7, #28]
20005628:	2200      	movs	r2, #0
2000562a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    /* Clear first circular node */
    pQList->FirstCircularNode = NULL;
2000562e:	687b      	ldr	r3, [r7, #4]
20005630:	2200      	movs	r2, #0
20005632:	605a      	str	r2, [r3, #4]
  }

  /* Decrement node number */
  pQList->NodeNumber--;
20005634:	687b      	ldr	r3, [r7, #4]
20005636:	689b      	ldr	r3, [r3, #8]
20005638:	1e5a      	subs	r2, r3, #1
2000563a:	687b      	ldr	r3, [r7, #4]
2000563c:	609a      	str	r2, [r3, #8]

  /* Check if queue is empty */
  if (pQList->NodeNumber == 0U)
2000563e:	687b      	ldr	r3, [r7, #4]
20005640:	689b      	ldr	r3, [r3, #8]
20005642:	2b00      	cmp	r3, #0
20005644:	d103      	bne.n	2000564e <HAL_DMAEx_List_RemoveNode_Tail+0xbe>
  {
    /* Clean empty queue parameter */
    DMA_List_CleanQueue(pQList);
20005646:	6878      	ldr	r0, [r7, #4]
20005648:	f002 f90f 	bl	2000786a <DMA_List_CleanQueue>
2000564c:	e005      	b.n	2000565a <HAL_DMAEx_List_RemoveNode_Tail+0xca>
  }
  else
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000564e:	687b      	ldr	r3, [r7, #4]
20005650:	2200      	movs	r2, #0
20005652:	611a      	str	r2, [r3, #16]

    /* Update the queue state */
    pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005654:	687b      	ldr	r3, [r7, #4]
20005656:	2201      	movs	r2, #1
20005658:	731a      	strb	r2, [r3, #12]
  }

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
2000565a:	2300      	movs	r3, #0
}
2000565c:	4618      	mov	r0, r3
2000565e:	3720      	adds	r7, #32
20005660:	46bd      	mov	sp, r7
20005662:	bd80      	pop	{r7, pc}

20005664 <HAL_DMAEx_List_ReplaceNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ReplaceNode(DMA_QListTypeDef *const pQList,
                                             DMA_NodeTypeDef *const pOldNode,
                                             DMA_NodeTypeDef *const pNewNode)
{
20005664:	b580      	push	{r7, lr}
20005666:	b08c      	sub	sp, #48	@ 0x30
20005668:	af00      	add	r7, sp, #0
2000566a:	60f8      	str	r0, [r7, #12]
2000566c:	60b9      	str	r1, [r7, #8]
2000566e:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the nodes parameters */
  if ((pQList == NULL) || (pOldNode == NULL) || (pNewNode == NULL))
20005670:	68fb      	ldr	r3, [r7, #12]
20005672:	2b00      	cmp	r3, #0
20005674:	d005      	beq.n	20005682 <HAL_DMAEx_List_ReplaceNode+0x1e>
20005676:	68bb      	ldr	r3, [r7, #8]
20005678:	2b00      	cmp	r3, #0
2000567a:	d002      	beq.n	20005682 <HAL_DMAEx_List_ReplaceNode+0x1e>
2000567c:	687b      	ldr	r3, [r7, #4]
2000567e:	2b00      	cmp	r3, #0
20005680:	d101      	bne.n	20005686 <HAL_DMAEx_List_ReplaceNode+0x22>
  {
    return HAL_ERROR;
20005682:	2301      	movs	r3, #1
20005684:	e0f6      	b.n	20005874 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20005686:	68fb      	ldr	r3, [r7, #12]
20005688:	681b      	ldr	r3, [r3, #0]
2000568a:	2b00      	cmp	r3, #0
2000568c:	d104      	bne.n	20005698 <HAL_DMAEx_List_ReplaceNode+0x34>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
2000568e:	68fb      	ldr	r3, [r7, #12]
20005690:	2202      	movs	r2, #2
20005692:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005694:	2301      	movs	r3, #1
20005696:	e0ed      	b.n	20005874 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005698:	68fb      	ldr	r3, [r7, #12]
2000569a:	695b      	ldr	r3, [r3, #20]
2000569c:	2b01      	cmp	r3, #1
2000569e:	d104      	bne.n	200056aa <HAL_DMAEx_List_ReplaceNode+0x46>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200056a0:	68fb      	ldr	r3, [r7, #12]
200056a2:	2204      	movs	r2, #4
200056a4:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200056a6:	2301      	movs	r3, #1
200056a8:	e0e4      	b.n	20005874 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pOldNode, pNewNode) != 0U)
200056aa:	68fb      	ldr	r3, [r7, #12]
200056ac:	681b      	ldr	r3, [r3, #0]
200056ae:	687a      	ldr	r2, [r7, #4]
200056b0:	68b9      	ldr	r1, [r7, #8]
200056b2:	4618      	mov	r0, r3
200056b4:	f001 fd22 	bl	200070fc <DMA_List_CheckNodesBaseAddresses>
200056b8:	4603      	mov	r3, r0
200056ba:	2b00      	cmp	r3, #0
200056bc:	d004      	beq.n	200056c8 <HAL_DMAEx_List_ReplaceNode+0x64>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
200056be:	68fb      	ldr	r3, [r7, #12]
200056c0:	2205      	movs	r2, #5
200056c2:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200056c4:	2301      	movs	r3, #1
200056c6:	e0d5      	b.n	20005874 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pOldNode, pNewNode) != 0U)
200056c8:	68fb      	ldr	r3, [r7, #12]
200056ca:	681b      	ldr	r3, [r3, #0]
200056cc:	687a      	ldr	r2, [r7, #4]
200056ce:	68b9      	ldr	r1, [r7, #8]
200056d0:	4618      	mov	r0, r3
200056d2:	f001 fd43 	bl	2000715c <DMA_List_CheckNodesTypes>
200056d6:	4603      	mov	r3, r0
200056d8:	2b00      	cmp	r3, #0
200056da:	d004      	beq.n	200056e6 <HAL_DMAEx_List_ReplaceNode+0x82>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200056dc:	68fb      	ldr	r3, [r7, #12]
200056de:	2204      	movs	r2, #4
200056e0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200056e2:	2301      	movs	r3, #1
200056e4:	e0c6      	b.n	20005874 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200056e6:	68fb      	ldr	r3, [r7, #12]
200056e8:	2202      	movs	r2, #2
200056ea:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200056ec:	68fb      	ldr	r3, [r7, #12]
200056ee:	2200      	movs	r2, #0
200056f0:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
200056f2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
200056f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
200056fa:	4619      	mov	r1, r3
200056fc:	6878      	ldr	r0, [r7, #4]
200056fe:	f001 fd69 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Find node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
20005702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20005704:	617b      	str	r3, [r7, #20]
  if (DMA_List_FindNode(pQList, pOldNode, &node_info) == 0U)
20005706:	f107 0314 	add.w	r3, r7, #20
2000570a:	461a      	mov	r2, r3
2000570c:	68b9      	ldr	r1, [r7, #8]
2000570e:	68f8      	ldr	r0, [r7, #12]
20005710:	f001 fd90 	bl	20007234 <DMA_List_FindNode>
20005714:	4603      	mov	r3, r0
20005716:	2b00      	cmp	r3, #0
20005718:	f040 80a0 	bne.w	2000585c <HAL_DMAEx_List_ReplaceNode+0x1f8>
  {
    /* Replaced node is the head node */
    if (node_info.currentnode_pos == 1U)
2000571c:	69fb      	ldr	r3, [r7, #28]
2000571e:	2b01      	cmp	r3, #1
20005720:	d12d      	bne.n	2000577e <HAL_DMAEx_List_ReplaceNode+0x11a>
    {
      pNewNode->LinkRegisters[cllr_offset] =
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset];
20005722:	6a3b      	ldr	r3, [r7, #32]
20005724:	4619      	mov	r1, r3
20005726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
      pNewNode->LinkRegisters[cllr_offset] =
20005728:	6aba      	ldr	r2, [r7, #40]	@ 0x28
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset];
2000572a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
      pNewNode->LinkRegisters[cllr_offset] =
2000572e:	687b      	ldr	r3, [r7, #4]
20005730:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head = pNewNode;
20005734:	68fb      	ldr	r3, [r7, #12]
20005736:	687a      	ldr	r2, [r7, #4]
20005738:	601a      	str	r2, [r3, #0]
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
2000573a:	6a3b      	ldr	r3, [r7, #32]
2000573c:	4619      	mov	r1, r3
2000573e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20005740:	2200      	movs	r2, #0
20005742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Check if first circular node queue is the first node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)node_info.currentnode_addr))
20005746:	68fb      	ldr	r3, [r7, #12]
20005748:	685b      	ldr	r3, [r3, #4]
2000574a:	6a3a      	ldr	r2, [r7, #32]
2000574c:	4293      	cmp	r3, r2
2000574e:	f040 808a 	bne.w	20005866 <HAL_DMAEx_List_ReplaceNode+0x202>
      {
        /* Find last queue node */
        (void)DMA_List_FindNode(pQList, NULL, &node_info);
20005752:	f107 0314 	add.w	r3, r7, #20
20005756:	461a      	mov	r2, r3
20005758:	2100      	movs	r1, #0
2000575a:	68f8      	ldr	r0, [r7, #12]
2000575c:	f001 fd6a 	bl	20007234 <DMA_List_FindNode>

        /* Clear last node link */
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
          ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005760:	687a      	ldr	r2, [r7, #4]
20005762:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005766:	4013      	ands	r3, r2
20005768:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
2000576a:	6a3a      	ldr	r2, [r7, #32]
2000576c:	4610      	mov	r0, r2
2000576e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
          ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005770:	430b      	orrs	r3, r1
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005772:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

        /* Set new node as first circular node */
        pQList->FirstCircularNode = pNewNode;
20005776:	68fb      	ldr	r3, [r7, #12]
20005778:	687a      	ldr	r2, [r7, #4]
2000577a:	605a      	str	r2, [r3, #4]
2000577c:	e073      	b.n	20005866 <HAL_DMAEx_List_ReplaceNode+0x202>
      }
    }
    /* Replaced node is the last */
    else if (node_info.currentnode_pos == pQList->NodeNumber)
2000577e:	69fa      	ldr	r2, [r7, #28]
20005780:	68fb      	ldr	r3, [r7, #12]
20005782:	689b      	ldr	r3, [r3, #8]
20005784:	429a      	cmp	r2, r3
20005786:	d134      	bne.n	200057f2 <HAL_DMAEx_List_ReplaceNode+0x18e>
    {
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
        ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005788:	687a      	ldr	r2, [r7, #4]
2000578a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000578e:	4013      	ands	r3, r2
20005790:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
20005792:	69ba      	ldr	r2, [r7, #24]
20005794:	4610      	mov	r0, r2
20005796:	6aba      	ldr	r2, [r7, #40]	@ 0x28
        ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005798:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
2000579a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
2000579e:	6a3b      	ldr	r3, [r7, #32]
200057a0:	4619      	mov	r1, r3
200057a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200057a4:	2200      	movs	r2, #0
200057a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Check if first circular node queue is the last node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)(node_info.currentnode_addr)))
200057aa:	68fb      	ldr	r3, [r7, #12]
200057ac:	685b      	ldr	r3, [r3, #4]
200057ae:	6a3a      	ldr	r2, [r7, #32]
200057b0:	4293      	cmp	r3, r2
200057b2:	d10d      	bne.n	200057d0 <HAL_DMAEx_List_ReplaceNode+0x16c>
      {
        /* Link first circular node to new node */
        pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200057b4:	687a      	ldr	r2, [r7, #4]
200057b6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200057ba:	4013      	ands	r3, r2
200057bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200057be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
200057c0:	4319      	orrs	r1, r3
200057c2:	687b      	ldr	r3, [r7, #4]
200057c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Set new node as first circular node */
        pQList->FirstCircularNode = pNewNode;
200057c8:	68fb      	ldr	r3, [r7, #12]
200057ca:	687a      	ldr	r2, [r7, #4]
200057cc:	605a      	str	r2, [r3, #4]
200057ce:	e04a      	b.n	20005866 <HAL_DMAEx_List_ReplaceNode+0x202>
      }
      /* Check if first circular node queue is not the last node */
      else if (pQList->FirstCircularNode != NULL)
200057d0:	68fb      	ldr	r3, [r7, #12]
200057d2:	685b      	ldr	r3, [r3, #4]
200057d4:	2b00      	cmp	r3, #0
200057d6:	d046      	beq.n	20005866 <HAL_DMAEx_List_ReplaceNode+0x202>
      {
        /* Link first circular node to new node */
        pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
200057d8:	68fb      	ldr	r3, [r7, #12]
200057da:	685b      	ldr	r3, [r3, #4]
200057dc:	461a      	mov	r2, r3
200057de:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200057e2:	4013      	ands	r3, r2
200057e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200057e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
200057e8:	4319      	orrs	r1, r3
200057ea:	687b      	ldr	r3, [r7, #4]
200057ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200057f0:	e039      	b.n	20005866 <HAL_DMAEx_List_ReplaceNode+0x202>
    }
    /* Replaced node is in the middle */
    else
    {
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
        ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200057f2:	687a      	ldr	r2, [r7, #4]
200057f4:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200057f8:	4013      	ands	r3, r2
200057fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
200057fc:	69ba      	ldr	r2, [r7, #24]
200057fe:	4610      	mov	r0, r2
20005800:	6aba      	ldr	r2, [r7, #40]	@ 0x28
        ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005802:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
20005804:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      pNewNode->LinkRegisters[cllr_offset] =
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset];
20005808:	6a3b      	ldr	r3, [r7, #32]
2000580a:	4619      	mov	r1, r3
2000580c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
      pNewNode->LinkRegisters[cllr_offset] =
2000580e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset];
20005810:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
      pNewNode->LinkRegisters[cllr_offset] =
20005814:	687b      	ldr	r3, [r7, #4]
20005816:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
2000581a:	6a3b      	ldr	r3, [r7, #32]
2000581c:	4619      	mov	r1, r3
2000581e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20005820:	2200      	movs	r2, #0
20005822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Check if first circular node queue is the current node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)(node_info.currentnode_addr)))
20005826:	68fb      	ldr	r3, [r7, #12]
20005828:	685b      	ldr	r3, [r3, #4]
2000582a:	6a3a      	ldr	r2, [r7, #32]
2000582c:	4293      	cmp	r3, r2
2000582e:	d11a      	bne.n	20005866 <HAL_DMAEx_List_ReplaceNode+0x202>
      {
        /* Find last node and get its position in selected queue */
        (void)DMA_List_FindNode(pQList, NULL, &node_info);
20005830:	f107 0314 	add.w	r3, r7, #20
20005834:	461a      	mov	r2, r3
20005836:	2100      	movs	r1, #0
20005838:	68f8      	ldr	r0, [r7, #12]
2000583a:	f001 fcfb 	bl	20007234 <DMA_List_FindNode>

        /* Link last queue node to new node */
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
          ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000583e:	687a      	ldr	r2, [r7, #4]
20005840:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005844:	4013      	ands	r3, r2
20005846:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005848:	6a3a      	ldr	r2, [r7, #32]
2000584a:	4610      	mov	r0, r2
2000584c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
          ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000584e:	430b      	orrs	r3, r1
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005850:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

        /* Set new node as first circular node */
        pQList->FirstCircularNode = pNewNode;
20005854:	68fb      	ldr	r3, [r7, #12]
20005856:	687a      	ldr	r2, [r7, #4]
20005858:	605a      	str	r2, [r3, #4]
2000585a:	e004      	b.n	20005866 <HAL_DMAEx_List_ReplaceNode+0x202>
    }
  }
  else
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
2000585c:	68fb      	ldr	r3, [r7, #12]
2000585e:	2206      	movs	r2, #6
20005860:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005862:	2301      	movs	r3, #1
20005864:	e006      	b.n	20005874 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005866:	68fb      	ldr	r3, [r7, #12]
20005868:	2200      	movs	r2, #0
2000586a:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
2000586c:	68fb      	ldr	r3, [r7, #12]
2000586e:	2201      	movs	r2, #1
20005870:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
20005872:	2300      	movs	r3, #0
}
20005874:	4618      	mov	r0, r3
20005876:	3730      	adds	r7, #48	@ 0x30
20005878:	46bd      	mov	sp, r7
2000587a:	bd80      	pop	{r7, pc}

2000587c <HAL_DMAEx_List_ReplaceNode_Head>:
  *                    configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ReplaceNode_Head(DMA_QListTypeDef *const pQList,
                                                  DMA_NodeTypeDef *const pNewNode)
{
2000587c:	b580      	push	{r7, lr}
2000587e:	b08a      	sub	sp, #40	@ 0x28
20005880:	af00      	add	r7, sp, #0
20005882:	6078      	str	r0, [r7, #4]
20005884:	6039      	str	r1, [r7, #0]
  uint32_t cllr_offset;
  uint32_t cllr_mask;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
20005886:	687b      	ldr	r3, [r7, #4]
20005888:	2b00      	cmp	r3, #0
2000588a:	d002      	beq.n	20005892 <HAL_DMAEx_List_ReplaceNode_Head+0x16>
2000588c:	683b      	ldr	r3, [r7, #0]
2000588e:	2b00      	cmp	r3, #0
20005890:	d101      	bne.n	20005896 <HAL_DMAEx_List_ReplaceNode_Head+0x1a>
  {
    return HAL_ERROR;
20005892:	2301      	movs	r3, #1
20005894:	e073      	b.n	2000597e <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20005896:	687b      	ldr	r3, [r7, #4]
20005898:	681b      	ldr	r3, [r3, #0]
2000589a:	2b00      	cmp	r3, #0
2000589c:	d104      	bne.n	200058a8 <HAL_DMAEx_List_ReplaceNode_Head+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
2000589e:	687b      	ldr	r3, [r7, #4]
200058a0:	2202      	movs	r2, #2
200058a2:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200058a4:	2301      	movs	r3, #1
200058a6:	e06a      	b.n	2000597e <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
200058a8:	687b      	ldr	r3, [r7, #4]
200058aa:	695b      	ldr	r3, [r3, #20]
200058ac:	2b01      	cmp	r3, #1
200058ae:	d104      	bne.n	200058ba <HAL_DMAEx_List_ReplaceNode_Head+0x3e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200058b0:	687b      	ldr	r3, [r7, #4]
200058b2:	2204      	movs	r2, #4
200058b4:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200058b6:	2301      	movs	r3, #1
200058b8:	e061      	b.n	2000597e <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
200058ba:	687b      	ldr	r3, [r7, #4]
200058bc:	681b      	ldr	r3, [r3, #0]
200058be:	2200      	movs	r2, #0
200058c0:	6839      	ldr	r1, [r7, #0]
200058c2:	4618      	mov	r0, r3
200058c4:	f001 fc1a 	bl	200070fc <DMA_List_CheckNodesBaseAddresses>
200058c8:	4603      	mov	r3, r0
200058ca:	2b00      	cmp	r3, #0
200058cc:	d004      	beq.n	200058d8 <HAL_DMAEx_List_ReplaceNode_Head+0x5c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
200058ce:	687b      	ldr	r3, [r7, #4]
200058d0:	2205      	movs	r2, #5
200058d2:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200058d4:	2301      	movs	r3, #1
200058d6:	e052      	b.n	2000597e <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
200058d8:	687b      	ldr	r3, [r7, #4]
200058da:	681b      	ldr	r3, [r3, #0]
200058dc:	2200      	movs	r2, #0
200058de:	6839      	ldr	r1, [r7, #0]
200058e0:	4618      	mov	r0, r3
200058e2:	f001 fc3b 	bl	2000715c <DMA_List_CheckNodesTypes>
200058e6:	4603      	mov	r3, r0
200058e8:	2b00      	cmp	r3, #0
200058ea:	d004      	beq.n	200058f6 <HAL_DMAEx_List_ReplaceNode_Head+0x7a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200058ec:	687b      	ldr	r3, [r7, #4]
200058ee:	2204      	movs	r2, #4
200058f0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200058f2:	2301      	movs	r3, #1
200058f4:	e043      	b.n	2000597e <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200058f6:	687b      	ldr	r3, [r7, #4]
200058f8:	2202      	movs	r2, #2
200058fa:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200058fc:	687b      	ldr	r3, [r7, #4]
200058fe:	2200      	movs	r2, #0
20005900:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
20005902:	f107 0224 	add.w	r2, r7, #36	@ 0x24
20005906:	f107 0320 	add.w	r3, r7, #32
2000590a:	4619      	mov	r1, r3
2000590c:	6838      	ldr	r0, [r7, #0]
2000590e:	f001 fc61 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Check if first circular node queue is the first node */
  if (pQList->FirstCircularNode == pQList->Head)
20005912:	687b      	ldr	r3, [r7, #4]
20005914:	685a      	ldr	r2, [r3, #4]
20005916:	687b      	ldr	r3, [r7, #4]
20005918:	681b      	ldr	r3, [r3, #0]
2000591a:	429a      	cmp	r2, r3
2000591c:	d116      	bne.n	2000594c <HAL_DMAEx_List_ReplaceNode_Head+0xd0>
  {
    /* Find last queue node */
    node_info.cllr_offset = cllr_offset;
2000591e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20005920:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
20005922:	f107 030c 	add.w	r3, r7, #12
20005926:	461a      	mov	r2, r3
20005928:	2100      	movs	r1, #0
2000592a:	6878      	ldr	r0, [r7, #4]
2000592c:	f001 fc82 	bl	20007234 <DMA_List_FindNode>

    /* Clear last node link */
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005930:	683a      	ldr	r2, [r7, #0]
20005932:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005936:	4013      	ands	r3, r2
20005938:	6a39      	ldr	r1, [r7, #32]
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
2000593a:	69ba      	ldr	r2, [r7, #24]
2000593c:	4610      	mov	r0, r2
2000593e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005940:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005942:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

    /* Set new node as first circular node */
    pQList->FirstCircularNode = pNewNode;
20005946:	687b      	ldr	r3, [r7, #4]
20005948:	683a      	ldr	r2, [r7, #0]
2000594a:	605a      	str	r2, [r3, #4]
  }

  /* Replace head node */
  pNewNode->LinkRegisters[cllr_offset] = pQList->Head->LinkRegisters[cllr_offset];
2000594c:	687b      	ldr	r3, [r7, #4]
2000594e:	681b      	ldr	r3, [r3, #0]
20005950:	6a79      	ldr	r1, [r7, #36]	@ 0x24
20005952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20005954:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
20005958:	683b      	ldr	r3, [r7, #0]
2000595a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pQList->Head->LinkRegisters[cllr_offset] = 0U;
2000595e:	687b      	ldr	r3, [r7, #4]
20005960:	681b      	ldr	r3, [r3, #0]
20005962:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20005964:	2100      	movs	r1, #0
20005966:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pQList->Head = pNewNode;
2000596a:	687b      	ldr	r3, [r7, #4]
2000596c:	683a      	ldr	r2, [r7, #0]
2000596e:	601a      	str	r2, [r3, #0]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005970:	687b      	ldr	r3, [r7, #4]
20005972:	2200      	movs	r2, #0
20005974:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005976:	687b      	ldr	r3, [r7, #4]
20005978:	2201      	movs	r2, #1
2000597a:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
2000597c:	2300      	movs	r3, #0
}
2000597e:	4618      	mov	r0, r3
20005980:	3728      	adds	r7, #40	@ 0x28
20005982:	46bd      	mov	sp, r7
20005984:	bd80      	pop	{r7, pc}

20005986 <HAL_DMAEx_List_ReplaceNode_Tail>:
  *                    configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ReplaceNode_Tail(DMA_QListTypeDef *const pQList,
                                                  DMA_NodeTypeDef *const pNewNode)
{
20005986:	b580      	push	{r7, lr}
20005988:	b08a      	sub	sp, #40	@ 0x28
2000598a:	af00      	add	r7, sp, #0
2000598c:	6078      	str	r0, [r7, #4]
2000598e:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
20005990:	687b      	ldr	r3, [r7, #4]
20005992:	2b00      	cmp	r3, #0
20005994:	d002      	beq.n	2000599c <HAL_DMAEx_List_ReplaceNode_Tail+0x16>
20005996:	683b      	ldr	r3, [r7, #0]
20005998:	2b00      	cmp	r3, #0
2000599a:	d101      	bne.n	200059a0 <HAL_DMAEx_List_ReplaceNode_Tail+0x1a>
  {
    return HAL_ERROR;
2000599c:	2301      	movs	r3, #1
2000599e:	e06a      	b.n	20005a76 <HAL_DMAEx_List_ReplaceNode_Tail+0xf0>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
200059a0:	687b      	ldr	r3, [r7, #4]
200059a2:	681b      	ldr	r3, [r3, #0]
200059a4:	2b00      	cmp	r3, #0
200059a6:	d104      	bne.n	200059b2 <HAL_DMAEx_List_ReplaceNode_Tail+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
200059a8:	687b      	ldr	r3, [r7, #4]
200059aa:	2202      	movs	r2, #2
200059ac:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200059ae:	2301      	movs	r3, #1
200059b0:	e061      	b.n	20005a76 <HAL_DMAEx_List_ReplaceNode_Tail+0xf0>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
200059b2:	687b      	ldr	r3, [r7, #4]
200059b4:	695b      	ldr	r3, [r3, #20]
200059b6:	2b01      	cmp	r3, #1
200059b8:	d104      	bne.n	200059c4 <HAL_DMAEx_List_ReplaceNode_Tail+0x3e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200059ba:	687b      	ldr	r3, [r7, #4]
200059bc:	2204      	movs	r2, #4
200059be:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200059c0:	2301      	movs	r3, #1
200059c2:	e058      	b.n	20005a76 <HAL_DMAEx_List_ReplaceNode_Tail+0xf0>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200059c4:	687b      	ldr	r3, [r7, #4]
200059c6:	2202      	movs	r2, #2
200059c8:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200059ca:	687b      	ldr	r3, [r7, #4]
200059cc:	2200      	movs	r2, #0
200059ce:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
200059d0:	f107 0220 	add.w	r2, r7, #32
200059d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
200059d8:	4619      	mov	r1, r3
200059da:	6838      	ldr	r0, [r7, #0]
200059dc:	f001 fbfa 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Find last node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
200059e0:	6a3b      	ldr	r3, [r7, #32]
200059e2:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
200059e4:	f107 030c 	add.w	r3, r7, #12
200059e8:	461a      	mov	r2, r3
200059ea:	2100      	movs	r1, #0
200059ec:	6878      	ldr	r0, [r7, #4]
200059ee:	f001 fc21 	bl	20007234 <DMA_List_FindNode>

  /* Link previous node to new node */
  ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200059f2:	683a      	ldr	r2, [r7, #0]
200059f4:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200059f8:	4013      	ands	r3, r2
200059fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
200059fc:	693a      	ldr	r2, [r7, #16]
200059fe:	4610      	mov	r0, r2
20005a00:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005a02:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
20005a04:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Clear CLLR for current node */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
20005a08:	69bb      	ldr	r3, [r7, #24]
20005a0a:	4619      	mov	r1, r3
20005a0c:	6a3b      	ldr	r3, [r7, #32]
20005a0e:	2200      	movs	r2, #0
20005a10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  /* Check if first circular node queue is the last node */
  if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)(node_info.currentnode_addr)))
20005a14:	687b      	ldr	r3, [r7, #4]
20005a16:	685b      	ldr	r3, [r3, #4]
20005a18:	69ba      	ldr	r2, [r7, #24]
20005a1a:	4293      	cmp	r3, r2
20005a1c:	d10d      	bne.n	20005a3a <HAL_DMAEx_List_ReplaceNode_Tail+0xb4>
  {
    /* Link first circular node to new node */
    pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005a1e:	683a      	ldr	r2, [r7, #0]
20005a20:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005a24:	4013      	ands	r3, r2
20005a26:	6a79      	ldr	r1, [r7, #36]	@ 0x24
20005a28:	6a3a      	ldr	r2, [r7, #32]
20005a2a:	4319      	orrs	r1, r3
20005a2c:	683b      	ldr	r3, [r7, #0]
20005a2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set new node as first circular node */
    pQList->FirstCircularNode = pNewNode;
20005a32:	687b      	ldr	r3, [r7, #4]
20005a34:	683a      	ldr	r2, [r7, #0]
20005a36:	605a      	str	r2, [r3, #4]
20005a38:	e00f      	b.n	20005a5a <HAL_DMAEx_List_ReplaceNode_Tail+0xd4>
  }
  /* Check if first circular node queue is not the last node */
  else if (pQList->FirstCircularNode != NULL)
20005a3a:	687b      	ldr	r3, [r7, #4]
20005a3c:	685b      	ldr	r3, [r3, #4]
20005a3e:	2b00      	cmp	r3, #0
20005a40:	d00b      	beq.n	20005a5a <HAL_DMAEx_List_ReplaceNode_Tail+0xd4>
  {
    /* Link first circular node to new node */
    pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
20005a42:	687b      	ldr	r3, [r7, #4]
20005a44:	685b      	ldr	r3, [r3, #4]
20005a46:	461a      	mov	r2, r3
20005a48:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005a4c:	4013      	ands	r3, r2
20005a4e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
20005a50:	6a3a      	ldr	r2, [r7, #32]
20005a52:	4319      	orrs	r1, r3
20005a54:	683b      	ldr	r3, [r7, #0]
20005a56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if queue contains one node */
  if (pQList->NodeNumber == 1U)
20005a5a:	687b      	ldr	r3, [r7, #4]
20005a5c:	689b      	ldr	r3, [r3, #8]
20005a5e:	2b01      	cmp	r3, #1
20005a60:	d102      	bne.n	20005a68 <HAL_DMAEx_List_ReplaceNode_Tail+0xe2>
  {
    pQList->Head = pNewNode;
20005a62:	687b      	ldr	r3, [r7, #4]
20005a64:	683a      	ldr	r2, [r7, #0]
20005a66:	601a      	str	r2, [r3, #0]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005a68:	687b      	ldr	r3, [r7, #4]
20005a6a:	2200      	movs	r2, #0
20005a6c:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005a6e:	687b      	ldr	r3, [r7, #4]
20005a70:	2201      	movs	r2, #1
20005a72:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
20005a74:	2300      	movs	r3, #0
}
20005a76:	4618      	mov	r0, r3
20005a78:	3728      	adds	r7, #40	@ 0x28
20005a7a:	46bd      	mov	sp, r7
20005a7c:	bd80      	pop	{r7, pc}

20005a7e <HAL_DMAEx_List_ResetQ>:
  * @brief  Reset the linked-list queue and unlink queue nodes.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ResetQ(DMA_QListTypeDef *const pQList)
{
20005a7e:	b580      	push	{r7, lr}
20005a80:	b088      	sub	sp, #32
20005a82:	af00      	add	r7, sp, #0
20005a84:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20005a86:	687b      	ldr	r3, [r7, #4]
20005a88:	2b00      	cmp	r3, #0
20005a8a:	d101      	bne.n	20005a90 <HAL_DMAEx_List_ResetQ+0x12>
  {
    return HAL_ERROR;
20005a8c:	2301      	movs	r3, #1
20005a8e:	e03c      	b.n	20005b0a <HAL_DMAEx_List_ResetQ+0x8c>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
20005a90:	687b      	ldr	r3, [r7, #4]
20005a92:	7b1b      	ldrb	r3, [r3, #12]
20005a94:	b2db      	uxtb	r3, r3
20005a96:	2b02      	cmp	r3, #2
20005a98:	d104      	bne.n	20005aa4 <HAL_DMAEx_List_ResetQ+0x26>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
20005a9a:	687b      	ldr	r3, [r7, #4]
20005a9c:	2201      	movs	r2, #1
20005a9e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005aa0:	2301      	movs	r3, #1
20005aa2:	e032      	b.n	20005b0a <HAL_DMAEx_List_ResetQ+0x8c>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005aa4:	687b      	ldr	r3, [r7, #4]
20005aa6:	695b      	ldr	r3, [r3, #20]
20005aa8:	2b01      	cmp	r3, #1
20005aaa:	d104      	bne.n	20005ab6 <HAL_DMAEx_List_ResetQ+0x38>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005aac:	687b      	ldr	r3, [r7, #4]
20005aae:	2204      	movs	r2, #4
20005ab0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005ab2:	2301      	movs	r3, #1
20005ab4:	e029      	b.n	20005b0a <HAL_DMAEx_List_ResetQ+0x8c>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005ab6:	687b      	ldr	r3, [r7, #4]
20005ab8:	2202      	movs	r2, #2
20005aba:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005abc:	687b      	ldr	r3, [r7, #4]
20005abe:	2200      	movs	r2, #0
20005ac0:	611a      	str	r2, [r3, #16]

  /* Check the queue */
  if (pQList->Head != NULL)
20005ac2:	687b      	ldr	r3, [r7, #4]
20005ac4:	681b      	ldr	r3, [r3, #0]
20005ac6:	2b00      	cmp	r3, #0
20005ac8:	d00f      	beq.n	20005aea <HAL_DMAEx_List_ResetQ+0x6c>
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
20005aca:	687b      	ldr	r3, [r7, #4]
20005acc:	681b      	ldr	r3, [r3, #0]
20005ace:	f107 021c 	add.w	r2, r7, #28
20005ad2:	2100      	movs	r1, #0
20005ad4:	4618      	mov	r0, r3
20005ad6:	f001 fb7d 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

    /* Reset selected queue nodes */
    node_info.cllr_offset = cllr_offset;
20005ada:	69fb      	ldr	r3, [r7, #28]
20005adc:	60bb      	str	r3, [r7, #8]
    DMA_List_ResetQueueNodes(pQList, &node_info);
20005ade:	f107 0308 	add.w	r3, r7, #8
20005ae2:	4619      	mov	r1, r3
20005ae4:	6878      	ldr	r0, [r7, #4]
20005ae6:	f001 fc44 	bl	20007372 <DMA_List_ResetQueueNodes>
  }

  /* Reset head node address */
  pQList->Head = NULL;
20005aea:	687b      	ldr	r3, [r7, #4]
20005aec:	2200      	movs	r2, #0
20005aee:	601a      	str	r2, [r3, #0]

  /* Reset node number */
  pQList->NodeNumber = 0U;
20005af0:	687b      	ldr	r3, [r7, #4]
20005af2:	2200      	movs	r2, #0
20005af4:	609a      	str	r2, [r3, #8]

  /* Reset first circular node */
  pQList->FirstCircularNode = NULL;
20005af6:	687b      	ldr	r3, [r7, #4]
20005af8:	2200      	movs	r2, #0
20005afa:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005afc:	687b      	ldr	r3, [r7, #4]
20005afe:	2200      	movs	r2, #0
20005b00:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_RESET;
20005b02:	687b      	ldr	r3, [r7, #4]
20005b04:	2200      	movs	r2, #0
20005b06:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
20005b08:	2300      	movs	r3, #0
}
20005b0a:	4618      	mov	r0, r3
20005b0c:	3720      	adds	r7, #32
20005b0e:	46bd      	mov	sp, r7
20005b10:	bd80      	pop	{r7, pc}

20005b12 <HAL_DMAEx_List_InsertQ>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertQ(DMA_QListTypeDef *const pSrcQList,
                                         DMA_NodeTypeDef const *const pPrevNode,
                                         DMA_QListTypeDef *const pDestQList)
{
20005b12:	b580      	push	{r7, lr}
20005b14:	b090      	sub	sp, #64	@ 0x40
20005b16:	af00      	add	r7, sp, #0
20005b18:	60f8      	str	r0, [r7, #12]
20005b1a:	60b9      	str	r1, [r7, #8]
20005b1c:	607a      	str	r2, [r7, #4]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef src_q_node_info;
  DMA_NodeInQInfoTypeDef dest_q_node_info;

  /* Check the source and destination queues and the previous node parameters */
  if ((pSrcQList == NULL) || (pDestQList == NULL))
20005b1e:	68fb      	ldr	r3, [r7, #12]
20005b20:	2b00      	cmp	r3, #0
20005b22:	d002      	beq.n	20005b2a <HAL_DMAEx_List_InsertQ+0x18>
20005b24:	687b      	ldr	r3, [r7, #4]
20005b26:	2b00      	cmp	r3, #0
20005b28:	d101      	bne.n	20005b2e <HAL_DMAEx_List_InsertQ+0x1c>
  {
    return HAL_ERROR;
20005b2a:	2301      	movs	r3, #1
20005b2c:	e12e      	b.n	20005d8c <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check the source queue */
  if (pSrcQList->Head == NULL)
20005b2e:	68fb      	ldr	r3, [r7, #12]
20005b30:	681b      	ldr	r3, [r3, #0]
20005b32:	2b00      	cmp	r3, #0
20005b34:	d104      	bne.n	20005b40 <HAL_DMAEx_List_InsertQ+0x2e>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005b36:	68fb      	ldr	r3, [r7, #12]
20005b38:	2202      	movs	r2, #2
20005b3a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005b3c:	2301      	movs	r3, #1
20005b3e:	e125      	b.n	20005d8c <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check the source queue type */
  if (pSrcQList->Type == QUEUE_TYPE_DYNAMIC)
20005b40:	68fb      	ldr	r3, [r7, #12]
20005b42:	695b      	ldr	r3, [r3, #20]
20005b44:	2b01      	cmp	r3, #1
20005b46:	d104      	bne.n	20005b52 <HAL_DMAEx_List_InsertQ+0x40>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005b48:	68fb      	ldr	r3, [r7, #12]
20005b4a:	2204      	movs	r2, #4
20005b4c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005b4e:	2301      	movs	r3, #1
20005b50:	e11c      	b.n	20005d8c <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check the destination queue type */
  if (pDestQList->Type == QUEUE_TYPE_DYNAMIC)
20005b52:	687b      	ldr	r3, [r7, #4]
20005b54:	695b      	ldr	r3, [r3, #20]
20005b56:	2b01      	cmp	r3, #1
20005b58:	d104      	bne.n	20005b64 <HAL_DMAEx_List_InsertQ+0x52>
  {
    /* Update the queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005b5a:	687b      	ldr	r3, [r7, #4]
20005b5c:	2204      	movs	r2, #4
20005b5e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005b60:	2301      	movs	r3, #1
20005b62:	e113      	b.n	20005d8c <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check the source queue circularity */
  if (pSrcQList->FirstCircularNode != NULL)
20005b64:	68fb      	ldr	r3, [r7, #12]
20005b66:	685b      	ldr	r3, [r3, #4]
20005b68:	2b00      	cmp	r3, #0
20005b6a:	d004      	beq.n	20005b76 <HAL_DMAEx_List_InsertQ+0x64>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005b6c:	68fb      	ldr	r3, [r7, #12]
20005b6e:	2204      	movs	r2, #4
20005b70:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005b72:	2301      	movs	r3, #1
20005b74:	e10a      	b.n	20005d8c <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pSrcQList->Head, pPrevNode, pDestQList->Head) != 0U)
20005b76:	68fb      	ldr	r3, [r7, #12]
20005b78:	6818      	ldr	r0, [r3, #0]
20005b7a:	687b      	ldr	r3, [r7, #4]
20005b7c:	681b      	ldr	r3, [r3, #0]
20005b7e:	461a      	mov	r2, r3
20005b80:	68b9      	ldr	r1, [r7, #8]
20005b82:	f001 fabb 	bl	200070fc <DMA_List_CheckNodesBaseAddresses>
20005b86:	4603      	mov	r3, r0
20005b88:	2b00      	cmp	r3, #0
20005b8a:	d007      	beq.n	20005b9c <HAL_DMAEx_List_InsertQ+0x8a>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005b8c:	68fb      	ldr	r3, [r7, #12]
20005b8e:	2205      	movs	r2, #5
20005b90:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005b92:	687b      	ldr	r3, [r7, #4]
20005b94:	2205      	movs	r2, #5
20005b96:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005b98:	2301      	movs	r3, #1
20005b9a:	e0f7      	b.n	20005d8c <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pSrcQList->Head, pPrevNode, pDestQList->Head) != 0U)
20005b9c:	68fb      	ldr	r3, [r7, #12]
20005b9e:	6818      	ldr	r0, [r3, #0]
20005ba0:	687b      	ldr	r3, [r7, #4]
20005ba2:	681b      	ldr	r3, [r3, #0]
20005ba4:	461a      	mov	r2, r3
20005ba6:	68b9      	ldr	r1, [r7, #8]
20005ba8:	f001 fad8 	bl	2000715c <DMA_List_CheckNodesTypes>
20005bac:	4603      	mov	r3, r0
20005bae:	2b00      	cmp	r3, #0
20005bb0:	d007      	beq.n	20005bc2 <HAL_DMAEx_List_InsertQ+0xb0>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005bb2:	68fb      	ldr	r3, [r7, #12]
20005bb4:	2204      	movs	r2, #4
20005bb6:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005bb8:	687b      	ldr	r3, [r7, #4]
20005bba:	2204      	movs	r2, #4
20005bbc:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005bbe:	2301      	movs	r3, #1
20005bc0:	e0e4      	b.n	20005d8c <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Update the source queue state */
  pSrcQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005bc2:	68fb      	ldr	r3, [r7, #12]
20005bc4:	2202      	movs	r2, #2
20005bc6:	731a      	strb	r2, [r3, #12]

  /* Update the source queue error code */
  pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005bc8:	68fb      	ldr	r3, [r7, #12]
20005bca:	2200      	movs	r2, #0
20005bcc:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005bce:	687b      	ldr	r3, [r7, #4]
20005bd0:	2202      	movs	r2, #2
20005bd2:	731a      	strb	r2, [r3, #12]

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005bd4:	687b      	ldr	r3, [r7, #4]
20005bd6:	2200      	movs	r2, #0
20005bd8:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pSrcQList->Head, &cllr_mask, &cllr_offset);
20005bda:	68fb      	ldr	r3, [r7, #12]
20005bdc:	681b      	ldr	r3, [r3, #0]
20005bde:	f107 0238 	add.w	r2, r7, #56	@ 0x38
20005be2:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
20005be6:	4618      	mov	r0, r3
20005be8:	f001 faf4 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Empty destination queue */
  if (pDestQList->Head == NULL)
20005bec:	687b      	ldr	r3, [r7, #4]
20005bee:	681b      	ldr	r3, [r3, #0]
20005bf0:	2b00      	cmp	r3, #0
20005bf2:	d108      	bne.n	20005c06 <HAL_DMAEx_List_InsertQ+0xf4>
  {
    pDestQList->Head       = pSrcQList->Head;
20005bf4:	68fb      	ldr	r3, [r7, #12]
20005bf6:	681a      	ldr	r2, [r3, #0]
20005bf8:	687b      	ldr	r3, [r7, #4]
20005bfa:	601a      	str	r2, [r3, #0]
    pDestQList->NodeNumber = pSrcQList->NodeNumber;
20005bfc:	68fb      	ldr	r3, [r7, #12]
20005bfe:	689a      	ldr	r2, [r3, #8]
20005c00:	687b      	ldr	r3, [r7, #4]
20005c02:	609a      	str	r2, [r3, #8]
20005c04:	e0b8      	b.n	20005d78 <HAL_DMAEx_List_InsertQ+0x266>
  }
  /* Not empty destination queue */
  else
  {
    /* Previous node is empty */
    if (pPrevNode == NULL)
20005c06:	68bb      	ldr	r3, [r7, #8]
20005c08:	2b00      	cmp	r3, #0
20005c0a:	d141      	bne.n	20005c90 <HAL_DMAEx_List_InsertQ+0x17e>
    {
      /* Find node and get its position in selected queue */
      src_q_node_info.cllr_offset = cllr_offset;
20005c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005c0e:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20005c10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20005c14:	461a      	mov	r2, r3
20005c16:	2100      	movs	r1, #0
20005c18:	68f8      	ldr	r0, [r7, #12]
20005c1a:	f001 fb0b 	bl	20007234 <DMA_List_FindNode>

      /* Check if first circular node queue is the first node */
      if (pDestQList->FirstCircularNode == pDestQList->Head)
20005c1e:	687b      	ldr	r3, [r7, #4]
20005c20:	685a      	ldr	r2, [r3, #4]
20005c22:	687b      	ldr	r3, [r7, #4]
20005c24:	681b      	ldr	r3, [r3, #0]
20005c26:	429a      	cmp	r2, r3
20005c28:	d119      	bne.n	20005c5e <HAL_DMAEx_List_InsertQ+0x14c>
      {
        /* Find node and get its position in selected queue */
        dest_q_node_info.cllr_offset = cllr_offset;
20005c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005c2c:	613b      	str	r3, [r7, #16]
        (void)DMA_List_FindNode(pDestQList, NULL, &dest_q_node_info);
20005c2e:	f107 0310 	add.w	r3, r7, #16
20005c32:	461a      	mov	r2, r3
20005c34:	2100      	movs	r1, #0
20005c36:	6878      	ldr	r0, [r7, #4]
20005c38:	f001 fafc 	bl	20007234 <DMA_List_FindNode>

        /* Link destination queue tail node to new first circular node */
        ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
          ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005c3c:	68fb      	ldr	r3, [r7, #12]
20005c3e:	681b      	ldr	r3, [r3, #0]
20005c40:	461a      	mov	r2, r3
20005c42:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005c46:	4013      	ands	r3, r2
20005c48:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
        ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005c4a:	69fa      	ldr	r2, [r7, #28]
20005c4c:	4610      	mov	r0, r2
20005c4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
          ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005c50:	430b      	orrs	r3, r1
        ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005c52:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

        /* Set the head node of source queue as the first circular node */
        pDestQList->FirstCircularNode = pSrcQList->Head;
20005c56:	68fb      	ldr	r3, [r7, #12]
20005c58:	681a      	ldr	r2, [r3, #0]
20005c5a:	687b      	ldr	r3, [r7, #4]
20005c5c:	605a      	str	r2, [r3, #4]
      }

      /* Link the last node of source queue to the fist node of destination queue */
      ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
        ((uint32_t)pDestQList->Head & DMA_CLLR_LA) | cllr_mask;
20005c5e:	687b      	ldr	r3, [r7, #4]
20005c60:	681b      	ldr	r3, [r3, #0]
20005c62:	461a      	mov	r2, r3
20005c64:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005c68:	4013      	ands	r3, r2
20005c6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
      ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005c6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20005c6e:	4610      	mov	r0, r2
20005c70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
        ((uint32_t)pDestQList->Head & DMA_CLLR_LA) | cllr_mask;
20005c72:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005c74:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      pDestQList->Head        = pSrcQList->Head;
20005c78:	68fb      	ldr	r3, [r7, #12]
20005c7a:	681a      	ldr	r2, [r3, #0]
20005c7c:	687b      	ldr	r3, [r7, #4]
20005c7e:	601a      	str	r2, [r3, #0]
      pDestQList->NodeNumber += pSrcQList->NodeNumber;
20005c80:	687b      	ldr	r3, [r7, #4]
20005c82:	689a      	ldr	r2, [r3, #8]
20005c84:	68fb      	ldr	r3, [r7, #12]
20005c86:	689b      	ldr	r3, [r3, #8]
20005c88:	441a      	add	r2, r3
20005c8a:	687b      	ldr	r3, [r7, #4]
20005c8c:	609a      	str	r2, [r3, #8]
20005c8e:	e073      	b.n	20005d78 <HAL_DMAEx_List_InsertQ+0x266>
    }
    /* Previous node is not empty */
    else
    {
      /* Find node and get its position in selected queue */
      dest_q_node_info.cllr_offset = cllr_offset;
20005c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005c92:	613b      	str	r3, [r7, #16]
      if (DMA_List_FindNode(pDestQList, pPrevNode, &dest_q_node_info) == 0U)
20005c94:	f107 0310 	add.w	r3, r7, #16
20005c98:	461a      	mov	r2, r3
20005c9a:	68b9      	ldr	r1, [r7, #8]
20005c9c:	6878      	ldr	r0, [r7, #4]
20005c9e:	f001 fac9 	bl	20007234 <DMA_List_FindNode>
20005ca2:	4603      	mov	r3, r0
20005ca4:	2b00      	cmp	r3, #0
20005ca6:	d162      	bne.n	20005d6e <HAL_DMAEx_List_InsertQ+0x25c>
      {
        /* Selected node is the last destination queue node */
        if (dest_q_node_info.currentnode_pos == pDestQList->NodeNumber)
20005ca8:	69ba      	ldr	r2, [r7, #24]
20005caa:	687b      	ldr	r3, [r7, #4]
20005cac:	689b      	ldr	r3, [r3, #8]
20005cae:	429a      	cmp	r2, r3
20005cb0:	d134      	bne.n	20005d1c <HAL_DMAEx_List_InsertQ+0x20a>
        {
          /* Link the first node of source queue to the last node of destination queue */
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
            ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005cb2:	68fb      	ldr	r3, [r7, #12]
20005cb4:	681b      	ldr	r3, [r3, #0]
20005cb6:	461a      	mov	r2, r3
20005cb8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005cbc:	4013      	ands	r3, r2
20005cbe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005cc0:	69fa      	ldr	r2, [r7, #28]
20005cc2:	4610      	mov	r0, r2
20005cc4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
            ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005cc6:	430b      	orrs	r3, r1
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005cc8:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
          pDestQList->NodeNumber += pSrcQList->NodeNumber;
20005ccc:	687b      	ldr	r3, [r7, #4]
20005cce:	689a      	ldr	r2, [r3, #8]
20005cd0:	68fb      	ldr	r3, [r7, #12]
20005cd2:	689b      	ldr	r3, [r3, #8]
20005cd4:	441a      	add	r2, r3
20005cd6:	687b      	ldr	r3, [r7, #4]
20005cd8:	609a      	str	r2, [r3, #8]

          /* Check if first circular node queue is not empty */
          if (pDestQList->FirstCircularNode != NULL)
20005cda:	687b      	ldr	r3, [r7, #4]
20005cdc:	685b      	ldr	r3, [r3, #4]
20005cde:	2b00      	cmp	r3, #0
20005ce0:	d04a      	beq.n	20005d78 <HAL_DMAEx_List_InsertQ+0x266>
          {
            /* Find node and get its position in selected queue */
            src_q_node_info.cllr_offset = cllr_offset;
20005ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005ce4:	627b      	str	r3, [r7, #36]	@ 0x24
            (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20005ce6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20005cea:	461a      	mov	r2, r3
20005cec:	2100      	movs	r1, #0
20005cee:	68f8      	ldr	r0, [r7, #12]
20005cf0:	f001 faa0 	bl	20007234 <DMA_List_FindNode>

            /* Find first circular node */
            (void)DMA_List_FindNode(pDestQList, pDestQList->FirstCircularNode, &dest_q_node_info);
20005cf4:	687b      	ldr	r3, [r7, #4]
20005cf6:	685b      	ldr	r3, [r3, #4]
20005cf8:	f107 0210 	add.w	r2, r7, #16
20005cfc:	4619      	mov	r1, r3
20005cfe:	6878      	ldr	r0, [r7, #4]
20005d00:	f001 fa98 	bl	20007234 <DMA_List_FindNode>

            /* Link last source queue node to first destination queue */
            ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
              (dest_q_node_info.currentnode_addr & DMA_CLLR_LA) | cllr_mask;
20005d04:	69fa      	ldr	r2, [r7, #28]
20005d06:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005d0a:	4013      	ands	r3, r2
20005d0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
            ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005d0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20005d10:	4610      	mov	r0, r2
20005d12:	6bba      	ldr	r2, [r7, #56]	@ 0x38
              (dest_q_node_info.currentnode_addr & DMA_CLLR_LA) | cllr_mask;
20005d14:	430b      	orrs	r3, r1
            ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005d16:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
20005d1a:	e02d      	b.n	20005d78 <HAL_DMAEx_List_InsertQ+0x266>
        /* Selected node is not the last destination queue node */
        else
        {
          /* Link the first node of source queue to the previous node of destination queue */
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
            ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005d1c:	68fb      	ldr	r3, [r7, #12]
20005d1e:	681b      	ldr	r3, [r3, #0]
20005d20:	461a      	mov	r2, r3
20005d22:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005d26:	4013      	ands	r3, r2
20005d28:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005d2a:	69fa      	ldr	r2, [r7, #28]
20005d2c:	4610      	mov	r0, r2
20005d2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
            ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005d30:	430b      	orrs	r3, r1
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005d32:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

          /* Find node and get its position in selected queue */
          src_q_node_info.cllr_offset = cllr_offset;
20005d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005d38:	627b      	str	r3, [r7, #36]	@ 0x24
          (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20005d3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20005d3e:	461a      	mov	r2, r3
20005d40:	2100      	movs	r1, #0
20005d42:	68f8      	ldr	r0, [r7, #12]
20005d44:	f001 fa76 	bl	20007234 <DMA_List_FindNode>

          /* Link the last node of source queue to the next node of destination queue */
          ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
            (dest_q_node_info.nextnode_addr & DMA_CLLR_LA) | cllr_mask;
20005d48:	6a3a      	ldr	r2, [r7, #32]
20005d4a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005d4e:	4013      	ands	r3, r2
20005d50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
          ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005d52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20005d54:	4610      	mov	r0, r2
20005d56:	6bba      	ldr	r2, [r7, #56]	@ 0x38
            (dest_q_node_info.nextnode_addr & DMA_CLLR_LA) | cllr_mask;
20005d58:	430b      	orrs	r3, r1
          ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005d5a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

          /* Update queues counter */
          pDestQList->NodeNumber += pSrcQList->NodeNumber;
20005d5e:	687b      	ldr	r3, [r7, #4]
20005d60:	689a      	ldr	r2, [r3, #8]
20005d62:	68fb      	ldr	r3, [r7, #12]
20005d64:	689b      	ldr	r3, [r3, #8]
20005d66:	441a      	add	r2, r3
20005d68:	687b      	ldr	r3, [r7, #4]
20005d6a:	609a      	str	r2, [r3, #8]
20005d6c:	e004      	b.n	20005d78 <HAL_DMAEx_List_InsertQ+0x266>
        }
      }
      else
      {
        /* Update the destination queue error code */
        pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20005d6e:	687b      	ldr	r3, [r7, #4]
20005d70:	2206      	movs	r2, #6
20005d72:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
20005d74:	2301      	movs	r3, #1
20005d76:	e009      	b.n	20005d8c <HAL_DMAEx_List_InsertQ+0x27a>
      }
    }
  }

  /* Clean the source queue variable as it is obsolete */
  DMA_List_CleanQueue(pSrcQList);
20005d78:	68f8      	ldr	r0, [r7, #12]
20005d7a:	f001 fd76 	bl	2000786a <DMA_List_CleanQueue>

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005d7e:	687b      	ldr	r3, [r7, #4]
20005d80:	2200      	movs	r2, #0
20005d82:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_READY;
20005d84:	687b      	ldr	r3, [r7, #4]
20005d86:	2201      	movs	r2, #1
20005d88:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(src_q_node_info);
  UNUSED(dest_q_node_info);

  return HAL_OK;
20005d8a:	2300      	movs	r3, #0
}
20005d8c:	4618      	mov	r0, r3
20005d8e:	3740      	adds	r7, #64	@ 0x40
20005d90:	46bd      	mov	sp, r7
20005d92:	bd80      	pop	{r7, pc}

20005d94 <HAL_DMAEx_List_InsertQ_Head>:
  * @param  pDestQList : Pointer to a DMA_QListTypeDef structure that contains destination queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertQ_Head(DMA_QListTypeDef *const pSrcQList,
                                              DMA_QListTypeDef *const pDestQList)
{
20005d94:	b580      	push	{r7, lr}
20005d96:	b08e      	sub	sp, #56	@ 0x38
20005d98:	af00      	add	r7, sp, #0
20005d9a:	6078      	str	r0, [r7, #4]
20005d9c:	6039      	str	r1, [r7, #0]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef src_q_node_info;
  DMA_NodeInQInfoTypeDef dest_q_node_info;

  /* Check the source and destination queues and the previous node parameters */
  if ((pSrcQList == NULL) || (pDestQList == NULL))
20005d9e:	687b      	ldr	r3, [r7, #4]
20005da0:	2b00      	cmp	r3, #0
20005da2:	d002      	beq.n	20005daa <HAL_DMAEx_List_InsertQ_Head+0x16>
20005da4:	683b      	ldr	r3, [r7, #0]
20005da6:	2b00      	cmp	r3, #0
20005da8:	d101      	bne.n	20005dae <HAL_DMAEx_List_InsertQ_Head+0x1a>
  {
    return HAL_ERROR;
20005daa:	2301      	movs	r3, #1
20005dac:	e0ad      	b.n	20005f0a <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check the source queue */
  if (pSrcQList->Head == NULL)
20005dae:	687b      	ldr	r3, [r7, #4]
20005db0:	681b      	ldr	r3, [r3, #0]
20005db2:	2b00      	cmp	r3, #0
20005db4:	d104      	bne.n	20005dc0 <HAL_DMAEx_List_InsertQ_Head+0x2c>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005db6:	687b      	ldr	r3, [r7, #4]
20005db8:	2202      	movs	r2, #2
20005dba:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005dbc:	2301      	movs	r3, #1
20005dbe:	e0a4      	b.n	20005f0a <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check the source queue type */
  if (pSrcQList->Type == QUEUE_TYPE_DYNAMIC)
20005dc0:	687b      	ldr	r3, [r7, #4]
20005dc2:	695b      	ldr	r3, [r3, #20]
20005dc4:	2b01      	cmp	r3, #1
20005dc6:	d104      	bne.n	20005dd2 <HAL_DMAEx_List_InsertQ_Head+0x3e>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005dc8:	687b      	ldr	r3, [r7, #4]
20005dca:	2204      	movs	r2, #4
20005dcc:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005dce:	2301      	movs	r3, #1
20005dd0:	e09b      	b.n	20005f0a <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check the destination queue type */
  if (pDestQList->Type == QUEUE_TYPE_DYNAMIC)
20005dd2:	683b      	ldr	r3, [r7, #0]
20005dd4:	695b      	ldr	r3, [r3, #20]
20005dd6:	2b01      	cmp	r3, #1
20005dd8:	d104      	bne.n	20005de4 <HAL_DMAEx_List_InsertQ_Head+0x50>
  {
    /* Update the queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005dda:	683b      	ldr	r3, [r7, #0]
20005ddc:	2204      	movs	r2, #4
20005dde:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005de0:	2301      	movs	r3, #1
20005de2:	e092      	b.n	20005f0a <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pSrcQList->Head, pDestQList->Head, NULL) != 0U)
20005de4:	687b      	ldr	r3, [r7, #4]
20005de6:	6818      	ldr	r0, [r3, #0]
20005de8:	683b      	ldr	r3, [r7, #0]
20005dea:	681b      	ldr	r3, [r3, #0]
20005dec:	2200      	movs	r2, #0
20005dee:	4619      	mov	r1, r3
20005df0:	f001 f984 	bl	200070fc <DMA_List_CheckNodesBaseAddresses>
20005df4:	4603      	mov	r3, r0
20005df6:	2b00      	cmp	r3, #0
20005df8:	d007      	beq.n	20005e0a <HAL_DMAEx_List_InsertQ_Head+0x76>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005dfa:	687b      	ldr	r3, [r7, #4]
20005dfc:	2205      	movs	r2, #5
20005dfe:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005e00:	683b      	ldr	r3, [r7, #0]
20005e02:	2205      	movs	r2, #5
20005e04:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005e06:	2301      	movs	r3, #1
20005e08:	e07f      	b.n	20005f0a <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pSrcQList->Head, pDestQList->Head, NULL) != 0U)
20005e0a:	687b      	ldr	r3, [r7, #4]
20005e0c:	6818      	ldr	r0, [r3, #0]
20005e0e:	683b      	ldr	r3, [r7, #0]
20005e10:	681b      	ldr	r3, [r3, #0]
20005e12:	2200      	movs	r2, #0
20005e14:	4619      	mov	r1, r3
20005e16:	f001 f9a1 	bl	2000715c <DMA_List_CheckNodesTypes>
20005e1a:	4603      	mov	r3, r0
20005e1c:	2b00      	cmp	r3, #0
20005e1e:	d007      	beq.n	20005e30 <HAL_DMAEx_List_InsertQ_Head+0x9c>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005e20:	687b      	ldr	r3, [r7, #4]
20005e22:	2204      	movs	r2, #4
20005e24:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005e26:	683b      	ldr	r3, [r7, #0]
20005e28:	2204      	movs	r2, #4
20005e2a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005e2c:	2301      	movs	r3, #1
20005e2e:	e06c      	b.n	20005f0a <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Update the source queue state */
  pSrcQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005e30:	687b      	ldr	r3, [r7, #4]
20005e32:	2202      	movs	r2, #2
20005e34:	731a      	strb	r2, [r3, #12]

  /* Update the source queue error code */
  pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005e36:	687b      	ldr	r3, [r7, #4]
20005e38:	2200      	movs	r2, #0
20005e3a:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005e3c:	683b      	ldr	r3, [r7, #0]
20005e3e:	2202      	movs	r2, #2
20005e40:	731a      	strb	r2, [r3, #12]

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005e42:	683b      	ldr	r3, [r7, #0]
20005e44:	2200      	movs	r2, #0
20005e46:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pSrcQList->Head, &cllr_mask, &cllr_offset);
20005e48:	687b      	ldr	r3, [r7, #4]
20005e4a:	681b      	ldr	r3, [r3, #0]
20005e4c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
20005e50:	f107 0134 	add.w	r1, r7, #52	@ 0x34
20005e54:	4618      	mov	r0, r3
20005e56:	f001 f9bd 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Empty destination queue */
  if (pDestQList->Head == NULL)
20005e5a:	683b      	ldr	r3, [r7, #0]
20005e5c:	681b      	ldr	r3, [r3, #0]
20005e5e:	2b00      	cmp	r3, #0
20005e60:	d108      	bne.n	20005e74 <HAL_DMAEx_List_InsertQ_Head+0xe0>
  {
    pDestQList->Head       = pSrcQList->Head;
20005e62:	687b      	ldr	r3, [r7, #4]
20005e64:	681a      	ldr	r2, [r3, #0]
20005e66:	683b      	ldr	r3, [r7, #0]
20005e68:	601a      	str	r2, [r3, #0]
    pDestQList->NodeNumber = pSrcQList->NodeNumber;
20005e6a:	687b      	ldr	r3, [r7, #4]
20005e6c:	689a      	ldr	r2, [r3, #8]
20005e6e:	683b      	ldr	r3, [r7, #0]
20005e70:	609a      	str	r2, [r3, #8]
20005e72:	e040      	b.n	20005ef6 <HAL_DMAEx_List_InsertQ_Head+0x162>
  }
  /* Not empty destination queue */
  else
  {
    /* Find node and get its position in selected queue */
    src_q_node_info.cllr_offset = cllr_offset;
20005e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20005e76:	61fb      	str	r3, [r7, #28]
    (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20005e78:	f107 031c 	add.w	r3, r7, #28
20005e7c:	461a      	mov	r2, r3
20005e7e:	2100      	movs	r1, #0
20005e80:	6878      	ldr	r0, [r7, #4]
20005e82:	f001 f9d7 	bl	20007234 <DMA_List_FindNode>

    /* Check if first circular node queue is the first node */
    if (pDestQList->FirstCircularNode == pDestQList->Head)
20005e86:	683b      	ldr	r3, [r7, #0]
20005e88:	685a      	ldr	r2, [r3, #4]
20005e8a:	683b      	ldr	r3, [r7, #0]
20005e8c:	681b      	ldr	r3, [r3, #0]
20005e8e:	429a      	cmp	r2, r3
20005e90:	d119      	bne.n	20005ec6 <HAL_DMAEx_List_InsertQ_Head+0x132>
    {
      /* Find node and get its position in selected queue */
      dest_q_node_info.cllr_offset = cllr_offset;
20005e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20005e94:	60bb      	str	r3, [r7, #8]
      (void)DMA_List_FindNode(pDestQList, NULL, &dest_q_node_info);
20005e96:	f107 0308 	add.w	r3, r7, #8
20005e9a:	461a      	mov	r2, r3
20005e9c:	2100      	movs	r1, #0
20005e9e:	6838      	ldr	r0, [r7, #0]
20005ea0:	f001 f9c8 	bl	20007234 <DMA_List_FindNode>

      /* Link destination queue tail node to new first circular node */
      ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
        ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005ea4:	687b      	ldr	r3, [r7, #4]
20005ea6:	681b      	ldr	r3, [r3, #0]
20005ea8:	461a      	mov	r2, r3
20005eaa:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005eae:	4013      	ands	r3, r2
20005eb0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
      ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005eb2:	697a      	ldr	r2, [r7, #20]
20005eb4:	4610      	mov	r0, r2
20005eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
        ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005eb8:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005eba:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

      /* Set the head node of source queue as the first circular node */
      pDestQList->FirstCircularNode = pSrcQList->Head;
20005ebe:	687b      	ldr	r3, [r7, #4]
20005ec0:	681a      	ldr	r2, [r3, #0]
20005ec2:	683b      	ldr	r3, [r7, #0]
20005ec4:	605a      	str	r2, [r3, #4]
    }

    /* Link the last node of source queue to the fist node of destination queue */
    ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pDestQList->Head & DMA_CLLR_LA) | cllr_mask;
20005ec6:	683b      	ldr	r3, [r7, #0]
20005ec8:	681b      	ldr	r3, [r3, #0]
20005eca:	461a      	mov	r2, r3
20005ecc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005ed0:	4013      	ands	r3, r2
20005ed2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
    ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005ed4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20005ed6:	4610      	mov	r0, r2
20005ed8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
      ((uint32_t)pDestQList->Head & DMA_CLLR_LA) | cllr_mask;
20005eda:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005edc:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    pDestQList->Head        = pSrcQList->Head;
20005ee0:	687b      	ldr	r3, [r7, #4]
20005ee2:	681a      	ldr	r2, [r3, #0]
20005ee4:	683b      	ldr	r3, [r7, #0]
20005ee6:	601a      	str	r2, [r3, #0]
    pDestQList->NodeNumber += pSrcQList->NodeNumber;
20005ee8:	683b      	ldr	r3, [r7, #0]
20005eea:	689a      	ldr	r2, [r3, #8]
20005eec:	687b      	ldr	r3, [r7, #4]
20005eee:	689b      	ldr	r3, [r3, #8]
20005ef0:	441a      	add	r2, r3
20005ef2:	683b      	ldr	r3, [r7, #0]
20005ef4:	609a      	str	r2, [r3, #8]
  }

  /* Clean the source queue variable as it is obsolete */
  DMA_List_CleanQueue(pSrcQList);
20005ef6:	6878      	ldr	r0, [r7, #4]
20005ef8:	f001 fcb7 	bl	2000786a <DMA_List_CleanQueue>

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005efc:	683b      	ldr	r3, [r7, #0]
20005efe:	2200      	movs	r2, #0
20005f00:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_READY;
20005f02:	683b      	ldr	r3, [r7, #0]
20005f04:	2201      	movs	r2, #1
20005f06:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(src_q_node_info);
  UNUSED(dest_q_node_info);

  return HAL_OK;
20005f08:	2300      	movs	r3, #0
}
20005f0a:	4618      	mov	r0, r3
20005f0c:	3738      	adds	r7, #56	@ 0x38
20005f0e:	46bd      	mov	sp, r7
20005f10:	bd80      	pop	{r7, pc}

20005f12 <HAL_DMAEx_List_InsertQ_Tail>:
  * @param  pDestQList : Pointer to a DMA_QListTypeDef structure that contains destination queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertQ_Tail(DMA_QListTypeDef *const pSrcQList,
                                              DMA_QListTypeDef *const pDestQList)
{
20005f12:	b580      	push	{r7, lr}
20005f14:	b08e      	sub	sp, #56	@ 0x38
20005f16:	af00      	add	r7, sp, #0
20005f18:	6078      	str	r0, [r7, #4]
20005f1a:	6039      	str	r1, [r7, #0]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef src_q_node_info;
  DMA_NodeInQInfoTypeDef dest_q_node_info;

  /* Check the source and destination queues and the previous node parameters */
  if ((pSrcQList == NULL) || (pDestQList == NULL))
20005f1c:	687b      	ldr	r3, [r7, #4]
20005f1e:	2b00      	cmp	r3, #0
20005f20:	d002      	beq.n	20005f28 <HAL_DMAEx_List_InsertQ_Tail+0x16>
20005f22:	683b      	ldr	r3, [r7, #0]
20005f24:	2b00      	cmp	r3, #0
20005f26:	d101      	bne.n	20005f2c <HAL_DMAEx_List_InsertQ_Tail+0x1a>
  {
    return HAL_ERROR;
20005f28:	2301      	movs	r3, #1
20005f2a:	e0a9      	b.n	20006080 <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check the source queue */
  if (pSrcQList->Head == NULL)
20005f2c:	687b      	ldr	r3, [r7, #4]
20005f2e:	681b      	ldr	r3, [r3, #0]
20005f30:	2b00      	cmp	r3, #0
20005f32:	d104      	bne.n	20005f3e <HAL_DMAEx_List_InsertQ_Tail+0x2c>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005f34:	687b      	ldr	r3, [r7, #4]
20005f36:	2202      	movs	r2, #2
20005f38:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005f3a:	2301      	movs	r3, #1
20005f3c:	e0a0      	b.n	20006080 <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check the source queue type */
  if (pSrcQList->Type == QUEUE_TYPE_DYNAMIC)
20005f3e:	687b      	ldr	r3, [r7, #4]
20005f40:	695b      	ldr	r3, [r3, #20]
20005f42:	2b01      	cmp	r3, #1
20005f44:	d104      	bne.n	20005f50 <HAL_DMAEx_List_InsertQ_Tail+0x3e>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005f46:	687b      	ldr	r3, [r7, #4]
20005f48:	2204      	movs	r2, #4
20005f4a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005f4c:	2301      	movs	r3, #1
20005f4e:	e097      	b.n	20006080 <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check the destination queue type */
  if (pDestQList->Type == QUEUE_TYPE_DYNAMIC)
20005f50:	683b      	ldr	r3, [r7, #0]
20005f52:	695b      	ldr	r3, [r3, #20]
20005f54:	2b01      	cmp	r3, #1
20005f56:	d104      	bne.n	20005f62 <HAL_DMAEx_List_InsertQ_Tail+0x50>
  {
    /* Update the queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005f58:	683b      	ldr	r3, [r7, #0]
20005f5a:	2204      	movs	r2, #4
20005f5c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005f5e:	2301      	movs	r3, #1
20005f60:	e08e      	b.n	20006080 <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pSrcQList->Head, pDestQList->Head, NULL) != 0U)
20005f62:	687b      	ldr	r3, [r7, #4]
20005f64:	6818      	ldr	r0, [r3, #0]
20005f66:	683b      	ldr	r3, [r7, #0]
20005f68:	681b      	ldr	r3, [r3, #0]
20005f6a:	2200      	movs	r2, #0
20005f6c:	4619      	mov	r1, r3
20005f6e:	f001 f8c5 	bl	200070fc <DMA_List_CheckNodesBaseAddresses>
20005f72:	4603      	mov	r3, r0
20005f74:	2b00      	cmp	r3, #0
20005f76:	d007      	beq.n	20005f88 <HAL_DMAEx_List_InsertQ_Tail+0x76>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005f78:	687b      	ldr	r3, [r7, #4]
20005f7a:	2205      	movs	r2, #5
20005f7c:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005f7e:	683b      	ldr	r3, [r7, #0]
20005f80:	2205      	movs	r2, #5
20005f82:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005f84:	2301      	movs	r3, #1
20005f86:	e07b      	b.n	20006080 <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pSrcQList->Head, pDestQList->Head, NULL) != 0U)
20005f88:	687b      	ldr	r3, [r7, #4]
20005f8a:	6818      	ldr	r0, [r3, #0]
20005f8c:	683b      	ldr	r3, [r7, #0]
20005f8e:	681b      	ldr	r3, [r3, #0]
20005f90:	2200      	movs	r2, #0
20005f92:	4619      	mov	r1, r3
20005f94:	f001 f8e2 	bl	2000715c <DMA_List_CheckNodesTypes>
20005f98:	4603      	mov	r3, r0
20005f9a:	2b00      	cmp	r3, #0
20005f9c:	d007      	beq.n	20005fae <HAL_DMAEx_List_InsertQ_Tail+0x9c>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005f9e:	687b      	ldr	r3, [r7, #4]
20005fa0:	2204      	movs	r2, #4
20005fa2:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005fa4:	683b      	ldr	r3, [r7, #0]
20005fa6:	2204      	movs	r2, #4
20005fa8:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005faa:	2301      	movs	r3, #1
20005fac:	e068      	b.n	20006080 <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Update the source queue state */
  pSrcQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005fae:	687b      	ldr	r3, [r7, #4]
20005fb0:	2202      	movs	r2, #2
20005fb2:	731a      	strb	r2, [r3, #12]

  /* Update the source queue error code */
  pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005fb4:	687b      	ldr	r3, [r7, #4]
20005fb6:	2200      	movs	r2, #0
20005fb8:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005fba:	683b      	ldr	r3, [r7, #0]
20005fbc:	2202      	movs	r2, #2
20005fbe:	731a      	strb	r2, [r3, #12]

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005fc0:	683b      	ldr	r3, [r7, #0]
20005fc2:	2200      	movs	r2, #0
20005fc4:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pSrcQList->Head, &cllr_mask, &cllr_offset);
20005fc6:	687b      	ldr	r3, [r7, #4]
20005fc8:	681b      	ldr	r3, [r3, #0]
20005fca:	f107 0230 	add.w	r2, r7, #48	@ 0x30
20005fce:	f107 0134 	add.w	r1, r7, #52	@ 0x34
20005fd2:	4618      	mov	r0, r3
20005fd4:	f001 f8fe 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Empty destination queue */
  if (pDestQList->Head == NULL)
20005fd8:	683b      	ldr	r3, [r7, #0]
20005fda:	681b      	ldr	r3, [r3, #0]
20005fdc:	2b00      	cmp	r3, #0
20005fde:	d108      	bne.n	20005ff2 <HAL_DMAEx_List_InsertQ_Tail+0xe0>
  {
    pDestQList->Head       = pSrcQList->Head;
20005fe0:	687b      	ldr	r3, [r7, #4]
20005fe2:	681a      	ldr	r2, [r3, #0]
20005fe4:	683b      	ldr	r3, [r7, #0]
20005fe6:	601a      	str	r2, [r3, #0]
    pDestQList->NodeNumber = pSrcQList->NodeNumber;
20005fe8:	687b      	ldr	r3, [r7, #4]
20005fea:	689a      	ldr	r2, [r3, #8]
20005fec:	683b      	ldr	r3, [r7, #0]
20005fee:	609a      	str	r2, [r3, #8]
20005ff0:	e03c      	b.n	2000606c <HAL_DMAEx_List_InsertQ_Tail+0x15a>
  }
  /* Not empty destination queue */
  else
  {
    /* Find node and get its position in selected queue */
    dest_q_node_info.cllr_offset = cllr_offset;
20005ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20005ff4:	60bb      	str	r3, [r7, #8]
    (void)DMA_List_FindNode(pDestQList, NULL, &dest_q_node_info);
20005ff6:	f107 0308 	add.w	r3, r7, #8
20005ffa:	461a      	mov	r2, r3
20005ffc:	2100      	movs	r1, #0
20005ffe:	6838      	ldr	r0, [r7, #0]
20006000:	f001 f918 	bl	20007234 <DMA_List_FindNode>

    /* Update source queue last node CLLR to link it with destination first node */
    ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20006004:	687b      	ldr	r3, [r7, #4]
20006006:	681b      	ldr	r3, [r3, #0]
20006008:	461a      	mov	r2, r3
2000600a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000600e:	4013      	ands	r3, r2
20006010:	6b79      	ldr	r1, [r7, #52]	@ 0x34
    ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20006012:	697a      	ldr	r2, [r7, #20]
20006014:	4610      	mov	r0, r2
20006016:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
      ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20006018:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
2000601a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    pDestQList->NodeNumber += pSrcQList->NodeNumber;
2000601e:	683b      	ldr	r3, [r7, #0]
20006020:	689a      	ldr	r2, [r3, #8]
20006022:	687b      	ldr	r3, [r7, #4]
20006024:	689b      	ldr	r3, [r3, #8]
20006026:	441a      	add	r2, r3
20006028:	683b      	ldr	r3, [r7, #0]
2000602a:	609a      	str	r2, [r3, #8]

    /* Check if first circular node queue is not empty */
    if (pDestQList->FirstCircularNode != NULL)
2000602c:	683b      	ldr	r3, [r7, #0]
2000602e:	685b      	ldr	r3, [r3, #4]
20006030:	2b00      	cmp	r3, #0
20006032:	d01b      	beq.n	2000606c <HAL_DMAEx_List_InsertQ_Tail+0x15a>
    {
      /* Find node and get its position in selected queue */
      src_q_node_info.cllr_offset = cllr_offset;
20006034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006036:	61fb      	str	r3, [r7, #28]
      (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20006038:	f107 031c 	add.w	r3, r7, #28
2000603c:	461a      	mov	r2, r3
2000603e:	2100      	movs	r1, #0
20006040:	6878      	ldr	r0, [r7, #4]
20006042:	f001 f8f7 	bl	20007234 <DMA_List_FindNode>

      /* Find first circular node */
      (void)DMA_List_FindNode(pDestQList, pDestQList->FirstCircularNode, &dest_q_node_info);
20006046:	683b      	ldr	r3, [r7, #0]
20006048:	685b      	ldr	r3, [r3, #4]
2000604a:	f107 0208 	add.w	r2, r7, #8
2000604e:	4619      	mov	r1, r3
20006050:	6838      	ldr	r0, [r7, #0]
20006052:	f001 f8ef 	bl	20007234 <DMA_List_FindNode>

      /* Link last source queue node to first destination queue */
      ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
        (dest_q_node_info.currentnode_addr & DMA_CLLR_LA) | cllr_mask;
20006056:	697a      	ldr	r2, [r7, #20]
20006058:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000605c:	4013      	ands	r3, r2
2000605e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
      ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20006060:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20006062:	4610      	mov	r0, r2
20006064:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
        (dest_q_node_info.currentnode_addr & DMA_CLLR_LA) | cllr_mask;
20006066:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20006068:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    }
  }

  /* Clean the source queue variable as it is obsolete */
  DMA_List_CleanQueue(pSrcQList);
2000606c:	6878      	ldr	r0, [r7, #4]
2000606e:	f001 fbfc 	bl	2000786a <DMA_List_CleanQueue>

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20006072:	683b      	ldr	r3, [r7, #0]
20006074:	2200      	movs	r2, #0
20006076:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_READY;
20006078:	683b      	ldr	r3, [r7, #0]
2000607a:	2201      	movs	r2, #1
2000607c:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(src_q_node_info);

  return HAL_OK;
2000607e:	2300      	movs	r3, #0
}
20006080:	4618      	mov	r0, r3
20006082:	3738      	adds	r7, #56	@ 0x38
20006084:	46bd      	mov	sp, r7
20006086:	bd80      	pop	{r7, pc}

20006088 <HAL_DMAEx_List_SetCircularModeConfig>:
  *                              registers configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularModeConfig(DMA_QListTypeDef *const pQList,
                                                       DMA_NodeTypeDef *const pFirstCircularNode)
{
20006088:	b580      	push	{r7, lr}
2000608a:	b08a      	sub	sp, #40	@ 0x28
2000608c:	af00      	add	r7, sp, #0
2000608e:	6078      	str	r0, [r7, #4]
20006090:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the first circular node parameters */
  if ((pQList == NULL) || (pFirstCircularNode == NULL))
20006092:	687b      	ldr	r3, [r7, #4]
20006094:	2b00      	cmp	r3, #0
20006096:	d002      	beq.n	2000609e <HAL_DMAEx_List_SetCircularModeConfig+0x16>
20006098:	683b      	ldr	r3, [r7, #0]
2000609a:	2b00      	cmp	r3, #0
2000609c:	d101      	bne.n	200060a2 <HAL_DMAEx_List_SetCircularModeConfig+0x1a>
  {
    return HAL_ERROR;
2000609e:	2301      	movs	r3, #1
200060a0:	e05c      	b.n	2000615c <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
200060a2:	687b      	ldr	r3, [r7, #4]
200060a4:	681b      	ldr	r3, [r3, #0]
200060a6:	2b00      	cmp	r3, #0
200060a8:	d104      	bne.n	200060b4 <HAL_DMAEx_List_SetCircularModeConfig+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
200060aa:	687b      	ldr	r3, [r7, #4]
200060ac:	2202      	movs	r2, #2
200060ae:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200060b0:	2301      	movs	r3, #1
200060b2:	e053      	b.n	2000615c <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
200060b4:	687b      	ldr	r3, [r7, #4]
200060b6:	685b      	ldr	r3, [r3, #4]
200060b8:	2b00      	cmp	r3, #0
200060ba:	d00b      	beq.n	200060d4 <HAL_DMAEx_List_SetCircularModeConfig+0x4c>
  {
    if (pQList->FirstCircularNode == pFirstCircularNode)
200060bc:	687b      	ldr	r3, [r7, #4]
200060be:	685b      	ldr	r3, [r3, #4]
200060c0:	683a      	ldr	r2, [r7, #0]
200060c2:	429a      	cmp	r2, r3
200060c4:	d101      	bne.n	200060ca <HAL_DMAEx_List_SetCircularModeConfig+0x42>
    {
      return HAL_OK;
200060c6:	2300      	movs	r3, #0
200060c8:	e048      	b.n	2000615c <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200060ca:	687b      	ldr	r3, [r7, #4]
200060cc:	2204      	movs	r2, #4
200060ce:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
200060d0:	2301      	movs	r3, #1
200060d2:	e043      	b.n	2000615c <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
200060d4:	687b      	ldr	r3, [r7, #4]
200060d6:	695b      	ldr	r3, [r3, #20]
200060d8:	2b01      	cmp	r3, #1
200060da:	d104      	bne.n	200060e6 <HAL_DMAEx_List_SetCircularModeConfig+0x5e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200060dc:	687b      	ldr	r3, [r7, #4]
200060de:	2204      	movs	r2, #4
200060e0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200060e2:	2301      	movs	r3, #1
200060e4:	e03a      	b.n	2000615c <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200060e6:	687b      	ldr	r3, [r7, #4]
200060e8:	2202      	movs	r2, #2
200060ea:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200060ec:	687b      	ldr	r3, [r7, #4]
200060ee:	2200      	movs	r2, #0
200060f0:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pFirstCircularNode, &cllr_mask, &cllr_offset);
200060f2:	f107 0220 	add.w	r2, r7, #32
200060f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
200060fa:	4619      	mov	r1, r3
200060fc:	6838      	ldr	r0, [r7, #0]
200060fe:	f001 f869 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Find the first circular node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
20006102:	6a3b      	ldr	r3, [r7, #32]
20006104:	60fb      	str	r3, [r7, #12]
  if (DMA_List_FindNode(pQList, pFirstCircularNode, &node_info) == 0U)
20006106:	f107 030c 	add.w	r3, r7, #12
2000610a:	461a      	mov	r2, r3
2000610c:	6839      	ldr	r1, [r7, #0]
2000610e:	6878      	ldr	r0, [r7, #4]
20006110:	f001 f890 	bl	20007234 <DMA_List_FindNode>
20006114:	4603      	mov	r3, r0
20006116:	2b00      	cmp	r3, #0
20006118:	d11c      	bne.n	20006154 <HAL_DMAEx_List_SetCircularModeConfig+0xcc>
  {
    /* Find the last queue node and get its position in selected queue */
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
2000611a:	f107 030c 	add.w	r3, r7, #12
2000611e:	461a      	mov	r2, r3
20006120:	2100      	movs	r1, #0
20006122:	6878      	ldr	r0, [r7, #4]
20006124:	f001 f886 	bl	20007234 <DMA_List_FindNode>

    /* Set circular mode */
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pFirstCircularNode & DMA_CLLR_LA) | cllr_mask;
20006128:	683a      	ldr	r2, [r7, #0]
2000612a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000612e:	4013      	ands	r3, r2
20006130:	6a79      	ldr	r1, [r7, #36]	@ 0x24
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20006132:	69ba      	ldr	r2, [r7, #24]
20006134:	4610      	mov	r0, r2
20006136:	6a3a      	ldr	r2, [r7, #32]
      ((uint32_t)pFirstCircularNode & DMA_CLLR_LA) | cllr_mask;
20006138:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
2000613a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

    /* Update first circular node in queue */
    pQList->FirstCircularNode = pFirstCircularNode;
2000613e:	687b      	ldr	r3, [r7, #4]
20006140:	683a      	ldr	r2, [r7, #0]
20006142:	605a      	str	r2, [r3, #4]

    return HAL_ERROR;
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20006144:	687b      	ldr	r3, [r7, #4]
20006146:	2200      	movs	r2, #0
20006148:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
2000614a:	687b      	ldr	r3, [r7, #4]
2000614c:	2201      	movs	r2, #1
2000614e:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
20006150:	2300      	movs	r3, #0
20006152:	e003      	b.n	2000615c <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20006154:	687b      	ldr	r3, [r7, #4]
20006156:	2206      	movs	r2, #6
20006158:	611a      	str	r2, [r3, #16]
    return HAL_ERROR;
2000615a:	2301      	movs	r3, #1
}
2000615c:	4618      	mov	r0, r3
2000615e:	3728      	adds	r7, #40	@ 0x28
20006160:	46bd      	mov	sp, r7
20006162:	bd80      	pop	{r7, pc}

20006164 <HAL_DMAEx_List_SetCircularMode>:
  * @brief  Set circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(DMA_QListTypeDef *const pQList)
{
20006164:	b580      	push	{r7, lr}
20006166:	b08a      	sub	sp, #40	@ 0x28
20006168:	af00      	add	r7, sp, #0
2000616a:	6078      	str	r0, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
2000616c:	687b      	ldr	r3, [r7, #4]
2000616e:	2b00      	cmp	r3, #0
20006170:	d101      	bne.n	20006176 <HAL_DMAEx_List_SetCircularMode+0x12>
  {
    return HAL_ERROR;
20006172:	2301      	movs	r3, #1
20006174:	e052      	b.n	2000621c <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20006176:	687b      	ldr	r3, [r7, #4]
20006178:	681b      	ldr	r3, [r3, #0]
2000617a:	2b00      	cmp	r3, #0
2000617c:	d104      	bne.n	20006188 <HAL_DMAEx_List_SetCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
2000617e:	687b      	ldr	r3, [r7, #4]
20006180:	2202      	movs	r2, #2
20006182:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006184:	2301      	movs	r3, #1
20006186:	e049      	b.n	2000621c <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
20006188:	687b      	ldr	r3, [r7, #4]
2000618a:	685b      	ldr	r3, [r3, #4]
2000618c:	2b00      	cmp	r3, #0
2000618e:	d00c      	beq.n	200061aa <HAL_DMAEx_List_SetCircularMode+0x46>
  {
    if (pQList->FirstCircularNode == pQList->Head)
20006190:	687b      	ldr	r3, [r7, #4]
20006192:	685a      	ldr	r2, [r3, #4]
20006194:	687b      	ldr	r3, [r7, #4]
20006196:	681b      	ldr	r3, [r3, #0]
20006198:	429a      	cmp	r2, r3
2000619a:	d101      	bne.n	200061a0 <HAL_DMAEx_List_SetCircularMode+0x3c>
    {
      return HAL_OK;
2000619c:	2300      	movs	r3, #0
2000619e:	e03d      	b.n	2000621c <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200061a0:	687b      	ldr	r3, [r7, #4]
200061a2:	2204      	movs	r2, #4
200061a4:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
200061a6:	2301      	movs	r3, #1
200061a8:	e038      	b.n	2000621c <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
200061aa:	687b      	ldr	r3, [r7, #4]
200061ac:	695b      	ldr	r3, [r3, #20]
200061ae:	2b01      	cmp	r3, #1
200061b0:	d104      	bne.n	200061bc <HAL_DMAEx_List_SetCircularMode+0x58>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200061b2:	687b      	ldr	r3, [r7, #4]
200061b4:	2204      	movs	r2, #4
200061b6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200061b8:	2301      	movs	r3, #1
200061ba:	e02f      	b.n	2000621c <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200061bc:	687b      	ldr	r3, [r7, #4]
200061be:	2202      	movs	r2, #2
200061c0:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200061c2:	687b      	ldr	r3, [r7, #4]
200061c4:	2200      	movs	r2, #0
200061c6:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_mask, &cllr_offset);
200061c8:	687b      	ldr	r3, [r7, #4]
200061ca:	681b      	ldr	r3, [r3, #0]
200061cc:	f107 0220 	add.w	r2, r7, #32
200061d0:	f107 0124 	add.w	r1, r7, #36	@ 0x24
200061d4:	4618      	mov	r0, r3
200061d6:	f000 fffd 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
200061da:	6a3b      	ldr	r3, [r7, #32]
200061dc:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
200061de:	f107 030c 	add.w	r3, r7, #12
200061e2:	461a      	mov	r2, r3
200061e4:	2100      	movs	r1, #0
200061e6:	6878      	ldr	r0, [r7, #4]
200061e8:	f001 f824 	bl	20007234 <DMA_List_FindNode>

  /* Set circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
200061ec:	687b      	ldr	r3, [r7, #4]
200061ee:	681b      	ldr	r3, [r3, #0]
200061f0:	461a      	mov	r2, r3
200061f2:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200061f6:	4013      	ands	r3, r2
200061f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
200061fa:	69ba      	ldr	r2, [r7, #24]
200061fc:	4610      	mov	r0, r2
200061fe:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
20006200:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20006202:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Update linked-list circular state */
  pQList->FirstCircularNode = pQList->Head;
20006206:	687b      	ldr	r3, [r7, #4]
20006208:	681a      	ldr	r2, [r3, #0]
2000620a:	687b      	ldr	r3, [r7, #4]
2000620c:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000620e:	687b      	ldr	r3, [r7, #4]
20006210:	2200      	movs	r2, #0
20006212:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20006214:	687b      	ldr	r3, [r7, #4]
20006216:	2201      	movs	r2, #1
20006218:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
2000621a:	2300      	movs	r3, #0
}
2000621c:	4618      	mov	r0, r3
2000621e:	3728      	adds	r7, #40	@ 0x28
20006220:	46bd      	mov	sp, r7
20006222:	bd80      	pop	{r7, pc}

20006224 <HAL_DMAEx_List_ClearCircularMode>:
  * @brief  Clear circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ClearCircularMode(DMA_QListTypeDef *const pQList)
{
20006224:	b580      	push	{r7, lr}
20006226:	b088      	sub	sp, #32
20006228:	af00      	add	r7, sp, #0
2000622a:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
2000622c:	687b      	ldr	r3, [r7, #4]
2000622e:	2b00      	cmp	r3, #0
20006230:	d101      	bne.n	20006236 <HAL_DMAEx_List_ClearCircularMode+0x12>
  {
    return HAL_ERROR;
20006232:	2301      	movs	r3, #1
20006234:	e03e      	b.n	200062b4 <HAL_DMAEx_List_ClearCircularMode+0x90>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20006236:	687b      	ldr	r3, [r7, #4]
20006238:	681b      	ldr	r3, [r3, #0]
2000623a:	2b00      	cmp	r3, #0
2000623c:	d104      	bne.n	20006248 <HAL_DMAEx_List_ClearCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
2000623e:	687b      	ldr	r3, [r7, #4]
20006240:	2202      	movs	r2, #2
20006242:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006244:	2301      	movs	r3, #1
20006246:	e035      	b.n	200062b4 <HAL_DMAEx_List_ClearCircularMode+0x90>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode == NULL)
20006248:	687b      	ldr	r3, [r7, #4]
2000624a:	685b      	ldr	r3, [r3, #4]
2000624c:	2b00      	cmp	r3, #0
2000624e:	d101      	bne.n	20006254 <HAL_DMAEx_List_ClearCircularMode+0x30>
  {
    return HAL_OK;
20006250:	2300      	movs	r3, #0
20006252:	e02f      	b.n	200062b4 <HAL_DMAEx_List_ClearCircularMode+0x90>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20006254:	687b      	ldr	r3, [r7, #4]
20006256:	695b      	ldr	r3, [r3, #20]
20006258:	2b01      	cmp	r3, #1
2000625a:	d104      	bne.n	20006266 <HAL_DMAEx_List_ClearCircularMode+0x42>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000625c:	687b      	ldr	r3, [r7, #4]
2000625e:	2204      	movs	r2, #4
20006260:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006262:	2301      	movs	r3, #1
20006264:	e026      	b.n	200062b4 <HAL_DMAEx_List_ClearCircularMode+0x90>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20006266:	687b      	ldr	r3, [r7, #4]
20006268:	2202      	movs	r2, #2
2000626a:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000626c:	687b      	ldr	r3, [r7, #4]
2000626e:	2200      	movs	r2, #0
20006270:	611a      	str	r2, [r3, #16]

  /* Get CLLR register offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
20006272:	687b      	ldr	r3, [r7, #4]
20006274:	681b      	ldr	r3, [r3, #0]
20006276:	f107 021c 	add.w	r2, r7, #28
2000627a:	2100      	movs	r1, #0
2000627c:	4618      	mov	r0, r3
2000627e:	f000 ffa9 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
20006282:	69fb      	ldr	r3, [r7, #28]
20006284:	60bb      	str	r3, [r7, #8]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
20006286:	f107 0308 	add.w	r3, r7, #8
2000628a:	461a      	mov	r2, r3
2000628c:	2100      	movs	r1, #0
2000628e:	6878      	ldr	r0, [r7, #4]
20006290:	f000 ffd0 	bl	20007234 <DMA_List_FindNode>

  /* Clear circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
20006294:	697b      	ldr	r3, [r7, #20]
20006296:	4619      	mov	r1, r3
20006298:	69fb      	ldr	r3, [r7, #28]
2000629a:	2200      	movs	r2, #0
2000629c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  /* Update linked-list circular configuration */
  pQList->FirstCircularNode = NULL;
200062a0:	687b      	ldr	r3, [r7, #4]
200062a2:	2200      	movs	r2, #0
200062a4:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200062a6:	687b      	ldr	r3, [r7, #4]
200062a8:	2200      	movs	r2, #0
200062aa:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
200062ac:	687b      	ldr	r3, [r7, #4]
200062ae:	2201      	movs	r2, #1
200062b0:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
200062b2:	2300      	movs	r3, #0
}
200062b4:	4618      	mov	r0, r3
200062b6:	3720      	adds	r7, #32
200062b8:	46bd      	mov	sp, r7
200062ba:	bd80      	pop	{r7, pc}

200062bc <HAL_DMAEx_List_ConvertQToDynamic>:
  * @brief  Convert a linked-list queue to dynamic (Optimized DMA queue execution).
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ConvertQToDynamic(DMA_QListTypeDef *const pQList)
{
200062bc:	b580      	push	{r7, lr}
200062be:	b094      	sub	sp, #80	@ 0x50
200062c0:	af00      	add	r7, sp, #0
200062c2:	6078      	str	r0, [r7, #4]
  uint32_t currentnode_addr;
  DMA_NodeTypeDef context_node;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
200062c4:	687b      	ldr	r3, [r7, #4]
200062c6:	2b00      	cmp	r3, #0
200062c8:	d101      	bne.n	200062ce <HAL_DMAEx_List_ConvertQToDynamic+0x12>
  {
    return HAL_ERROR;
200062ca:	2301      	movs	r3, #1
200062cc:	e08d      	b.n	200063ea <HAL_DMAEx_List_ConvertQToDynamic+0x12e>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
200062ce:	687b      	ldr	r3, [r7, #4]
200062d0:	681b      	ldr	r3, [r3, #0]
200062d2:	2b00      	cmp	r3, #0
200062d4:	d104      	bne.n	200062e0 <HAL_DMAEx_List_ConvertQToDynamic+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
200062d6:	687b      	ldr	r3, [r7, #4]
200062d8:	2202      	movs	r2, #2
200062da:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200062dc:	2301      	movs	r3, #1
200062de:	e084      	b.n	200063ea <HAL_DMAEx_List_ConvertQToDynamic+0x12e>
  }

  /* Check if queue is dynamic */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
200062e0:	687b      	ldr	r3, [r7, #4]
200062e2:	695b      	ldr	r3, [r3, #20]
200062e4:	2b01      	cmp	r3, #1
200062e6:	d101      	bne.n	200062ec <HAL_DMAEx_List_ConvertQToDynamic+0x30>
  {
    return HAL_OK;
200062e8:	2300      	movs	r3, #0
200062ea:	e07e      	b.n	200063ea <HAL_DMAEx_List_ConvertQToDynamic+0x12e>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200062ec:	687b      	ldr	r3, [r7, #4]
200062ee:	2202      	movs	r2, #2
200062f0:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200062f2:	687b      	ldr	r3, [r7, #4]
200062f4:	2200      	movs	r2, #0
200062f6:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
200062f8:	687b      	ldr	r3, [r7, #4]
200062fa:	681b      	ldr	r3, [r3, #0]
200062fc:	f107 0244 	add.w	r2, r7, #68	@ 0x44
20006300:	2100      	movs	r1, #0
20006302:	4618      	mov	r0, r3
20006304:	f000 ff66 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Check queue circularity */
  if (pQList->FirstCircularNode != 0U)
20006308:	687b      	ldr	r3, [r7, #4]
2000630a:	685b      	ldr	r3, [r3, #4]
2000630c:	2b00      	cmp	r3, #0
2000630e:	d008      	beq.n	20006322 <HAL_DMAEx_List_ConvertQToDynamic+0x66>
  {
    /* Find the last queue node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
20006310:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20006312:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
20006314:	f107 030c 	add.w	r3, r7, #12
20006318:	461a      	mov	r2, r3
2000631a:	2100      	movs	r1, #0
2000631c:	6878      	ldr	r0, [r7, #4]
2000631e:	f000 ff89 	bl	20007234 <DMA_List_FindNode>
  }

  /* Set current node address */
  currentnode_addr = (uint32_t)pQList->Head;
20006322:	687b      	ldr	r3, [r7, #4]
20006324:	681b      	ldr	r3, [r3, #0]
20006326:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Store register value */
  DMA_List_FillNode(pQList->Head, &context_node);
20006328:	687b      	ldr	r3, [r7, #4]
2000632a:	681b      	ldr	r3, [r3, #0]
2000632c:	f107 0220 	add.w	r2, r7, #32
20006330:	4611      	mov	r1, r2
20006332:	4618      	mov	r0, r3
20006334:	f001 f868 	bl	20007408 <DMA_List_FillNode>

  /* Convert all nodes to dyncamic (Bypass head node) */
  for (uint32_t node_count = 1U; node_count < pQList->NodeNumber; node_count++)
20006338:	2301      	movs	r3, #1
2000633a:	64bb      	str	r3, [r7, #72]	@ 0x48
2000633c:	e033      	b.n	200063a6 <HAL_DMAEx_List_ConvertQToDynamic+0xea>
  {
    /* Update node address */
    MODIFY_REG(currentnode_addr, DMA_CLLR_LA, (context_node.LinkRegisters[cllr_offset] & DMA_CLLR_LA));
2000633e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20006340:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
20006344:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
20006348:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
2000634a:	0092      	lsls	r2, r2, #2
2000634c:	3250      	adds	r2, #80	@ 0x50
2000634e:	443a      	add	r2, r7
20006350:	f852 1c30 	ldr.w	r1, [r2, #-48]
20006354:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
20006358:	400a      	ands	r2, r1
2000635a:	4313      	orrs	r3, r2
2000635c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Bypass the first circular node when first circular node isn't the last queue node */
    if (((uint32_t)pQList->FirstCircularNode != 0U)                         &&
2000635e:	687b      	ldr	r3, [r7, #4]
20006360:	685b      	ldr	r3, [r3, #4]
20006362:	2b00      	cmp	r3, #0
20006364:	d014      	beq.n	20006390 <HAL_DMAEx_List_ConvertQToDynamic+0xd4>
        ((uint32_t)pQList->FirstCircularNode != node_info.currentnode_addr) &&
20006366:	687b      	ldr	r3, [r7, #4]
20006368:	685b      	ldr	r3, [r3, #4]
2000636a:	461a      	mov	r2, r3
2000636c:	69bb      	ldr	r3, [r7, #24]
    if (((uint32_t)pQList->FirstCircularNode != 0U)                         &&
2000636e:	429a      	cmp	r2, r3
20006370:	d00e      	beq.n	20006390 <HAL_DMAEx_List_ConvertQToDynamic+0xd4>
        ((uint32_t)pQList->FirstCircularNode == currentnode_addr))
20006372:	687b      	ldr	r3, [r7, #4]
20006374:	685b      	ldr	r3, [r3, #4]
20006376:	461a      	mov	r2, r3
        ((uint32_t)pQList->FirstCircularNode != node_info.currentnode_addr) &&
20006378:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2000637a:	4293      	cmp	r3, r2
2000637c:	d108      	bne.n	20006390 <HAL_DMAEx_List_ConvertQToDynamic+0xd4>
    {
      /* Copy first circular node to context node */
      DMA_List_FillNode(pQList->FirstCircularNode, &context_node);
2000637e:	687b      	ldr	r3, [r7, #4]
20006380:	685b      	ldr	r3, [r3, #4]
20006382:	f107 0220 	add.w	r2, r7, #32
20006386:	4611      	mov	r1, r2
20006388:	4618      	mov	r0, r3
2000638a:	f001 f83d 	bl	20007408 <DMA_List_FillNode>
2000638e:	e007      	b.n	200063a0 <HAL_DMAEx_List_ConvertQToDynamic+0xe4>
    }
    else
    {
      /* Convert current node to dynamic */
      DMA_List_ConvertNodeToDynamic((uint32_t)&context_node, currentnode_addr, (cllr_offset + 1U));
20006390:	f107 0020 	add.w	r0, r7, #32
20006394:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20006396:	3301      	adds	r3, #1
20006398:	461a      	mov	r2, r3
2000639a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
2000639c:	f001 f854 	bl	20007448 <DMA_List_ConvertNodeToDynamic>
  for (uint32_t node_count = 1U; node_count < pQList->NodeNumber; node_count++)
200063a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
200063a2:	3301      	adds	r3, #1
200063a4:	64bb      	str	r3, [r7, #72]	@ 0x48
200063a6:	687b      	ldr	r3, [r7, #4]
200063a8:	689b      	ldr	r3, [r3, #8]
200063aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
200063ac:	429a      	cmp	r2, r3
200063ae:	d3c6      	bcc.n	2000633e <HAL_DMAEx_List_ConvertQToDynamic+0x82>
    }
  }

  /* Check if first circular node is the last node queue */
  if (((uint32_t)pQList->FirstCircularNode != 0U) &&
200063b0:	687b      	ldr	r3, [r7, #4]
200063b2:	685b      	ldr	r3, [r3, #4]
200063b4:	2b00      	cmp	r3, #0
200063b6:	d00a      	beq.n	200063ce <HAL_DMAEx_List_ConvertQToDynamic+0x112>
      ((uint32_t)pQList->FirstCircularNode != node_info.currentnode_addr))
200063b8:	687b      	ldr	r3, [r7, #4]
200063ba:	685b      	ldr	r3, [r3, #4]
200063bc:	461a      	mov	r2, r3
200063be:	69bb      	ldr	r3, [r7, #24]
  if (((uint32_t)pQList->FirstCircularNode != 0U) &&
200063c0:	429a      	cmp	r2, r3
200063c2:	d004      	beq.n	200063ce <HAL_DMAEx_List_ConvertQToDynamic+0x112>
  {
    /* Update all queue nodes CLLR */
    DMA_List_UpdateDynamicQueueNodesCLLR(pQList, LASTNODE_ISNOT_CIRCULAR);
200063c4:	2100      	movs	r1, #0
200063c6:	6878      	ldr	r0, [r7, #4]
200063c8:	f001 f975 	bl	200076b6 <DMA_List_UpdateDynamicQueueNodesCLLR>
200063cc:	e003      	b.n	200063d6 <HAL_DMAEx_List_ConvertQToDynamic+0x11a>
  }
  else
  {
    /* Update all queue nodes CLLR */
    DMA_List_UpdateDynamicQueueNodesCLLR(pQList, LASTNODE_IS_CIRCULAR);
200063ce:	2101      	movs	r1, #1
200063d0:	6878      	ldr	r0, [r7, #4]
200063d2:	f001 f970 	bl	200076b6 <DMA_List_UpdateDynamicQueueNodesCLLR>
  }

  /* Set queue type */
  pQList->Type = QUEUE_TYPE_DYNAMIC;
200063d6:	687b      	ldr	r3, [r7, #4]
200063d8:	2201      	movs	r2, #1
200063da:	615a      	str	r2, [r3, #20]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200063dc:	687b      	ldr	r3, [r7, #4]
200063de:	2200      	movs	r2, #0
200063e0:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
200063e2:	687b      	ldr	r3, [r7, #4]
200063e4:	2201      	movs	r2, #1
200063e6:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
200063e8:	2300      	movs	r3, #0
}
200063ea:	4618      	mov	r0, r3
200063ec:	3750      	adds	r7, #80	@ 0x50
200063ee:	46bd      	mov	sp, r7
200063f0:	bd80      	pop	{r7, pc}

200063f2 <HAL_DMAEx_List_ConvertQToStatic>:
  * @brief  Convert a linked-list queue to static (Not optimized DMA queue execution).
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ConvertQToStatic(DMA_QListTypeDef *const pQList)
{
200063f2:	b580      	push	{r7, lr}
200063f4:	b08e      	sub	sp, #56	@ 0x38
200063f6:	af00      	add	r7, sp, #0
200063f8:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  uint32_t currentnode_addr;
  DMA_NodeTypeDef context_node;

  /* Check the queue parameter */
  if (pQList == NULL)
200063fa:	687b      	ldr	r3, [r7, #4]
200063fc:	2b00      	cmp	r3, #0
200063fe:	d101      	bne.n	20006404 <HAL_DMAEx_List_ConvertQToStatic+0x12>
  {
    return HAL_ERROR;
20006400:	2301      	movs	r3, #1
20006402:	e05b      	b.n	200064bc <HAL_DMAEx_List_ConvertQToStatic+0xca>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20006404:	687b      	ldr	r3, [r7, #4]
20006406:	681b      	ldr	r3, [r3, #0]
20006408:	2b00      	cmp	r3, #0
2000640a:	d104      	bne.n	20006416 <HAL_DMAEx_List_ConvertQToStatic+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
2000640c:	687b      	ldr	r3, [r7, #4]
2000640e:	2202      	movs	r2, #2
20006410:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006412:	2301      	movs	r3, #1
20006414:	e052      	b.n	200064bc <HAL_DMAEx_List_ConvertQToStatic+0xca>
  }

  /* Check if queue is static */
  if (pQList->Type == QUEUE_TYPE_STATIC)
20006416:	687b      	ldr	r3, [r7, #4]
20006418:	695b      	ldr	r3, [r3, #20]
2000641a:	2b00      	cmp	r3, #0
2000641c:	d101      	bne.n	20006422 <HAL_DMAEx_List_ConvertQToStatic+0x30>
  {
    return HAL_OK;
2000641e:	2300      	movs	r3, #0
20006420:	e04c      	b.n	200064bc <HAL_DMAEx_List_ConvertQToStatic+0xca>
  }

  /* Set current node address */
  currentnode_addr = (uint32_t)pQList->Head;
20006422:	687b      	ldr	r3, [r7, #4]
20006424:	681b      	ldr	r3, [r3, #0]
20006426:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20006428:	687b      	ldr	r3, [r7, #4]
2000642a:	2202      	movs	r2, #2
2000642c:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000642e:	687b      	ldr	r3, [r7, #4]
20006430:	2200      	movs	r2, #0
20006432:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
20006434:	687b      	ldr	r3, [r7, #4]
20006436:	681b      	ldr	r3, [r3, #0]
20006438:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
2000643c:	2100      	movs	r1, #0
2000643e:	4618      	mov	r0, r3
20006440:	f000 fec8 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /* Set all CLLR queue nodes to their default positions */
  DMA_List_UpdateStaticQueueNodesCLLR(pQList, UPDATE_CLLR_POSITION);
20006444:	2100      	movs	r1, #0
20006446:	6878      	ldr	r0, [r7, #4]
20006448:	f001 f9b0 	bl	200077ac <DMA_List_UpdateStaticQueueNodesCLLR>

  /* Convert all nodes to static (Bypass head node) */
  for (uint32_t node_count = 1U; node_count < pQList->NodeNumber; node_count++)
2000644c:	2301      	movs	r3, #1
2000644e:	633b      	str	r3, [r7, #48]	@ 0x30
20006450:	e021      	b.n	20006496 <HAL_DMAEx_List_ConvertQToStatic+0xa4>
  {
    /* Update context node register values */
    DMA_List_FillNode((DMA_NodeTypeDef *)currentnode_addr, &context_node);
20006452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20006454:	f107 0208 	add.w	r2, r7, #8
20006458:	4611      	mov	r1, r2
2000645a:	4618      	mov	r0, r3
2000645c:	f000 ffd4 	bl	20007408 <DMA_List_FillNode>

    /* Update node address */
    MODIFY_REG(currentnode_addr, DMA_CLLR_LA, (context_node.LinkRegisters[cllr_offset] & DMA_CLLR_LA));
20006460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20006462:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
20006466:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
2000646a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
2000646c:	0092      	lsls	r2, r2, #2
2000646e:	3238      	adds	r2, #56	@ 0x38
20006470:	443a      	add	r2, r7
20006472:	f852 1c30 	ldr.w	r1, [r2, #-48]
20006476:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
2000647a:	400a      	ands	r2, r1
2000647c:	4313      	orrs	r3, r2
2000647e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Convert current node to static */
    DMA_List_ConvertNodeToStatic((uint32_t)&context_node, currentnode_addr, (cllr_offset + 1U));
20006480:	f107 0008 	add.w	r0, r7, #8
20006484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20006486:	3301      	adds	r3, #1
20006488:	461a      	mov	r2, r3
2000648a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
2000648c:	f001 f866 	bl	2000755c <DMA_List_ConvertNodeToStatic>
  for (uint32_t node_count = 1U; node_count < pQList->NodeNumber; node_count++)
20006490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006492:	3301      	adds	r3, #1
20006494:	633b      	str	r3, [r7, #48]	@ 0x30
20006496:	687b      	ldr	r3, [r7, #4]
20006498:	689b      	ldr	r3, [r3, #8]
2000649a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2000649c:	429a      	cmp	r2, r3
2000649e:	d3d8      	bcc.n	20006452 <HAL_DMAEx_List_ConvertQToStatic+0x60>
  }

  /* Set all CLLR queue nodes to their default values */
  DMA_List_UpdateStaticQueueNodesCLLR(pQList, UPDATE_CLLR_VALUE);
200064a0:	2101      	movs	r1, #1
200064a2:	6878      	ldr	r0, [r7, #4]
200064a4:	f001 f982 	bl	200077ac <DMA_List_UpdateStaticQueueNodesCLLR>

  /* Set queue type */
  pQList->Type = QUEUE_TYPE_STATIC;
200064a8:	687b      	ldr	r3, [r7, #4]
200064aa:	2200      	movs	r2, #0
200064ac:	615a      	str	r2, [r3, #20]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200064ae:	687b      	ldr	r3, [r7, #4]
200064b0:	2200      	movs	r2, #0
200064b2:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
200064b4:	687b      	ldr	r3, [r7, #4]
200064b6:	2201      	movs	r2, #1
200064b8:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
200064ba:	2300      	movs	r3, #0
}
200064bc:	4618      	mov	r0, r3
200064be:	3738      	adds	r7, #56	@ 0x38
200064c0:	46bd      	mov	sp, r7
200064c2:	bd80      	pop	{r7, pc}

200064c4 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
200064c4:	b480      	push	{r7}
200064c6:	b085      	sub	sp, #20
200064c8:	af00      	add	r7, sp, #0
200064ca:	6078      	str	r0, [r7, #4]
200064cc:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
200064ce:	687b      	ldr	r3, [r7, #4]
200064d0:	2b00      	cmp	r3, #0
200064d2:	d002      	beq.n	200064da <HAL_DMAEx_List_LinkQ+0x16>
200064d4:	683b      	ldr	r3, [r7, #0]
200064d6:	2b00      	cmp	r3, #0
200064d8:	d101      	bne.n	200064de <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
200064da:	2301      	movs	r3, #1
200064dc:	e072      	b.n	200065c4 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Get DMA state */
  state = hdma->State;
200064de:	687b      	ldr	r3, [r7, #4]
200064e0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200064e4:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
200064e6:	687b      	ldr	r3, [r7, #4]
200064e8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200064ec:	b2db      	uxtb	r3, r3
200064ee:	2b02      	cmp	r3, #2
200064f0:	d002      	beq.n	200064f8 <HAL_DMAEx_List_LinkQ+0x34>
200064f2:	7bfb      	ldrb	r3, [r7, #15]
200064f4:	2b05      	cmp	r3, #5
200064f6:	d108      	bne.n	2000650a <HAL_DMAEx_List_LinkQ+0x46>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
200064f8:	687b      	ldr	r3, [r7, #4]
200064fa:	2240      	movs	r2, #64	@ 0x40
200064fc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
200064fe:	687b      	ldr	r3, [r7, #4]
20006500:	2200      	movs	r2, #0
20006502:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20006506:	2301      	movs	r3, #1
20006508:	e05c      	b.n	200065c4 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
2000650a:	683b      	ldr	r3, [r7, #0]
2000650c:	7b1b      	ldrb	r3, [r3, #12]
2000650e:	b2db      	uxtb	r3, r3
20006510:	2b02      	cmp	r3, #2
20006512:	d104      	bne.n	2000651e <HAL_DMAEx_List_LinkQ+0x5a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
20006514:	683b      	ldr	r3, [r7, #0]
20006516:	2201      	movs	r2, #1
20006518:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000651a:	2301      	movs	r3, #1
2000651c:	e052      	b.n	200065c4 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
2000651e:	687b      	ldr	r3, [r7, #4]
20006520:	681b      	ldr	r3, [r3, #0]
20006522:	4a2b      	ldr	r2, [pc, #172]	@ (200065d0 <HAL_DMAEx_List_LinkQ+0x10c>)
20006524:	4293      	cmp	r3, r2
20006526:	d022      	beq.n	2000656e <HAL_DMAEx_List_LinkQ+0xaa>
20006528:	687b      	ldr	r3, [r7, #4]
2000652a:	681b      	ldr	r3, [r3, #0]
2000652c:	4a29      	ldr	r2, [pc, #164]	@ (200065d4 <HAL_DMAEx_List_LinkQ+0x110>)
2000652e:	4293      	cmp	r3, r2
20006530:	d01d      	beq.n	2000656e <HAL_DMAEx_List_LinkQ+0xaa>
20006532:	687b      	ldr	r3, [r7, #4]
20006534:	681b      	ldr	r3, [r3, #0]
20006536:	4a28      	ldr	r2, [pc, #160]	@ (200065d8 <HAL_DMAEx_List_LinkQ+0x114>)
20006538:	4293      	cmp	r3, r2
2000653a:	d018      	beq.n	2000656e <HAL_DMAEx_List_LinkQ+0xaa>
2000653c:	687b      	ldr	r3, [r7, #4]
2000653e:	681b      	ldr	r3, [r3, #0]
20006540:	4a26      	ldr	r2, [pc, #152]	@ (200065dc <HAL_DMAEx_List_LinkQ+0x118>)
20006542:	4293      	cmp	r3, r2
20006544:	d013      	beq.n	2000656e <HAL_DMAEx_List_LinkQ+0xaa>
20006546:	687b      	ldr	r3, [r7, #4]
20006548:	681b      	ldr	r3, [r3, #0]
2000654a:	4a25      	ldr	r2, [pc, #148]	@ (200065e0 <HAL_DMAEx_List_LinkQ+0x11c>)
2000654c:	4293      	cmp	r3, r2
2000654e:	d00e      	beq.n	2000656e <HAL_DMAEx_List_LinkQ+0xaa>
20006550:	687b      	ldr	r3, [r7, #4]
20006552:	681b      	ldr	r3, [r3, #0]
20006554:	4a23      	ldr	r2, [pc, #140]	@ (200065e4 <HAL_DMAEx_List_LinkQ+0x120>)
20006556:	4293      	cmp	r3, r2
20006558:	d009      	beq.n	2000656e <HAL_DMAEx_List_LinkQ+0xaa>
2000655a:	687b      	ldr	r3, [r7, #4]
2000655c:	681b      	ldr	r3, [r3, #0]
2000655e:	4a22      	ldr	r2, [pc, #136]	@ (200065e8 <HAL_DMAEx_List_LinkQ+0x124>)
20006560:	4293      	cmp	r3, r2
20006562:	d004      	beq.n	2000656e <HAL_DMAEx_List_LinkQ+0xaa>
20006564:	687b      	ldr	r3, [r7, #4]
20006566:	681b      	ldr	r3, [r3, #0]
20006568:	4a20      	ldr	r2, [pc, #128]	@ (200065ec <HAL_DMAEx_List_LinkQ+0x128>)
2000656a:	4293      	cmp	r3, r2
2000656c:	d101      	bne.n	20006572 <HAL_DMAEx_List_LinkQ+0xae>
2000656e:	2301      	movs	r3, #1
20006570:	e000      	b.n	20006574 <HAL_DMAEx_List_LinkQ+0xb0>
20006572:	2300      	movs	r3, #0
20006574:	2b00      	cmp	r3, #0
20006576:	d10b      	bne.n	20006590 <HAL_DMAEx_List_LinkQ+0xcc>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
20006578:	683b      	ldr	r3, [r7, #0]
2000657a:	681b      	ldr	r3, [r3, #0]
2000657c:	6a1b      	ldr	r3, [r3, #32]
2000657e:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
20006582:	2b00      	cmp	r3, #0
20006584:	d004      	beq.n	20006590 <HAL_DMAEx_List_LinkQ+0xcc>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
20006586:	683b      	ldr	r3, [r7, #0]
20006588:	2203      	movs	r2, #3
2000658a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000658c:	2301      	movs	r3, #1
2000658e:	e019      	b.n	200065c4 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
20006590:	687b      	ldr	r3, [r7, #4]
20006592:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006594:	2b81      	cmp	r3, #129	@ 0x81
20006596:	d108      	bne.n	200065aa <HAL_DMAEx_List_LinkQ+0xe6>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
20006598:	683b      	ldr	r3, [r7, #0]
2000659a:	685b      	ldr	r3, [r3, #4]
2000659c:	2b00      	cmp	r3, #0
2000659e:	d10d      	bne.n	200065bc <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200065a0:	683b      	ldr	r3, [r7, #0]
200065a2:	2204      	movs	r2, #4
200065a4:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
200065a6:	2301      	movs	r3, #1
200065a8:	e00c      	b.n	200065c4 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
200065aa:	683b      	ldr	r3, [r7, #0]
200065ac:	685b      	ldr	r3, [r3, #4]
200065ae:	2b00      	cmp	r3, #0
200065b0:	d004      	beq.n	200065bc <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200065b2:	683b      	ldr	r3, [r7, #0]
200065b4:	2204      	movs	r2, #4
200065b6:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
200065b8:	2301      	movs	r3, #1
200065ba:	e003      	b.n	200065c4 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
200065bc:	687b      	ldr	r3, [r7, #4]
200065be:	683a      	ldr	r2, [r7, #0]
200065c0:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
200065c2:	2300      	movs	r3, #0
}
200065c4:	4618      	mov	r0, r3
200065c6:	3714      	adds	r7, #20
200065c8:	46bd      	mov	sp, r7
200065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
200065ce:	4770      	bx	lr
200065d0:	40020650 	.word	0x40020650
200065d4:	50020650 	.word	0x50020650
200065d8:	400206d0 	.word	0x400206d0
200065dc:	500206d0 	.word	0x500206d0
200065e0:	40020750 	.word	0x40020750
200065e4:	50020750 	.word	0x50020750
200065e8:	400207d0 	.word	0x400207d0
200065ec:	500207d0 	.word	0x500207d0

200065f0 <HAL_DMAEx_List_UnLinkQ>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_UnLinkQ(DMA_HandleTypeDef *const hdma)
{
200065f0:	b480      	push	{r7}
200065f2:	b085      	sub	sp, #20
200065f4:	af00      	add	r7, sp, #0
200065f6:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel parameter */
  if (hdma == NULL)
200065f8:	687b      	ldr	r3, [r7, #4]
200065fa:	2b00      	cmp	r3, #0
200065fc:	d101      	bne.n	20006602 <HAL_DMAEx_List_UnLinkQ+0x12>
  {
    return HAL_ERROR;
200065fe:	2301      	movs	r3, #1
20006600:	e019      	b.n	20006636 <HAL_DMAEx_List_UnLinkQ+0x46>
  }

  /* Get DMA state */
  state = hdma->State;
20006602:	687b      	ldr	r3, [r7, #4]
20006604:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006608:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
2000660a:	687b      	ldr	r3, [r7, #4]
2000660c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006610:	b2db      	uxtb	r3, r3
20006612:	2b02      	cmp	r3, #2
20006614:	d002      	beq.n	2000661c <HAL_DMAEx_List_UnLinkQ+0x2c>
20006616:	7bfb      	ldrb	r3, [r7, #15]
20006618:	2b05      	cmp	r3, #5
2000661a:	d108      	bne.n	2000662e <HAL_DMAEx_List_UnLinkQ+0x3e>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
2000661c:	687b      	ldr	r3, [r7, #4]
2000661e:	2240      	movs	r2, #64	@ 0x40
20006620:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
20006622:	687b      	ldr	r3, [r7, #4]
20006624:	2200      	movs	r2, #0
20006626:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
2000662a:	2301      	movs	r3, #1
2000662c:	e003      	b.n	20006636 <HAL_DMAEx_List_UnLinkQ+0x46>
  }

  /* Clear queue information from DMA channel handle */
  hdma->LinkedListQueue = NULL;
2000662e:	687b      	ldr	r3, [r7, #4]
20006630:	2200      	movs	r2, #0
20006632:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
20006634:	2300      	movs	r3, #0
}
20006636:	4618      	mov	r0, r3
20006638:	3714      	adds	r7, #20
2000663a:	46bd      	mov	sp, r7
2000663c:	f85d 7b04 	ldr.w	r7, [sp], #4
20006640:	4770      	bx	lr

20006642 <HAL_DMAEx_ConfigDataHandling>:
  *                               configuration.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigDataHandling(DMA_HandleTypeDef *const hdma,
                                               DMA_DataHandlingConfTypeDef const *const pConfigDataHandling)
{
20006642:	b480      	push	{r7}
20006644:	b083      	sub	sp, #12
20006646:	af00      	add	r7, sp, #0
20006648:	6078      	str	r0, [r7, #4]
2000664a:	6039      	str	r1, [r7, #0]
  /* Check the DMA peripheral handle and data handling parameters */
  if ((hdma == NULL) || (pConfigDataHandling == NULL))
2000664c:	687b      	ldr	r3, [r7, #4]
2000664e:	2b00      	cmp	r3, #0
20006650:	d002      	beq.n	20006658 <HAL_DMAEx_ConfigDataHandling+0x16>
20006652:	683b      	ldr	r3, [r7, #0]
20006654:	2b00      	cmp	r3, #0
20006656:	d101      	bne.n	2000665c <HAL_DMAEx_ConfigDataHandling+0x1a>
  {
    return HAL_ERROR;
20006658:	2301      	movs	r3, #1
2000665a:	e01f      	b.n	2000669c <HAL_DMAEx_ConfigDataHandling+0x5a>
  /* Check the parameters */
  assert_param(IS_DMA_DATA_ALIGNMENT(pConfigDataHandling->DataAlignment));
  assert_param(IS_DMA_DATA_EXCHANGE(pConfigDataHandling->DataExchange));

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
2000665c:	687b      	ldr	r3, [r7, #4]
2000665e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006662:	b2db      	uxtb	r3, r3
20006664:	2b01      	cmp	r3, #1
20006666:	d111      	bne.n	2000668c <HAL_DMAEx_ConfigDataHandling+0x4a>
  {
    MODIFY_REG(hdma->Instance->CTR1, (DMA_CTR1_DHX | DMA_CTR1_DBX | DMA_CTR1_SBX | DMA_CTR1_PAM),
20006668:	687b      	ldr	r3, [r7, #4]
2000666a:	681b      	ldr	r3, [r3, #0]
2000666c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000666e:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
20006672:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
20006676:	683a      	ldr	r2, [r7, #0]
20006678:	6851      	ldr	r1, [r2, #4]
2000667a:	683a      	ldr	r2, [r7, #0]
2000667c:	6812      	ldr	r2, [r2, #0]
2000667e:	4311      	orrs	r1, r2
20006680:	687a      	ldr	r2, [r7, #4]
20006682:	6812      	ldr	r2, [r2, #0]
20006684:	430b      	orrs	r3, r1
20006686:	6413      	str	r3, [r2, #64]	@ 0x40
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20006688:	2300      	movs	r3, #0
2000668a:	e007      	b.n	2000669c <HAL_DMAEx_ConfigDataHandling+0x5a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
2000668c:	687b      	ldr	r3, [r7, #4]
2000668e:	2240      	movs	r2, #64	@ 0x40
20006690:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20006692:	687b      	ldr	r3, [r7, #4]
20006694:	2200      	movs	r2, #0
20006696:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
2000669a:	2301      	movs	r3, #1
}
2000669c:	4618      	mov	r0, r3
2000669e:	370c      	adds	r7, #12
200066a0:	46bd      	mov	sp, r7
200066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200066a6:	4770      	bx	lr

200066a8 <HAL_DMAEx_ConfigTrigger>:
  * @param  pConfigTrigger : Pointer to a DMA_TriggerConfTypeDef structure that contains the trigger configuration.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigTrigger(DMA_HandleTypeDef *const hdma,
                                          DMA_TriggerConfTypeDef const *const pConfigTrigger)
{
200066a8:	b480      	push	{r7}
200066aa:	b083      	sub	sp, #12
200066ac:	af00      	add	r7, sp, #0
200066ae:	6078      	str	r0, [r7, #4]
200066b0:	6039      	str	r1, [r7, #0]
  /* Check the DMA peripheral handle and trigger parameters */
  if ((hdma == NULL) || (pConfigTrigger == NULL))
200066b2:	687b      	ldr	r3, [r7, #4]
200066b4:	2b00      	cmp	r3, #0
200066b6:	d002      	beq.n	200066be <HAL_DMAEx_ConfigTrigger+0x16>
200066b8:	683b      	ldr	r3, [r7, #0]
200066ba:	2b00      	cmp	r3, #0
200066bc:	d101      	bne.n	200066c2 <HAL_DMAEx_ConfigTrigger+0x1a>
  {
    return HAL_ERROR;
200066be:	2301      	movs	r3, #1
200066c0:	e023      	b.n	2000670a <HAL_DMAEx_ConfigTrigger+0x62>
  assert_param(IS_DMA_TRIGGER_POLARITY(pConfigTrigger->TriggerPolarity));
  assert_param(IS_DMA_TRIGGER_MODE(pConfigTrigger->TriggerMode));
  assert_param(IS_DMA_TRIGGER_SELECTION(pConfigTrigger->TriggerSelection));

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
200066c2:	687b      	ldr	r3, [r7, #4]
200066c4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200066c8:	b2db      	uxtb	r3, r3
200066ca:	2b01      	cmp	r3, #1
200066cc:	d115      	bne.n	200066fa <HAL_DMAEx_ConfigTrigger+0x52>
  {
    MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM),
200066ce:	687b      	ldr	r3, [r7, #4]
200066d0:	681b      	ldr	r3, [r3, #0]
200066d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
200066d4:	f023 734f 	bic.w	r3, r3, #54263808	@ 0x33c0000
200066d8:	f423 3370 	bic.w	r3, r3, #245760	@ 0x3c000
200066dc:	683a      	ldr	r2, [r7, #0]
200066de:	6851      	ldr	r1, [r2, #4]
200066e0:	683a      	ldr	r2, [r7, #0]
200066e2:	6812      	ldr	r2, [r2, #0]
200066e4:	4311      	orrs	r1, r2
200066e6:	683a      	ldr	r2, [r7, #0]
200066e8:	6892      	ldr	r2, [r2, #8]
200066ea:	0412      	lsls	r2, r2, #16
200066ec:	4311      	orrs	r1, r2
200066ee:	687a      	ldr	r2, [r7, #4]
200066f0:	6812      	ldr	r2, [r2, #0]
200066f2:	430b      	orrs	r3, r1
200066f4:	6453      	str	r3, [r2, #68]	@ 0x44
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
200066f6:	2300      	movs	r3, #0
200066f8:	e007      	b.n	2000670a <HAL_DMAEx_ConfigTrigger+0x62>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
200066fa:	687b      	ldr	r3, [r7, #4]
200066fc:	2240      	movs	r2, #64	@ 0x40
200066fe:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20006700:	687b      	ldr	r3, [r7, #4]
20006702:	2200      	movs	r2, #0
20006704:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20006708:	2301      	movs	r3, #1
}
2000670a:	4618      	mov	r0, r3
2000670c:	370c      	adds	r7, #12
2000670e:	46bd      	mov	sp, r7
20006710:	f85d 7b04 	ldr.w	r7, [sp], #4
20006714:	4770      	bx	lr

20006716 <HAL_DMAEx_ConfigRepeatBlock>:
  *                              configuration.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigRepeatBlock(DMA_HandleTypeDef *const hdma,
                                              DMA_RepeatBlockConfTypeDef const *const pConfigRepeatBlock)
{
20006716:	b480      	push	{r7}
20006718:	b085      	sub	sp, #20
2000671a:	af00      	add	r7, sp, #0
2000671c:	6078      	str	r0, [r7, #4]
2000671e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DMA peripheral handle and repeated block parameters */
  if ((hdma == NULL) || (pConfigRepeatBlock == NULL))
20006720:	687b      	ldr	r3, [r7, #4]
20006722:	2b00      	cmp	r3, #0
20006724:	d002      	beq.n	2000672c <HAL_DMAEx_ConfigRepeatBlock+0x16>
20006726:	683b      	ldr	r3, [r7, #0]
20006728:	2b00      	cmp	r3, #0
2000672a:	d101      	bne.n	20006730 <HAL_DMAEx_ConfigRepeatBlock+0x1a>
  {
    return HAL_ERROR;
2000672c:	2301      	movs	r3, #1
2000672e:	e074      	b.n	2000681a <HAL_DMAEx_ConfigRepeatBlock+0x104>
  assert_param(IS_DMA_BURST_ADDR_OFFSET(pConfigRepeatBlock->DestAddrOffset));
  assert_param(IS_DMA_BLOCK_ADDR_OFFSET(pConfigRepeatBlock->BlkSrcAddrOffset));
  assert_param(IS_DMA_BLOCK_ADDR_OFFSET(pConfigRepeatBlock->BlkDestAddrOffset));

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
20006730:	687b      	ldr	r3, [r7, #4]
20006732:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006736:	b2db      	uxtb	r3, r3
20006738:	2b01      	cmp	r3, #1
2000673a:	d166      	bne.n	2000680a <HAL_DMAEx_ConfigRepeatBlock+0xf4>
  {
    /* Store repeat block count */
    tmpreg1 = ((pConfigRepeatBlock->RepeatCount - 1U) << DMA_CBR1_BRC_Pos);
2000673c:	683b      	ldr	r3, [r7, #0]
2000673e:	681b      	ldr	r3, [r3, #0]
20006740:	3b01      	subs	r3, #1
20006742:	041b      	lsls	r3, r3, #16
20006744:	60fb      	str	r3, [r7, #12]

    /* Check the sign of single/burst destination address offset value */
    if (pConfigRepeatBlock->DestAddrOffset < 0)
20006746:	683b      	ldr	r3, [r7, #0]
20006748:	689b      	ldr	r3, [r3, #8]
2000674a:	2b00      	cmp	r3, #0
2000674c:	da0b      	bge.n	20006766 <HAL_DMAEx_ConfigRepeatBlock+0x50>
    {
      /* Store single/burst destination address offset configuration (signed case) */
      tmpreg1 |= DMA_CBR1_DDEC;
2000674e:	68fb      	ldr	r3, [r7, #12]
20006750:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20006754:	60fb      	str	r3, [r7, #12]
      tmpreg2 = (uint32_t)(- pConfigRepeatBlock->DestAddrOffset);
20006756:	683b      	ldr	r3, [r7, #0]
20006758:	689b      	ldr	r3, [r3, #8]
2000675a:	425b      	negs	r3, r3
2000675c:	60bb      	str	r3, [r7, #8]
      tmpreg2 = tmpreg2 << DMA_CTR3_DAO_Pos;
2000675e:	68bb      	ldr	r3, [r7, #8]
20006760:	041b      	lsls	r3, r3, #16
20006762:	60bb      	str	r3, [r7, #8]
20006764:	e003      	b.n	2000676e <HAL_DMAEx_ConfigRepeatBlock+0x58>
    }
    else
    {
      /* Store single/burst destination address offset configuration (unsigned case) */
      tmpreg2 = ((uint32_t)pConfigRepeatBlock->DestAddrOffset << DMA_CTR3_DAO_Pos);
20006766:	683b      	ldr	r3, [r7, #0]
20006768:	689b      	ldr	r3, [r3, #8]
2000676a:	041b      	lsls	r3, r3, #16
2000676c:	60bb      	str	r3, [r7, #8]
    }

    /* Check the sign of single/burst source address offset value */
    if (pConfigRepeatBlock->SrcAddrOffset < 0)
2000676e:	683b      	ldr	r3, [r7, #0]
20006770:	685b      	ldr	r3, [r3, #4]
20006772:	2b00      	cmp	r3, #0
20006774:	da0b      	bge.n	2000678e <HAL_DMAEx_ConfigRepeatBlock+0x78>
    {
      /* Store single/burst source address offset configuration (signed case) */
      tmpreg1 |= DMA_CBR1_SDEC;
20006776:	68fb      	ldr	r3, [r7, #12]
20006778:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
2000677c:	60fb      	str	r3, [r7, #12]
      tmpreg2 |= (uint32_t)(- pConfigRepeatBlock->SrcAddrOffset);
2000677e:	683b      	ldr	r3, [r7, #0]
20006780:	685b      	ldr	r3, [r3, #4]
20006782:	425b      	negs	r3, r3
20006784:	461a      	mov	r2, r3
20006786:	68bb      	ldr	r3, [r7, #8]
20006788:	4313      	orrs	r3, r2
2000678a:	60bb      	str	r3, [r7, #8]
2000678c:	e005      	b.n	2000679a <HAL_DMAEx_ConfigRepeatBlock+0x84>
    }
    else
    {
      /* Store single/burst source address offset configuration (unsigned case) */
      tmpreg2 |= (uint32_t)pConfigRepeatBlock->SrcAddrOffset;
2000678e:	683b      	ldr	r3, [r7, #0]
20006790:	685b      	ldr	r3, [r3, #4]
20006792:	461a      	mov	r2, r3
20006794:	68bb      	ldr	r3, [r7, #8]
20006796:	4313      	orrs	r3, r2
20006798:	60bb      	str	r3, [r7, #8]
    }

    /* Write DMA Channel Transfer Register 3 (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, tmpreg2);
2000679a:	687b      	ldr	r3, [r7, #4]
2000679c:	681b      	ldr	r3, [r3, #0]
2000679e:	68ba      	ldr	r2, [r7, #8]
200067a0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check the sign of block destination address offset value */
    if (pConfigRepeatBlock->BlkDestAddrOffset < 0)
200067a2:	683b      	ldr	r3, [r7, #0]
200067a4:	691b      	ldr	r3, [r3, #16]
200067a6:	2b00      	cmp	r3, #0
200067a8:	da0b      	bge.n	200067c2 <HAL_DMAEx_ConfigRepeatBlock+0xac>
    {
      /* Store block destination address offset configuration (signed case) */
      tmpreg1 |= DMA_CBR1_BRDDEC;
200067aa:	68fb      	ldr	r3, [r7, #12]
200067ac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
200067b0:	60fb      	str	r3, [r7, #12]
      tmpreg2 = (uint32_t)(- pConfigRepeatBlock->BlkDestAddrOffset);
200067b2:	683b      	ldr	r3, [r7, #0]
200067b4:	691b      	ldr	r3, [r3, #16]
200067b6:	425b      	negs	r3, r3
200067b8:	60bb      	str	r3, [r7, #8]
      tmpreg2 = tmpreg2 << DMA_CBR2_BRDAO_Pos;
200067ba:	68bb      	ldr	r3, [r7, #8]
200067bc:	041b      	lsls	r3, r3, #16
200067be:	60bb      	str	r3, [r7, #8]
200067c0:	e003      	b.n	200067ca <HAL_DMAEx_ConfigRepeatBlock+0xb4>
    }
    else
    {
      /* Store block destination address offset configuration (unsigned case) */
      tmpreg2 = ((uint32_t)pConfigRepeatBlock->BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos);
200067c2:	683b      	ldr	r3, [r7, #0]
200067c4:	691b      	ldr	r3, [r3, #16]
200067c6:	041b      	lsls	r3, r3, #16
200067c8:	60bb      	str	r3, [r7, #8]
    }

    /* Check the sign of block source address offset value */
    if (pConfigRepeatBlock->BlkSrcAddrOffset < 0)
200067ca:	683b      	ldr	r3, [r7, #0]
200067cc:	68db      	ldr	r3, [r3, #12]
200067ce:	2b00      	cmp	r3, #0
200067d0:	da0b      	bge.n	200067ea <HAL_DMAEx_ConfigRepeatBlock+0xd4>
    {
      /* Store block source address offset configuration (signed case) */
      tmpreg1 |= DMA_CBR1_BRSDEC;
200067d2:	68fb      	ldr	r3, [r7, #12]
200067d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
200067d8:	60fb      	str	r3, [r7, #12]
      tmpreg2 |= (uint32_t)(- pConfigRepeatBlock->BlkSrcAddrOffset);
200067da:	683b      	ldr	r3, [r7, #0]
200067dc:	68db      	ldr	r3, [r3, #12]
200067de:	425b      	negs	r3, r3
200067e0:	461a      	mov	r2, r3
200067e2:	68bb      	ldr	r3, [r7, #8]
200067e4:	4313      	orrs	r3, r2
200067e6:	60bb      	str	r3, [r7, #8]
200067e8:	e005      	b.n	200067f6 <HAL_DMAEx_ConfigRepeatBlock+0xe0>
    }
    else
    {
      /* Store block source address offset configuration (unsigned case) */
      tmpreg2 |= (uint32_t)pConfigRepeatBlock->BlkSrcAddrOffset;
200067ea:	683b      	ldr	r3, [r7, #0]
200067ec:	68db      	ldr	r3, [r3, #12]
200067ee:	461a      	mov	r2, r3
200067f0:	68bb      	ldr	r3, [r7, #8]
200067f2:	4313      	orrs	r3, r2
200067f4:	60bb      	str	r3, [r7, #8]
    }

    /* Write DMA Channel block register 2 (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, tmpreg2);
200067f6:	687b      	ldr	r3, [r7, #4]
200067f8:	681b      	ldr	r3, [r3, #0]
200067fa:	68ba      	ldr	r2, [r7, #8]
200067fc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Write DMA Channel block register 1 (CBR1) */
    WRITE_REG(hdma->Instance->CBR1, tmpreg1);
200067fe:	687b      	ldr	r3, [r7, #4]
20006800:	681b      	ldr	r3, [r3, #0]
20006802:	68fa      	ldr	r2, [r7, #12]
20006804:	649a      	str	r2, [r3, #72]	@ 0x48
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20006806:	2300      	movs	r3, #0
20006808:	e007      	b.n	2000681a <HAL_DMAEx_ConfigRepeatBlock+0x104>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
2000680a:	687b      	ldr	r3, [r7, #4]
2000680c:	2240      	movs	r2, #64	@ 0x40
2000680e:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20006810:	687b      	ldr	r3, [r7, #4]
20006812:	2200      	movs	r2, #0
20006814:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20006818:	2301      	movs	r3, #1
}
2000681a:	4618      	mov	r0, r3
2000681c:	3714      	adds	r7, #20
2000681e:	46bd      	mov	sp, r7
20006820:	f85d 7b04 	ldr.w	r7, [sp], #4
20006824:	4770      	bx	lr

20006826 <HAL_DMAEx_Suspend>:
  *         a channel is suspended while a data transfer is ongoing, the current data will be transferred and the
  *         channel will be effectively suspended only after the transfer of this single/burst data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_Suspend(DMA_HandleTypeDef *const hdma)
{
20006826:	b580      	push	{r7, lr}
20006828:	b084      	sub	sp, #16
2000682a:	af00      	add	r7, sp, #0
2000682c:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
2000682e:	f7fc f869 	bl	20002904 <HAL_GetTick>
20006832:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
20006834:	687b      	ldr	r3, [r7, #4]
20006836:	2b00      	cmp	r3, #0
20006838:	d101      	bne.n	2000683e <HAL_DMAEx_Suspend+0x18>
  {
    return HAL_ERROR;
2000683a:	2301      	movs	r3, #1
2000683c:	e03a      	b.n	200068b4 <HAL_DMAEx_Suspend+0x8e>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
2000683e:	687b      	ldr	r3, [r7, #4]
20006840:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006844:	b2db      	uxtb	r3, r3
20006846:	2b02      	cmp	r3, #2
20006848:	d008      	beq.n	2000685c <HAL_DMAEx_Suspend+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
2000684a:	687b      	ldr	r3, [r7, #4]
2000684c:	2220      	movs	r2, #32
2000684e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
20006850:	687b      	ldr	r3, [r7, #4]
20006852:	2200      	movs	r2, #0
20006854:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20006858:	2301      	movs	r3, #1
2000685a:	e02b      	b.n	200068b4 <HAL_DMAEx_Suspend+0x8e>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
2000685c:	687b      	ldr	r3, [r7, #4]
2000685e:	681b      	ldr	r3, [r3, #0]
20006860:	695a      	ldr	r2, [r3, #20]
20006862:	687b      	ldr	r3, [r7, #4]
20006864:	681b      	ldr	r3, [r3, #0]
20006866:	f042 0204 	orr.w	r2, r2, #4
2000686a:	615a      	str	r2, [r3, #20]

    /* Check if the DMA channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
2000686c:	e016      	b.n	2000689c <HAL_DMAEx_Suspend+0x76>
    {
      /* Check for the timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
2000686e:	f7fc f849 	bl	20002904 <HAL_GetTick>
20006872:	4602      	mov	r2, r0
20006874:	68fb      	ldr	r3, [r7, #12]
20006876:	1ad3      	subs	r3, r2, r3
20006878:	2b05      	cmp	r3, #5
2000687a:	d90f      	bls.n	2000689c <HAL_DMAEx_Suspend+0x76>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
2000687c:	687b      	ldr	r3, [r7, #4]
2000687e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20006880:	f043 0210 	orr.w	r2, r3, #16
20006884:	687b      	ldr	r3, [r7, #4]
20006886:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
20006888:	687b      	ldr	r3, [r7, #4]
2000688a:	2203      	movs	r2, #3
2000688c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
20006890:	687b      	ldr	r3, [r7, #4]
20006892:	2200      	movs	r2, #0
20006894:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
20006898:	2301      	movs	r3, #1
2000689a:	e00b      	b.n	200068b4 <HAL_DMAEx_Suspend+0x8e>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
2000689c:	687b      	ldr	r3, [r7, #4]
2000689e:	681b      	ldr	r3, [r3, #0]
200068a0:	691b      	ldr	r3, [r3, #16]
200068a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
200068a6:	2b00      	cmp	r3, #0
200068a8:	d0e1      	beq.n	2000686e <HAL_DMAEx_Suspend+0x48>
      }
    }

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
200068aa:	687b      	ldr	r3, [r7, #4]
200068ac:	2205      	movs	r2, #5
200068ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  return HAL_OK;
200068b2:	2300      	movs	r3, #0
}
200068b4:	4618      	mov	r0, r3
200068b6:	3710      	adds	r7, #16
200068b8:	46bd      	mov	sp, r7
200068ba:	bd80      	pop	{r7, pc}

200068bc <HAL_DMAEx_Suspend_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_Suspend_IT(DMA_HandleTypeDef *const hdma)
{
200068bc:	b480      	push	{r7}
200068be:	b083      	sub	sp, #12
200068c0:	af00      	add	r7, sp, #0
200068c2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
200068c4:	687b      	ldr	r3, [r7, #4]
200068c6:	2b00      	cmp	r3, #0
200068c8:	d101      	bne.n	200068ce <HAL_DMAEx_Suspend_IT+0x12>
  {
    return HAL_ERROR;
200068ca:	2301      	movs	r3, #1
200068cc:	e019      	b.n	20006902 <HAL_DMAEx_Suspend_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
200068ce:	687b      	ldr	r3, [r7, #4]
200068d0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200068d4:	b2db      	uxtb	r3, r3
200068d6:	2b02      	cmp	r3, #2
200068d8:	d008      	beq.n	200068ec <HAL_DMAEx_Suspend_IT+0x30>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
200068da:	687b      	ldr	r3, [r7, #4]
200068dc:	2220      	movs	r2, #32
200068de:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
200068e0:	687b      	ldr	r3, [r7, #4]
200068e2:	2200      	movs	r2, #0
200068e4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
200068e8:	2301      	movs	r3, #1
200068ea:	e00a      	b.n	20006902 <HAL_DMAEx_Suspend_IT+0x46>
  }
  else
  {
    /* Suspend the DMA channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
200068ec:	687b      	ldr	r3, [r7, #4]
200068ee:	681b      	ldr	r3, [r3, #0]
200068f0:	695b      	ldr	r3, [r3, #20]
200068f2:	687a      	ldr	r2, [r7, #4]
200068f4:	6812      	ldr	r2, [r2, #0]
200068f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
200068fa:	f043 0304 	orr.w	r3, r3, #4
200068fe:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
20006900:	2300      	movs	r3, #0
}
20006902:	4618      	mov	r0, r3
20006904:	370c      	adds	r7, #12
20006906:	46bd      	mov	sp, r7
20006908:	f85d 7b04 	ldr.w	r7, [sp], #4
2000690c:	4770      	bx	lr

2000690e <HAL_DMAEx_Resume>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_Resume(DMA_HandleTypeDef *const hdma)
{
2000690e:	b480      	push	{r7}
20006910:	b083      	sub	sp, #12
20006912:	af00      	add	r7, sp, #0
20006914:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20006916:	687b      	ldr	r3, [r7, #4]
20006918:	2b00      	cmp	r3, #0
2000691a:	d101      	bne.n	20006920 <HAL_DMAEx_Resume+0x12>
  {
    return HAL_ERROR;
2000691c:	2301      	movs	r3, #1
2000691e:	e023      	b.n	20006968 <HAL_DMAEx_Resume+0x5a>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_SUSPEND)
20006920:	687b      	ldr	r3, [r7, #4]
20006922:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006926:	b2db      	uxtb	r3, r3
20006928:	2b05      	cmp	r3, #5
2000692a:	d008      	beq.n	2000693e <HAL_DMAEx_Resume+0x30>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
2000692c:	687b      	ldr	r3, [r7, #4]
2000692e:	2220      	movs	r2, #32
20006930:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
20006932:	687b      	ldr	r3, [r7, #4]
20006934:	2200      	movs	r2, #0
20006936:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
2000693a:	2301      	movs	r3, #1
2000693c:	e014      	b.n	20006968 <HAL_DMAEx_Resume+0x5a>
  }
  else
  {
    /* Resume the DMA channel */
    hdma->Instance->CCR &= (~DMA_CCR_SUSP);
2000693e:	687b      	ldr	r3, [r7, #4]
20006940:	681b      	ldr	r3, [r3, #0]
20006942:	695a      	ldr	r2, [r3, #20]
20006944:	687b      	ldr	r3, [r7, #4]
20006946:	681b      	ldr	r3, [r3, #0]
20006948:	f022 0204 	bic.w	r2, r2, #4
2000694c:	615a      	str	r2, [r3, #20]

    /* Clear the suspend flag */
    hdma->Instance->CFCR |= DMA_CFCR_SUSPF;
2000694e:	687b      	ldr	r3, [r7, #4]
20006950:	681b      	ldr	r3, [r3, #0]
20006952:	68da      	ldr	r2, [r3, #12]
20006954:	687b      	ldr	r3, [r7, #4]
20006956:	681b      	ldr	r3, [r3, #0]
20006958:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
2000695c:	60da      	str	r2, [r3, #12]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
2000695e:	687b      	ldr	r3, [r7, #4]
20006960:	2202      	movs	r2, #2
20006962:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  return HAL_OK;
20006966:	2300      	movs	r3, #0
}
20006968:	4618      	mov	r0, r3
2000696a:	370c      	adds	r7, #12
2000696c:	46bd      	mov	sp, r7
2000696e:	f85d 7b04 	ldr.w	r7, [sp], #4
20006972:	4770      	bx	lr

20006974 <HAL_DMAEx_GetFifoLevel>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval Returns the number of available beats in FIFO.
  */
uint32_t HAL_DMAEx_GetFifoLevel(DMA_HandleTypeDef const *const hdma)
{
20006974:	b480      	push	{r7}
20006976:	b083      	sub	sp, #12
20006978:	af00      	add	r7, sp, #0
2000697a:	6078      	str	r0, [r7, #4]
  return ((hdma->Instance->CSR & DMA_CSR_FIFOL) >> DMA_CSR_FIFOL_Pos);
2000697c:	687b      	ldr	r3, [r7, #4]
2000697e:	681b      	ldr	r3, [r3, #0]
20006980:	691b      	ldr	r3, [r3, #16]
20006982:	0c1b      	lsrs	r3, r3, #16
20006984:	b2db      	uxtb	r3, r3
}
20006986:	4618      	mov	r0, r3
20006988:	370c      	adds	r7, #12
2000698a:	46bd      	mov	sp, r7
2000698c:	f85d 7b04 	ldr.w	r7, [sp], #4
20006990:	4770      	bx	lr
	...

20006994 <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
20006994:	b480      	push	{r7}
20006996:	b085      	sub	sp, #20
20006998:	af00      	add	r7, sp, #0
2000699a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
2000699c:	687b      	ldr	r3, [r7, #4]
2000699e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
200069a0:	687b      	ldr	r3, [r7, #4]
200069a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
200069a4:	4313      	orrs	r3, r2
200069a6:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
200069a8:	687b      	ldr	r3, [r7, #4]
200069aa:	681b      	ldr	r3, [r3, #0]
200069ac:	4a85      	ldr	r2, [pc, #532]	@ (20006bc4 <DMA_List_Init+0x230>)
200069ae:	4293      	cmp	r3, r2
200069b0:	f000 80a0 	beq.w	20006af4 <DMA_List_Init+0x160>
200069b4:	687b      	ldr	r3, [r7, #4]
200069b6:	681b      	ldr	r3, [r3, #0]
200069b8:	4a83      	ldr	r2, [pc, #524]	@ (20006bc8 <DMA_List_Init+0x234>)
200069ba:	4293      	cmp	r3, r2
200069bc:	f000 809a 	beq.w	20006af4 <DMA_List_Init+0x160>
200069c0:	687b      	ldr	r3, [r7, #4]
200069c2:	681b      	ldr	r3, [r3, #0]
200069c4:	4a81      	ldr	r2, [pc, #516]	@ (20006bcc <DMA_List_Init+0x238>)
200069c6:	4293      	cmp	r3, r2
200069c8:	f000 8094 	beq.w	20006af4 <DMA_List_Init+0x160>
200069cc:	687b      	ldr	r3, [r7, #4]
200069ce:	681b      	ldr	r3, [r3, #0]
200069d0:	4a7f      	ldr	r2, [pc, #508]	@ (20006bd0 <DMA_List_Init+0x23c>)
200069d2:	4293      	cmp	r3, r2
200069d4:	f000 808e 	beq.w	20006af4 <DMA_List_Init+0x160>
200069d8:	687b      	ldr	r3, [r7, #4]
200069da:	681b      	ldr	r3, [r3, #0]
200069dc:	4a7d      	ldr	r2, [pc, #500]	@ (20006bd4 <DMA_List_Init+0x240>)
200069de:	4293      	cmp	r3, r2
200069e0:	f000 8088 	beq.w	20006af4 <DMA_List_Init+0x160>
200069e4:	687b      	ldr	r3, [r7, #4]
200069e6:	681b      	ldr	r3, [r3, #0]
200069e8:	4a7b      	ldr	r2, [pc, #492]	@ (20006bd8 <DMA_List_Init+0x244>)
200069ea:	4293      	cmp	r3, r2
200069ec:	f000 8082 	beq.w	20006af4 <DMA_List_Init+0x160>
200069f0:	687b      	ldr	r3, [r7, #4]
200069f2:	681b      	ldr	r3, [r3, #0]
200069f4:	4a79      	ldr	r2, [pc, #484]	@ (20006bdc <DMA_List_Init+0x248>)
200069f6:	4293      	cmp	r3, r2
200069f8:	d07c      	beq.n	20006af4 <DMA_List_Init+0x160>
200069fa:	687b      	ldr	r3, [r7, #4]
200069fc:	681b      	ldr	r3, [r3, #0]
200069fe:	4a78      	ldr	r2, [pc, #480]	@ (20006be0 <DMA_List_Init+0x24c>)
20006a00:	4293      	cmp	r3, r2
20006a02:	d077      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a04:	687b      	ldr	r3, [r7, #4]
20006a06:	681b      	ldr	r3, [r3, #0]
20006a08:	4a76      	ldr	r2, [pc, #472]	@ (20006be4 <DMA_List_Init+0x250>)
20006a0a:	4293      	cmp	r3, r2
20006a0c:	d072      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a0e:	687b      	ldr	r3, [r7, #4]
20006a10:	681b      	ldr	r3, [r3, #0]
20006a12:	4a75      	ldr	r2, [pc, #468]	@ (20006be8 <DMA_List_Init+0x254>)
20006a14:	4293      	cmp	r3, r2
20006a16:	d06d      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a18:	687b      	ldr	r3, [r7, #4]
20006a1a:	681b      	ldr	r3, [r3, #0]
20006a1c:	4a73      	ldr	r2, [pc, #460]	@ (20006bec <DMA_List_Init+0x258>)
20006a1e:	4293      	cmp	r3, r2
20006a20:	d068      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a22:	687b      	ldr	r3, [r7, #4]
20006a24:	681b      	ldr	r3, [r3, #0]
20006a26:	4a72      	ldr	r2, [pc, #456]	@ (20006bf0 <DMA_List_Init+0x25c>)
20006a28:	4293      	cmp	r3, r2
20006a2a:	d063      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a2c:	687b      	ldr	r3, [r7, #4]
20006a2e:	681b      	ldr	r3, [r3, #0]
20006a30:	4a70      	ldr	r2, [pc, #448]	@ (20006bf4 <DMA_List_Init+0x260>)
20006a32:	4293      	cmp	r3, r2
20006a34:	d05e      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a36:	687b      	ldr	r3, [r7, #4]
20006a38:	681b      	ldr	r3, [r3, #0]
20006a3a:	4a6f      	ldr	r2, [pc, #444]	@ (20006bf8 <DMA_List_Init+0x264>)
20006a3c:	4293      	cmp	r3, r2
20006a3e:	d059      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a40:	687b      	ldr	r3, [r7, #4]
20006a42:	681b      	ldr	r3, [r3, #0]
20006a44:	4a6d      	ldr	r2, [pc, #436]	@ (20006bfc <DMA_List_Init+0x268>)
20006a46:	4293      	cmp	r3, r2
20006a48:	d054      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a4a:	687b      	ldr	r3, [r7, #4]
20006a4c:	681b      	ldr	r3, [r3, #0]
20006a4e:	4a6c      	ldr	r2, [pc, #432]	@ (20006c00 <DMA_List_Init+0x26c>)
20006a50:	4293      	cmp	r3, r2
20006a52:	d04f      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a54:	687b      	ldr	r3, [r7, #4]
20006a56:	681b      	ldr	r3, [r3, #0]
20006a58:	4a6a      	ldr	r2, [pc, #424]	@ (20006c04 <DMA_List_Init+0x270>)
20006a5a:	4293      	cmp	r3, r2
20006a5c:	d04a      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a5e:	687b      	ldr	r3, [r7, #4]
20006a60:	681b      	ldr	r3, [r3, #0]
20006a62:	4a69      	ldr	r2, [pc, #420]	@ (20006c08 <DMA_List_Init+0x274>)
20006a64:	4293      	cmp	r3, r2
20006a66:	d045      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a68:	687b      	ldr	r3, [r7, #4]
20006a6a:	681b      	ldr	r3, [r3, #0]
20006a6c:	4a67      	ldr	r2, [pc, #412]	@ (20006c0c <DMA_List_Init+0x278>)
20006a6e:	4293      	cmp	r3, r2
20006a70:	d040      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a72:	687b      	ldr	r3, [r7, #4]
20006a74:	681b      	ldr	r3, [r3, #0]
20006a76:	4a66      	ldr	r2, [pc, #408]	@ (20006c10 <DMA_List_Init+0x27c>)
20006a78:	4293      	cmp	r3, r2
20006a7a:	d03b      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a7c:	687b      	ldr	r3, [r7, #4]
20006a7e:	681b      	ldr	r3, [r3, #0]
20006a80:	4a64      	ldr	r2, [pc, #400]	@ (20006c14 <DMA_List_Init+0x280>)
20006a82:	4293      	cmp	r3, r2
20006a84:	d036      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a86:	687b      	ldr	r3, [r7, #4]
20006a88:	681b      	ldr	r3, [r3, #0]
20006a8a:	4a63      	ldr	r2, [pc, #396]	@ (20006c18 <DMA_List_Init+0x284>)
20006a8c:	4293      	cmp	r3, r2
20006a8e:	d031      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a90:	687b      	ldr	r3, [r7, #4]
20006a92:	681b      	ldr	r3, [r3, #0]
20006a94:	4a61      	ldr	r2, [pc, #388]	@ (20006c1c <DMA_List_Init+0x288>)
20006a96:	4293      	cmp	r3, r2
20006a98:	d02c      	beq.n	20006af4 <DMA_List_Init+0x160>
20006a9a:	687b      	ldr	r3, [r7, #4]
20006a9c:	681b      	ldr	r3, [r3, #0]
20006a9e:	4a60      	ldr	r2, [pc, #384]	@ (20006c20 <DMA_List_Init+0x28c>)
20006aa0:	4293      	cmp	r3, r2
20006aa2:	d027      	beq.n	20006af4 <DMA_List_Init+0x160>
20006aa4:	687b      	ldr	r3, [r7, #4]
20006aa6:	681b      	ldr	r3, [r3, #0]
20006aa8:	4a5e      	ldr	r2, [pc, #376]	@ (20006c24 <DMA_List_Init+0x290>)
20006aaa:	4293      	cmp	r3, r2
20006aac:	d022      	beq.n	20006af4 <DMA_List_Init+0x160>
20006aae:	687b      	ldr	r3, [r7, #4]
20006ab0:	681b      	ldr	r3, [r3, #0]
20006ab2:	4a5d      	ldr	r2, [pc, #372]	@ (20006c28 <DMA_List_Init+0x294>)
20006ab4:	4293      	cmp	r3, r2
20006ab6:	d01d      	beq.n	20006af4 <DMA_List_Init+0x160>
20006ab8:	687b      	ldr	r3, [r7, #4]
20006aba:	681b      	ldr	r3, [r3, #0]
20006abc:	4a5b      	ldr	r2, [pc, #364]	@ (20006c2c <DMA_List_Init+0x298>)
20006abe:	4293      	cmp	r3, r2
20006ac0:	d018      	beq.n	20006af4 <DMA_List_Init+0x160>
20006ac2:	687b      	ldr	r3, [r7, #4]
20006ac4:	681b      	ldr	r3, [r3, #0]
20006ac6:	4a5a      	ldr	r2, [pc, #360]	@ (20006c30 <DMA_List_Init+0x29c>)
20006ac8:	4293      	cmp	r3, r2
20006aca:	d013      	beq.n	20006af4 <DMA_List_Init+0x160>
20006acc:	687b      	ldr	r3, [r7, #4]
20006ace:	681b      	ldr	r3, [r3, #0]
20006ad0:	4a58      	ldr	r2, [pc, #352]	@ (20006c34 <DMA_List_Init+0x2a0>)
20006ad2:	4293      	cmp	r3, r2
20006ad4:	d00e      	beq.n	20006af4 <DMA_List_Init+0x160>
20006ad6:	687b      	ldr	r3, [r7, #4]
20006ad8:	681b      	ldr	r3, [r3, #0]
20006ada:	4a57      	ldr	r2, [pc, #348]	@ (20006c38 <DMA_List_Init+0x2a4>)
20006adc:	4293      	cmp	r3, r2
20006ade:	d009      	beq.n	20006af4 <DMA_List_Init+0x160>
20006ae0:	687b      	ldr	r3, [r7, #4]
20006ae2:	681b      	ldr	r3, [r3, #0]
20006ae4:	4a55      	ldr	r2, [pc, #340]	@ (20006c3c <DMA_List_Init+0x2a8>)
20006ae6:	4293      	cmp	r3, r2
20006ae8:	d004      	beq.n	20006af4 <DMA_List_Init+0x160>
20006aea:	687b      	ldr	r3, [r7, #4]
20006aec:	681b      	ldr	r3, [r3, #0]
20006aee:	4a54      	ldr	r2, [pc, #336]	@ (20006c40 <DMA_List_Init+0x2ac>)
20006af0:	4293      	cmp	r3, r2
20006af2:	d101      	bne.n	20006af8 <DMA_List_Init+0x164>
20006af4:	2301      	movs	r3, #1
20006af6:	e000      	b.n	20006afa <DMA_List_Init+0x166>
20006af8:	2300      	movs	r3, #0
20006afa:	2b00      	cmp	r3, #0
20006afc:	d004      	beq.n	20006b08 <DMA_List_Init+0x174>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
20006afe:	687b      	ldr	r3, [r7, #4]
20006b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20006b02:	68fa      	ldr	r2, [r7, #12]
20006b04:	4313      	orrs	r3, r2
20006b06:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
20006b08:	687b      	ldr	r3, [r7, #4]
20006b0a:	681b      	ldr	r3, [r3, #0]
20006b0c:	695b      	ldr	r3, [r3, #20]
20006b0e:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
20006b12:	687b      	ldr	r3, [r7, #4]
20006b14:	681b      	ldr	r3, [r3, #0]
20006b16:	68fa      	ldr	r2, [r7, #12]
20006b18:	430a      	orrs	r2, r1
20006b1a:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
20006b1c:	687b      	ldr	r3, [r7, #4]
20006b1e:	681b      	ldr	r3, [r3, #0]
20006b20:	2200      	movs	r2, #0
20006b22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
20006b24:	687b      	ldr	r3, [r7, #4]
20006b26:	681b      	ldr	r3, [r3, #0]
20006b28:	687a      	ldr	r2, [r7, #4]
20006b2a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
20006b2c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
20006b2e:	687b      	ldr	r3, [r7, #4]
20006b30:	681b      	ldr	r3, [r3, #0]
20006b32:	2200      	movs	r2, #0
20006b34:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
20006b36:	687b      	ldr	r3, [r7, #4]
20006b38:	681b      	ldr	r3, [r3, #0]
20006b3a:	2200      	movs	r2, #0
20006b3c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
20006b3e:	687b      	ldr	r3, [r7, #4]
20006b40:	681b      	ldr	r3, [r3, #0]
20006b42:	2200      	movs	r2, #0
20006b44:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
20006b46:	687b      	ldr	r3, [r7, #4]
20006b48:	681b      	ldr	r3, [r3, #0]
20006b4a:	4a36      	ldr	r2, [pc, #216]	@ (20006c24 <DMA_List_Init+0x290>)
20006b4c:	4293      	cmp	r3, r2
20006b4e:	d022      	beq.n	20006b96 <DMA_List_Init+0x202>
20006b50:	687b      	ldr	r3, [r7, #4]
20006b52:	681b      	ldr	r3, [r3, #0]
20006b54:	4a34      	ldr	r2, [pc, #208]	@ (20006c28 <DMA_List_Init+0x294>)
20006b56:	4293      	cmp	r3, r2
20006b58:	d01d      	beq.n	20006b96 <DMA_List_Init+0x202>
20006b5a:	687b      	ldr	r3, [r7, #4]
20006b5c:	681b      	ldr	r3, [r3, #0]
20006b5e:	4a33      	ldr	r2, [pc, #204]	@ (20006c2c <DMA_List_Init+0x298>)
20006b60:	4293      	cmp	r3, r2
20006b62:	d018      	beq.n	20006b96 <DMA_List_Init+0x202>
20006b64:	687b      	ldr	r3, [r7, #4]
20006b66:	681b      	ldr	r3, [r3, #0]
20006b68:	4a31      	ldr	r2, [pc, #196]	@ (20006c30 <DMA_List_Init+0x29c>)
20006b6a:	4293      	cmp	r3, r2
20006b6c:	d013      	beq.n	20006b96 <DMA_List_Init+0x202>
20006b6e:	687b      	ldr	r3, [r7, #4]
20006b70:	681b      	ldr	r3, [r3, #0]
20006b72:	4a30      	ldr	r2, [pc, #192]	@ (20006c34 <DMA_List_Init+0x2a0>)
20006b74:	4293      	cmp	r3, r2
20006b76:	d00e      	beq.n	20006b96 <DMA_List_Init+0x202>
20006b78:	687b      	ldr	r3, [r7, #4]
20006b7a:	681b      	ldr	r3, [r3, #0]
20006b7c:	4a2e      	ldr	r2, [pc, #184]	@ (20006c38 <DMA_List_Init+0x2a4>)
20006b7e:	4293      	cmp	r3, r2
20006b80:	d009      	beq.n	20006b96 <DMA_List_Init+0x202>
20006b82:	687b      	ldr	r3, [r7, #4]
20006b84:	681b      	ldr	r3, [r3, #0]
20006b86:	4a2d      	ldr	r2, [pc, #180]	@ (20006c3c <DMA_List_Init+0x2a8>)
20006b88:	4293      	cmp	r3, r2
20006b8a:	d004      	beq.n	20006b96 <DMA_List_Init+0x202>
20006b8c:	687b      	ldr	r3, [r7, #4]
20006b8e:	681b      	ldr	r3, [r3, #0]
20006b90:	4a2b      	ldr	r2, [pc, #172]	@ (20006c40 <DMA_List_Init+0x2ac>)
20006b92:	4293      	cmp	r3, r2
20006b94:	d101      	bne.n	20006b9a <DMA_List_Init+0x206>
20006b96:	2301      	movs	r3, #1
20006b98:	e000      	b.n	20006b9c <DMA_List_Init+0x208>
20006b9a:	2300      	movs	r3, #0
20006b9c:	2b00      	cmp	r3, #0
20006b9e:	d007      	beq.n	20006bb0 <DMA_List_Init+0x21c>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
20006ba0:	687b      	ldr	r3, [r7, #4]
20006ba2:	681b      	ldr	r3, [r3, #0]
20006ba4:	2200      	movs	r2, #0
20006ba6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
20006ba8:	687b      	ldr	r3, [r7, #4]
20006baa:	681b      	ldr	r3, [r3, #0]
20006bac:	2200      	movs	r2, #0
20006bae:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
20006bb0:	687b      	ldr	r3, [r7, #4]
20006bb2:	681b      	ldr	r3, [r3, #0]
20006bb4:	2200      	movs	r2, #0
20006bb6:	67da      	str	r2, [r3, #124]	@ 0x7c
}
20006bb8:	bf00      	nop
20006bba:	3714      	adds	r7, #20
20006bbc:	46bd      	mov	sp, r7
20006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
20006bc2:	4770      	bx	lr
20006bc4:	40020050 	.word	0x40020050
20006bc8:	50020050 	.word	0x50020050
20006bcc:	400200d0 	.word	0x400200d0
20006bd0:	500200d0 	.word	0x500200d0
20006bd4:	40020150 	.word	0x40020150
20006bd8:	50020150 	.word	0x50020150
20006bdc:	400201d0 	.word	0x400201d0
20006be0:	500201d0 	.word	0x500201d0
20006be4:	40020250 	.word	0x40020250
20006be8:	50020250 	.word	0x50020250
20006bec:	400202d0 	.word	0x400202d0
20006bf0:	500202d0 	.word	0x500202d0
20006bf4:	40020350 	.word	0x40020350
20006bf8:	50020350 	.word	0x50020350
20006bfc:	400203d0 	.word	0x400203d0
20006c00:	500203d0 	.word	0x500203d0
20006c04:	40020450 	.word	0x40020450
20006c08:	50020450 	.word	0x50020450
20006c0c:	400204d0 	.word	0x400204d0
20006c10:	500204d0 	.word	0x500204d0
20006c14:	40020550 	.word	0x40020550
20006c18:	50020550 	.word	0x50020550
20006c1c:	400205d0 	.word	0x400205d0
20006c20:	500205d0 	.word	0x500205d0
20006c24:	40020650 	.word	0x40020650
20006c28:	50020650 	.word	0x50020650
20006c2c:	400206d0 	.word	0x400206d0
20006c30:	500206d0 	.word	0x500206d0
20006c34:	40020750 	.word	0x40020750
20006c38:	50020750 	.word	0x50020750
20006c3c:	400207d0 	.word	0x400207d0
20006c40:	500207d0 	.word	0x500207d0

20006c44 <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
20006c44:	b480      	push	{r7}
20006c46:	b085      	sub	sp, #20
20006c48:	af00      	add	r7, sp, #0
20006c4a:	6078      	str	r0, [r7, #4]
20006c4c:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
20006c4e:	687b      	ldr	r3, [r7, #4]
20006c50:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
20006c52:	687b      	ldr	r3, [r7, #4]
20006c54:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
20006c56:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
20006c58:	687b      	ldr	r3, [r7, #4]
20006c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
20006c5c:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
20006c5e:	687b      	ldr	r3, [r7, #4]
20006c60:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
20006c62:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
20006c64:	687b      	ldr	r3, [r7, #4]
20006c66:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
20006c68:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
20006c6a:	683b      	ldr	r3, [r7, #0]
20006c6c:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
20006c6e:	687b      	ldr	r3, [r7, #4]
20006c70:	681b      	ldr	r3, [r3, #0]
20006c72:	f003 0320 	and.w	r3, r3, #32
20006c76:	2b00      	cmp	r3, #0
20006c78:	d017      	beq.n	20006caa <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
20006c7a:	683b      	ldr	r3, [r7, #0]
20006c7c:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
20006c7e:	687b      	ldr	r3, [r7, #4]
20006c80:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
20006c82:	687b      	ldr	r3, [r7, #4]
20006c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20006c86:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
20006c88:	687b      	ldr	r3, [r7, #4]
20006c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20006c8c:	3b01      	subs	r3, #1
20006c8e:	051b      	lsls	r3, r3, #20
20006c90:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
20006c94:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
20006c96:	687b      	ldr	r3, [r7, #4]
20006c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20006c9a:	3b01      	subs	r3, #1
20006c9c:	011b      	lsls	r3, r3, #4
20006c9e:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
20006ca2:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
20006ca4:	431a      	orrs	r2, r3
20006ca6:	683b      	ldr	r3, [r7, #0]
20006ca8:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
20006caa:	687b      	ldr	r3, [r7, #4]
20006cac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
20006cae:	687b      	ldr	r3, [r7, #4]
20006cb0:	6859      	ldr	r1, [r3, #4]
20006cb2:	f240 237f 	movw	r3, #639	@ 0x27f
20006cb6:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
20006cb8:	431a      	orrs	r2, r3
20006cba:	683b      	ldr	r3, [r7, #0]
20006cbc:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
20006cbe:	687b      	ldr	r3, [r7, #4]
20006cc0:	68db      	ldr	r3, [r3, #12]
20006cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20006cc6:	d10c      	bne.n	20006ce2 <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
20006cc8:	687b      	ldr	r3, [r7, #4]
20006cca:	681b      	ldr	r3, [r3, #0]
20006ccc:	f003 0320 	and.w	r3, r3, #32
20006cd0:	2b00      	cmp	r3, #0
20006cd2:	d011      	beq.n	20006cf8 <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
20006cd4:	683b      	ldr	r3, [r7, #0]
20006cd6:	685b      	ldr	r3, [r3, #4]
20006cd8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
20006cdc:	683b      	ldr	r3, [r7, #0]
20006cde:	605a      	str	r2, [r3, #4]
20006ce0:	e00a      	b.n	20006cf8 <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
20006ce2:	687b      	ldr	r3, [r7, #4]
20006ce4:	68db      	ldr	r3, [r3, #12]
20006ce6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006cea:	d105      	bne.n	20006cf8 <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
20006cec:	683b      	ldr	r3, [r7, #0]
20006cee:	685b      	ldr	r3, [r3, #4]
20006cf0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
20006cf4:	683b      	ldr	r3, [r7, #0]
20006cf6:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
20006cf8:	687b      	ldr	r3, [r7, #4]
20006cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20006cfc:	2b00      	cmp	r3, #0
20006cfe:	d00f      	beq.n	20006d20 <DMA_List_BuildNode+0xdc>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
20006d00:	683b      	ldr	r3, [r7, #0]
20006d02:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
20006d04:	687b      	ldr	r3, [r7, #4]
20006d06:	6c19      	ldr	r1, [r3, #64]	@ 0x40
20006d08:	687b      	ldr	r3, [r7, #4]
20006d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20006d0c:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
20006d0e:	687b      	ldr	r3, [r7, #4]
20006d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20006d12:	041b      	lsls	r3, r3, #16
20006d14:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
20006d18:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
20006d1a:	431a      	orrs	r2, r3
20006d1c:	683b      	ldr	r3, [r7, #0]
20006d1e:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
20006d20:	687b      	ldr	r3, [r7, #4]
20006d22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20006d24:	b29a      	uxth	r2, r3
20006d26:	683b      	ldr	r3, [r7, #0]
20006d28:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
20006d2a:	687b      	ldr	r3, [r7, #4]
20006d2c:	681b      	ldr	r3, [r3, #0]
20006d2e:	f003 0302 	and.w	r3, r3, #2
20006d32:	2b00      	cmp	r3, #0
20006d34:	d04e      	beq.n	20006dd4 <DMA_List_BuildNode+0x190>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
20006d36:	683b      	ldr	r3, [r7, #0]
20006d38:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
20006d3a:	687b      	ldr	r3, [r7, #4]
20006d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20006d3e:	3b01      	subs	r3, #1
20006d40:	0419      	lsls	r1, r3, #16
20006d42:	4b67      	ldr	r3, [pc, #412]	@ (20006ee0 <DMA_List_BuildNode+0x29c>)
20006d44:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
20006d46:	431a      	orrs	r2, r3
20006d48:	683b      	ldr	r3, [r7, #0]
20006d4a:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
20006d4c:	687b      	ldr	r3, [r7, #4]
20006d4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006d50:	2b00      	cmp	r3, #0
20006d52:	da06      	bge.n	20006d62 <DMA_List_BuildNode+0x11e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
20006d54:	683b      	ldr	r3, [r7, #0]
20006d56:	689b      	ldr	r3, [r3, #8]
20006d58:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
20006d5c:	683b      	ldr	r3, [r7, #0]
20006d5e:	609a      	str	r2, [r3, #8]
20006d60:	e005      	b.n	20006d6e <DMA_List_BuildNode+0x12a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
20006d62:	683b      	ldr	r3, [r7, #0]
20006d64:	689b      	ldr	r3, [r3, #8]
20006d66:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
20006d6a:	683b      	ldr	r3, [r7, #0]
20006d6c:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
20006d6e:	687b      	ldr	r3, [r7, #4]
20006d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006d72:	2b00      	cmp	r3, #0
20006d74:	da06      	bge.n	20006d84 <DMA_List_BuildNode+0x140>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
20006d76:	683b      	ldr	r3, [r7, #0]
20006d78:	689b      	ldr	r3, [r3, #8]
20006d7a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
20006d7e:	683b      	ldr	r3, [r7, #0]
20006d80:	609a      	str	r2, [r3, #8]
20006d82:	e005      	b.n	20006d90 <DMA_List_BuildNode+0x14c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
20006d84:	683b      	ldr	r3, [r7, #0]
20006d86:	689b      	ldr	r3, [r3, #8]
20006d88:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
20006d8c:	683b      	ldr	r3, [r7, #0]
20006d8e:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
20006d90:	687b      	ldr	r3, [r7, #4]
20006d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20006d94:	2b00      	cmp	r3, #0
20006d96:	da06      	bge.n	20006da6 <DMA_List_BuildNode+0x162>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
20006d98:	683b      	ldr	r3, [r7, #0]
20006d9a:	689b      	ldr	r3, [r3, #8]
20006d9c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
20006da0:	683b      	ldr	r3, [r7, #0]
20006da2:	609a      	str	r2, [r3, #8]
20006da4:	e005      	b.n	20006db2 <DMA_List_BuildNode+0x16e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
20006da6:	683b      	ldr	r3, [r7, #0]
20006da8:	689b      	ldr	r3, [r3, #8]
20006daa:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
20006dae:	683b      	ldr	r3, [r7, #0]
20006db0:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
20006db2:	687b      	ldr	r3, [r7, #4]
20006db4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20006db6:	2b00      	cmp	r3, #0
20006db8:	da06      	bge.n	20006dc8 <DMA_List_BuildNode+0x184>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
20006dba:	683b      	ldr	r3, [r7, #0]
20006dbc:	689b      	ldr	r3, [r3, #8]
20006dbe:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
20006dc2:	683b      	ldr	r3, [r7, #0]
20006dc4:	609a      	str	r2, [r3, #8]
20006dc6:	e005      	b.n	20006dd4 <DMA_List_BuildNode+0x190>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
20006dc8:	683b      	ldr	r3, [r7, #0]
20006dca:	689b      	ldr	r3, [r3, #8]
20006dcc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
20006dd0:	683b      	ldr	r3, [r7, #0]
20006dd2:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
20006dd4:	687b      	ldr	r3, [r7, #4]
20006dd6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
20006dd8:	683b      	ldr	r3, [r7, #0]
20006dda:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
20006ddc:	687b      	ldr	r3, [r7, #4]
20006dde:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
20006de0:	683b      	ldr	r3, [r7, #0]
20006de2:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
20006de4:	687b      	ldr	r3, [r7, #4]
20006de6:	681b      	ldr	r3, [r3, #0]
20006de8:	f003 0302 	and.w	r3, r3, #2
20006dec:	2b00      	cmp	r3, #0
20006dee:	d059      	beq.n	20006ea4 <DMA_List_BuildNode+0x260>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
20006df0:	687b      	ldr	r3, [r7, #4]
20006df2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006df4:	2b00      	cmp	r3, #0
20006df6:	da09      	bge.n	20006e0c <DMA_List_BuildNode+0x1c8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
20006df8:	687b      	ldr	r3, [r7, #4]
20006dfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006dfc:	425b      	negs	r3, r3
20006dfe:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
20006e00:	68fb      	ldr	r3, [r7, #12]
20006e02:	f3c3 020c 	ubfx	r2, r3, #0, #13
20006e06:	683b      	ldr	r3, [r7, #0]
20006e08:	615a      	str	r2, [r3, #20]
20006e0a:	e005      	b.n	20006e18 <DMA_List_BuildNode+0x1d4>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
20006e0c:	687b      	ldr	r3, [r7, #4]
20006e0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006e10:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
20006e14:	683b      	ldr	r3, [r7, #0]
20006e16:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
20006e18:	687b      	ldr	r3, [r7, #4]
20006e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006e1c:	2b00      	cmp	r3, #0
20006e1e:	da0d      	bge.n	20006e3c <DMA_List_BuildNode+0x1f8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
20006e20:	687b      	ldr	r3, [r7, #4]
20006e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006e24:	425b      	negs	r3, r3
20006e26:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
20006e28:	683b      	ldr	r3, [r7, #0]
20006e2a:	695a      	ldr	r2, [r3, #20]
20006e2c:	68fb      	ldr	r3, [r7, #12]
20006e2e:	0419      	lsls	r1, r3, #16
20006e30:	4b2c      	ldr	r3, [pc, #176]	@ (20006ee4 <DMA_List_BuildNode+0x2a0>)
20006e32:	400b      	ands	r3, r1
20006e34:	431a      	orrs	r2, r3
20006e36:	683b      	ldr	r3, [r7, #0]
20006e38:	615a      	str	r2, [r3, #20]
20006e3a:	e009      	b.n	20006e50 <DMA_List_BuildNode+0x20c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
20006e3c:	683b      	ldr	r3, [r7, #0]
20006e3e:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
20006e40:	687b      	ldr	r3, [r7, #4]
20006e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006e44:	0419      	lsls	r1, r3, #16
20006e46:	4b27      	ldr	r3, [pc, #156]	@ (20006ee4 <DMA_List_BuildNode+0x2a0>)
20006e48:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
20006e4a:	431a      	orrs	r2, r3
20006e4c:	683b      	ldr	r3, [r7, #0]
20006e4e:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
20006e50:	687b      	ldr	r3, [r7, #4]
20006e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20006e54:	2b00      	cmp	r3, #0
20006e56:	da08      	bge.n	20006e6a <DMA_List_BuildNode+0x226>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
20006e58:	687b      	ldr	r3, [r7, #4]
20006e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20006e5c:	425b      	negs	r3, r3
20006e5e:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
20006e60:	68fb      	ldr	r3, [r7, #12]
20006e62:	b29a      	uxth	r2, r3
20006e64:	683b      	ldr	r3, [r7, #0]
20006e66:	619a      	str	r2, [r3, #24]
20006e68:	e004      	b.n	20006e74 <DMA_List_BuildNode+0x230>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
20006e6a:	687b      	ldr	r3, [r7, #4]
20006e6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20006e6e:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
20006e70:	683b      	ldr	r3, [r7, #0]
20006e72:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
20006e74:	687b      	ldr	r3, [r7, #4]
20006e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20006e78:	2b00      	cmp	r3, #0
20006e7a:	da0b      	bge.n	20006e94 <DMA_List_BuildNode+0x250>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
20006e7c:	687b      	ldr	r3, [r7, #4]
20006e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20006e80:	425b      	negs	r3, r3
20006e82:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
20006e84:	683b      	ldr	r3, [r7, #0]
20006e86:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
20006e88:	68fb      	ldr	r3, [r7, #12]
20006e8a:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
20006e8c:	431a      	orrs	r2, r3
20006e8e:	683b      	ldr	r3, [r7, #0]
20006e90:	619a      	str	r2, [r3, #24]
20006e92:	e007      	b.n	20006ea4 <DMA_List_BuildNode+0x260>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
20006e94:	683b      	ldr	r3, [r7, #0]
20006e96:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
20006e98:	687b      	ldr	r3, [r7, #4]
20006e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20006e9c:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
20006e9e:	431a      	orrs	r2, r3
20006ea0:	683b      	ldr	r3, [r7, #0]
20006ea2:	619a      	str	r2, [r3, #24]
    /********************************************************************************* CBR2 register value is updated */
  }

  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
20006ea4:	687b      	ldr	r3, [r7, #4]
20006ea6:	681a      	ldr	r2, [r3, #0]
20006ea8:	683b      	ldr	r3, [r7, #0]
20006eaa:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
20006eac:	687b      	ldr	r3, [r7, #4]
20006eae:	681b      	ldr	r3, [r3, #0]
20006eb0:	f003 0302 	and.w	r3, r3, #2
20006eb4:	2b00      	cmp	r3, #0
20006eb6:	d006      	beq.n	20006ec6 <DMA_List_BuildNode+0x282>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
20006eb8:	683b      	ldr	r3, [r7, #0]
20006eba:	6a1b      	ldr	r3, [r3, #32]
20006ebc:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
20006ec0:	683b      	ldr	r3, [r7, #0]
20006ec2:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
20006ec4:	e005      	b.n	20006ed2 <DMA_List_BuildNode+0x28e>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
20006ec6:	683b      	ldr	r3, [r7, #0]
20006ec8:	6a1b      	ldr	r3, [r3, #32]
20006eca:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
20006ece:	683b      	ldr	r3, [r7, #0]
20006ed0:	621a      	str	r2, [r3, #32]
}
20006ed2:	bf00      	nop
20006ed4:	3714      	adds	r7, #20
20006ed6:	46bd      	mov	sp, r7
20006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
20006edc:	4770      	bx	lr
20006ede:	bf00      	nop
20006ee0:	07ff0000 	.word	0x07ff0000
20006ee4:	1fff0000 	.word	0x1fff0000

20006ee8 <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
20006ee8:	b480      	push	{r7}
20006eea:	b085      	sub	sp, #20
20006eec:	af00      	add	r7, sp, #0
20006eee:	6078      	str	r0, [r7, #4]
20006ef0:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
20006ef2:	683b      	ldr	r3, [r7, #0]
20006ef4:	6a1b      	ldr	r3, [r3, #32]
20006ef6:	b2da      	uxtb	r2, r3
20006ef8:	687b      	ldr	r3, [r7, #4]
20006efa:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
20006efc:	683b      	ldr	r3, [r7, #0]
20006efe:	681b      	ldr	r3, [r3, #0]
20006f00:	f003 0208 	and.w	r2, r3, #8
20006f04:	687b      	ldr	r3, [r7, #4]
20006f06:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
20006f08:	683b      	ldr	r3, [r7, #0]
20006f0a:	681b      	ldr	r3, [r3, #0]
20006f0c:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
20006f10:	687b      	ldr	r3, [r7, #4]
20006f12:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
20006f14:	683b      	ldr	r3, [r7, #0]
20006f16:	681b      	ldr	r3, [r3, #0]
20006f18:	f003 0203 	and.w	r2, r3, #3
20006f1c:	687b      	ldr	r3, [r7, #4]
20006f1e:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
20006f20:	683b      	ldr	r3, [r7, #0]
20006f22:	681b      	ldr	r3, [r3, #0]
20006f24:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
20006f28:	687b      	ldr	r3, [r7, #4]
20006f2a:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
20006f2c:	683b      	ldr	r3, [r7, #0]
20006f2e:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
20006f30:	091b      	lsrs	r3, r3, #4
20006f32:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20006f36:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
20006f38:	687b      	ldr	r3, [r7, #4]
20006f3a:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
20006f3c:	683b      	ldr	r3, [r7, #0]
20006f3e:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
20006f40:	0d1b      	lsrs	r3, r3, #20
20006f42:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20006f46:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
20006f48:	687b      	ldr	r3, [r7, #4]
20006f4a:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
20006f4c:	683b      	ldr	r3, [r7, #0]
20006f4e:	681b      	ldr	r3, [r3, #0]
20006f50:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
20006f54:	687b      	ldr	r3, [r7, #4]
20006f56:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
20006f58:	683b      	ldr	r3, [r7, #0]
20006f5a:	681a      	ldr	r2, [r3, #0]
20006f5c:	4b66      	ldr	r3, [pc, #408]	@ (200070f8 <DMA_List_GetNodeConfig+0x210>)
20006f5e:	4013      	ands	r3, r2
20006f60:	687a      	ldr	r2, [r7, #4]
20006f62:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
20006f64:	683b      	ldr	r3, [r7, #0]
20006f66:	681b      	ldr	r3, [r3, #0]
20006f68:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
20006f6c:	687b      	ldr	r3, [r7, #4]
20006f6e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
20006f70:	683b      	ldr	r3, [r7, #0]
20006f72:	685b      	ldr	r3, [r3, #4]
20006f74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20006f78:	2b00      	cmp	r3, #0
20006f7a:	d008      	beq.n	20006f8e <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
20006f7c:	687b      	ldr	r3, [r7, #4]
20006f7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
20006f82:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
20006f84:	687b      	ldr	r3, [r7, #4]
20006f86:	f44f 7200 	mov.w	r2, #512	@ 0x200
20006f8a:	60da      	str	r2, [r3, #12]
20006f8c:	e013      	b.n	20006fb6 <DMA_List_GetNodeConfig+0xce>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
20006f8e:	683b      	ldr	r3, [r7, #0]
20006f90:	685b      	ldr	r3, [r3, #4]
20006f92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20006f96:	687b      	ldr	r3, [r7, #4]
20006f98:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
20006f9a:	683b      	ldr	r3, [r7, #0]
20006f9c:	685b      	ldr	r3, [r3, #4]
20006f9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20006fa2:	2b00      	cmp	r3, #0
20006fa4:	d004      	beq.n	20006fb0 <DMA_List_GetNodeConfig+0xc8>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
20006fa6:	687b      	ldr	r3, [r7, #4]
20006fa8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
20006fac:	60da      	str	r2, [r3, #12]
20006fae:	e002      	b.n	20006fb6 <DMA_List_GetNodeConfig+0xce>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
20006fb0:	687b      	ldr	r3, [r7, #4]
20006fb2:	2200      	movs	r2, #0
20006fb4:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
20006fb6:	683b      	ldr	r3, [r7, #0]
20006fb8:	685b      	ldr	r3, [r3, #4]
20006fba:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
20006fbe:	687b      	ldr	r3, [r7, #4]
20006fc0:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
20006fc2:	683b      	ldr	r3, [r7, #0]
20006fc4:	685b      	ldr	r3, [r3, #4]
20006fc6:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
20006fca:	687b      	ldr	r3, [r7, #4]
20006fcc:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
20006fce:	683b      	ldr	r3, [r7, #0]
20006fd0:	685b      	ldr	r3, [r3, #4]
20006fd2:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
20006fd6:	687b      	ldr	r3, [r7, #4]
20006fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
20006fda:	683b      	ldr	r3, [r7, #0]
20006fdc:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
20006fde:	0c1b      	lsrs	r3, r3, #16
20006fe0:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
20006fe4:	687b      	ldr	r3, [r7, #4]
20006fe6:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
20006fe8:	683b      	ldr	r3, [r7, #0]
20006fea:	685b      	ldr	r3, [r3, #4]
20006fec:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
20006ff0:	687b      	ldr	r3, [r7, #4]
20006ff2:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
20006ff4:	683b      	ldr	r3, [r7, #0]
20006ff6:	689b      	ldr	r3, [r3, #8]
20006ff8:	b29a      	uxth	r2, r3
20006ffa:	687b      	ldr	r3, [r7, #4]
20006ffc:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
20006ffe:	687b      	ldr	r3, [r7, #4]
20007000:	681b      	ldr	r3, [r3, #0]
20007002:	f003 0302 	and.w	r3, r3, #2
20007006:	2b00      	cmp	r3, #0
20007008:	d008      	beq.n	2000701c <DMA_List_GetNodeConfig+0x134>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
2000700a:	683b      	ldr	r3, [r7, #0]
2000700c:	689b      	ldr	r3, [r3, #8]
2000700e:	0c1b      	lsrs	r3, r3, #16
20007010:	f3c3 030a 	ubfx	r3, r3, #0, #11
20007014:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
20007016:	687b      	ldr	r3, [r7, #4]
20007018:	64da      	str	r2, [r3, #76]	@ 0x4c
2000701a:	e002      	b.n	20007022 <DMA_List_GetNodeConfig+0x13a>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
2000701c:	687b      	ldr	r3, [r7, #4]
2000701e:	2201      	movs	r2, #1
20007020:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
20007022:	683b      	ldr	r3, [r7, #0]
20007024:	68da      	ldr	r2, [r3, #12]
20007026:	687b      	ldr	r3, [r7, #4]
20007028:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
2000702a:	683b      	ldr	r3, [r7, #0]
2000702c:	691a      	ldr	r2, [r3, #16]
2000702e:	687b      	ldr	r3, [r7, #4]
20007030:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
20007032:	687b      	ldr	r3, [r7, #4]
20007034:	681b      	ldr	r3, [r3, #0]
20007036:	f003 0302 	and.w	r3, r3, #2
2000703a:	2b00      	cmp	r3, #0
2000703c:	d04a      	beq.n	200070d4 <DMA_List_GetNodeConfig+0x1ec>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
2000703e:	683b      	ldr	r3, [r7, #0]
20007040:	695b      	ldr	r3, [r3, #20]
20007042:	b29b      	uxth	r3, r3
20007044:	f3c3 030c 	ubfx	r3, r3, #0, #13
20007048:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
2000704a:	89fa      	ldrh	r2, [r7, #14]
2000704c:	687b      	ldr	r3, [r7, #4]
2000704e:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
20007050:	683b      	ldr	r3, [r7, #0]
20007052:	695b      	ldr	r3, [r3, #20]
20007054:	0c1b      	lsrs	r3, r3, #16
20007056:	b29b      	uxth	r3, r3
20007058:	f3c3 030c 	ubfx	r3, r3, #0, #13
2000705c:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
2000705e:	89fa      	ldrh	r2, [r7, #14]
20007060:	687b      	ldr	r3, [r7, #4]
20007062:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
20007064:	683b      	ldr	r3, [r7, #0]
20007066:	689b      	ldr	r3, [r3, #8]
20007068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
2000706c:	2b00      	cmp	r3, #0
2000706e:	d004      	beq.n	2000707a <DMA_List_GetNodeConfig+0x192>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
20007070:	687b      	ldr	r3, [r7, #4]
20007072:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20007074:	425a      	negs	r2, r3
20007076:	687b      	ldr	r3, [r7, #4]
20007078:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
2000707a:	683b      	ldr	r3, [r7, #0]
2000707c:	689b      	ldr	r3, [r3, #8]
2000707e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20007082:	2b00      	cmp	r3, #0
20007084:	d004      	beq.n	20007090 <DMA_List_GetNodeConfig+0x1a8>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
20007086:	687b      	ldr	r3, [r7, #4]
20007088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000708a:	425a      	negs	r2, r3
2000708c:	687b      	ldr	r3, [r7, #4]
2000708e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
20007090:	683b      	ldr	r3, [r7, #0]
20007092:	699b      	ldr	r3, [r3, #24]
20007094:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
20007096:	89fa      	ldrh	r2, [r7, #14]
20007098:	687b      	ldr	r3, [r7, #4]
2000709a:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
2000709c:	683b      	ldr	r3, [r7, #0]
2000709e:	699b      	ldr	r3, [r3, #24]
200070a0:	0c1b      	lsrs	r3, r3, #16
200070a2:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
200070a4:	89fa      	ldrh	r2, [r7, #14]
200070a6:	687b      	ldr	r3, [r7, #4]
200070a8:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
200070aa:	683b      	ldr	r3, [r7, #0]
200070ac:	689b      	ldr	r3, [r3, #8]
200070ae:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
200070b2:	2b00      	cmp	r3, #0
200070b4:	d004      	beq.n	200070c0 <DMA_List_GetNodeConfig+0x1d8>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
200070b6:	687b      	ldr	r3, [r7, #4]
200070b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
200070ba:	425a      	negs	r2, r3
200070bc:	687b      	ldr	r3, [r7, #4]
200070be:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
200070c0:	683b      	ldr	r3, [r7, #0]
200070c2:	689b      	ldr	r3, [r3, #8]
200070c4:	2b00      	cmp	r3, #0
200070c6:	da11      	bge.n	200070ec <DMA_List_GetNodeConfig+0x204>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
200070c8:	687b      	ldr	r3, [r7, #4]
200070ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
200070cc:	425a      	negs	r2, r3
200070ce:	687b      	ldr	r3, [r7, #4]
200070d0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
200070d2:	e00b      	b.n	200070ec <DMA_List_GetNodeConfig+0x204>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
200070d4:	687b      	ldr	r3, [r7, #4]
200070d6:	2200      	movs	r2, #0
200070d8:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
200070da:	687b      	ldr	r3, [r7, #4]
200070dc:	2200      	movs	r2, #0
200070de:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
200070e0:	687b      	ldr	r3, [r7, #4]
200070e2:	2200      	movs	r2, #0
200070e4:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
200070e6:	687b      	ldr	r3, [r7, #4]
200070e8:	2200      	movs	r2, #0
200070ea:	65da      	str	r2, [r3, #92]	@ 0x5c
}
200070ec:	bf00      	nop
200070ee:	3714      	adds	r7, #20
200070f0:	46bd      	mov	sp, r7
200070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
200070f6:	4770      	bx	lr
200070f8:	0c002000 	.word	0x0c002000

200070fc <DMA_List_CheckNodesBaseAddresses>:
#else
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
#endif /* __GNUC__ && !__CC_ARM */
{
200070fc:	b480      	push	{r7}
200070fe:	b087      	sub	sp, #28
20007100:	af00      	add	r7, sp, #0
20007102:	60f8      	str	r0, [r7, #12]
20007104:	60b9      	str	r1, [r7, #8]
20007106:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
20007108:	68fa      	ldr	r2, [r7, #12]
2000710a:	68bb      	ldr	r3, [r7, #8]
2000710c:	431a      	orrs	r2, r3
2000710e:	687b      	ldr	r3, [r7, #4]
20007110:	4313      	orrs	r3, r2
20007112:	0c1b      	lsrs	r3, r3, #16
20007114:	041b      	lsls	r3, r3, #16
20007116:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
20007118:	2300      	movs	r3, #0
2000711a:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
2000711c:	68fb      	ldr	r3, [r7, #12]
2000711e:	2b00      	cmp	r3, #0
20007120:	d002      	beq.n	20007128 <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
20007122:	68fb      	ldr	r3, [r7, #12]
20007124:	617b      	str	r3, [r7, #20]
20007126:	e00a      	b.n	2000713e <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
20007128:	68bb      	ldr	r3, [r7, #8]
2000712a:	2b00      	cmp	r3, #0
2000712c:	d002      	beq.n	20007134 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
2000712e:	68bb      	ldr	r3, [r7, #8]
20007130:	617b      	str	r3, [r7, #20]
20007132:	e004      	b.n	2000713e <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
20007134:	687b      	ldr	r3, [r7, #4]
20007136:	2b00      	cmp	r3, #0
20007138:	d001      	beq.n	2000713e <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
2000713a:	687b      	ldr	r3, [r7, #4]
2000713c:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
2000713e:	697b      	ldr	r3, [r7, #20]
20007140:	0c1b      	lsrs	r3, r3, #16
20007142:	041b      	lsls	r3, r3, #16
20007144:	693a      	ldr	r2, [r7, #16]
20007146:	429a      	cmp	r2, r3
20007148:	d001      	beq.n	2000714e <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
2000714a:	2301      	movs	r3, #1
2000714c:	e000      	b.n	20007150 <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
2000714e:	2300      	movs	r3, #0
}
20007150:	4618      	mov	r0, r3
20007152:	371c      	adds	r7, #28
20007154:	46bd      	mov	sp, r7
20007156:	f85d 7b04 	ldr.w	r7, [sp], #4
2000715a:	4770      	bx	lr

2000715c <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
2000715c:	b480      	push	{r7}
2000715e:	b087      	sub	sp, #28
20007160:	af00      	add	r7, sp, #0
20007162:	60f8      	str	r0, [r7, #12]
20007164:	60b9      	str	r1, [r7, #8]
20007166:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
20007168:	2300      	movs	r3, #0
2000716a:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
2000716c:	68fb      	ldr	r3, [r7, #12]
2000716e:	2b00      	cmp	r3, #0
20007170:	d004      	beq.n	2000717c <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
20007172:	68fb      	ldr	r3, [r7, #12]
20007174:	6a1b      	ldr	r3, [r3, #32]
20007176:	b2db      	uxtb	r3, r3
20007178:	617b      	str	r3, [r7, #20]
2000717a:	e00e      	b.n	2000719a <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
2000717c:	68bb      	ldr	r3, [r7, #8]
2000717e:	2b00      	cmp	r3, #0
20007180:	d004      	beq.n	2000718c <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
20007182:	68bb      	ldr	r3, [r7, #8]
20007184:	6a1b      	ldr	r3, [r3, #32]
20007186:	b2db      	uxtb	r3, r3
20007188:	617b      	str	r3, [r7, #20]
2000718a:	e006      	b.n	2000719a <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
2000718c:	687b      	ldr	r3, [r7, #4]
2000718e:	2b00      	cmp	r3, #0
20007190:	d003      	beq.n	2000719a <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
20007192:	687b      	ldr	r3, [r7, #4]
20007194:	6a1b      	ldr	r3, [r3, #32]
20007196:	b2db      	uxtb	r3, r3
20007198:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
2000719a:	68bb      	ldr	r3, [r7, #8]
2000719c:	2b00      	cmp	r3, #0
2000719e:	d007      	beq.n	200071b0 <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
200071a0:	68bb      	ldr	r3, [r7, #8]
200071a2:	6a1b      	ldr	r3, [r3, #32]
200071a4:	b2db      	uxtb	r3, r3
200071a6:	697a      	ldr	r2, [r7, #20]
200071a8:	429a      	cmp	r2, r3
200071aa:	d001      	beq.n	200071b0 <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
200071ac:	2302      	movs	r3, #2
200071ae:	e00b      	b.n	200071c8 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
200071b0:	687b      	ldr	r3, [r7, #4]
200071b2:	2b00      	cmp	r3, #0
200071b4:	d007      	beq.n	200071c6 <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
200071b6:	687b      	ldr	r3, [r7, #4]
200071b8:	6a1b      	ldr	r3, [r3, #32]
200071ba:	b2db      	uxtb	r3, r3
200071bc:	697a      	ldr	r2, [r7, #20]
200071be:	429a      	cmp	r2, r3
200071c0:	d001      	beq.n	200071c6 <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
200071c2:	2303      	movs	r3, #3
200071c4:	e000      	b.n	200071c8 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
200071c6:	2300      	movs	r3, #0
}
200071c8:	4618      	mov	r0, r3
200071ca:	371c      	adds	r7, #28
200071cc:	46bd      	mov	sp, r7
200071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
200071d2:	4770      	bx	lr

200071d4 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
200071d4:	b480      	push	{r7}
200071d6:	b085      	sub	sp, #20
200071d8:	af00      	add	r7, sp, #0
200071da:	60f8      	str	r0, [r7, #12]
200071dc:	60b9      	str	r1, [r7, #8]
200071de:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
200071e0:	68fb      	ldr	r3, [r7, #12]
200071e2:	6a1b      	ldr	r3, [r3, #32]
200071e4:	f003 0302 	and.w	r3, r3, #2
200071e8:	2b00      	cmp	r3, #0
200071ea:	d00c      	beq.n	20007206 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
200071ec:	68bb      	ldr	r3, [r7, #8]
200071ee:	2b00      	cmp	r3, #0
200071f0:	d002      	beq.n	200071f8 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
200071f2:	68bb      	ldr	r3, [r7, #8]
200071f4:	4a0d      	ldr	r2, [pc, #52]	@ (2000722c <DMA_List_GetCLLRNodeInfo+0x58>)
200071f6:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
200071f8:	687b      	ldr	r3, [r7, #4]
200071fa:	2b00      	cmp	r3, #0
200071fc:	d00f      	beq.n	2000721e <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
200071fe:	687b      	ldr	r3, [r7, #4]
20007200:	2207      	movs	r2, #7
20007202:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
20007204:	e00b      	b.n	2000721e <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
20007206:	68bb      	ldr	r3, [r7, #8]
20007208:	2b00      	cmp	r3, #0
2000720a:	d002      	beq.n	20007212 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
2000720c:	68bb      	ldr	r3, [r7, #8]
2000720e:	4a08      	ldr	r2, [pc, #32]	@ (20007230 <DMA_List_GetCLLRNodeInfo+0x5c>)
20007210:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
20007212:	687b      	ldr	r3, [r7, #4]
20007214:	2b00      	cmp	r3, #0
20007216:	d002      	beq.n	2000721e <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
20007218:	687b      	ldr	r3, [r7, #4]
2000721a:	2205      	movs	r2, #5
2000721c:	601a      	str	r2, [r3, #0]
}
2000721e:	bf00      	nop
20007220:	3714      	adds	r7, #20
20007222:	46bd      	mov	sp, r7
20007224:	f85d 7b04 	ldr.w	r7, [sp], #4
20007228:	4770      	bx	lr
2000722a:	bf00      	nop
2000722c:	fe010000 	.word	0xfe010000
20007230:	f8010000 	.word	0xf8010000

20007234 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
20007234:	b480      	push	{r7}
20007236:	b089      	sub	sp, #36	@ 0x24
20007238:	af00      	add	r7, sp, #0
2000723a:	60f8      	str	r0, [r7, #12]
2000723c:	60b9      	str	r1, [r7, #8]
2000723e:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
20007240:	2300      	movs	r3, #0
20007242:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
20007244:	2300      	movs	r3, #0
20007246:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
20007248:	2300      	movs	r3, #0
2000724a:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
2000724c:	687b      	ldr	r3, [r7, #4]
2000724e:	681b      	ldr	r3, [r3, #0]
20007250:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
20007252:	68bb      	ldr	r3, [r7, #8]
20007254:	2b00      	cmp	r3, #0
20007256:	d142      	bne.n	200072de <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
20007258:	e01d      	b.n	20007296 <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
2000725a:	69fb      	ldr	r3, [r7, #28]
2000725c:	2b00      	cmp	r3, #0
2000725e:	d107      	bne.n	20007270 <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
20007260:	68fb      	ldr	r3, [r7, #12]
20007262:	681b      	ldr	r3, [r3, #0]
20007264:	461a      	mov	r2, r3
20007266:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000726a:	4013      	ands	r3, r2
2000726c:	61bb      	str	r3, [r7, #24]
2000726e:	e00f      	b.n	20007290 <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
20007270:	69bb      	ldr	r3, [r7, #24]
20007272:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
20007274:	68fb      	ldr	r3, [r7, #12]
20007276:	681b      	ldr	r3, [r3, #0]
20007278:	0c1b      	lsrs	r3, r3, #16
2000727a:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
2000727c:	69ba      	ldr	r2, [r7, #24]
2000727e:	4413      	add	r3, r2
20007280:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
20007282:	693b      	ldr	r3, [r7, #16]
20007284:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
20007288:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000728c:	4013      	ands	r3, r2
2000728e:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
20007290:	69fb      	ldr	r3, [r7, #28]
20007292:	3301      	adds	r3, #1
20007294:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
20007296:	68fb      	ldr	r3, [r7, #12]
20007298:	689b      	ldr	r3, [r3, #8]
2000729a:	69fa      	ldr	r2, [r7, #28]
2000729c:	429a      	cmp	r2, r3
2000729e:	d3dc      	bcc.n	2000725a <DMA_List_FindNode+0x26>
200072a0:	e029      	b.n	200072f6 <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
200072a2:	69fb      	ldr	r3, [r7, #28]
200072a4:	2b00      	cmp	r3, #0
200072a6:	d107      	bne.n	200072b8 <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
200072a8:	68fb      	ldr	r3, [r7, #12]
200072aa:	681b      	ldr	r3, [r3, #0]
200072ac:	461a      	mov	r2, r3
200072ae:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200072b2:	4013      	ands	r3, r2
200072b4:	61bb      	str	r3, [r7, #24]
200072b6:	e00f      	b.n	200072d8 <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
200072b8:	69bb      	ldr	r3, [r7, #24]
200072ba:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
200072bc:	68fb      	ldr	r3, [r7, #12]
200072be:	681b      	ldr	r3, [r3, #0]
200072c0:	0c1b      	lsrs	r3, r3, #16
200072c2:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
200072c4:	69ba      	ldr	r2, [r7, #24]
200072c6:	4413      	add	r3, r2
200072c8:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
200072ca:	693b      	ldr	r3, [r7, #16]
200072cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
200072d0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200072d4:	4013      	ands	r3, r2
200072d6:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
200072d8:	69fb      	ldr	r3, [r7, #28]
200072da:	3301      	adds	r3, #1
200072dc:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
200072de:	68fb      	ldr	r3, [r7, #12]
200072e0:	689b      	ldr	r3, [r3, #8]
200072e2:	69fa      	ldr	r2, [r7, #28]
200072e4:	429a      	cmp	r2, r3
200072e6:	d206      	bcs.n	200072f6 <DMA_List_FindNode+0xc2>
200072e8:	68ba      	ldr	r2, [r7, #8]
200072ea:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200072ee:	4013      	ands	r3, r2
200072f0:	69ba      	ldr	r2, [r7, #24]
200072f2:	429a      	cmp	r2, r3
200072f4:	d1d5      	bne.n	200072a2 <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
200072f6:	68bb      	ldr	r3, [r7, #8]
200072f8:	2b00      	cmp	r3, #0
200072fa:	d008      	beq.n	2000730e <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
200072fc:	68ba      	ldr	r2, [r7, #8]
200072fe:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20007302:	4013      	ands	r3, r2
20007304:	69ba      	ldr	r2, [r7, #24]
20007306:	429a      	cmp	r2, r3
20007308:	d001      	beq.n	2000730e <DMA_List_FindNode+0xda>
    {
      return 1U;
2000730a:	2301      	movs	r3, #1
2000730c:	e02b      	b.n	20007366 <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
2000730e:	687b      	ldr	r3, [r7, #4]
20007310:	69fa      	ldr	r2, [r7, #28]
20007312:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
20007314:	68fb      	ldr	r3, [r7, #12]
20007316:	681b      	ldr	r3, [r3, #0]
20007318:	0c1b      	lsrs	r3, r3, #16
2000731a:	041b      	lsls	r3, r3, #16
2000731c:	697a      	ldr	r2, [r7, #20]
2000731e:	431a      	orrs	r2, r3
20007320:	687b      	ldr	r3, [r7, #4]
20007322:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
20007324:	68fb      	ldr	r3, [r7, #12]
20007326:	681b      	ldr	r3, [r3, #0]
20007328:	0c1b      	lsrs	r3, r3, #16
2000732a:	041b      	lsls	r3, r3, #16
2000732c:	69ba      	ldr	r2, [r7, #24]
2000732e:	431a      	orrs	r2, r3
20007330:	687b      	ldr	r3, [r7, #4]
20007332:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
20007334:	687b      	ldr	r3, [r7, #4]
20007336:	68db      	ldr	r3, [r3, #12]
20007338:	461a      	mov	r2, r3
2000733a:	693b      	ldr	r3, [r7, #16]
2000733c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20007340:	2b00      	cmp	r3, #0
20007342:	d00f      	beq.n	20007364 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
20007344:	687b      	ldr	r3, [r7, #4]
20007346:	68db      	ldr	r3, [r3, #12]
20007348:	461a      	mov	r2, r3
2000734a:	693b      	ldr	r3, [r7, #16]
2000734c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20007350:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
20007354:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
20007356:	68fb      	ldr	r3, [r7, #12]
20007358:	681b      	ldr	r3, [r3, #0]
2000735a:	0c1b      	lsrs	r3, r3, #16
2000735c:	041b      	lsls	r3, r3, #16
2000735e:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
20007360:	687b      	ldr	r3, [r7, #4]
20007362:	611a      	str	r2, [r3, #16]
  }

  return 0U;
20007364:	2300      	movs	r3, #0
}
20007366:	4618      	mov	r0, r3
20007368:	3724      	adds	r7, #36	@ 0x24
2000736a:	46bd      	mov	sp, r7
2000736c:	f85d 7b04 	ldr.w	r7, [sp], #4
20007370:	4770      	bx	lr

20007372 <DMA_List_ResetQueueNodes>:
  * @param  NodeInfo : Pointer to a DMA_NodeInQInfoTypeDef structure that contains node linked to queue information.
  * @retval None.
  */
static void DMA_List_ResetQueueNodes(DMA_QListTypeDef const *const pQList,
                                     DMA_NodeInQInfoTypeDef const *const NodeInfo)
{
20007372:	b480      	push	{r7}
20007374:	b087      	sub	sp, #28
20007376:	af00      	add	r7, sp, #0
20007378:	6078      	str	r0, [r7, #4]
2000737a:	6039      	str	r1, [r7, #0]
  uint32_t node_idx = 0U;
2000737c:	2300      	movs	r3, #0
2000737e:	617b      	str	r3, [r7, #20]
  uint32_t currentnode_address  = 0U;
20007380:	2300      	movs	r3, #0
20007382:	613b      	str	r3, [r7, #16]
  uint32_t previousnode_address;
  uint32_t cllr_offset = NodeInfo->cllr_offset;
20007384:	683b      	ldr	r3, [r7, #0]
20007386:	681b      	ldr	r3, [r3, #0]
20007388:	60bb      	str	r3, [r7, #8]

  /* Check that previous node is linked to the selected queue */
  while (node_idx < pQList->NodeNumber)
2000738a:	e031      	b.n	200073f0 <DMA_List_ResetQueueNodes+0x7e>
  {
    /* Get head node address */
    if (node_idx == 0U)
2000738c:	697b      	ldr	r3, [r7, #20]
2000738e:	2b00      	cmp	r3, #0
20007390:	d110      	bne.n	200073b4 <DMA_List_ResetQueueNodes+0x42>
    {
      previousnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
20007392:	687b      	ldr	r3, [r7, #4]
20007394:	681b      	ldr	r3, [r3, #0]
20007396:	461a      	mov	r2, r3
20007398:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000739c:	4013      	ands	r3, r2
2000739e:	60fb      	str	r3, [r7, #12]
      currentnode_address  = (pQList->Head->LinkRegisters[cllr_offset] & DMA_CLLR_LA);
200073a0:	687b      	ldr	r3, [r7, #4]
200073a2:	681b      	ldr	r3, [r3, #0]
200073a4:	68ba      	ldr	r2, [r7, #8]
200073a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
200073aa:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200073ae:	4013      	ands	r3, r2
200073b0:	613b      	str	r3, [r7, #16]
200073b2:	e00f      	b.n	200073d4 <DMA_List_ResetQueueNodes+0x62>
    }
    /* Calculate nodes addresses */
    else
    {
      previousnode_address = currentnode_address;
200073b4:	693b      	ldr	r3, [r7, #16]
200073b6:	60fb      	str	r3, [r7, #12]
      currentnode_address =
        ((DMA_NodeTypeDef *)(currentnode_address +
                             ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
200073b8:	687b      	ldr	r3, [r7, #4]
200073ba:	681b      	ldr	r3, [r3, #0]
200073bc:	0c1b      	lsrs	r3, r3, #16
200073be:	041b      	lsls	r3, r3, #16
        ((DMA_NodeTypeDef *)(currentnode_address +
200073c0:	693a      	ldr	r2, [r7, #16]
200073c2:	4413      	add	r3, r2
200073c4:	461a      	mov	r2, r3
                             ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
200073c6:	68bb      	ldr	r3, [r7, #8]
200073c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
      currentnode_address =
200073cc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200073d0:	4013      	ands	r3, r2
200073d2:	613b      	str	r3, [r7, #16]
    }

    /* Reset node */
    ((DMA_NodeTypeDef *)(previousnode_address +
                         ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] = 0U;
200073d4:	687b      	ldr	r3, [r7, #4]
200073d6:	681b      	ldr	r3, [r3, #0]
200073d8:	0c1b      	lsrs	r3, r3, #16
200073da:	041b      	lsls	r3, r3, #16
    ((DMA_NodeTypeDef *)(previousnode_address +
200073dc:	68fa      	ldr	r2, [r7, #12]
200073de:	4413      	add	r3, r2
200073e0:	4619      	mov	r1, r3
                         ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] = 0U;
200073e2:	68bb      	ldr	r3, [r7, #8]
200073e4:	2200      	movs	r2, #0
200073e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    /* Increment node index */
    node_idx++;
200073ea:	697b      	ldr	r3, [r7, #20]
200073ec:	3301      	adds	r3, #1
200073ee:	617b      	str	r3, [r7, #20]
  while (node_idx < pQList->NodeNumber)
200073f0:	687b      	ldr	r3, [r7, #4]
200073f2:	689b      	ldr	r3, [r3, #8]
200073f4:	697a      	ldr	r2, [r7, #20]
200073f6:	429a      	cmp	r2, r3
200073f8:	d3c8      	bcc.n	2000738c <DMA_List_ResetQueueNodes+0x1a>
  }
}
200073fa:	bf00      	nop
200073fc:	bf00      	nop
200073fe:	371c      	adds	r7, #28
20007400:	46bd      	mov	sp, r7
20007402:	f85d 7b04 	ldr.w	r7, [sp], #4
20007406:	4770      	bx	lr

20007408 <DMA_List_FillNode>:
  *                     configurations.
  * @retval None.
  */
static void DMA_List_FillNode(DMA_NodeTypeDef const *const pSrcNode,
                              DMA_NodeTypeDef *const pDestNode)
{
20007408:	b480      	push	{r7}
2000740a:	b085      	sub	sp, #20
2000740c:	af00      	add	r7, sp, #0
2000740e:	6078      	str	r0, [r7, #4]
20007410:	6039      	str	r1, [r7, #0]
  /* Repeat for all register nodes */
  for (uint32_t reg_idx = 0U; reg_idx < NODE_MAXIMUM_SIZE; reg_idx++)
20007412:	2300      	movs	r3, #0
20007414:	60fb      	str	r3, [r7, #12]
20007416:	e00a      	b.n	2000742e <DMA_List_FillNode+0x26>
  {
    pDestNode->LinkRegisters[reg_idx] = pSrcNode->LinkRegisters[reg_idx];
20007418:	687b      	ldr	r3, [r7, #4]
2000741a:	68fa      	ldr	r2, [r7, #12]
2000741c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
20007420:	683b      	ldr	r3, [r7, #0]
20007422:	68fa      	ldr	r2, [r7, #12]
20007424:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint32_t reg_idx = 0U; reg_idx < NODE_MAXIMUM_SIZE; reg_idx++)
20007428:	68fb      	ldr	r3, [r7, #12]
2000742a:	3301      	adds	r3, #1
2000742c:	60fb      	str	r3, [r7, #12]
2000742e:	68fb      	ldr	r3, [r7, #12]
20007430:	2b07      	cmp	r3, #7
20007432:	d9f1      	bls.n	20007418 <DMA_List_FillNode+0x10>
  }

  /* Fill node information */
  pDestNode->NodeInfo = pSrcNode->NodeInfo;
20007434:	687b      	ldr	r3, [r7, #4]
20007436:	6a1a      	ldr	r2, [r3, #32]
20007438:	683b      	ldr	r3, [r7, #0]
2000743a:	621a      	str	r2, [r3, #32]
}
2000743c:	bf00      	nop
2000743e:	3714      	adds	r7, #20
20007440:	46bd      	mov	sp, r7
20007442:	f85d 7b04 	ldr.w	r7, [sp], #4
20007446:	4770      	bx	lr

20007448 <DMA_List_ConvertNodeToDynamic>:
  * @retval None.
  */
static void DMA_List_ConvertNodeToDynamic(uint32_t ContextNodeAddr,
                                          uint32_t CurrentNodeAddr,
                                          uint32_t RegisterNumber)
{
20007448:	b5b0      	push	{r4, r5, r7, lr}
2000744a:	b092      	sub	sp, #72	@ 0x48
2000744c:	af00      	add	r7, sp, #0
2000744e:	60f8      	str	r0, [r7, #12]
20007450:	60b9      	str	r1, [r7, #8]
20007452:	607a      	str	r2, [r7, #4]
  uint32_t currentnode_reg_counter = 0U;
20007454:	2300      	movs	r3, #0
20007456:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t contextnode_reg_counter = 0U;
20007458:	2300      	movs	r3, #0
2000745a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t cllr_idx = RegisterNumber - 1U;
2000745c:	687b      	ldr	r3, [r7, #4]
2000745e:	3b01      	subs	r3, #1
20007460:	63fb      	str	r3, [r7, #60]	@ 0x3c
  DMA_NodeTypeDef *context_node = (DMA_NodeTypeDef *)ContextNodeAddr;
20007462:	68fb      	ldr	r3, [r7, #12]
20007464:	63bb      	str	r3, [r7, #56]	@ 0x38
  DMA_NodeTypeDef *current_node = (DMA_NodeTypeDef *)CurrentNodeAddr;
20007466:	68bb      	ldr	r3, [r7, #8]
20007468:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t update_link[NODE_MAXIMUM_SIZE] = {DMA_CLLR_UT1, DMA_CLLR_UT2, DMA_CLLR_UB1, DMA_CLLR_USA,
2000746a:	4b3b      	ldr	r3, [pc, #236]	@ (20007558 <DMA_List_ConvertNodeToDynamic+0x110>)
2000746c:	f107 0414 	add.w	r4, r7, #20
20007470:	461d      	mov	r5, r3
20007472:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
20007474:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20007476:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
2000747a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                                             DMA_CLLR_UDA, DMA_CLLR_UT3, DMA_CLLR_UB2, DMA_CLLR_ULL
                                            };

  /* Update ULL position according to register number */
  update_link[cllr_idx] = update_link[NODE_MAXIMUM_SIZE - 1U];
2000747e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20007480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20007482:	009b      	lsls	r3, r3, #2
20007484:	3348      	adds	r3, #72	@ 0x48
20007486:	443b      	add	r3, r7
20007488:	f843 2c34 	str.w	r2, [r3, #-52]

  /* Repeat for all node registers */
  while (contextnode_reg_counter != RegisterNumber)
2000748c:	e04d      	b.n	2000752a <DMA_List_ConvertNodeToDynamic+0xe2>
  {
    /* Check if register values are equal (exception for CSAR, CDAR and CLLR registers) */
    if ((context_node->LinkRegisters[contextnode_reg_counter]  ==
2000748e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20007490:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20007492:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
         current_node->LinkRegisters[currentnode_reg_counter]) &&
20007496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20007498:	6c79      	ldr	r1, [r7, #68]	@ 0x44
2000749a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    if ((context_node->LinkRegisters[contextnode_reg_counter]  ==
2000749e:	429a      	cmp	r2, r3
200074a0:	d125      	bne.n	200074ee <DMA_List_ConvertNodeToDynamic+0xa6>
         current_node->LinkRegisters[currentnode_reg_counter]) &&
200074a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200074a4:	2b03      	cmp	r3, #3
200074a6:	d022      	beq.n	200074ee <DMA_List_ConvertNodeToDynamic+0xa6>
        (contextnode_reg_counter != NODE_CSAR_DEFAULT_OFFSET)  &&
200074a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200074aa:	2b04      	cmp	r3, #4
200074ac:	d01f      	beq.n	200074ee <DMA_List_ConvertNodeToDynamic+0xa6>
        (contextnode_reg_counter != NODE_CDAR_DEFAULT_OFFSET)  &&
        (contextnode_reg_counter != (RegisterNumber - 1U)))
200074ae:	687b      	ldr	r3, [r7, #4]
200074b0:	3b01      	subs	r3, #1
        (contextnode_reg_counter != NODE_CDAR_DEFAULT_OFFSET)  &&
200074b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
200074b4:	429a      	cmp	r2, r3
200074b6:	d01a      	beq.n	200074ee <DMA_List_ConvertNodeToDynamic+0xa6>
    {
      /* Format the node according to unused registers */
      DMA_List_FormatNode(current_node, currentnode_reg_counter, RegisterNumber, NODE_DYNAMIC_FORMAT);
200074b8:	2301      	movs	r3, #1
200074ba:	687a      	ldr	r2, [r7, #4]
200074bc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
200074be:	6b78      	ldr	r0, [r7, #52]	@ 0x34
200074c0:	f000 f8a6 	bl	20007610 <DMA_List_FormatNode>

      /* Update CLLR index */
      cllr_idx --;
200074c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200074c6:	3b01      	subs	r3, #1
200074c8:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Update CLLR fields */
      current_node->LinkRegisters[cllr_idx] &= ~update_link[contextnode_reg_counter];
200074ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200074cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
200074ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
200074d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200074d4:	009b      	lsls	r3, r3, #2
200074d6:	3348      	adds	r3, #72	@ 0x48
200074d8:	443b      	add	r3, r7
200074da:	f853 3c34 	ldr.w	r3, [r3, #-52]
200074de:	43db      	mvns	r3, r3
200074e0:	ea02 0103 	and.w	r1, r2, r3
200074e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200074e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
200074e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200074ec:	e01a      	b.n	20007524 <DMA_List_ConvertNodeToDynamic+0xdc>
    }
    else
    {
      /* Update context node register fields with new values */
      context_node->LinkRegisters[contextnode_reg_counter] = current_node->LinkRegisters[currentnode_reg_counter];
200074ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200074f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200074f2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
200074f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200074f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
200074fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Update CLLR fields */
      current_node->LinkRegisters[cllr_idx] |= update_link[contextnode_reg_counter];
200074fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20007500:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
20007502:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20007506:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20007508:	009b      	lsls	r3, r3, #2
2000750a:	3348      	adds	r3, #72	@ 0x48
2000750c:	443b      	add	r3, r7
2000750e:	f853 3c34 	ldr.w	r3, [r3, #-52]
20007512:	ea42 0103 	orr.w	r1, r2, r3
20007516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20007518:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
2000751a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Increment current node number register counter */
      currentnode_reg_counter++;
2000751e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20007520:	3301      	adds	r3, #1
20007522:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* Increment context node number register counter */
    contextnode_reg_counter++;
20007524:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20007526:	3301      	adds	r3, #1
20007528:	643b      	str	r3, [r7, #64]	@ 0x40
  while (contextnode_reg_counter != RegisterNumber)
2000752a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
2000752c:	687b      	ldr	r3, [r7, #4]
2000752e:	429a      	cmp	r2, r3
20007530:	d1ad      	bne.n	2000748e <DMA_List_ConvertNodeToDynamic+0x46>
  }

  /* Update node information */
  MODIFY_REG(current_node->NodeInfo, NODE_CLLR_IDX, ((currentnode_reg_counter - 1U) << NODE_CLLR_IDX_POS));
20007532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20007534:	6a1b      	ldr	r3, [r3, #32]
20007536:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
2000753a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
2000753c:	3b01      	subs	r3, #1
2000753e:	021b      	lsls	r3, r3, #8
20007540:	431a      	orrs	r2, r3
20007542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20007544:	621a      	str	r2, [r3, #32]

  /* Clear unused node fields */
  DMA_List_ClearUnusedFields(current_node, currentnode_reg_counter);
20007546:	6c79      	ldr	r1, [r7, #68]	@ 0x44
20007548:	6b78      	ldr	r0, [r7, #52]	@ 0x34
2000754a:	f000 f89a 	bl	20007682 <DMA_List_ClearUnusedFields>
}
2000754e:	bf00      	nop
20007550:	3748      	adds	r7, #72	@ 0x48
20007552:	46bd      	mov	sp, r7
20007554:	bdb0      	pop	{r4, r5, r7, pc}
20007556:	bf00      	nop
20007558:	20018788 	.word	0x20018788

2000755c <DMA_List_ConvertNodeToStatic>:
  * @retval None.
  */
static void DMA_List_ConvertNodeToStatic(uint32_t ContextNodeAddr,
                                         uint32_t CurrentNodeAddr,
                                         uint32_t RegisterNumber)
{
2000755c:	b5b0      	push	{r4, r5, r7, lr}
2000755e:	b092      	sub	sp, #72	@ 0x48
20007560:	af00      	add	r7, sp, #0
20007562:	60f8      	str	r0, [r7, #12]
20007564:	60b9      	str	r1, [r7, #8]
20007566:	607a      	str	r2, [r7, #4]
  uint32_t contextnode_reg_counter = 0U;
20007568:	2300      	movs	r3, #0
2000756a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t cllr_idx;
  uint32_t cllr_mask;
  const DMA_NodeTypeDef *context_node = (DMA_NodeTypeDef *)ContextNodeAddr;
2000756c:	68fb      	ldr	r3, [r7, #12]
2000756e:	643b      	str	r3, [r7, #64]	@ 0x40
  DMA_NodeTypeDef *current_node = (DMA_NodeTypeDef *)CurrentNodeAddr;
20007570:	68bb      	ldr	r3, [r7, #8]
20007572:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t update_link[NODE_MAXIMUM_SIZE] = {DMA_CLLR_UT1, DMA_CLLR_UT2, DMA_CLLR_UB1, DMA_CLLR_USA,
20007574:	4b25      	ldr	r3, [pc, #148]	@ (2000760c <DMA_List_ConvertNodeToStatic+0xb0>)
20007576:	f107 0414 	add.w	r4, r7, #20
2000757a:	461d      	mov	r5, r3
2000757c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
2000757e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20007580:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
20007584:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                                             DMA_CLLR_UDA, DMA_CLLR_UT3, DMA_CLLR_UB2, DMA_CLLR_ULL
                                            };

  /* Update ULL position according to register number */
  update_link[RegisterNumber - 1U] = update_link[NODE_MAXIMUM_SIZE - 1U];
20007588:	687b      	ldr	r3, [r7, #4]
2000758a:	3b01      	subs	r3, #1
2000758c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2000758e:	009b      	lsls	r3, r3, #2
20007590:	3348      	adds	r3, #72	@ 0x48
20007592:	443b      	add	r3, r7
20007594:	f843 2c34 	str.w	r2, [r3, #-52]

  /* Get context node CLLR information */
  cllr_idx  = (context_node->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
20007598:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2000759a:	6a1b      	ldr	r3, [r3, #32]
2000759c:	0a1b      	lsrs	r3, r3, #8
2000759e:	f003 0307 	and.w	r3, r3, #7
200075a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  cllr_mask = context_node->LinkRegisters[cllr_idx];
200075a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200075a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
200075a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200075ac:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Repeat for all node registers */
  while (contextnode_reg_counter != RegisterNumber)
200075ae:	e01a      	b.n	200075e6 <DMA_List_ConvertNodeToStatic+0x8a>
  {
    /* Check if node field is dynamic */
    if ((cllr_mask & update_link[contextnode_reg_counter]) == 0U)
200075b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
200075b2:	009b      	lsls	r3, r3, #2
200075b4:	3348      	adds	r3, #72	@ 0x48
200075b6:	443b      	add	r3, r7
200075b8:	f853 2c34 	ldr.w	r2, [r3, #-52]
200075bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200075be:	4013      	ands	r3, r2
200075c0:	2b00      	cmp	r3, #0
200075c2:	d10d      	bne.n	200075e0 <DMA_List_ConvertNodeToStatic+0x84>
    {
      /* Format the node according to unused registers */
      DMA_List_FormatNode(current_node, contextnode_reg_counter, RegisterNumber, NODE_STATIC_FORMAT);
200075c4:	2300      	movs	r3, #0
200075c6:	687a      	ldr	r2, [r7, #4]
200075c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
200075ca:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
200075cc:	f000 f820 	bl	20007610 <DMA_List_FormatNode>

      /* Update node field */
      current_node->LinkRegisters[contextnode_reg_counter] = context_node->LinkRegisters[contextnode_reg_counter];
200075d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200075d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200075d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
200075d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200075da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200075dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Increment context node number register counter */
    contextnode_reg_counter++;
200075e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
200075e2:	3301      	adds	r3, #1
200075e4:	647b      	str	r3, [r7, #68]	@ 0x44
  while (contextnode_reg_counter != RegisterNumber)
200075e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200075e8:	687b      	ldr	r3, [r7, #4]
200075ea:	429a      	cmp	r2, r3
200075ec:	d1e0      	bne.n	200075b0 <DMA_List_ConvertNodeToStatic+0x54>
  }

  /* Update node information */
  MODIFY_REG(current_node->NodeInfo, NODE_CLLR_IDX, ((RegisterNumber - 1U) << NODE_CLLR_IDX_POS));
200075ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200075f0:	6a1b      	ldr	r3, [r3, #32]
200075f2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
200075f6:	687b      	ldr	r3, [r7, #4]
200075f8:	3b01      	subs	r3, #1
200075fa:	021b      	lsls	r3, r3, #8
200075fc:	431a      	orrs	r2, r3
200075fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20007600:	621a      	str	r2, [r3, #32]
}
20007602:	bf00      	nop
20007604:	3748      	adds	r7, #72	@ 0x48
20007606:	46bd      	mov	sp, r7
20007608:	bdb0      	pop	{r4, r5, r7, pc}
2000760a:	bf00      	nop
2000760c:	20018788 	.word	0x20018788

20007610 <DMA_List_FormatNode>:
  */
static void DMA_List_FormatNode(DMA_NodeTypeDef *const pNode,
                                uint32_t RegisterIdx,
                                uint32_t RegisterNumber,
                                uint32_t Format)
{
20007610:	b480      	push	{r7}
20007612:	b087      	sub	sp, #28
20007614:	af00      	add	r7, sp, #0
20007616:	60f8      	str	r0, [r7, #12]
20007618:	60b9      	str	r1, [r7, #8]
2000761a:	607a      	str	r2, [r7, #4]
2000761c:	603b      	str	r3, [r7, #0]
  if (Format == NODE_DYNAMIC_FORMAT)
2000761e:	683b      	ldr	r3, [r7, #0]
20007620:	2b01      	cmp	r3, #1
20007622:	d114      	bne.n	2000764e <DMA_List_FormatNode+0x3e>
  {
    /* Repeat for all registers to be formatted */
    for (uint32_t reg_idx = RegisterIdx; reg_idx < (RegisterNumber - 1U); reg_idx++)
20007624:	68bb      	ldr	r3, [r7, #8]
20007626:	617b      	str	r3, [r7, #20]
20007628:	e00b      	b.n	20007642 <DMA_List_FormatNode+0x32>
    {
      pNode->LinkRegisters[reg_idx] = pNode->LinkRegisters[reg_idx + 1U];
2000762a:	697b      	ldr	r3, [r7, #20]
2000762c:	1c5a      	adds	r2, r3, #1
2000762e:	68fb      	ldr	r3, [r7, #12]
20007630:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
20007634:	68fb      	ldr	r3, [r7, #12]
20007636:	697a      	ldr	r2, [r7, #20]
20007638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint32_t reg_idx = RegisterIdx; reg_idx < (RegisterNumber - 1U); reg_idx++)
2000763c:	697b      	ldr	r3, [r7, #20]
2000763e:	3301      	adds	r3, #1
20007640:	617b      	str	r3, [r7, #20]
20007642:	687b      	ldr	r3, [r7, #4]
20007644:	3b01      	subs	r3, #1
20007646:	697a      	ldr	r2, [r7, #20]
20007648:	429a      	cmp	r2, r3
2000764a:	d3ee      	bcc.n	2000762a <DMA_List_FormatNode+0x1a>
    for (uint32_t reg_idx = (RegisterNumber - 2U); reg_idx > RegisterIdx; reg_idx--)
    {
      pNode->LinkRegisters[reg_idx] = pNode->LinkRegisters[reg_idx - 1U];
    }
  }
}
2000764c:	e013      	b.n	20007676 <DMA_List_FormatNode+0x66>
    for (uint32_t reg_idx = (RegisterNumber - 2U); reg_idx > RegisterIdx; reg_idx--)
2000764e:	687b      	ldr	r3, [r7, #4]
20007650:	3b02      	subs	r3, #2
20007652:	613b      	str	r3, [r7, #16]
20007654:	e00b      	b.n	2000766e <DMA_List_FormatNode+0x5e>
      pNode->LinkRegisters[reg_idx] = pNode->LinkRegisters[reg_idx - 1U];
20007656:	693b      	ldr	r3, [r7, #16]
20007658:	1e5a      	subs	r2, r3, #1
2000765a:	68fb      	ldr	r3, [r7, #12]
2000765c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
20007660:	68fb      	ldr	r3, [r7, #12]
20007662:	693a      	ldr	r2, [r7, #16]
20007664:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint32_t reg_idx = (RegisterNumber - 2U); reg_idx > RegisterIdx; reg_idx--)
20007668:	693b      	ldr	r3, [r7, #16]
2000766a:	3b01      	subs	r3, #1
2000766c:	613b      	str	r3, [r7, #16]
2000766e:	693a      	ldr	r2, [r7, #16]
20007670:	68bb      	ldr	r3, [r7, #8]
20007672:	429a      	cmp	r2, r3
20007674:	d8ef      	bhi.n	20007656 <DMA_List_FormatNode+0x46>
}
20007676:	bf00      	nop
20007678:	371c      	adds	r7, #28
2000767a:	46bd      	mov	sp, r7
2000767c:	f85d 7b04 	ldr.w	r7, [sp], #4
20007680:	4770      	bx	lr

20007682 <DMA_List_ClearUnusedFields>:
  * @param  FirstUnusedField : The first unused field to be cleared.
  * @retval None.
  */
static void DMA_List_ClearUnusedFields(DMA_NodeTypeDef *const pNode,
                                       uint32_t FirstUnusedField)
{
20007682:	b480      	push	{r7}
20007684:	b085      	sub	sp, #20
20007686:	af00      	add	r7, sp, #0
20007688:	6078      	str	r0, [r7, #4]
2000768a:	6039      	str	r1, [r7, #0]
  /* Repeat for all unused fields */
  for (uint32_t reg_idx = FirstUnusedField; reg_idx < NODE_MAXIMUM_SIZE; reg_idx++)
2000768c:	683b      	ldr	r3, [r7, #0]
2000768e:	60fb      	str	r3, [r7, #12]
20007690:	e007      	b.n	200076a2 <DMA_List_ClearUnusedFields+0x20>
  {
    pNode->LinkRegisters[reg_idx] = 0U;
20007692:	687b      	ldr	r3, [r7, #4]
20007694:	68fa      	ldr	r2, [r7, #12]
20007696:	2100      	movs	r1, #0
20007698:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint32_t reg_idx = FirstUnusedField; reg_idx < NODE_MAXIMUM_SIZE; reg_idx++)
2000769c:	68fb      	ldr	r3, [r7, #12]
2000769e:	3301      	adds	r3, #1
200076a0:	60fb      	str	r3, [r7, #12]
200076a2:	68fb      	ldr	r3, [r7, #12]
200076a4:	2b07      	cmp	r3, #7
200076a6:	d9f4      	bls.n	20007692 <DMA_List_ClearUnusedFields+0x10>
  }
}
200076a8:	bf00      	nop
200076aa:	bf00      	nop
200076ac:	3714      	adds	r7, #20
200076ae:	46bd      	mov	sp, r7
200076b0:	f85d 7b04 	ldr.w	r7, [sp], #4
200076b4:	4770      	bx	lr

200076b6 <DMA_List_UpdateDynamicQueueNodesCLLR>:
  * @param  LastNode_IsCircular : The first circular node is the last queue node or not.
  * @retval None.
  */
static void DMA_List_UpdateDynamicQueueNodesCLLR(DMA_QListTypeDef const *const pQList,
                                                 uint32_t LastNode_IsCircular)
{
200076b6:	b580      	push	{r7, lr}
200076b8:	b088      	sub	sp, #32
200076ba:	af00      	add	r7, sp, #0
200076bc:	6078      	str	r0, [r7, #4]
200076be:	6039      	str	r1, [r7, #0]
  uint32_t previous_cllr_offset;
  uint32_t current_cllr_offset = 0U;
200076c0:	2300      	movs	r3, #0
200076c2:	61fb      	str	r3, [r7, #28]
  uint32_t previousnode_addr;
  uint32_t currentnode_addr = (uint32_t)pQList->Head;
200076c4:	687b      	ldr	r3, [r7, #4]
200076c6:	681b      	ldr	r3, [r3, #0]
200076c8:	61bb      	str	r3, [r7, #24]
  uint32_t cllr_mask;
  uint32_t node_idx = 0U;
200076ca:	2300      	movs	r3, #0
200076cc:	617b      	str	r3, [r7, #20]

  /*  Repeat for all register nodes */
  while (node_idx < pQList->NodeNumber)
200076ce:	e039      	b.n	20007744 <DMA_List_UpdateDynamicQueueNodesCLLR+0x8e>
  {
    /* Get head node address */
    if (node_idx == 0U)
200076d0:	697b      	ldr	r3, [r7, #20]
200076d2:	2b00      	cmp	r3, #0
200076d4:	d106      	bne.n	200076e4 <DMA_List_UpdateDynamicQueueNodesCLLR+0x2e>
    {
      /* Get current node information */
      current_cllr_offset = (((DMA_NodeTypeDef *)currentnode_addr)->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
200076d6:	69bb      	ldr	r3, [r7, #24]
200076d8:	6a1b      	ldr	r3, [r3, #32]
200076da:	0a1b      	lsrs	r3, r3, #8
200076dc:	f003 0307 	and.w	r3, r3, #7
200076e0:	61fb      	str	r3, [r7, #28]
200076e2:	e02c      	b.n	2000773e <DMA_List_UpdateDynamicQueueNodesCLLR+0x88>
    }
    /* Calculate nodes addresses */
    else
    {
      /* Get previous node information */
      previousnode_addr = currentnode_addr;
200076e4:	69bb      	ldr	r3, [r7, #24]
200076e6:	613b      	str	r3, [r7, #16]
      previous_cllr_offset = current_cllr_offset;
200076e8:	69fb      	ldr	r3, [r7, #28]
200076ea:	60fb      	str	r3, [r7, #12]

      /* Get current node information */
      currentnode_addr = (((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[previous_cllr_offset] & DMA_CLLR_LA) +
200076ec:	693b      	ldr	r3, [r7, #16]
200076ee:	68fa      	ldr	r2, [r7, #12]
200076f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200076f4:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
200076f8:	401a      	ands	r2, r3
                         ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
200076fa:	687b      	ldr	r3, [r7, #4]
200076fc:	681b      	ldr	r3, [r3, #0]
200076fe:	0c1b      	lsrs	r3, r3, #16
20007700:	041b      	lsls	r3, r3, #16
      currentnode_addr = (((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[previous_cllr_offset] & DMA_CLLR_LA) +
20007702:	4313      	orrs	r3, r2
20007704:	61bb      	str	r3, [r7, #24]
      current_cllr_offset = (((DMA_NodeTypeDef *)currentnode_addr)->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
20007706:	69bb      	ldr	r3, [r7, #24]
20007708:	6a1b      	ldr	r3, [r3, #32]
2000770a:	0a1b      	lsrs	r3, r3, #8
2000770c:	f003 0307 	and.w	r3, r3, #7
20007710:	61fb      	str	r3, [r7, #28]

      /* Calculate CLLR register value to be updated */
      cllr_mask = (((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] & ~DMA_CLLR_LA) |
20007712:	69bb      	ldr	r3, [r7, #24]
20007714:	69fa      	ldr	r2, [r7, #28]
20007716:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000771a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
2000771e:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
                  (((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[previous_cllr_offset] & DMA_CLLR_LA);
20007722:	693a      	ldr	r2, [r7, #16]
20007724:	68f9      	ldr	r1, [r7, #12]
20007726:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
2000772a:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
2000772e:	400a      	ands	r2, r1
      cllr_mask = (((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] & ~DMA_CLLR_LA) |
20007730:	4313      	orrs	r3, r2
20007732:	60bb      	str	r3, [r7, #8]

      /* Set new CLLR value to previous node */
      ((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[previous_cllr_offset] = cllr_mask;
20007734:	693b      	ldr	r3, [r7, #16]
20007736:	68b9      	ldr	r1, [r7, #8]
20007738:	68fa      	ldr	r2, [r7, #12]
2000773a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Increment node index */
    node_idx++;
2000773e:	697b      	ldr	r3, [r7, #20]
20007740:	3301      	adds	r3, #1
20007742:	617b      	str	r3, [r7, #20]
  while (node_idx < pQList->NodeNumber)
20007744:	687b      	ldr	r3, [r7, #4]
20007746:	689b      	ldr	r3, [r3, #8]
20007748:	697a      	ldr	r2, [r7, #20]
2000774a:	429a      	cmp	r2, r3
2000774c:	d3c0      	bcc.n	200076d0 <DMA_List_UpdateDynamicQueueNodesCLLR+0x1a>
  }

  /* Check queue circularity */
  if (pQList->FirstCircularNode != 0U)
2000774e:	687b      	ldr	r3, [r7, #4]
20007750:	685b      	ldr	r3, [r3, #4]
20007752:	2b00      	cmp	r3, #0
20007754:	d021      	beq.n	2000779a <DMA_List_UpdateDynamicQueueNodesCLLR+0xe4>
  {
    /* First circular queue is not last queue node */
    if (LastNode_IsCircular == 0U)
20007756:	683b      	ldr	r3, [r7, #0]
20007758:	2b00      	cmp	r3, #0
2000775a:	d113      	bne.n	20007784 <DMA_List_UpdateDynamicQueueNodesCLLR+0xce>
    {
      /* Get CLLR node information */
      DMA_List_GetCLLRNodeInfo(((DMA_NodeTypeDef *)currentnode_addr), &cllr_mask, NULL);
2000775c:	69bb      	ldr	r3, [r7, #24]
2000775e:	f107 0108 	add.w	r1, r7, #8
20007762:	2200      	movs	r2, #0
20007764:	4618      	mov	r0, r3
20007766:	f7ff fd35 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

      /* Update CLLR register for last circular node */
      ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] =
        ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
2000776a:	687b      	ldr	r3, [r7, #4]
2000776c:	681b      	ldr	r3, [r3, #0]
2000776e:	461a      	mov	r2, r3
20007770:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20007774:	4013      	ands	r3, r2
20007776:	68b9      	ldr	r1, [r7, #8]
      ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] =
20007778:	69ba      	ldr	r2, [r7, #24]
        ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
2000777a:	4319      	orrs	r1, r3
      ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] =
2000777c:	69fb      	ldr	r3, [r7, #28]
2000777e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  else
  {
    /* Clear CLLR register for last node */
    ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] = 0U;
  }
}
20007782:	e00f      	b.n	200077a4 <DMA_List_UpdateDynamicQueueNodesCLLR+0xee>
      ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] &= ~DMA_CLLR_ULL;
20007784:	69bb      	ldr	r3, [r7, #24]
20007786:	69fa      	ldr	r2, [r7, #28]
20007788:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
2000778c:	69bb      	ldr	r3, [r7, #24]
2000778e:	f422 3180 	bic.w	r1, r2, #65536	@ 0x10000
20007792:	69fa      	ldr	r2, [r7, #28]
20007794:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20007798:	e004      	b.n	200077a4 <DMA_List_UpdateDynamicQueueNodesCLLR+0xee>
    ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] = 0U;
2000779a:	69bb      	ldr	r3, [r7, #24]
2000779c:	69fa      	ldr	r2, [r7, #28]
2000779e:	2100      	movs	r1, #0
200077a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200077a4:	bf00      	nop
200077a6:	3720      	adds	r7, #32
200077a8:	46bd      	mov	sp, r7
200077aa:	bd80      	pop	{r7, pc}

200077ac <DMA_List_UpdateStaticQueueNodesCLLR>:
  * @param  operation : The operation type.
  * @retval None.
  */
static void DMA_List_UpdateStaticQueueNodesCLLR(DMA_QListTypeDef const *const pQList,
                                                uint32_t operation)
{
200077ac:	b580      	push	{r7, lr}
200077ae:	b088      	sub	sp, #32
200077b0:	af00      	add	r7, sp, #0
200077b2:	6078      	str	r0, [r7, #4]
200077b4:	6039      	str	r1, [r7, #0]
  uint32_t currentnode_addr = (uint32_t)pQList->Head;
200077b6:	687b      	ldr	r3, [r7, #4]
200077b8:	681b      	ldr	r3, [r3, #0]
200077ba:	61fb      	str	r3, [r7, #28]
  uint32_t current_cllr_offset = ((uint32_t)pQList->Head->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
200077bc:	687b      	ldr	r3, [r7, #4]
200077be:	681b      	ldr	r3, [r3, #0]
200077c0:	6a1b      	ldr	r3, [r3, #32]
200077c2:	0a1b      	lsrs	r3, r3, #8
200077c4:	f003 0307 	and.w	r3, r3, #7
200077c8:	61bb      	str	r3, [r7, #24]
  uint32_t cllr_default_offset;
  uint32_t cllr_default_mask;
  uint32_t cllr_mask;
  uint32_t node_idx = 0U;
200077ca:	2300      	movs	r3, #0
200077cc:	613b      	str	r3, [r7, #16]

  /* Get CLLR node information */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_default_mask, &cllr_default_offset);
200077ce:	687b      	ldr	r3, [r7, #4]
200077d0:	681b      	ldr	r3, [r3, #0]
200077d2:	f107 020c 	add.w	r2, r7, #12
200077d6:	f107 0108 	add.w	r1, r7, #8
200077da:	4618      	mov	r0, r3
200077dc:	f7ff fcfa 	bl	200071d4 <DMA_List_GetCLLRNodeInfo>

  /*  Repeat for all register nodes (Bypass last queue node) */
  while (node_idx < pQList->NodeNumber)
200077e0:	e039      	b.n	20007856 <DMA_List_UpdateStaticQueueNodesCLLR+0xaa>
  {
    if (operation == UPDATE_CLLR_POSITION)
200077e2:	683b      	ldr	r3, [r7, #0]
200077e4:	2b00      	cmp	r3, #0
200077e6:	d105      	bne.n	200077f4 <DMA_List_UpdateStaticQueueNodesCLLR+0x48>
    {
      /* Get CLLR value */
      cllr_mask = ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset];
200077e8:	69fb      	ldr	r3, [r7, #28]
200077ea:	69ba      	ldr	r2, [r7, #24]
200077ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200077f0:	617b      	str	r3, [r7, #20]
200077f2:	e009      	b.n	20007808 <DMA_List_UpdateStaticQueueNodesCLLR+0x5c>
    }
    else
    {
      /* Calculate CLLR value */
      cllr_mask = (((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] & DMA_CLLR_LA) |
200077f4:	69fb      	ldr	r3, [r7, #28]
200077f6:	69ba      	ldr	r2, [r7, #24]
200077f8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
200077fc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20007800:	4013      	ands	r3, r2
20007802:	68ba      	ldr	r2, [r7, #8]
20007804:	4313      	orrs	r3, r2
20007806:	617b      	str	r3, [r7, #20]
                  cllr_default_mask;
    }

    /* Set new CLLR value to default position */
    if ((node_idx == (pQList->NodeNumber - 1U)) && (pQList->FirstCircularNode == NULL))
20007808:	687b      	ldr	r3, [r7, #4]
2000780a:	689b      	ldr	r3, [r3, #8]
2000780c:	3b01      	subs	r3, #1
2000780e:	693a      	ldr	r2, [r7, #16]
20007810:	429a      	cmp	r2, r3
20007812:	d109      	bne.n	20007828 <DMA_List_UpdateStaticQueueNodesCLLR+0x7c>
20007814:	687b      	ldr	r3, [r7, #4]
20007816:	685b      	ldr	r3, [r3, #4]
20007818:	2b00      	cmp	r3, #0
2000781a:	d105      	bne.n	20007828 <DMA_List_UpdateStaticQueueNodesCLLR+0x7c>
    {
      ((DMA_NodeTypeDef *)(currentnode_addr))->LinkRegisters[cllr_default_offset] = 0U;
2000781c:	69fb      	ldr	r3, [r7, #28]
2000781e:	68fa      	ldr	r2, [r7, #12]
20007820:	2100      	movs	r1, #0
20007822:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20007826:	e004      	b.n	20007832 <DMA_List_UpdateStaticQueueNodesCLLR+0x86>
    }
    else
    {
      ((DMA_NodeTypeDef *)(currentnode_addr))->LinkRegisters[cllr_default_offset] = cllr_mask;
20007828:	69fb      	ldr	r3, [r7, #28]
2000782a:	68fa      	ldr	r2, [r7, #12]
2000782c:	6979      	ldr	r1, [r7, #20]
2000782e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Update current node address with next node address */
    currentnode_addr = (currentnode_addr & DMA_CLBAR_LBA) | (cllr_mask & DMA_CLLR_LA);
20007832:	69fb      	ldr	r3, [r7, #28]
20007834:	0c1b      	lsrs	r3, r3, #16
20007836:	041b      	lsls	r3, r3, #16
20007838:	6979      	ldr	r1, [r7, #20]
2000783a:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
2000783e:	400a      	ands	r2, r1
20007840:	4313      	orrs	r3, r2
20007842:	61fb      	str	r3, [r7, #28]

    /* Update current CLLR offset with next CLLR offset */
    current_cllr_offset = (((DMA_NodeTypeDef *)currentnode_addr)->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
20007844:	69fb      	ldr	r3, [r7, #28]
20007846:	6a1b      	ldr	r3, [r3, #32]
20007848:	0a1b      	lsrs	r3, r3, #8
2000784a:	f003 0307 	and.w	r3, r3, #7
2000784e:	61bb      	str	r3, [r7, #24]

    /* Increment node index */
    node_idx++;
20007850:	693b      	ldr	r3, [r7, #16]
20007852:	3301      	adds	r3, #1
20007854:	613b      	str	r3, [r7, #16]
  while (node_idx < pQList->NodeNumber)
20007856:	687b      	ldr	r3, [r7, #4]
20007858:	689b      	ldr	r3, [r3, #8]
2000785a:	693a      	ldr	r2, [r7, #16]
2000785c:	429a      	cmp	r2, r3
2000785e:	d3c0      	bcc.n	200077e2 <DMA_List_UpdateStaticQueueNodesCLLR+0x36>
  }
}
20007860:	bf00      	nop
20007862:	bf00      	nop
20007864:	3720      	adds	r7, #32
20007866:	46bd      	mov	sp, r7
20007868:	bd80      	pop	{r7, pc}

2000786a <DMA_List_CleanQueue>:
  * @brief  Clean linked-list queue variable.
  * @param  pQList    : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval None.
  */
static void DMA_List_CleanQueue(DMA_QListTypeDef *const pQList)
{
2000786a:	b480      	push	{r7}
2000786c:	b083      	sub	sp, #12
2000786e:	af00      	add	r7, sp, #0
20007870:	6078      	str	r0, [r7, #4]
  /* Clear head node */
  pQList->Head = NULL;
20007872:	687b      	ldr	r3, [r7, #4]
20007874:	2200      	movs	r2, #0
20007876:	601a      	str	r2, [r3, #0]

  /* Clear first circular queue node */
  pQList->FirstCircularNode = NULL;
20007878:	687b      	ldr	r3, [r7, #4]
2000787a:	2200      	movs	r2, #0
2000787c:	605a      	str	r2, [r3, #4]

  /* Reset node number */
  pQList->NodeNumber = 0U;
2000787e:	687b      	ldr	r3, [r7, #4]
20007880:	2200      	movs	r2, #0
20007882:	609a      	str	r2, [r3, #8]

  /* Reset queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_RESET;
20007884:	687b      	ldr	r3, [r7, #4]
20007886:	2200      	movs	r2, #0
20007888:	731a      	strb	r2, [r3, #12]

  /* Reset queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000788a:	687b      	ldr	r3, [r7, #4]
2000788c:	2200      	movs	r2, #0
2000788e:	611a      	str	r2, [r3, #16]

  /* Reset queue type */
  pQList->Type = QUEUE_TYPE_STATIC;
20007890:	687b      	ldr	r3, [r7, #4]
20007892:	2200      	movs	r2, #0
20007894:	615a      	str	r2, [r3, #20]
}
20007896:	bf00      	nop
20007898:	370c      	adds	r7, #12
2000789a:	46bd      	mov	sp, r7
2000789c:	f85d 7b04 	ldr.w	r7, [sp], #4
200078a0:	4770      	bx	lr
	...

200078a4 <HAL_EXTI_SetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on EXTI configuration to be set.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
200078a4:	b480      	push	{r7}
200078a6:	b089      	sub	sp, #36	@ 0x24
200078a8:	af00      	add	r7, sp, #0
200078aa:	6078      	str	r0, [r7, #4]
200078ac:	6039      	str	r1, [r7, #0]
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
200078ae:	687b      	ldr	r3, [r7, #4]
200078b0:	2b00      	cmp	r3, #0
200078b2:	d002      	beq.n	200078ba <HAL_EXTI_SetConfigLine+0x16>
200078b4:	683b      	ldr	r3, [r7, #0]
200078b6:	2b00      	cmp	r3, #0
200078b8:	d101      	bne.n	200078be <HAL_EXTI_SetConfigLine+0x1a>
  {
    return HAL_ERROR;
200078ba:	2301      	movs	r3, #1
200078bc:	e0b7      	b.n	20007a2e <HAL_EXTI_SetConfigLine+0x18a>
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
200078be:	683b      	ldr	r3, [r7, #0]
200078c0:	681a      	ldr	r2, [r3, #0]
200078c2:	687b      	ldr	r3, [r7, #4]
200078c4:	601a      	str	r2, [r3, #0]

  /* compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
200078c6:	683b      	ldr	r3, [r7, #0]
200078c8:	681b      	ldr	r3, [r3, #0]
200078ca:	0c1b      	lsrs	r3, r3, #16
200078cc:	f003 0301 	and.w	r3, r3, #1
200078d0:	61bb      	str	r3, [r7, #24]
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
200078d2:	683b      	ldr	r3, [r7, #0]
200078d4:	681b      	ldr	r3, [r3, #0]
200078d6:	f003 031f 	and.w	r3, r3, #31
200078da:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
200078dc:	2201      	movs	r2, #1
200078de:	697b      	ldr	r3, [r7, #20]
200078e0:	fa02 f303 	lsl.w	r3, r2, r3
200078e4:	613b      	str	r3, [r7, #16]

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0U)
200078e6:	683b      	ldr	r3, [r7, #0]
200078e8:	681b      	ldr	r3, [r3, #0]
200078ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
200078ee:	2b00      	cmp	r3, #0
200078f0:	d066      	beq.n	200079c0 <HAL_EXTI_SetConfigLine+0x11c>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
200078f2:	69bb      	ldr	r3, [r7, #24]
200078f4:	015b      	lsls	r3, r3, #5
200078f6:	f103 438c 	add.w	r3, r3, #1174405120	@ 0x46000000
200078fa:	f503 3308 	add.w	r3, r3, #139264	@ 0x22000
200078fe:	60fb      	str	r3, [r7, #12]
    regval = *regaddr;
20007900:	68fb      	ldr	r3, [r7, #12]
20007902:	681b      	ldr	r3, [r3, #0]
20007904:	61fb      	str	r3, [r7, #28]

    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0U)
20007906:	683b      	ldr	r3, [r7, #0]
20007908:	689b      	ldr	r3, [r3, #8]
2000790a:	f003 0301 	and.w	r3, r3, #1
2000790e:	2b00      	cmp	r3, #0
20007910:	d004      	beq.n	2000791c <HAL_EXTI_SetConfigLine+0x78>
    {
      regval |= maskline;
20007912:	69fa      	ldr	r2, [r7, #28]
20007914:	693b      	ldr	r3, [r7, #16]
20007916:	4313      	orrs	r3, r2
20007918:	61fb      	str	r3, [r7, #28]
2000791a:	e004      	b.n	20007926 <HAL_EXTI_SetConfigLine+0x82>
    }
    else
    {
      regval &= ~maskline;
2000791c:	693b      	ldr	r3, [r7, #16]
2000791e:	43db      	mvns	r3, r3
20007920:	69fa      	ldr	r2, [r7, #28]
20007922:	4013      	ands	r3, r2
20007924:	61fb      	str	r3, [r7, #28]
    }

    /* Store rising trigger mode */
    *regaddr = regval;
20007926:	68fb      	ldr	r3, [r7, #12]
20007928:	69fa      	ldr	r2, [r7, #28]
2000792a:	601a      	str	r2, [r3, #0]

    /* Configure falling trigger */
    regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
2000792c:	69bb      	ldr	r3, [r7, #24]
2000792e:	015a      	lsls	r2, r3, #5
20007930:	4b42      	ldr	r3, [pc, #264]	@ (20007a3c <HAL_EXTI_SetConfigLine+0x198>)
20007932:	4413      	add	r3, r2
20007934:	60fb      	str	r3, [r7, #12]
    regval = *regaddr;
20007936:	68fb      	ldr	r3, [r7, #12]
20007938:	681b      	ldr	r3, [r3, #0]
2000793a:	61fb      	str	r3, [r7, #28]

    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0U)
2000793c:	683b      	ldr	r3, [r7, #0]
2000793e:	689b      	ldr	r3, [r3, #8]
20007940:	f003 0302 	and.w	r3, r3, #2
20007944:	2b00      	cmp	r3, #0
20007946:	d004      	beq.n	20007952 <HAL_EXTI_SetConfigLine+0xae>
    {
      regval |= maskline;
20007948:	69fa      	ldr	r2, [r7, #28]
2000794a:	693b      	ldr	r3, [r7, #16]
2000794c:	4313      	orrs	r3, r2
2000794e:	61fb      	str	r3, [r7, #28]
20007950:	e004      	b.n	2000795c <HAL_EXTI_SetConfigLine+0xb8>
    }
    else
    {
      regval &= ~maskline;
20007952:	693b      	ldr	r3, [r7, #16]
20007954:	43db      	mvns	r3, r3
20007956:	69fa      	ldr	r2, [r7, #28]
20007958:	4013      	ands	r3, r2
2000795a:	61fb      	str	r3, [r7, #28]
    }

    /* Store falling trigger mode */
    *regaddr = regval;
2000795c:	68fb      	ldr	r3, [r7, #12]
2000795e:	69fa      	ldr	r2, [r7, #28]
20007960:	601a      	str	r2, [r3, #0]

    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
20007962:	683b      	ldr	r3, [r7, #0]
20007964:	681b      	ldr	r3, [r3, #0]
20007966:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
2000796a:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
2000796e:	d127      	bne.n	200079c0 <HAL_EXTI_SetConfigLine+0x11c>
    {
      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[(linepos >> 2U) & 0x03UL];
20007970:	4a33      	ldr	r2, [pc, #204]	@ (20007a40 <HAL_EXTI_SetConfigLine+0x19c>)
20007972:	697b      	ldr	r3, [r7, #20]
20007974:	089b      	lsrs	r3, r3, #2
20007976:	f003 0303 	and.w	r3, r3, #3
2000797a:	3318      	adds	r3, #24
2000797c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20007980:	61fb      	str	r3, [r7, #28]
      regval &= ~(EXTI_EXTICR1_EXTI0 << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
20007982:	697b      	ldr	r3, [r7, #20]
20007984:	f003 0303 	and.w	r3, r3, #3
20007988:	00db      	lsls	r3, r3, #3
2000798a:	220f      	movs	r2, #15
2000798c:	fa02 f303 	lsl.w	r3, r2, r3
20007990:	43db      	mvns	r3, r3
20007992:	69fa      	ldr	r2, [r7, #28]
20007994:	4013      	ands	r3, r2
20007996:	61fb      	str	r3, [r7, #28]
      regval |= (pExtiConfig->GPIOSel << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
20007998:	683b      	ldr	r3, [r7, #0]
2000799a:	68da      	ldr	r2, [r3, #12]
2000799c:	697b      	ldr	r3, [r7, #20]
2000799e:	f003 0303 	and.w	r3, r3, #3
200079a2:	00db      	lsls	r3, r3, #3
200079a4:	fa02 f303 	lsl.w	r3, r2, r3
200079a8:	69fa      	ldr	r2, [r7, #28]
200079aa:	4313      	orrs	r3, r2
200079ac:	61fb      	str	r3, [r7, #28]
      EXTI->EXTICR[(linepos >> 2U) & 0x03UL] = regval;
200079ae:	4924      	ldr	r1, [pc, #144]	@ (20007a40 <HAL_EXTI_SetConfigLine+0x19c>)
200079b0:	697b      	ldr	r3, [r7, #20]
200079b2:	089b      	lsrs	r3, r3, #2
200079b4:	f003 0303 	and.w	r3, r3, #3
200079b8:	3318      	adds	r3, #24
200079ba:	69fa      	ldr	r2, [r7, #28]
200079bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  /* Configure interrupt mode : read current mode */
  regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
200079c0:	69bb      	ldr	r3, [r7, #24]
200079c2:	011a      	lsls	r2, r3, #4
200079c4:	4b1f      	ldr	r3, [pc, #124]	@ (20007a44 <HAL_EXTI_SetConfigLine+0x1a0>)
200079c6:	4413      	add	r3, r2
200079c8:	60fb      	str	r3, [r7, #12]
  regval = *regaddr;
200079ca:	68fb      	ldr	r3, [r7, #12]
200079cc:	681b      	ldr	r3, [r3, #0]
200079ce:	61fb      	str	r3, [r7, #28]

  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0U)
200079d0:	683b      	ldr	r3, [r7, #0]
200079d2:	685b      	ldr	r3, [r3, #4]
200079d4:	f003 0301 	and.w	r3, r3, #1
200079d8:	2b00      	cmp	r3, #0
200079da:	d004      	beq.n	200079e6 <HAL_EXTI_SetConfigLine+0x142>
  {
    regval |= maskline;
200079dc:	69fa      	ldr	r2, [r7, #28]
200079de:	693b      	ldr	r3, [r7, #16]
200079e0:	4313      	orrs	r3, r2
200079e2:	61fb      	str	r3, [r7, #28]
200079e4:	e004      	b.n	200079f0 <HAL_EXTI_SetConfigLine+0x14c>
  }
  else
  {
    regval &= ~maskline;
200079e6:	693b      	ldr	r3, [r7, #16]
200079e8:	43db      	mvns	r3, r3
200079ea:	69fa      	ldr	r2, [r7, #28]
200079ec:	4013      	ands	r3, r2
200079ee:	61fb      	str	r3, [r7, #28]
  }

  /* Store interrupt mode */
  *regaddr = regval;
200079f0:	68fb      	ldr	r3, [r7, #12]
200079f2:	69fa      	ldr	r2, [r7, #28]
200079f4:	601a      	str	r2, [r3, #0]

  /* Configure event mode : read current mode */
  regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
200079f6:	69bb      	ldr	r3, [r7, #24]
200079f8:	011a      	lsls	r2, r3, #4
200079fa:	4b13      	ldr	r3, [pc, #76]	@ (20007a48 <HAL_EXTI_SetConfigLine+0x1a4>)
200079fc:	4413      	add	r3, r2
200079fe:	60fb      	str	r3, [r7, #12]
  regval = *regaddr;
20007a00:	68fb      	ldr	r3, [r7, #12]
20007a02:	681b      	ldr	r3, [r3, #0]
20007a04:	61fb      	str	r3, [r7, #28]

  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0U)
20007a06:	683b      	ldr	r3, [r7, #0]
20007a08:	685b      	ldr	r3, [r3, #4]
20007a0a:	f003 0302 	and.w	r3, r3, #2
20007a0e:	2b00      	cmp	r3, #0
20007a10:	d004      	beq.n	20007a1c <HAL_EXTI_SetConfigLine+0x178>
  {
    regval |= maskline;
20007a12:	69fa      	ldr	r2, [r7, #28]
20007a14:	693b      	ldr	r3, [r7, #16]
20007a16:	4313      	orrs	r3, r2
20007a18:	61fb      	str	r3, [r7, #28]
20007a1a:	e004      	b.n	20007a26 <HAL_EXTI_SetConfigLine+0x182>
  }
  else
  {
    regval &= ~maskline;
20007a1c:	693b      	ldr	r3, [r7, #16]
20007a1e:	43db      	mvns	r3, r3
20007a20:	69fa      	ldr	r2, [r7, #28]
20007a22:	4013      	ands	r3, r2
20007a24:	61fb      	str	r3, [r7, #28]
  }

  /* Store event mode */
  *regaddr = regval;
20007a26:	68fb      	ldr	r3, [r7, #12]
20007a28:	69fa      	ldr	r2, [r7, #28]
20007a2a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
20007a2c:	2300      	movs	r3, #0
}
20007a2e:	4618      	mov	r0, r3
20007a30:	3724      	adds	r7, #36	@ 0x24
20007a32:	46bd      	mov	sp, r7
20007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
20007a38:	4770      	bx	lr
20007a3a:	bf00      	nop
20007a3c:	46022004 	.word	0x46022004
20007a40:	46022000 	.word	0x46022000
20007a44:	46022080 	.word	0x46022080
20007a48:	46022084 	.word	0x46022084

20007a4c <HAL_EXTI_GetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on structure to store Exti configuration.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
20007a4c:	b480      	push	{r7}
20007a4e:	b089      	sub	sp, #36	@ 0x24
20007a50:	af00      	add	r7, sp, #0
20007a52:	6078      	str	r0, [r7, #4]
20007a54:	6039      	str	r1, [r7, #0]
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
20007a56:	687b      	ldr	r3, [r7, #4]
20007a58:	2b00      	cmp	r3, #0
20007a5a:	d002      	beq.n	20007a62 <HAL_EXTI_GetConfigLine+0x16>
20007a5c:	683b      	ldr	r3, [r7, #0]
20007a5e:	2b00      	cmp	r3, #0
20007a60:	d101      	bne.n	20007a66 <HAL_EXTI_GetConfigLine+0x1a>
  {
    return HAL_ERROR;
20007a62:	2301      	movs	r3, #1
20007a64:	e087      	b.n	20007b76 <HAL_EXTI_GetConfigLine+0x12a>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configiguration structure */
  pExtiConfig->Line = hexti->Line;
20007a66:	687b      	ldr	r3, [r7, #4]
20007a68:	681a      	ldr	r2, [r3, #0]
20007a6a:	683b      	ldr	r3, [r7, #0]
20007a6c:	601a      	str	r2, [r3, #0]

  /* compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007a6e:	683b      	ldr	r3, [r7, #0]
20007a70:	681b      	ldr	r3, [r3, #0]
20007a72:	0c1b      	lsrs	r3, r3, #16
20007a74:	f003 0301 	and.w	r3, r3, #1
20007a78:	61fb      	str	r3, [r7, #28]
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
20007a7a:	683b      	ldr	r3, [r7, #0]
20007a7c:	681b      	ldr	r3, [r3, #0]
20007a7e:	f003 031f 	and.w	r3, r3, #31
20007a82:	61bb      	str	r3, [r7, #24]
  maskline = (1UL << linepos);
20007a84:	2201      	movs	r2, #1
20007a86:	69bb      	ldr	r3, [r7, #24]
20007a88:	fa02 f303 	lsl.w	r3, r2, r3
20007a8c:	617b      	str	r3, [r7, #20]

  /* 1] Get core mode : interrupt */
  regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
20007a8e:	69fb      	ldr	r3, [r7, #28]
20007a90:	011a      	lsls	r2, r3, #4
20007a92:	4b3c      	ldr	r3, [pc, #240]	@ (20007b84 <HAL_EXTI_GetConfigLine+0x138>)
20007a94:	4413      	add	r3, r2
20007a96:	613b      	str	r3, [r7, #16]
  regval = *regaddr;
20007a98:	693b      	ldr	r3, [r7, #16]
20007a9a:	681b      	ldr	r3, [r3, #0]
20007a9c:	60fb      	str	r3, [r7, #12]

  /* Check if selected line is enable */
  if ((regval & maskline) != 0U)
20007a9e:	68fa      	ldr	r2, [r7, #12]
20007aa0:	697b      	ldr	r3, [r7, #20]
20007aa2:	4013      	ands	r3, r2
20007aa4:	2b00      	cmp	r3, #0
20007aa6:	d003      	beq.n	20007ab0 <HAL_EXTI_GetConfigLine+0x64>
  {
    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
20007aa8:	683b      	ldr	r3, [r7, #0]
20007aaa:	2201      	movs	r2, #1
20007aac:	605a      	str	r2, [r3, #4]
20007aae:	e002      	b.n	20007ab6 <HAL_EXTI_GetConfigLine+0x6a>
  }
  else
  {
    pExtiConfig->Mode = EXTI_MODE_NONE;
20007ab0:	683b      	ldr	r3, [r7, #0]
20007ab2:	2200      	movs	r2, #0
20007ab4:	605a      	str	r2, [r3, #4]
  }

  /* Get event mode */
  regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
20007ab6:	69fb      	ldr	r3, [r7, #28]
20007ab8:	011a      	lsls	r2, r3, #4
20007aba:	4b33      	ldr	r3, [pc, #204]	@ (20007b88 <HAL_EXTI_GetConfigLine+0x13c>)
20007abc:	4413      	add	r3, r2
20007abe:	613b      	str	r3, [r7, #16]
  regval = *regaddr;
20007ac0:	693b      	ldr	r3, [r7, #16]
20007ac2:	681b      	ldr	r3, [r3, #0]
20007ac4:	60fb      	str	r3, [r7, #12]

  /* Check if selected line is enable */
  if ((regval & maskline) != 0U)
20007ac6:	68fa      	ldr	r2, [r7, #12]
20007ac8:	697b      	ldr	r3, [r7, #20]
20007aca:	4013      	ands	r3, r2
20007acc:	2b00      	cmp	r3, #0
20007ace:	d005      	beq.n	20007adc <HAL_EXTI_GetConfigLine+0x90>
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
20007ad0:	683b      	ldr	r3, [r7, #0]
20007ad2:	685b      	ldr	r3, [r3, #4]
20007ad4:	f043 0202 	orr.w	r2, r3, #2
20007ad8:	683b      	ldr	r3, [r7, #0]
20007ada:	605a      	str	r2, [r3, #4]
  }

  /* 2] Get trigger for configurable lines : rising */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0U)
20007adc:	683b      	ldr	r3, [r7, #0]
20007ade:	681b      	ldr	r3, [r3, #0]
20007ae0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20007ae4:	2b00      	cmp	r3, #0
20007ae6:	d045      	beq.n	20007b74 <HAL_EXTI_GetConfigLine+0x128>
  {
    regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007ae8:	69fb      	ldr	r3, [r7, #28]
20007aea:	015b      	lsls	r3, r3, #5
20007aec:	f103 438c 	add.w	r3, r3, #1174405120	@ 0x46000000
20007af0:	f503 3308 	add.w	r3, r3, #139264	@ 0x22000
20007af4:	613b      	str	r3, [r7, #16]
    regval = *regaddr;
20007af6:	693b      	ldr	r3, [r7, #16]
20007af8:	681b      	ldr	r3, [r3, #0]
20007afa:	60fb      	str	r3, [r7, #12]

    /* Get default Trigger and GPIOSel configuration */
    pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
20007afc:	683b      	ldr	r3, [r7, #0]
20007afe:	2200      	movs	r2, #0
20007b00:	609a      	str	r2, [r3, #8]
    pExtiConfig->GPIOSel = 0x00u;
20007b02:	683b      	ldr	r3, [r7, #0]
20007b04:	2200      	movs	r2, #0
20007b06:	60da      	str	r2, [r3, #12]

    /* Check if configuration of selected line is enable */
    if ((regval & maskline) != 0U)
20007b08:	68fa      	ldr	r2, [r7, #12]
20007b0a:	697b      	ldr	r3, [r7, #20]
20007b0c:	4013      	ands	r3, r2
20007b0e:	2b00      	cmp	r3, #0
20007b10:	d002      	beq.n	20007b18 <HAL_EXTI_GetConfigLine+0xcc>
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
20007b12:	683b      	ldr	r3, [r7, #0]
20007b14:	2201      	movs	r2, #1
20007b16:	609a      	str	r2, [r3, #8]
    }

    /* Get falling configuration */
    regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007b18:	69fb      	ldr	r3, [r7, #28]
20007b1a:	015a      	lsls	r2, r3, #5
20007b1c:	4b1b      	ldr	r3, [pc, #108]	@ (20007b8c <HAL_EXTI_GetConfigLine+0x140>)
20007b1e:	4413      	add	r3, r2
20007b20:	613b      	str	r3, [r7, #16]
    regval = *regaddr;
20007b22:	693b      	ldr	r3, [r7, #16]
20007b24:	681b      	ldr	r3, [r3, #0]
20007b26:	60fb      	str	r3, [r7, #12]

    /* Check if configuration of selected line is enable */
    if ((regval & maskline) != 0U)
20007b28:	68fa      	ldr	r2, [r7, #12]
20007b2a:	697b      	ldr	r3, [r7, #20]
20007b2c:	4013      	ands	r3, r2
20007b2e:	2b00      	cmp	r3, #0
20007b30:	d005      	beq.n	20007b3e <HAL_EXTI_GetConfigLine+0xf2>
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
20007b32:	683b      	ldr	r3, [r7, #0]
20007b34:	689b      	ldr	r3, [r3, #8]
20007b36:	f043 0202 	orr.w	r2, r3, #2
20007b3a:	683b      	ldr	r3, [r7, #0]
20007b3c:	609a      	str	r2, [r3, #8]
    }

    /* Get Gpio port selection for gpio lines */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
20007b3e:	683b      	ldr	r3, [r7, #0]
20007b40:	681b      	ldr	r3, [r3, #0]
20007b42:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
20007b46:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
20007b4a:	d113      	bne.n	20007b74 <HAL_EXTI_GetConfigLine+0x128>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[(linepos >> 2U) & 0x03UL];
20007b4c:	4a10      	ldr	r2, [pc, #64]	@ (20007b90 <HAL_EXTI_GetConfigLine+0x144>)
20007b4e:	69bb      	ldr	r3, [r7, #24]
20007b50:	089b      	lsrs	r3, r3, #2
20007b52:	f003 0303 	and.w	r3, r3, #3
20007b56:	3318      	adds	r3, #24
20007b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20007b5c:	60fb      	str	r3, [r7, #12]
      pExtiConfig->GPIOSel = (regval >> (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U))) & EXTI_EXTICR1_EXTI0;
20007b5e:	69bb      	ldr	r3, [r7, #24]
20007b60:	f003 0303 	and.w	r3, r3, #3
20007b64:	00db      	lsls	r3, r3, #3
20007b66:	68fa      	ldr	r2, [r7, #12]
20007b68:	fa22 f303 	lsr.w	r3, r2, r3
20007b6c:	f003 020f 	and.w	r2, r3, #15
20007b70:	683b      	ldr	r3, [r7, #0]
20007b72:	60da      	str	r2, [r3, #12]
    }
  }

  return HAL_OK;
20007b74:	2300      	movs	r3, #0
}
20007b76:	4618      	mov	r0, r3
20007b78:	3724      	adds	r7, #36	@ 0x24
20007b7a:	46bd      	mov	sp, r7
20007b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
20007b80:	4770      	bx	lr
20007b82:	bf00      	nop
20007b84:	46022080 	.word	0x46022080
20007b88:	46022084 	.word	0x46022084
20007b8c:	46022004 	.word	0x46022004
20007b90:	46022000 	.word	0x46022000

20007b94 <HAL_EXTI_ClearConfigLine>:
  * @brief  Clear whole configuration of a dedicated Exti line.
  * @param  hexti Exti handle.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(const EXTI_HandleTypeDef *hexti)
{
20007b94:	b480      	push	{r7}
20007b96:	b089      	sub	sp, #36	@ 0x24
20007b98:	af00      	add	r7, sp, #0
20007b9a:	6078      	str	r0, [r7, #4]
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if (hexti == NULL)
20007b9c:	687b      	ldr	r3, [r7, #4]
20007b9e:	2b00      	cmp	r3, #0
20007ba0:	d101      	bne.n	20007ba6 <HAL_EXTI_ClearConfigLine+0x12>
  {
    return HAL_ERROR;
20007ba2:	2301      	movs	r3, #1
20007ba4:	e074      	b.n	20007c90 <HAL_EXTI_ClearConfigLine+0xfc>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007ba6:	687b      	ldr	r3, [r7, #4]
20007ba8:	681b      	ldr	r3, [r3, #0]
20007baa:	0c1b      	lsrs	r3, r3, #16
20007bac:	f003 0301 	and.w	r3, r3, #1
20007bb0:	61fb      	str	r3, [r7, #28]
  linepos = (hexti->Line & EXTI_PIN_MASK);
20007bb2:	687b      	ldr	r3, [r7, #4]
20007bb4:	681b      	ldr	r3, [r3, #0]
20007bb6:	f003 031f 	and.w	r3, r3, #31
20007bba:	61bb      	str	r3, [r7, #24]
  maskline = (1UL << linepos);
20007bbc:	2201      	movs	r2, #1
20007bbe:	69bb      	ldr	r3, [r7, #24]
20007bc0:	fa02 f303 	lsl.w	r3, r2, r3
20007bc4:	617b      	str	r3, [r7, #20]

  /* 1] Clear interrupt mode */
  regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
20007bc6:	69fb      	ldr	r3, [r7, #28]
20007bc8:	011a      	lsls	r2, r3, #4
20007bca:	4b34      	ldr	r3, [pc, #208]	@ (20007c9c <HAL_EXTI_ClearConfigLine+0x108>)
20007bcc:	4413      	add	r3, r2
20007bce:	613b      	str	r3, [r7, #16]
  regval = (*regaddr & ~maskline);
20007bd0:	693b      	ldr	r3, [r7, #16]
20007bd2:	681a      	ldr	r2, [r3, #0]
20007bd4:	697b      	ldr	r3, [r7, #20]
20007bd6:	43db      	mvns	r3, r3
20007bd8:	4013      	ands	r3, r2
20007bda:	60fb      	str	r3, [r7, #12]
  *regaddr = regval;
20007bdc:	693b      	ldr	r3, [r7, #16]
20007bde:	68fa      	ldr	r2, [r7, #12]
20007be0:	601a      	str	r2, [r3, #0]

  /* 2] Clear event mode */
  regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
20007be2:	69fb      	ldr	r3, [r7, #28]
20007be4:	011a      	lsls	r2, r3, #4
20007be6:	4b2e      	ldr	r3, [pc, #184]	@ (20007ca0 <HAL_EXTI_ClearConfigLine+0x10c>)
20007be8:	4413      	add	r3, r2
20007bea:	613b      	str	r3, [r7, #16]
  regval = (*regaddr & ~maskline);
20007bec:	693b      	ldr	r3, [r7, #16]
20007bee:	681a      	ldr	r2, [r3, #0]
20007bf0:	697b      	ldr	r3, [r7, #20]
20007bf2:	43db      	mvns	r3, r3
20007bf4:	4013      	ands	r3, r2
20007bf6:	60fb      	str	r3, [r7, #12]
  *regaddr = regval;
20007bf8:	693b      	ldr	r3, [r7, #16]
20007bfa:	68fa      	ldr	r2, [r7, #12]
20007bfc:	601a      	str	r2, [r3, #0]

  /* 3] Clear triggers in case of configurable lines */
  if ((hexti->Line & EXTI_CONFIG) != 0U)
20007bfe:	687b      	ldr	r3, [r7, #4]
20007c00:	681b      	ldr	r3, [r3, #0]
20007c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20007c06:	2b00      	cmp	r3, #0
20007c08:	d041      	beq.n	20007c8e <HAL_EXTI_ClearConfigLine+0xfa>
  {
    regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007c0a:	69fb      	ldr	r3, [r7, #28]
20007c0c:	015b      	lsls	r3, r3, #5
20007c0e:	f103 438c 	add.w	r3, r3, #1174405120	@ 0x46000000
20007c12:	f503 3308 	add.w	r3, r3, #139264	@ 0x22000
20007c16:	613b      	str	r3, [r7, #16]
    regval = (*regaddr & ~maskline);
20007c18:	693b      	ldr	r3, [r7, #16]
20007c1a:	681a      	ldr	r2, [r3, #0]
20007c1c:	697b      	ldr	r3, [r7, #20]
20007c1e:	43db      	mvns	r3, r3
20007c20:	4013      	ands	r3, r2
20007c22:	60fb      	str	r3, [r7, #12]
    *regaddr = regval;
20007c24:	693b      	ldr	r3, [r7, #16]
20007c26:	68fa      	ldr	r2, [r7, #12]
20007c28:	601a      	str	r2, [r3, #0]

    regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007c2a:	69fb      	ldr	r3, [r7, #28]
20007c2c:	015a      	lsls	r2, r3, #5
20007c2e:	4b1d      	ldr	r3, [pc, #116]	@ (20007ca4 <HAL_EXTI_ClearConfigLine+0x110>)
20007c30:	4413      	add	r3, r2
20007c32:	613b      	str	r3, [r7, #16]
    regval = (*regaddr & ~maskline);
20007c34:	693b      	ldr	r3, [r7, #16]
20007c36:	681a      	ldr	r2, [r3, #0]
20007c38:	697b      	ldr	r3, [r7, #20]
20007c3a:	43db      	mvns	r3, r3
20007c3c:	4013      	ands	r3, r2
20007c3e:	60fb      	str	r3, [r7, #12]
    *regaddr = regval;
20007c40:	693b      	ldr	r3, [r7, #16]
20007c42:	68fa      	ldr	r2, [r7, #12]
20007c44:	601a      	str	r2, [r3, #0]

    /* Get Gpio port selection for gpio lines */
    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
20007c46:	687b      	ldr	r3, [r7, #4]
20007c48:	681b      	ldr	r3, [r3, #0]
20007c4a:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
20007c4e:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
20007c52:	d11c      	bne.n	20007c8e <HAL_EXTI_ClearConfigLine+0xfa>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[(linepos >> 2U) & 0x03UL];
20007c54:	4a14      	ldr	r2, [pc, #80]	@ (20007ca8 <HAL_EXTI_ClearConfigLine+0x114>)
20007c56:	69bb      	ldr	r3, [r7, #24]
20007c58:	089b      	lsrs	r3, r3, #2
20007c5a:	f003 0303 	and.w	r3, r3, #3
20007c5e:	3318      	adds	r3, #24
20007c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20007c64:	60fb      	str	r3, [r7, #12]
      regval &= ~(EXTI_EXTICR1_EXTI0 << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
20007c66:	69bb      	ldr	r3, [r7, #24]
20007c68:	f003 0303 	and.w	r3, r3, #3
20007c6c:	00db      	lsls	r3, r3, #3
20007c6e:	220f      	movs	r2, #15
20007c70:	fa02 f303 	lsl.w	r3, r2, r3
20007c74:	43db      	mvns	r3, r3
20007c76:	68fa      	ldr	r2, [r7, #12]
20007c78:	4013      	ands	r3, r2
20007c7a:	60fb      	str	r3, [r7, #12]
      EXTI->EXTICR[(linepos >> 2U) & 0x03UL] = regval;
20007c7c:	490a      	ldr	r1, [pc, #40]	@ (20007ca8 <HAL_EXTI_ClearConfigLine+0x114>)
20007c7e:	69bb      	ldr	r3, [r7, #24]
20007c80:	089b      	lsrs	r3, r3, #2
20007c82:	f003 0303 	and.w	r3, r3, #3
20007c86:	3318      	adds	r3, #24
20007c88:	68fa      	ldr	r2, [r7, #12]
20007c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  return HAL_OK;
20007c8e:	2300      	movs	r3, #0
}
20007c90:	4618      	mov	r0, r3
20007c92:	3724      	adds	r7, #36	@ 0x24
20007c94:	46bd      	mov	sp, r7
20007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
20007c9a:	4770      	bx	lr
20007c9c:	46022080 	.word	0x46022080
20007ca0:	46022084 	.word	0x46022084
20007ca4:	46022004 	.word	0x46022004
20007ca8:	46022000 	.word	0x46022000

20007cac <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
20007cac:	b480      	push	{r7}
20007cae:	b087      	sub	sp, #28
20007cb0:	af00      	add	r7, sp, #0
20007cb2:	60f8      	str	r0, [r7, #12]
20007cb4:	460b      	mov	r3, r1
20007cb6:	607a      	str	r2, [r7, #4]
20007cb8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
20007cba:	2300      	movs	r3, #0
20007cbc:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
20007cbe:	7afb      	ldrb	r3, [r7, #11]
20007cc0:	2b02      	cmp	r3, #2
20007cc2:	d011      	beq.n	20007ce8 <HAL_EXTI_RegisterCallback+0x3c>
20007cc4:	2b02      	cmp	r3, #2
20007cc6:	dc13      	bgt.n	20007cf0 <HAL_EXTI_RegisterCallback+0x44>
20007cc8:	2b00      	cmp	r3, #0
20007cca:	d002      	beq.n	20007cd2 <HAL_EXTI_RegisterCallback+0x26>
20007ccc:	2b01      	cmp	r3, #1
20007cce:	d007      	beq.n	20007ce0 <HAL_EXTI_RegisterCallback+0x34>
20007cd0:	e00e      	b.n	20007cf0 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
20007cd2:	68fb      	ldr	r3, [r7, #12]
20007cd4:	687a      	ldr	r2, [r7, #4]
20007cd6:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
20007cd8:	68fb      	ldr	r3, [r7, #12]
20007cda:	687a      	ldr	r2, [r7, #4]
20007cdc:	609a      	str	r2, [r3, #8]
      break;
20007cde:	e00a      	b.n	20007cf6 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
20007ce0:	68fb      	ldr	r3, [r7, #12]
20007ce2:	687a      	ldr	r2, [r7, #4]
20007ce4:	605a      	str	r2, [r3, #4]
      break;
20007ce6:	e006      	b.n	20007cf6 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
20007ce8:	68fb      	ldr	r3, [r7, #12]
20007cea:	687a      	ldr	r2, [r7, #4]
20007cec:	609a      	str	r2, [r3, #8]
      break;
20007cee:	e002      	b.n	20007cf6 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
20007cf0:	2301      	movs	r3, #1
20007cf2:	75fb      	strb	r3, [r7, #23]
      break;
20007cf4:	bf00      	nop
  }

  return status;
20007cf6:	7dfb      	ldrb	r3, [r7, #23]
}
20007cf8:	4618      	mov	r0, r3
20007cfa:	371c      	adds	r7, #28
20007cfc:	46bd      	mov	sp, r7
20007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
20007d02:	4770      	bx	lr

20007d04 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
20007d04:	b480      	push	{r7}
20007d06:	b083      	sub	sp, #12
20007d08:	af00      	add	r7, sp, #0
20007d0a:	6078      	str	r0, [r7, #4]
20007d0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
20007d0e:	687b      	ldr	r3, [r7, #4]
20007d10:	2b00      	cmp	r3, #0
20007d12:	d101      	bne.n	20007d18 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
20007d14:	2301      	movs	r3, #1
20007d16:	e003      	b.n	20007d20 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
20007d18:	687b      	ldr	r3, [r7, #4]
20007d1a:	683a      	ldr	r2, [r7, #0]
20007d1c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
20007d1e:	2300      	movs	r3, #0
  }
}
20007d20:	4618      	mov	r0, r3
20007d22:	370c      	adds	r7, #12
20007d24:	46bd      	mov	sp, r7
20007d26:	f85d 7b04 	ldr.w	r7, [sp], #4
20007d2a:	4770      	bx	lr

20007d2c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
20007d2c:	b580      	push	{r7, lr}
20007d2e:	b086      	sub	sp, #24
20007d30:	af00      	add	r7, sp, #0
20007d32:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007d34:	687b      	ldr	r3, [r7, #4]
20007d36:	681b      	ldr	r3, [r3, #0]
20007d38:	0c1b      	lsrs	r3, r3, #16
20007d3a:	f003 0301 	and.w	r3, r3, #1
20007d3e:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
20007d40:	687b      	ldr	r3, [r7, #4]
20007d42:	681b      	ldr	r3, [r3, #0]
20007d44:	f003 031f 	and.w	r3, r3, #31
20007d48:	2201      	movs	r2, #1
20007d4a:	fa02 f303 	lsl.w	r3, r2, r3
20007d4e:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
20007d50:	697b      	ldr	r3, [r7, #20]
20007d52:	015a      	lsls	r2, r3, #5
20007d54:	4b17      	ldr	r3, [pc, #92]	@ (20007db4 <HAL_EXTI_IRQHandler+0x88>)
20007d56:	4413      	add	r3, r2
20007d58:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
20007d5a:	68fb      	ldr	r3, [r7, #12]
20007d5c:	681b      	ldr	r3, [r3, #0]
20007d5e:	693a      	ldr	r2, [r7, #16]
20007d60:	4013      	ands	r3, r2
20007d62:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
20007d64:	68bb      	ldr	r3, [r7, #8]
20007d66:	2b00      	cmp	r3, #0
20007d68:	d009      	beq.n	20007d7e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
20007d6a:	68fb      	ldr	r3, [r7, #12]
20007d6c:	693a      	ldr	r2, [r7, #16]
20007d6e:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
20007d70:	687b      	ldr	r3, [r7, #4]
20007d72:	685b      	ldr	r3, [r3, #4]
20007d74:	2b00      	cmp	r3, #0
20007d76:	d002      	beq.n	20007d7e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
20007d78:	687b      	ldr	r3, [r7, #4]
20007d7a:	685b      	ldr	r3, [r3, #4]
20007d7c:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
20007d7e:	697b      	ldr	r3, [r7, #20]
20007d80:	015a      	lsls	r2, r3, #5
20007d82:	4b0d      	ldr	r3, [pc, #52]	@ (20007db8 <HAL_EXTI_IRQHandler+0x8c>)
20007d84:	4413      	add	r3, r2
20007d86:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
20007d88:	68fb      	ldr	r3, [r7, #12]
20007d8a:	681b      	ldr	r3, [r3, #0]
20007d8c:	693a      	ldr	r2, [r7, #16]
20007d8e:	4013      	ands	r3, r2
20007d90:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
20007d92:	68bb      	ldr	r3, [r7, #8]
20007d94:	2b00      	cmp	r3, #0
20007d96:	d009      	beq.n	20007dac <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
20007d98:	68fb      	ldr	r3, [r7, #12]
20007d9a:	693a      	ldr	r2, [r7, #16]
20007d9c:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
20007d9e:	687b      	ldr	r3, [r7, #4]
20007da0:	689b      	ldr	r3, [r3, #8]
20007da2:	2b00      	cmp	r3, #0
20007da4:	d002      	beq.n	20007dac <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
20007da6:	687b      	ldr	r3, [r7, #4]
20007da8:	689b      	ldr	r3, [r3, #8]
20007daa:	4798      	blx	r3
    }
  }
}
20007dac:	bf00      	nop
20007dae:	3718      	adds	r7, #24
20007db0:	46bd      	mov	sp, r7
20007db2:	bd80      	pop	{r7, pc}
20007db4:	4602200c 	.word	0x4602200c
20007db8:	46022010 	.word	0x46022010

20007dbc <HAL_EXTI_GetPending>:
  *           @arg @ref EXTI_TRIGGER_RISING
  *           @arg @ref EXTI_TRIGGER_FALLING
  * @retval 1 if interrupt is pending else 0.
  */
uint32_t HAL_EXTI_GetPending(const EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
20007dbc:	b480      	push	{r7}
20007dbe:	b089      	sub	sp, #36	@ 0x24
20007dc0:	af00      	add	r7, sp, #0
20007dc2:	6078      	str	r0, [r7, #4]
20007dc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007dc6:	687b      	ldr	r3, [r7, #4]
20007dc8:	681b      	ldr	r3, [r3, #0]
20007dca:	0c1b      	lsrs	r3, r3, #16
20007dcc:	f003 0301 	and.w	r3, r3, #1
20007dd0:	61bb      	str	r3, [r7, #24]
  linepos = (hexti->Line & EXTI_PIN_MASK);
20007dd2:	687b      	ldr	r3, [r7, #4]
20007dd4:	681b      	ldr	r3, [r3, #0]
20007dd6:	f003 031f 	and.w	r3, r3, #31
20007dda:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
20007ddc:	2201      	movs	r2, #1
20007dde:	697b      	ldr	r3, [r7, #20]
20007de0:	fa02 f303 	lsl.w	r3, r2, r3
20007de4:	613b      	str	r3, [r7, #16]

  if (Edge != EXTI_TRIGGER_RISING)
20007de6:	683b      	ldr	r3, [r7, #0]
20007de8:	2b01      	cmp	r3, #1
20007dea:	d005      	beq.n	20007df8 <HAL_EXTI_GetPending+0x3c>
  {
    /* Get falling edge pending bit */
    regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
20007dec:	69bb      	ldr	r3, [r7, #24]
20007dee:	015a      	lsls	r2, r3, #5
20007df0:	4b0b      	ldr	r3, [pc, #44]	@ (20007e20 <HAL_EXTI_GetPending+0x64>)
20007df2:	4413      	add	r3, r2
20007df4:	61fb      	str	r3, [r7, #28]
20007df6:	e004      	b.n	20007e02 <HAL_EXTI_GetPending+0x46>
  }
  else
  {
    /* Get rising edge pending bit */
    regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
20007df8:	69bb      	ldr	r3, [r7, #24]
20007dfa:	015a      	lsls	r2, r3, #5
20007dfc:	4b09      	ldr	r3, [pc, #36]	@ (20007e24 <HAL_EXTI_GetPending+0x68>)
20007dfe:	4413      	add	r3, r2
20007e00:	61fb      	str	r3, [r7, #28]
  }

  /* return 1 if bit is set else 0 */
  regval = ((*regaddr & maskline) >> linepos);
20007e02:	69fb      	ldr	r3, [r7, #28]
20007e04:	681a      	ldr	r2, [r3, #0]
20007e06:	693b      	ldr	r3, [r7, #16]
20007e08:	401a      	ands	r2, r3
20007e0a:	697b      	ldr	r3, [r7, #20]
20007e0c:	fa22 f303 	lsr.w	r3, r2, r3
20007e10:	60fb      	str	r3, [r7, #12]
  return regval;
20007e12:	68fb      	ldr	r3, [r7, #12]
}
20007e14:	4618      	mov	r0, r3
20007e16:	3724      	adds	r7, #36	@ 0x24
20007e18:	46bd      	mov	sp, r7
20007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
20007e1e:	4770      	bx	lr
20007e20:	46022010 	.word	0x46022010
20007e24:	4602200c 	.word	0x4602200c

20007e28 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING
  *           @arg @ref EXTI_TRIGGER_FALLING
  * @retval None.
  */
void HAL_EXTI_ClearPending(const EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
20007e28:	b480      	push	{r7}
20007e2a:	b087      	sub	sp, #28
20007e2c:	af00      	add	r7, sp, #0
20007e2e:	6078      	str	r0, [r7, #4]
20007e30:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007e32:	687b      	ldr	r3, [r7, #4]
20007e34:	681b      	ldr	r3, [r3, #0]
20007e36:	0c1b      	lsrs	r3, r3, #16
20007e38:	f003 0301 	and.w	r3, r3, #1
20007e3c:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
20007e3e:	687b      	ldr	r3, [r7, #4]
20007e40:	681b      	ldr	r3, [r3, #0]
20007e42:	f003 031f 	and.w	r3, r3, #31
20007e46:	2201      	movs	r2, #1
20007e48:	fa02 f303 	lsl.w	r3, r2, r3
20007e4c:	60fb      	str	r3, [r7, #12]

  if (Edge != EXTI_TRIGGER_RISING)
20007e4e:	683b      	ldr	r3, [r7, #0]
20007e50:	2b01      	cmp	r3, #1
20007e52:	d005      	beq.n	20007e60 <HAL_EXTI_ClearPending+0x38>
  {
    /* Get falling edge pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
20007e54:	693b      	ldr	r3, [r7, #16]
20007e56:	015a      	lsls	r2, r3, #5
20007e58:	4b08      	ldr	r3, [pc, #32]	@ (20007e7c <HAL_EXTI_ClearPending+0x54>)
20007e5a:	4413      	add	r3, r2
20007e5c:	617b      	str	r3, [r7, #20]
20007e5e:	e004      	b.n	20007e6a <HAL_EXTI_ClearPending+0x42>
  }
  else
  {
    /* Get falling edge pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
20007e60:	693b      	ldr	r3, [r7, #16]
20007e62:	015a      	lsls	r2, r3, #5
20007e64:	4b06      	ldr	r3, [pc, #24]	@ (20007e80 <HAL_EXTI_ClearPending+0x58>)
20007e66:	4413      	add	r3, r2
20007e68:	617b      	str	r3, [r7, #20]
  }

  /* Clear Pending bit */
  *regaddr =  maskline;
20007e6a:	697b      	ldr	r3, [r7, #20]
20007e6c:	68fa      	ldr	r2, [r7, #12]
20007e6e:	601a      	str	r2, [r3, #0]
}
20007e70:	bf00      	nop
20007e72:	371c      	adds	r7, #28
20007e74:	46bd      	mov	sp, r7
20007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
20007e7a:	4770      	bx	lr
20007e7c:	46022010 	.word	0x46022010
20007e80:	4602200c 	.word	0x4602200c

20007e84 <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(const EXTI_HandleTypeDef *hexti)
{
20007e84:	b480      	push	{r7}
20007e86:	b087      	sub	sp, #28
20007e88:	af00      	add	r7, sp, #0
20007e8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007e8c:	687b      	ldr	r3, [r7, #4]
20007e8e:	681b      	ldr	r3, [r3, #0]
20007e90:	0c1b      	lsrs	r3, r3, #16
20007e92:	f003 0301 	and.w	r3, r3, #1
20007e96:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
20007e98:	687b      	ldr	r3, [r7, #4]
20007e9a:	681b      	ldr	r3, [r3, #0]
20007e9c:	f003 031f 	and.w	r3, r3, #31
20007ea0:	2201      	movs	r2, #1
20007ea2:	fa02 f303 	lsl.w	r3, r2, r3
20007ea6:	613b      	str	r3, [r7, #16]

  regaddr = (__IO uint32_t *)(&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
20007ea8:	697b      	ldr	r3, [r7, #20]
20007eaa:	015a      	lsls	r2, r3, #5
20007eac:	4b05      	ldr	r3, [pc, #20]	@ (20007ec4 <HAL_EXTI_GenerateSWI+0x40>)
20007eae:	4413      	add	r3, r2
20007eb0:	60fb      	str	r3, [r7, #12]
  *regaddr = maskline;
20007eb2:	68fb      	ldr	r3, [r7, #12]
20007eb4:	693a      	ldr	r2, [r7, #16]
20007eb6:	601a      	str	r2, [r3, #0]
}
20007eb8:	bf00      	nop
20007eba:	371c      	adds	r7, #28
20007ebc:	46bd      	mov	sp, r7
20007ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
20007ec2:	4770      	bx	lr
20007ec4:	46022008 	.word	0x46022008

20007ec8 <HAL_EXTI_ConfigLineAttributes>:
  *            @arg @ref EXTI_LINE_SEC          Secure-only access
  *            @arg @ref EXTI_LINE_NSEC         Secure/Non-secure access
  * @retval None
  */
void HAL_EXTI_ConfigLineAttributes(uint32_t ExtiLine, uint32_t LineAttributes)
{
20007ec8:	b480      	push	{r7}
20007eca:	b089      	sub	sp, #36	@ 0x24
20007ecc:	af00      	add	r7, sp, #0
20007ece:	6078      	str	r0, [r7, #4]
20007ed0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));
  assert_param(IS_EXTI_LINE_ATTRIBUTES(LineAttributes));

  /* compute line register offset and line mask */
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007ed2:	687b      	ldr	r3, [r7, #4]
20007ed4:	0c1b      	lsrs	r3, r3, #16
20007ed6:	f003 0301 	and.w	r3, r3, #1
20007eda:	61bb      	str	r3, [r7, #24]
  linepos = (ExtiLine & EXTI_PIN_MASK);
20007edc:	687b      	ldr	r3, [r7, #4]
20007ede:	f003 031f 	and.w	r3, r3, #31
20007ee2:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
20007ee4:	2201      	movs	r2, #1
20007ee6:	697b      	ldr	r3, [r7, #20]
20007ee8:	fa02 f303 	lsl.w	r3, r2, r3
20007eec:	613b      	str	r3, [r7, #16]

  /* Configure privilege or non-privilege attributes */
  regaddr = (__IO uint32_t *)(&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
20007eee:	69bb      	ldr	r3, [r7, #24]
20007ef0:	011a      	lsls	r2, r3, #4
20007ef2:	4b13      	ldr	r3, [pc, #76]	@ (20007f40 <HAL_EXTI_ConfigLineAttributes+0x78>)
20007ef4:	4413      	add	r3, r2
20007ef6:	60fb      	str	r3, [r7, #12]
  regval = *regaddr;
20007ef8:	68fb      	ldr	r3, [r7, #12]
20007efa:	681b      	ldr	r3, [r3, #0]
20007efc:	61fb      	str	r3, [r7, #28]

  /* Mask or set line */
  if ((LineAttributes & EXTI_LINE_PRIV) == EXTI_LINE_PRIV)
20007efe:	683a      	ldr	r2, [r7, #0]
20007f00:	f240 2302 	movw	r3, #514	@ 0x202
20007f04:	4013      	ands	r3, r2
20007f06:	f240 2202 	movw	r2, #514	@ 0x202
20007f0a:	4293      	cmp	r3, r2
20007f0c:	d104      	bne.n	20007f18 <HAL_EXTI_ConfigLineAttributes+0x50>
  {
    regval |= maskline;
20007f0e:	69fa      	ldr	r2, [r7, #28]
20007f10:	693b      	ldr	r3, [r7, #16]
20007f12:	4313      	orrs	r3, r2
20007f14:	61fb      	str	r3, [r7, #28]
20007f16:	e009      	b.n	20007f2c <HAL_EXTI_ConfigLineAttributes+0x64>
  }
  else if ((LineAttributes & EXTI_LINE_NPRIV) == EXTI_LINE_NPRIV)
20007f18:	683b      	ldr	r3, [r7, #0]
20007f1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007f1e:	2b00      	cmp	r3, #0
20007f20:	d004      	beq.n	20007f2c <HAL_EXTI_ConfigLineAttributes+0x64>
  {
    regval &= ~maskline;
20007f22:	693b      	ldr	r3, [r7, #16]
20007f24:	43db      	mvns	r3, r3
20007f26:	69fa      	ldr	r2, [r7, #28]
20007f28:	4013      	ands	r3, r2
20007f2a:	61fb      	str	r3, [r7, #28]
  {
    /* do nothing */
  }

  /* Store privilege or non-privilege attribute */
  *regaddr = regval;
20007f2c:	68fb      	ldr	r3, [r7, #12]
20007f2e:	69fa      	ldr	r2, [r7, #28]
20007f30:	601a      	str	r2, [r3, #0]

  /* Store secure or non-secure attribute */
  *regaddr = regval;

#endif /* __ARM_FEATURE_CMSE */
}
20007f32:	bf00      	nop
20007f34:	3724      	adds	r7, #36	@ 0x24
20007f36:	46bd      	mov	sp, r7
20007f38:	f85d 7b04 	ldr.w	r7, [sp], #4
20007f3c:	4770      	bx	lr
20007f3e:	bf00      	nop
20007f40:	46022018 	.word	0x46022018

20007f44 <HAL_EXTI_GetConfigLineAttributes>:
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @param  pLineAttributes: pointer to return line attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetConfigLineAttributes(uint32_t ExtiLine, uint32_t *pLineAttributes)
{
20007f44:	b480      	push	{r7}
20007f46:	b089      	sub	sp, #36	@ 0x24
20007f48:	af00      	add	r7, sp, #0
20007f4a:	6078      	str	r0, [r7, #4]
20007f4c:	6039      	str	r1, [r7, #0]
  uint32_t maskline;
  uint32_t offset;
  uint32_t attributes;

  /* Check null pointer */
  if (pLineAttributes == NULL)
20007f4e:	683b      	ldr	r3, [r7, #0]
20007f50:	2b00      	cmp	r3, #0
20007f52:	d101      	bne.n	20007f58 <HAL_EXTI_GetConfigLineAttributes+0x14>
  {
    return HAL_ERROR;
20007f54:	2301      	movs	r3, #1
20007f56:	e023      	b.n	20007fa0 <HAL_EXTI_GetConfigLineAttributes+0x5c>

  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Compute line register offset and line mask */
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007f58:	687b      	ldr	r3, [r7, #4]
20007f5a:	0c1b      	lsrs	r3, r3, #16
20007f5c:	f003 0301 	and.w	r3, r3, #1
20007f60:	61bb      	str	r3, [r7, #24]
  linepos = (ExtiLine & EXTI_PIN_MASK);
20007f62:	687b      	ldr	r3, [r7, #4]
20007f64:	f003 031f 	and.w	r3, r3, #31
20007f68:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
20007f6a:	2201      	movs	r2, #1
20007f6c:	697b      	ldr	r3, [r7, #20]
20007f6e:	fa02 f303 	lsl.w	r3, r2, r3
20007f72:	613b      	str	r3, [r7, #16]

  /* Get privilege or non-privilege attribute */
  regaddr = (__IO uint32_t *)(&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
20007f74:	69bb      	ldr	r3, [r7, #24]
20007f76:	011a      	lsls	r2, r3, #4
20007f78:	4b0c      	ldr	r3, [pc, #48]	@ (20007fac <HAL_EXTI_GetConfigLineAttributes+0x68>)
20007f7a:	4413      	add	r3, r2
20007f7c:	60fb      	str	r3, [r7, #12]

  if ((*regaddr & maskline) != 0U)
20007f7e:	68fb      	ldr	r3, [r7, #12]
20007f80:	681a      	ldr	r2, [r3, #0]
20007f82:	693b      	ldr	r3, [r7, #16]
20007f84:	4013      	ands	r3, r2
20007f86:	2b00      	cmp	r3, #0
20007f88:	d003      	beq.n	20007f92 <HAL_EXTI_GetConfigLineAttributes+0x4e>
  {
    attributes = EXTI_LINE_PRIV;
20007f8a:	f240 2302 	movw	r3, #514	@ 0x202
20007f8e:	61fb      	str	r3, [r7, #28]
20007f90:	e002      	b.n	20007f98 <HAL_EXTI_GetConfigLineAttributes+0x54>
  }
  else
  {
    attributes = EXTI_LINE_NPRIV;
20007f92:	f44f 7300 	mov.w	r3, #512	@ 0x200
20007f96:	61fb      	str	r3, [r7, #28]
  }

#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pLineAttributes = attributes;
20007f98:	683b      	ldr	r3, [r7, #0]
20007f9a:	69fa      	ldr	r2, [r7, #28]
20007f9c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
20007f9e:	2300      	movs	r3, #0
}
20007fa0:	4618      	mov	r0, r3
20007fa2:	3724      	adds	r7, #36	@ 0x24
20007fa4:	46bd      	mov	sp, r7
20007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
20007faa:	4770      	bx	lr
20007fac:	46022018 	.word	0x46022018

20007fb0 <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint32_t DataAddress)
{
20007fb0:	b580      	push	{r7, lr}
20007fb2:	b086      	sub	sp, #24
20007fb4:	af00      	add	r7, sp, #0
20007fb6:	60f8      	str	r0, [r7, #12]
20007fb8:	60b9      	str	r1, [r7, #8]
20007fba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
20007fbc:	4b1f      	ldr	r3, [pc, #124]	@ (2000803c <HAL_FLASH_Program+0x8c>)
20007fbe:	781b      	ldrb	r3, [r3, #0]
20007fc0:	2b01      	cmp	r3, #1
20007fc2:	d101      	bne.n	20007fc8 <HAL_FLASH_Program+0x18>
20007fc4:	2302      	movs	r3, #2
20007fc6:	e034      	b.n	20008032 <HAL_FLASH_Program+0x82>
20007fc8:	4b1c      	ldr	r3, [pc, #112]	@ (2000803c <HAL_FLASH_Program+0x8c>)
20007fca:	2201      	movs	r2, #1
20007fcc:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
20007fce:	4b1b      	ldr	r3, [pc, #108]	@ (2000803c <HAL_FLASH_Program+0x8c>)
20007fd0:	2200      	movs	r2, #0
20007fd2:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20007fd4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20007fd8:	f000 f9be 	bl	20008358 <FLASH_WaitForLastOperation>
20007fdc:	4603      	mov	r3, r0
20007fde:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
20007fe0:	7dfb      	ldrb	r3, [r7, #23]
20007fe2:	2b00      	cmp	r3, #0
20007fe4:	d121      	bne.n	2000802a <HAL_FLASH_Program+0x7a>
  {
    /* Set current operation type */
    pFlash.ProcedureOnGoing = TypeProgram;
20007fe6:	4a15      	ldr	r2, [pc, #84]	@ (2000803c <HAL_FLASH_Program+0x8c>)
20007fe8:	68fb      	ldr	r3, [r7, #12]
20007fea:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20007fec:	4b14      	ldr	r3, [pc, #80]	@ (20008040 <HAL_FLASH_Program+0x90>)
20007fee:	613b      	str	r3, [r7, #16]

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
20007ff0:	68fb      	ldr	r3, [r7, #12]
20007ff2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20007ff6:	2b01      	cmp	r3, #1
20007ff8:	d104      	bne.n	20008004 <HAL_FLASH_Program+0x54>
    {
      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(Address, DataAddress);
20007ffa:	6879      	ldr	r1, [r7, #4]
20007ffc:	68b8      	ldr	r0, [r7, #8]
20007ffe:	f000 f9f3 	bl	200083e8 <FLASH_Program_QuadWord>
20008002:	e003      	b.n	2000800c <HAL_FLASH_Program+0x5c>
    }
    else
    {
      /* Program a burst of 8 quad-words at a specified address */
      FLASH_Program_Burst(Address, DataAddress);
20008004:	6879      	ldr	r1, [r7, #4]
20008006:	68b8      	ldr	r0, [r7, #8]
20008008:	f000 fa2a 	bl	20008460 <FLASH_Program_Burst>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
2000800c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008010:	f000 f9a2 	bl	20008358 <FLASH_WaitForLastOperation>
20008014:	4603      	mov	r3, r0
20008016:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG (and BWR Bit in Burst programming mode) */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK)));
20008018:	693b      	ldr	r3, [r7, #16]
2000801a:	681a      	ldr	r2, [r3, #0]
2000801c:	68fb      	ldr	r3, [r7, #12]
2000801e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20008022:	43db      	mvns	r3, r3
20008024:	401a      	ands	r2, r3
20008026:	693b      	ldr	r3, [r7, #16]
20008028:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
2000802a:	4b04      	ldr	r3, [pc, #16]	@ (2000803c <HAL_FLASH_Program+0x8c>)
2000802c:	2200      	movs	r2, #0
2000802e:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
20008030:	7dfb      	ldrb	r3, [r7, #23]
}
20008032:	4618      	mov	r0, r3
20008034:	3718      	adds	r7, #24
20008036:	46bd      	mov	sp, r7
20008038:	bd80      	pop	{r7, pc}
2000803a:	bf00      	nop
2000803c:	20000468 	.word	0x20000468
20008040:	40022028 	.word	0x40022028

20008044 <HAL_FLASH_Program_IT>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint32_t DataAddress)
{
20008044:	b580      	push	{r7, lr}
20008046:	b086      	sub	sp, #24
20008048:	af00      	add	r7, sp, #0
2000804a:	60f8      	str	r0, [r7, #12]
2000804c:	60b9      	str	r1, [r7, #8]
2000804e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
20008050:	4b1c      	ldr	r3, [pc, #112]	@ (200080c4 <HAL_FLASH_Program_IT+0x80>)
20008052:	781b      	ldrb	r3, [r3, #0]
20008054:	2b01      	cmp	r3, #1
20008056:	d101      	bne.n	2000805c <HAL_FLASH_Program_IT+0x18>
20008058:	2302      	movs	r3, #2
2000805a:	e02f      	b.n	200080bc <HAL_FLASH_Program_IT+0x78>
2000805c:	4b19      	ldr	r3, [pc, #100]	@ (200080c4 <HAL_FLASH_Program_IT+0x80>)
2000805e:	2201      	movs	r2, #1
20008060:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
20008062:	4b18      	ldr	r3, [pc, #96]	@ (200080c4 <HAL_FLASH_Program_IT+0x80>)
20008064:	2200      	movs	r2, #0
20008066:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20008068:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
2000806c:	f000 f974 	bl	20008358 <FLASH_WaitForLastOperation>
20008070:	4603      	mov	r3, r0
20008072:	75fb      	strb	r3, [r7, #23]

  if (status != HAL_OK)
20008074:	7dfb      	ldrb	r3, [r7, #23]
20008076:	2b00      	cmp	r3, #0
20008078:	d003      	beq.n	20008082 <HAL_FLASH_Program_IT+0x3e>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
2000807a:	4b12      	ldr	r3, [pc, #72]	@ (200080c4 <HAL_FLASH_Program_IT+0x80>)
2000807c:	2200      	movs	r2, #0
2000807e:	701a      	strb	r2, [r3, #0]
20008080:	e01b      	b.n	200080ba <HAL_FLASH_Program_IT+0x76>
  }
  else
  {
    /* Set internal variables used by the IRQ handler */
    pFlash.ProcedureOnGoing = TypeProgram;
20008082:	4a10      	ldr	r2, [pc, #64]	@ (200080c4 <HAL_FLASH_Program_IT+0x80>)
20008084:	68fb      	ldr	r3, [r7, #12]
20008086:	6093      	str	r3, [r2, #8]
    pFlash.Address = Address;
20008088:	4a0e      	ldr	r2, [pc, #56]	@ (200080c4 <HAL_FLASH_Program_IT+0x80>)
2000808a:	68bb      	ldr	r3, [r7, #8]
2000808c:	60d3      	str	r3, [r2, #12]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
2000808e:	4b0e      	ldr	r3, [pc, #56]	@ (200080c8 <HAL_FLASH_Program_IT+0x84>)
20008090:	613b      	str	r3, [r7, #16]

    /* Enable End of Operation and Error interrupts */
    (*reg_cr) |= (FLASH_IT_EOP | FLASH_IT_OPERR);
20008092:	693b      	ldr	r3, [r7, #16]
20008094:	681b      	ldr	r3, [r3, #0]
20008096:	f043 7240 	orr.w	r2, r3, #50331648	@ 0x3000000
2000809a:	693b      	ldr	r3, [r7, #16]
2000809c:	601a      	str	r2, [r3, #0]

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
2000809e:	68fb      	ldr	r3, [r7, #12]
200080a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
200080a4:	2b01      	cmp	r3, #1
200080a6:	d104      	bne.n	200080b2 <HAL_FLASH_Program_IT+0x6e>
    {
      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(Address, DataAddress);
200080a8:	6879      	ldr	r1, [r7, #4]
200080aa:	68b8      	ldr	r0, [r7, #8]
200080ac:	f000 f99c 	bl	200083e8 <FLASH_Program_QuadWord>
200080b0:	e003      	b.n	200080ba <HAL_FLASH_Program_IT+0x76>
    }
    else
    {
      /* Program a burst of 8 quad-words at a specified address */
      FLASH_Program_Burst(Address, DataAddress);
200080b2:	6879      	ldr	r1, [r7, #4]
200080b4:	68b8      	ldr	r0, [r7, #8]
200080b6:	f000 f9d3 	bl	20008460 <FLASH_Program_Burst>
    }
  }

  return status;
200080ba:	7dfb      	ldrb	r3, [r7, #23]
}
200080bc:	4618      	mov	r0, r3
200080be:	3718      	adds	r7, #24
200080c0:	46bd      	mov	sp, r7
200080c2:	bd80      	pop	{r7, pc}
200080c4:	20000468 	.word	0x20000468
200080c8:	40022028 	.word	0x40022028

200080cc <HAL_FLASH_IRQHandler>:
/**
  * @brief  Handle FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
200080cc:	b580      	push	{r7, lr}
200080ce:	b084      	sub	sp, #16
200080d0:	af00      	add	r7, sp, #0
  uint32_t param = 0U;
200080d2:	2300      	movs	r3, #0
200080d4:	60fb      	str	r3, [r7, #12]
  uint32_t error;
  __IO uint32_t *reg_cr;
  __IO uint32_t *reg_sr;

  /* Access to CR and SR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
200080d6:	4b4a      	ldr	r3, [pc, #296]	@ (20008200 <HAL_FLASH_IRQHandler+0x134>)
200080d8:	60bb      	str	r3, [r7, #8]
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
200080da:	4b4a      	ldr	r3, [pc, #296]	@ (20008204 <HAL_FLASH_IRQHandler+0x138>)
200080dc:	607b      	str	r3, [r7, #4]

  /* Save Flash errors */
  error = (*reg_sr) & FLASH_FLAG_SR_ERRORS;
200080de:	687b      	ldr	r3, [r7, #4]
200080e0:	681a      	ldr	r2, [r3, #0]
200080e2:	f242 03fa 	movw	r3, #8442	@ 0x20fa
200080e6:	4013      	ands	r3, r2
200080e8:	603b      	str	r3, [r7, #0]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
#endif /* __ARM_FEATURE_CMSE */

  /* Set parameter of the callback */
  if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_PAGES)
200080ea:	4b47      	ldr	r3, [pc, #284]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
200080ec:	689b      	ldr	r3, [r3, #8]
200080ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
200080f2:	2b02      	cmp	r3, #2
200080f4:	d103      	bne.n	200080fe <HAL_FLASH_IRQHandler+0x32>
  {
    param = pFlash.Page;
200080f6:	4b44      	ldr	r3, [pc, #272]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
200080f8:	695b      	ldr	r3, [r3, #20]
200080fa:	60fb      	str	r3, [r7, #12]
200080fc:	e020      	b.n	20008140 <HAL_FLASH_IRQHandler+0x74>
  }
  else if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
200080fe:	4b42      	ldr	r3, [pc, #264]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
20008100:	689b      	ldr	r3, [r3, #8]
20008102:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20008106:	f248 0204 	movw	r2, #32772	@ 0x8004
2000810a:	4293      	cmp	r3, r2
2000810c:	d103      	bne.n	20008116 <HAL_FLASH_IRQHandler+0x4a>
  {
    param = pFlash.Bank;
2000810e:	4b3e      	ldr	r3, [pc, #248]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
20008110:	691b      	ldr	r3, [r3, #16]
20008112:	60fb      	str	r3, [r7, #12]
20008114:	e014      	b.n	20008140 <HAL_FLASH_IRQHandler+0x74>
  }
  else if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
20008116:	4b3c      	ldr	r3, [pc, #240]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
20008118:	689b      	ldr	r3, [r3, #8]
2000811a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
2000811e:	2b01      	cmp	r3, #1
20008120:	d103      	bne.n	2000812a <HAL_FLASH_IRQHandler+0x5e>
  {
    param = pFlash.Address;
20008122:	4b39      	ldr	r3, [pc, #228]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
20008124:	68db      	ldr	r3, [r3, #12]
20008126:	60fb      	str	r3, [r7, #12]
20008128:	e00a      	b.n	20008140 <HAL_FLASH_IRQHandler+0x74>
  }
  else if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_BURST)
2000812a:	4b37      	ldr	r3, [pc, #220]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
2000812c:	689b      	ldr	r3, [r3, #8]
2000812e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20008132:	f244 0201 	movw	r2, #16385	@ 0x4001
20008136:	4293      	cmp	r3, r2
20008138:	d102      	bne.n	20008140 <HAL_FLASH_IRQHandler+0x74>
  {
    param = pFlash.Address;
2000813a:	4b33      	ldr	r3, [pc, #204]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
2000813c:	68db      	ldr	r3, [r3, #12]
2000813e:	60fb      	str	r3, [r7, #12]
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }

  /* Clear operation bit on the on-going procedure */
  CLEAR_BIT((*reg_cr), (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)));
20008140:	68bb      	ldr	r3, [r7, #8]
20008142:	681a      	ldr	r2, [r3, #0]
20008144:	4b30      	ldr	r3, [pc, #192]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
20008146:	689b      	ldr	r3, [r3, #8]
20008148:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
2000814c:	43db      	mvns	r3, r3
2000814e:	401a      	ands	r2, r3
20008150:	68bb      	ldr	r3, [r7, #8]
20008152:	601a      	str	r2, [r3, #0]

  /* Check FLASH operation error flags */
  if (error != 0U)
20008154:	683b      	ldr	r3, [r7, #0]
20008156:	2b00      	cmp	r3, #0
20008158:	d00e      	beq.n	20008178 <HAL_FLASH_IRQHandler+0xac>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
2000815a:	4b2b      	ldr	r3, [pc, #172]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
2000815c:	685a      	ldr	r2, [r3, #4]
2000815e:	683b      	ldr	r3, [r7, #0]
20008160:	4313      	orrs	r3, r2
20008162:	4a29      	ldr	r2, [pc, #164]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
20008164:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    (*reg_sr) = error;
20008166:	687b      	ldr	r3, [r7, #4]
20008168:	683a      	ldr	r2, [r7, #0]
2000816a:	601a      	str	r2, [r3, #0]
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = 0U;
2000816c:	4b26      	ldr	r3, [pc, #152]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
2000816e:	2200      	movs	r2, #0
20008170:	609a      	str	r2, [r3, #8]

    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(param);
20008172:	68f8      	ldr	r0, [r7, #12]
20008174:	f000 f854 	bl	20008220 <HAL_FLASH_OperationErrorCallback>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
20008178:	687b      	ldr	r3, [r7, #4]
2000817a:	681b      	ldr	r3, [r3, #0]
2000817c:	f003 0301 	and.w	r3, r3, #1
20008180:	2b00      	cmp	r3, #0
20008182:	d02c      	beq.n	200081de <HAL_FLASH_IRQHandler+0x112>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_sr) = FLASH_FLAG_EOP;
20008184:	687b      	ldr	r3, [r7, #4]
20008186:	2201      	movs	r2, #1
20008188:	601a      	str	r2, [r3, #0]

    if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_PAGES)
2000818a:	4b1f      	ldr	r3, [pc, #124]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
2000818c:	689b      	ldr	r3, [r3, #8]
2000818e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20008192:	2b02      	cmp	r3, #2
20008194:	d11d      	bne.n	200081d2 <HAL_FLASH_IRQHandler+0x106>
    {
      /* Nb of pages to erase can be decreased */
      pFlash.NbPagesToErase--;
20008196:	4b1c      	ldr	r3, [pc, #112]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
20008198:	699b      	ldr	r3, [r3, #24]
2000819a:	3b01      	subs	r3, #1
2000819c:	4a1a      	ldr	r2, [pc, #104]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
2000819e:	6193      	str	r3, [r2, #24]

      /* Check if there are still pages to erase */
      if (pFlash.NbPagesToErase != 0U)
200081a0:	4b19      	ldr	r3, [pc, #100]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
200081a2:	699b      	ldr	r3, [r3, #24]
200081a4:	2b00      	cmp	r3, #0
200081a6:	d00d      	beq.n	200081c4 <HAL_FLASH_IRQHandler+0xf8>
      {
        /* Increment page number */
        pFlash.Page++;
200081a8:	4b17      	ldr	r3, [pc, #92]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
200081aa:	695b      	ldr	r3, [r3, #20]
200081ac:	3301      	adds	r3, #1
200081ae:	4a16      	ldr	r2, [pc, #88]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
200081b0:	6153      	str	r3, [r2, #20]
        FLASH_PageErase(pFlash.Page, pFlash.Bank);
200081b2:	4b15      	ldr	r3, [pc, #84]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
200081b4:	695b      	ldr	r3, [r3, #20]
200081b6:	4a14      	ldr	r2, [pc, #80]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
200081b8:	6912      	ldr	r2, [r2, #16]
200081ba:	4611      	mov	r1, r2
200081bc:	4618      	mov	r0, r3
200081be:	f000 fcb7 	bl	20008b30 <FLASH_PageErase>
200081c2:	e009      	b.n	200081d8 <HAL_FLASH_IRQHandler+0x10c>
      }
      else
      {
        /* No more pages to Erase */
        pFlash.ProcedureOnGoing = 0U;
200081c4:	4b10      	ldr	r3, [pc, #64]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
200081c6:	2200      	movs	r2, #0
200081c8:	609a      	str	r2, [r3, #8]
        param = 0xFFFFFFFFU;
200081ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
200081ce:	60fb      	str	r3, [r7, #12]
200081d0:	e002      	b.n	200081d8 <HAL_FLASH_IRQHandler+0x10c>
      }
    }
    else
    {
      /*Clear the procedure ongoing*/
      pFlash.ProcedureOnGoing = 0U;
200081d2:	4b0d      	ldr	r3, [pc, #52]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
200081d4:	2200      	movs	r2, #0
200081d6:	609a      	str	r2, [r3, #8]
    }

    /* FLASH EOP interrupt user callback */
    HAL_FLASH_EndOfOperationCallback(param);
200081d8:	68f8      	ldr	r0, [r7, #12]
200081da:	f000 f817 	bl	2000820c <HAL_FLASH_EndOfOperationCallback>
  }

  if (pFlash.ProcedureOnGoing == 0U)
200081de:	4b0a      	ldr	r3, [pc, #40]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
200081e0:	689b      	ldr	r3, [r3, #8]
200081e2:	2b00      	cmp	r3, #0
200081e4:	d108      	bne.n	200081f8 <HAL_FLASH_IRQHandler+0x12c>
  {
    /* Disable End of Operation and Error interrupts */
    (*reg_cr) &= ~(FLASH_IT_EOP | FLASH_IT_OPERR);
200081e6:	68bb      	ldr	r3, [r7, #8]
200081e8:	681b      	ldr	r3, [r3, #0]
200081ea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
200081ee:	68bb      	ldr	r3, [r7, #8]
200081f0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
200081f2:	4b05      	ldr	r3, [pc, #20]	@ (20008208 <HAL_FLASH_IRQHandler+0x13c>)
200081f4:	2200      	movs	r2, #0
200081f6:	701a      	strb	r2, [r3, #0]
  }
}
200081f8:	bf00      	nop
200081fa:	3710      	adds	r7, #16
200081fc:	46bd      	mov	sp, r7
200081fe:	bd80      	pop	{r7, pc}
20008200:	40022028 	.word	0x40022028
20008204:	40022020 	.word	0x40022020
20008208:	20000468 	.word	0x20000468

2000820c <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
2000820c:	b480      	push	{r7}
2000820e:	b083      	sub	sp, #12
20008210:	af00      	add	r7, sp, #0
20008212:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
20008214:	bf00      	nop
20008216:	370c      	adds	r7, #12
20008218:	46bd      	mov	sp, r7
2000821a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000821e:	4770      	bx	lr

20008220 <HAL_FLASH_OperationErrorCallback>:
  *                 Page Erase: Page number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
20008220:	b480      	push	{r7}
20008222:	b083      	sub	sp, #12
20008224:	af00      	add	r7, sp, #0
20008226:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
20008228:	bf00      	nop
2000822a:	370c      	adds	r7, #12
2000822c:	46bd      	mov	sp, r7
2000822e:	f85d 7b04 	ldr.w	r7, [sp], #4
20008232:	4770      	bx	lr

20008234 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
20008234:	b480      	push	{r7}
20008236:	b083      	sub	sp, #12
20008238:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
2000823a:	2300      	movs	r3, #0
2000823c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
2000823e:	4b0b      	ldr	r3, [pc, #44]	@ (2000826c <HAL_FLASH_Unlock+0x38>)
20008240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008242:	2b00      	cmp	r3, #0
20008244:	da0b      	bge.n	2000825e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
20008246:	4b09      	ldr	r3, [pc, #36]	@ (2000826c <HAL_FLASH_Unlock+0x38>)
20008248:	4a09      	ldr	r2, [pc, #36]	@ (20008270 <HAL_FLASH_Unlock+0x3c>)
2000824a:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
2000824c:	4b07      	ldr	r3, [pc, #28]	@ (2000826c <HAL_FLASH_Unlock+0x38>)
2000824e:	4a09      	ldr	r2, [pc, #36]	@ (20008274 <HAL_FLASH_Unlock+0x40>)
20008250:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
20008252:	4b06      	ldr	r3, [pc, #24]	@ (2000826c <HAL_FLASH_Unlock+0x38>)
20008254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008256:	2b00      	cmp	r3, #0
20008258:	da01      	bge.n	2000825e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
2000825a:	2301      	movs	r3, #1
2000825c:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
2000825e:	79fb      	ldrb	r3, [r7, #7]
}
20008260:	4618      	mov	r0, r3
20008262:	370c      	adds	r7, #12
20008264:	46bd      	mov	sp, r7
20008266:	f85d 7b04 	ldr.w	r7, [sp], #4
2000826a:	4770      	bx	lr
2000826c:	40022000 	.word	0x40022000
20008270:	45670123 	.word	0x45670123
20008274:	cdef89ab 	.word	0xcdef89ab

20008278 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
20008278:	b480      	push	{r7}
2000827a:	b083      	sub	sp, #12
2000827c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
2000827e:	2301      	movs	r3, #1
20008280:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_LOCK);
20008282:	4b09      	ldr	r3, [pc, #36]	@ (200082a8 <HAL_FLASH_Lock+0x30>)
20008284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008286:	4a08      	ldr	r2, [pc, #32]	@ (200082a8 <HAL_FLASH_Lock+0x30>)
20008288:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
2000828c:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
2000828e:	4b06      	ldr	r3, [pc, #24]	@ (200082a8 <HAL_FLASH_Lock+0x30>)
20008290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008292:	2b00      	cmp	r3, #0
20008294:	da01      	bge.n	2000829a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
20008296:	2300      	movs	r3, #0
20008298:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
2000829a:	79fb      	ldrb	r3, [r7, #7]
}
2000829c:	4618      	mov	r0, r3
2000829e:	370c      	adds	r7, #12
200082a0:	46bd      	mov	sp, r7
200082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200082a6:	4770      	bx	lr
200082a8:	40022000 	.word	0x40022000

200082ac <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
200082ac:	b480      	push	{r7}
200082ae:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0U)
200082b0:	4b0c      	ldr	r3, [pc, #48]	@ (200082e4 <HAL_FLASH_OB_Unlock+0x38>)
200082b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200082b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
200082b8:	2b00      	cmp	r3, #0
200082ba:	d00d      	beq.n	200082d8 <HAL_FLASH_OB_Unlock+0x2c>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
200082bc:	4b09      	ldr	r3, [pc, #36]	@ (200082e4 <HAL_FLASH_OB_Unlock+0x38>)
200082be:	4a0a      	ldr	r2, [pc, #40]	@ (200082e8 <HAL_FLASH_OB_Unlock+0x3c>)
200082c0:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
200082c2:	4b08      	ldr	r3, [pc, #32]	@ (200082e4 <HAL_FLASH_OB_Unlock+0x38>)
200082c4:	4a09      	ldr	r2, [pc, #36]	@ (200082ec <HAL_FLASH_OB_Unlock+0x40>)
200082c6:	611a      	str	r2, [r3, #16]

    /* Verify that the Option Bytes are unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0U)
200082c8:	4b06      	ldr	r3, [pc, #24]	@ (200082e4 <HAL_FLASH_OB_Unlock+0x38>)
200082ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200082cc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
200082d0:	2b00      	cmp	r3, #0
200082d2:	d001      	beq.n	200082d8 <HAL_FLASH_OB_Unlock+0x2c>
    {
      return HAL_ERROR;
200082d4:	2301      	movs	r3, #1
200082d6:	e000      	b.n	200082da <HAL_FLASH_OB_Unlock+0x2e>
    }
  }

  return HAL_OK;
200082d8:	2300      	movs	r3, #0
}
200082da:	4618      	mov	r0, r3
200082dc:	46bd      	mov	sp, r7
200082de:	f85d 7b04 	ldr.w	r7, [sp], #4
200082e2:	4770      	bx	lr
200082e4:	40022000 	.word	0x40022000
200082e8:	08192a3b 	.word	0x08192a3b
200082ec:	4c5d6e7f 	.word	0x4c5d6e7f

200082f0 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
200082f0:	b480      	push	{r7}
200082f2:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK);
200082f4:	4b09      	ldr	r3, [pc, #36]	@ (2000831c <HAL_FLASH_OB_Lock+0x2c>)
200082f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200082f8:	4a08      	ldr	r2, [pc, #32]	@ (2000831c <HAL_FLASH_OB_Lock+0x2c>)
200082fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
200082fe:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Verify that the Option Bytes are locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0U)
20008300:	4b06      	ldr	r3, [pc, #24]	@ (2000831c <HAL_FLASH_OB_Lock+0x2c>)
20008302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008304:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
20008308:	2b00      	cmp	r3, #0
2000830a:	d001      	beq.n	20008310 <HAL_FLASH_OB_Lock+0x20>
  {
    return HAL_OK;
2000830c:	2300      	movs	r3, #0
2000830e:	e000      	b.n	20008312 <HAL_FLASH_OB_Lock+0x22>
  }

  return HAL_ERROR;
20008310:	2301      	movs	r3, #1
}
20008312:	4618      	mov	r0, r3
20008314:	46bd      	mov	sp, r7
20008316:	f85d 7b04 	ldr.w	r7, [sp], #4
2000831a:	4770      	bx	lr
2000831c:	40022000 	.word	0x40022000

20008320 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
20008320:	b480      	push	{r7}
20008322:	af00      	add	r7, sp, #0
  /* Set the bit to force the option byte reloading */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OBL_LAUNCH);
20008324:	4b05      	ldr	r3, [pc, #20]	@ (2000833c <HAL_FLASH_OB_Launch+0x1c>)
20008326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008328:	4a04      	ldr	r2, [pc, #16]	@ (2000833c <HAL_FLASH_OB_Launch+0x1c>)
2000832a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
2000832e:	6293      	str	r3, [r2, #40]	@ 0x28

  /* We should not reach here : Option byte launch generates Option byte reset
     so return error */
  return HAL_ERROR;
20008330:	2301      	movs	r3, #1
}
20008332:	4618      	mov	r0, r3
20008334:	46bd      	mov	sp, r7
20008336:	f85d 7b04 	ldr.w	r7, [sp], #4
2000833a:	4770      	bx	lr
2000833c:	40022000 	.word	0x40022000

20008340 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_SIZ: FLASH Size error
  *            @arg HAL_FLASH_ERROR_PGS: FLASH Programming sequence error
  *            @arg HAL_FLASH_ERROR_OPTW: FLASH Option modification error
  */
uint32_t HAL_FLASH_GetError(void)
{
20008340:	b480      	push	{r7}
20008342:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
20008344:	4b03      	ldr	r3, [pc, #12]	@ (20008354 <HAL_FLASH_GetError+0x14>)
20008346:	685b      	ldr	r3, [r3, #4]
}
20008348:	4618      	mov	r0, r3
2000834a:	46bd      	mov	sp, r7
2000834c:	f85d 7b04 	ldr.w	r7, [sp], #4
20008350:	4770      	bx	lr
20008352:	bf00      	nop
20008354:	20000468 	.word	0x20000468

20008358 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
20008358:	b580      	push	{r7, lr}
2000835a:	b086      	sub	sp, #24
2000835c:	af00      	add	r7, sp, #0
2000835e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY and WDW flags to be reset.
     Even if the FLASH operation fails, the BUSY & WDW flags will be reset, and an error flag will be set */

  uint32_t tickstart = HAL_GetTick();
20008360:	f7fa fad0 	bl	20002904 <HAL_GetTick>
20008364:	6178      	str	r0, [r7, #20]
  uint32_t error;
  __IO uint32_t *reg_sr;

  /* Access to SECSR or NSSR registers depends on operation type */
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
20008366:	4b1e      	ldr	r3, [pc, #120]	@ (200083e0 <FLASH_WaitForLastOperation+0x88>)
20008368:	613b      	str	r3, [r7, #16]

  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WDW)) != 0U)
2000836a:	e010      	b.n	2000838e <FLASH_WaitForLastOperation+0x36>
  {
    if (Timeout != HAL_MAX_DELAY)
2000836c:	687b      	ldr	r3, [r7, #4]
2000836e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
20008372:	d00c      	beq.n	2000838e <FLASH_WaitForLastOperation+0x36>
    {
      if(((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
20008374:	f7fa fac6 	bl	20002904 <HAL_GetTick>
20008378:	4602      	mov	r2, r0
2000837a:	697b      	ldr	r3, [r7, #20]
2000837c:	1ad3      	subs	r3, r2, r3
2000837e:	687a      	ldr	r2, [r7, #4]
20008380:	429a      	cmp	r2, r3
20008382:	d902      	bls.n	2000838a <FLASH_WaitForLastOperation+0x32>
20008384:	687b      	ldr	r3, [r7, #4]
20008386:	2b00      	cmp	r3, #0
20008388:	d101      	bne.n	2000838e <FLASH_WaitForLastOperation+0x36>
      {
        return HAL_TIMEOUT;
2000838a:	2303      	movs	r3, #3
2000838c:	e023      	b.n	200083d6 <FLASH_WaitForLastOperation+0x7e>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WDW)) != 0U)
2000838e:	693b      	ldr	r3, [r7, #16]
20008390:	681b      	ldr	r3, [r3, #0]
20008392:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
20008396:	2b00      	cmp	r3, #0
20008398:	d1e8      	bne.n	2000836c <FLASH_WaitForLastOperation+0x14>
      }
    }
  }

  /* Check FLASH operation error flags */
  error = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
2000839a:	693b      	ldr	r3, [r7, #16]
2000839c:	681a      	ldr	r2, [r3, #0]
2000839e:	f242 03fa 	movw	r3, #8442	@ 0x20fa
200083a2:	4013      	ands	r3, r2
200083a4:	60fb      	str	r3, [r7, #12]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
#endif /* __ARM_FEATURE_CMSE */

  if (error != 0U)
200083a6:	68fb      	ldr	r3, [r7, #12]
200083a8:	2b00      	cmp	r3, #0
200083aa:	d00a      	beq.n	200083c2 <FLASH_WaitForLastOperation+0x6a>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
200083ac:	4b0d      	ldr	r3, [pc, #52]	@ (200083e4 <FLASH_WaitForLastOperation+0x8c>)
200083ae:	685a      	ldr	r2, [r3, #4]
200083b0:	68fb      	ldr	r3, [r7, #12]
200083b2:	4313      	orrs	r3, r2
200083b4:	4a0b      	ldr	r2, [pc, #44]	@ (200083e4 <FLASH_WaitForLastOperation+0x8c>)
200083b6:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    (*reg_sr) = error;
200083b8:	693b      	ldr	r3, [r7, #16]
200083ba:	68fa      	ldr	r2, [r7, #12]
200083bc:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
200083be:	2301      	movs	r3, #1
200083c0:	e009      	b.n	200083d6 <FLASH_WaitForLastOperation+0x7e>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
200083c2:	693b      	ldr	r3, [r7, #16]
200083c4:	681b      	ldr	r3, [r3, #0]
200083c6:	f003 0301 	and.w	r3, r3, #1
200083ca:	2b00      	cmp	r3, #0
200083cc:	d002      	beq.n	200083d4 <FLASH_WaitForLastOperation+0x7c>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_sr) = FLASH_FLAG_EOP;
200083ce:	693b      	ldr	r3, [r7, #16]
200083d0:	2201      	movs	r2, #1
200083d2:	601a      	str	r2, [r3, #0]
  }

  /* If there is no error flag set */
  return HAL_OK;
200083d4:	2300      	movs	r3, #0
}
200083d6:	4618      	mov	r0, r3
200083d8:	3718      	adds	r7, #24
200083da:	46bd      	mov	sp, r7
200083dc:	bd80      	pop	{r7, pc}
200083de:	bf00      	nop
200083e0:	40022020 	.word	0x40022020
200083e4:	20000468 	.word	0x20000468

200083e8 <FLASH_Program_QuadWord>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord(uint32_t Address, uint32_t DataAddress)
{
200083e8:	b480      	push	{r7}
200083ea:	b08b      	sub	sp, #44	@ 0x2c
200083ec:	af00      	add	r7, sp, #0
200083ee:	6078      	str	r0, [r7, #4]
200083f0:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
200083f2:	2304      	movs	r3, #4
200083f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)Address;
200083f8:	687b      	ldr	r3, [r7, #4]
200083fa:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
200083fc:	683b      	ldr	r3, [r7, #0]
200083fe:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20008400:	4b16      	ldr	r3, [pc, #88]	@ (2000845c <FLASH_Program_QuadWord+0x74>)
20008402:	61bb      	str	r3, [r7, #24]

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_NSCR_PG);
20008404:	69bb      	ldr	r3, [r7, #24]
20008406:	681b      	ldr	r3, [r3, #0]
20008408:	f043 0201 	orr.w	r2, r3, #1
2000840c:	69bb      	ldr	r3, [r7, #24]
2000840e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20008410:	f3ef 8310 	mrs	r3, PRIMASK
20008414:	613b      	str	r3, [r7, #16]
  return(result);
20008416:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
20008418:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
2000841a:	b672      	cpsid	i
}
2000841c:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
2000841e:	69fb      	ldr	r3, [r7, #28]
20008420:	681a      	ldr	r2, [r3, #0]
20008422:	6a3b      	ldr	r3, [r7, #32]
20008424:	601a      	str	r2, [r3, #0]
    dest_addr++;
20008426:	6a3b      	ldr	r3, [r7, #32]
20008428:	3304      	adds	r3, #4
2000842a:	623b      	str	r3, [r7, #32]
    src_addr++;
2000842c:	69fb      	ldr	r3, [r7, #28]
2000842e:	3304      	adds	r3, #4
20008430:	61fb      	str	r3, [r7, #28]
    index--;
20008432:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
20008436:	3b01      	subs	r3, #1
20008438:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
2000843c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
20008440:	2b00      	cmp	r3, #0
20008442:	d1ec      	bne.n	2000841e <FLASH_Program_QuadWord+0x36>
20008444:	697b      	ldr	r3, [r7, #20]
20008446:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20008448:	68fb      	ldr	r3, [r7, #12]
2000844a:	f383 8810 	msr	PRIMASK, r3
}
2000844e:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
20008450:	bf00      	nop
20008452:	372c      	adds	r7, #44	@ 0x2c
20008454:	46bd      	mov	sp, r7
20008456:	f85d 7b04 	ldr.w	r7, [sp], #4
2000845a:	4770      	bx	lr
2000845c:	40022028 	.word	0x40022028

20008460 <FLASH_Program_Burst>:
  * @param  Address: specifies the address to be programmed.
  * @param  DataAddress: specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Burst(uint32_t Address, uint32_t DataAddress)
{
20008460:	b480      	push	{r7}
20008462:	b08b      	sub	sp, #44	@ 0x2c
20008464:	af00      	add	r7, sp, #0
20008466:	6078      	str	r0, [r7, #4]
20008468:	6039      	str	r1, [r7, #0]
  uint8_t burst_index = FLASH_NB_WORDS_IN_BURST;
2000846a:	2320      	movs	r3, #32
2000846c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)Address;
20008470:	687b      	ldr	r3, [r7, #4]
20008472:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr = (uint32_t *)DataAddress;
20008474:	683b      	ldr	r3, [r7, #0]
20008476:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20008478:	4b17      	ldr	r3, [pc, #92]	@ (200084d8 <FLASH_Program_Burst+0x78>)
2000847a:	61bb      	str	r3, [r7, #24]

  /* Set PG and BWR bits */
  SET_BIT((*reg_cr), (FLASH_NSCR_PG | FLASH_NSCR_BWR));
2000847c:	69bb      	ldr	r3, [r7, #24]
2000847e:	681b      	ldr	r3, [r3, #0]
20008480:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
20008484:	f043 0301 	orr.w	r3, r3, #1
20008488:	69ba      	ldr	r2, [r7, #24]
2000848a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
2000848c:	f3ef 8310 	mrs	r3, PRIMASK
20008490:	613b      	str	r3, [r7, #16]
  return(result);
20008492:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
20008494:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
20008496:	b672      	cpsid	i
}
20008498:	bf00      	nop
  __disable_irq();

  /* Program the burst */
  do
  {
    *dest_addr = *src_addr;
2000849a:	69fb      	ldr	r3, [r7, #28]
2000849c:	681a      	ldr	r2, [r3, #0]
2000849e:	6a3b      	ldr	r3, [r7, #32]
200084a0:	601a      	str	r2, [r3, #0]
    dest_addr++;
200084a2:	6a3b      	ldr	r3, [r7, #32]
200084a4:	3304      	adds	r3, #4
200084a6:	623b      	str	r3, [r7, #32]
    src_addr++;
200084a8:	69fb      	ldr	r3, [r7, #28]
200084aa:	3304      	adds	r3, #4
200084ac:	61fb      	str	r3, [r7, #28]
    burst_index--;
200084ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
200084b2:	3b01      	subs	r3, #1
200084b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (burst_index != 0U);
200084b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
200084bc:	2b00      	cmp	r3, #0
200084be:	d1ec      	bne.n	2000849a <FLASH_Program_Burst+0x3a>
200084c0:	697b      	ldr	r3, [r7, #20]
200084c2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200084c4:	68fb      	ldr	r3, [r7, #12]
200084c6:	f383 8810 	msr	PRIMASK, r3
}
200084ca:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200084cc:	bf00      	nop
200084ce:	372c      	adds	r7, #44	@ 0x2c
200084d0:	46bd      	mov	sp, r7
200084d2:	f85d 7b04 	ldr.w	r7, [sp], #4
200084d6:	4770      	bx	lr
200084d8:	40022028 	.word	0x40022028

200084dc <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
200084dc:	b580      	push	{r7, lr}
200084de:	b086      	sub	sp, #24
200084e0:	af00      	add	r7, sp, #0
200084e2:	6078      	str	r0, [r7, #4]
200084e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
200084e6:	4b33      	ldr	r3, [pc, #204]	@ (200085b4 <HAL_FLASHEx_Erase+0xd8>)
200084e8:	781b      	ldrb	r3, [r3, #0]
200084ea:	2b01      	cmp	r3, #1
200084ec:	d101      	bne.n	200084f2 <HAL_FLASHEx_Erase+0x16>
200084ee:	2302      	movs	r3, #2
200084f0:	e05c      	b.n	200085ac <HAL_FLASHEx_Erase+0xd0>
200084f2:	4b30      	ldr	r3, [pc, #192]	@ (200085b4 <HAL_FLASHEx_Erase+0xd8>)
200084f4:	2201      	movs	r2, #1
200084f6:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
200084f8:	4b2e      	ldr	r3, [pc, #184]	@ (200085b4 <HAL_FLASHEx_Erase+0xd8>)
200084fa:	2200      	movs	r2, #0
200084fc:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
200084fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008502:	f7ff ff29 	bl	20008358 <FLASH_WaitForLastOperation>
20008506:	4603      	mov	r3, r0
20008508:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
2000850a:	7dfb      	ldrb	r3, [r7, #23]
2000850c:	2b00      	cmp	r3, #0
2000850e:	d149      	bne.n	200085a4 <HAL_FLASHEx_Erase+0xc8>
  {
    /* Current operation type */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
20008510:	687b      	ldr	r3, [r7, #4]
20008512:	681b      	ldr	r3, [r3, #0]
20008514:	4a27      	ldr	r2, [pc, #156]	@ (200085b4 <HAL_FLASHEx_Erase+0xd8>)
20008516:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
20008518:	4b27      	ldr	r3, [pc, #156]	@ (200085b8 <HAL_FLASHEx_Erase+0xdc>)
2000851a:	60fb      	str	r3, [r7, #12]

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
2000851c:	687b      	ldr	r3, [r7, #4]
2000851e:	681b      	ldr	r3, [r3, #0]
20008520:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20008524:	f248 0204 	movw	r2, #32772	@ 0x8004
20008528:	4293      	cmp	r3, r2
2000852a:	d10b      	bne.n	20008544 <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
2000852c:	687b      	ldr	r3, [r7, #4]
2000852e:	685b      	ldr	r3, [r3, #4]
20008530:	4618      	mov	r0, r3
20008532:	f000 fad7 	bl	20008ae4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20008536:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
2000853a:	f7ff ff0d 	bl	20008358 <FLASH_WaitForLastOperation>
2000853e:	4603      	mov	r3, r0
20008540:	75fb      	strb	r3, [r7, #23]
20008542:	e025      	b.n	20008590 <HAL_FLASHEx_Erase+0xb4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
20008544:	683b      	ldr	r3, [r7, #0]
20008546:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
2000854a:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
2000854c:	687b      	ldr	r3, [r7, #4]
2000854e:	689b      	ldr	r3, [r3, #8]
20008550:	613b      	str	r3, [r7, #16]
20008552:	e015      	b.n	20008580 <HAL_FLASHEx_Erase+0xa4>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
20008554:	687b      	ldr	r3, [r7, #4]
20008556:	685b      	ldr	r3, [r3, #4]
20008558:	4619      	mov	r1, r3
2000855a:	6938      	ldr	r0, [r7, #16]
2000855c:	f000 fae8 	bl	20008b30 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20008560:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008564:	f7ff fef8 	bl	20008358 <FLASH_WaitForLastOperation>
20008568:	4603      	mov	r3, r0
2000856a:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
2000856c:	7dfb      	ldrb	r3, [r7, #23]
2000856e:	2b00      	cmp	r3, #0
20008570:	d003      	beq.n	2000857a <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
20008572:	683b      	ldr	r3, [r7, #0]
20008574:	693a      	ldr	r2, [r7, #16]
20008576:	601a      	str	r2, [r3, #0]
          break;
20008578:	e00a      	b.n	20008590 <HAL_FLASHEx_Erase+0xb4>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
2000857a:	693b      	ldr	r3, [r7, #16]
2000857c:	3301      	adds	r3, #1
2000857e:	613b      	str	r3, [r7, #16]
20008580:	687b      	ldr	r3, [r7, #4]
20008582:	689a      	ldr	r2, [r3, #8]
20008584:	687b      	ldr	r3, [r7, #4]
20008586:	68db      	ldr	r3, [r3, #12]
20008588:	4413      	add	r3, r2
2000858a:	693a      	ldr	r2, [r7, #16]
2000858c:	429a      	cmp	r2, r3
2000858e:	d3e1      	bcc.n	20008554 <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
20008590:	68fb      	ldr	r3, [r7, #12]
20008592:	681a      	ldr	r2, [r3, #0]
20008594:	687b      	ldr	r3, [r7, #4]
20008596:	681b      	ldr	r3, [r3, #0]
20008598:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
2000859c:	43db      	mvns	r3, r3
2000859e:	401a      	ands	r2, r3
200085a0:	68fb      	ldr	r3, [r7, #12]
200085a2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
200085a4:	4b03      	ldr	r3, [pc, #12]	@ (200085b4 <HAL_FLASHEx_Erase+0xd8>)
200085a6:	2200      	movs	r2, #0
200085a8:	701a      	strb	r2, [r3, #0]

  return status;
200085aa:	7dfb      	ldrb	r3, [r7, #23]
}
200085ac:	4618      	mov	r0, r3
200085ae:	3718      	adds	r7, #24
200085b0:	46bd      	mov	sp, r7
200085b2:	bd80      	pop	{r7, pc}
200085b4:	20000468 	.word	0x20000468
200085b8:	40022028 	.word	0x40022028

200085bc <HAL_FLASHEx_Erase_IT>:
  *         contains the configuration information for the erasing.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
200085bc:	b580      	push	{r7, lr}
200085be:	b084      	sub	sp, #16
200085c0:	af00      	add	r7, sp, #0
200085c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
200085c4:	4b25      	ldr	r3, [pc, #148]	@ (2000865c <HAL_FLASHEx_Erase_IT+0xa0>)
200085c6:	781b      	ldrb	r3, [r3, #0]
200085c8:	2b01      	cmp	r3, #1
200085ca:	d101      	bne.n	200085d0 <HAL_FLASHEx_Erase_IT+0x14>
200085cc:	2302      	movs	r3, #2
200085ce:	e041      	b.n	20008654 <HAL_FLASHEx_Erase_IT+0x98>
200085d0:	4b22      	ldr	r3, [pc, #136]	@ (2000865c <HAL_FLASHEx_Erase_IT+0xa0>)
200085d2:	2201      	movs	r2, #1
200085d4:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
200085d6:	4b21      	ldr	r3, [pc, #132]	@ (2000865c <HAL_FLASHEx_Erase_IT+0xa0>)
200085d8:	2200      	movs	r2, #0
200085da:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
200085dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
200085e0:	f7ff feba 	bl	20008358 <FLASH_WaitForLastOperation>
200085e4:	4603      	mov	r3, r0
200085e6:	73fb      	strb	r3, [r7, #15]

  if (status != HAL_OK)
200085e8:	7bfb      	ldrb	r3, [r7, #15]
200085ea:	2b00      	cmp	r3, #0
200085ec:	d003      	beq.n	200085f6 <HAL_FLASHEx_Erase_IT+0x3a>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
200085ee:	4b1b      	ldr	r3, [pc, #108]	@ (2000865c <HAL_FLASHEx_Erase_IT+0xa0>)
200085f0:	2200      	movs	r2, #0
200085f2:	701a      	strb	r2, [r3, #0]
200085f4:	e02d      	b.n	20008652 <HAL_FLASHEx_Erase_IT+0x96>
  }
  else
  {
    /* Set internal variables used by the IRQ handler */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
200085f6:	687b      	ldr	r3, [r7, #4]
200085f8:	681b      	ldr	r3, [r3, #0]
200085fa:	4a18      	ldr	r2, [pc, #96]	@ (2000865c <HAL_FLASHEx_Erase_IT+0xa0>)
200085fc:	6093      	str	r3, [r2, #8]
    pFlash.Bank = pEraseInit->Banks;
200085fe:	687b      	ldr	r3, [r7, #4]
20008600:	685b      	ldr	r3, [r3, #4]
20008602:	4a16      	ldr	r2, [pc, #88]	@ (2000865c <HAL_FLASHEx_Erase_IT+0xa0>)
20008604:	6113      	str	r3, [r2, #16]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
20008606:	4b16      	ldr	r3, [pc, #88]	@ (20008660 <HAL_FLASHEx_Erase_IT+0xa4>)
20008608:	60bb      	str	r3, [r7, #8]

    /* Enable End of Operation and Error interrupts */
    (*reg_cr) |= (FLASH_IT_EOP | FLASH_IT_OPERR);
2000860a:	68bb      	ldr	r3, [r7, #8]
2000860c:	681b      	ldr	r3, [r3, #0]
2000860e:	f043 7240 	orr.w	r2, r3, #50331648	@ 0x3000000
20008612:	68bb      	ldr	r3, [r7, #8]
20008614:	601a      	str	r2, [r3, #0]

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
20008616:	687b      	ldr	r3, [r7, #4]
20008618:	681b      	ldr	r3, [r3, #0]
2000861a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
2000861e:	f248 0204 	movw	r2, #32772	@ 0x8004
20008622:	4293      	cmp	r3, r2
20008624:	d105      	bne.n	20008632 <HAL_FLASHEx_Erase_IT+0x76>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
20008626:	687b      	ldr	r3, [r7, #4]
20008628:	685b      	ldr	r3, [r3, #4]
2000862a:	4618      	mov	r0, r3
2000862c:	f000 fa5a 	bl	20008ae4 <FLASH_MassErase>
20008630:	e00f      	b.n	20008652 <HAL_FLASHEx_Erase_IT+0x96>
    }
    else
    {
      /* Erase by page to be done */
      pFlash.NbPagesToErase = pEraseInit->NbPages;
20008632:	687b      	ldr	r3, [r7, #4]
20008634:	68db      	ldr	r3, [r3, #12]
20008636:	4a09      	ldr	r2, [pc, #36]	@ (2000865c <HAL_FLASHEx_Erase_IT+0xa0>)
20008638:	6193      	str	r3, [r2, #24]
      pFlash.Page = pEraseInit->Page;
2000863a:	687b      	ldr	r3, [r7, #4]
2000863c:	689b      	ldr	r3, [r3, #8]
2000863e:	4a07      	ldr	r2, [pc, #28]	@ (2000865c <HAL_FLASHEx_Erase_IT+0xa0>)
20008640:	6153      	str	r3, [r2, #20]

      /* Erase first page and wait for IT */
      FLASH_PageErase(pEraseInit->Page, pEraseInit->Banks);
20008642:	687b      	ldr	r3, [r7, #4]
20008644:	689a      	ldr	r2, [r3, #8]
20008646:	687b      	ldr	r3, [r7, #4]
20008648:	685b      	ldr	r3, [r3, #4]
2000864a:	4619      	mov	r1, r3
2000864c:	4610      	mov	r0, r2
2000864e:	f000 fa6f 	bl	20008b30 <FLASH_PageErase>
    }
  }

  return status;
20008652:	7bfb      	ldrb	r3, [r7, #15]
}
20008654:	4618      	mov	r0, r3
20008656:	3710      	adds	r7, #16
20008658:	46bd      	mov	sp, r7
2000865a:	bd80      	pop	{r7, pc}
2000865c:	20000468 	.word	0x20000468
20008660:	40022028 	.word	0x40022028

20008664 <HAL_FLASHEx_OBProgram>:
  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
20008664:	b580      	push	{r7, lr}
20008666:	b084      	sub	sp, #16
20008668:	af00      	add	r7, sp, #0
2000866a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
2000866c:	4b37      	ldr	r3, [pc, #220]	@ (2000874c <HAL_FLASHEx_OBProgram+0xe8>)
2000866e:	781b      	ldrb	r3, [r3, #0]
20008670:	2b01      	cmp	r3, #1
20008672:	d101      	bne.n	20008678 <HAL_FLASHEx_OBProgram+0x14>
20008674:	2302      	movs	r3, #2
20008676:	e064      	b.n	20008742 <HAL_FLASHEx_OBProgram+0xde>
20008678:	4b34      	ldr	r3, [pc, #208]	@ (2000874c <HAL_FLASHEx_OBProgram+0xe8>)
2000867a:	2201      	movs	r2, #1
2000867c:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
2000867e:	4b33      	ldr	r3, [pc, #204]	@ (2000874c <HAL_FLASHEx_OBProgram+0xe8>)
20008680:	2200      	movs	r2, #0
20008682:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20008684:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008688:	f7ff fe66 	bl	20008358 <FLASH_WaitForLastOperation>
2000868c:	4603      	mov	r3, r0
2000868e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
20008690:	7bfb      	ldrb	r3, [r7, #15]
20008692:	2b00      	cmp	r3, #0
20008694:	d151      	bne.n	2000873a <HAL_FLASHEx_OBProgram+0xd6>
  {
    /* Write protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
20008696:	687b      	ldr	r3, [r7, #4]
20008698:	681b      	ldr	r3, [r3, #0]
2000869a:	f003 0301 	and.w	r3, r3, #1
2000869e:	2b00      	cmp	r3, #0
200086a0:	d009      	beq.n	200086b6 <HAL_FLASHEx_OBProgram+0x52>
    {
      /* Configure of Write protection on the selected area */
      FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset, pOBInit->WRPLock);
200086a2:	687b      	ldr	r3, [r7, #4]
200086a4:	6858      	ldr	r0, [r3, #4]
200086a6:	687b      	ldr	r3, [r7, #4]
200086a8:	6899      	ldr	r1, [r3, #8]
200086aa:	687b      	ldr	r3, [r7, #4]
200086ac:	68da      	ldr	r2, [r3, #12]
200086ae:	687b      	ldr	r3, [r7, #4]
200086b0:	7c1b      	ldrb	r3, [r3, #16]
200086b2:	f000 fa6d 	bl	20008b90 <FLASH_OB_WRPConfig>
    }

    /* Read protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
200086b6:	687b      	ldr	r3, [r7, #4]
200086b8:	681b      	ldr	r3, [r3, #0]
200086ba:	f003 0302 	and.w	r3, r3, #2
200086be:	2b00      	cmp	r3, #0
200086c0:	d004      	beq.n	200086cc <HAL_FLASHEx_OBProgram+0x68>
    {
      /* Configure the Read protection level */
      FLASH_OB_RDPConfig(pOBInit->RDPLevel);
200086c2:	687b      	ldr	r3, [r7, #4]
200086c4:	695b      	ldr	r3, [r3, #20]
200086c6:	4618      	mov	r0, r3
200086c8:	f000 faa8 	bl	20008c1c <FLASH_OB_RDPConfig>
    }

    /* Read protection key configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_RDPKEY) != 0U)
200086cc:	687b      	ldr	r3, [r7, #4]
200086ce:	681b      	ldr	r3, [r3, #0]
200086d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200086d4:	2b00      	cmp	r3, #0
200086d6:	d008      	beq.n	200086ea <HAL_FLASHEx_OBProgram+0x86>
    {
      /* Configure the Read protection key */
      FLASH_OB_RDPKeyConfig(pOBInit->RDPKeyType, pOBInit->RDPKey1, pOBInit->RDPKey2);
200086d8:	687b      	ldr	r3, [r7, #4]
200086da:	6a98      	ldr	r0, [r3, #40]	@ 0x28
200086dc:	687b      	ldr	r3, [r7, #4]
200086de:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
200086e0:	687b      	ldr	r3, [r7, #4]
200086e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200086e4:	461a      	mov	r2, r3
200086e6:	f000 faad 	bl	20008c44 <FLASH_OB_RDPKeyConfig>
    }

    /* User Configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
200086ea:	687b      	ldr	r3, [r7, #4]
200086ec:	681b      	ldr	r3, [r3, #0]
200086ee:	f003 0304 	and.w	r3, r3, #4
200086f2:	2b00      	cmp	r3, #0
200086f4:	d007      	beq.n	20008706 <HAL_FLASHEx_OBProgram+0xa2>
    {
      /* Configure the user option bytes */
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig);
200086f6:	687b      	ldr	r3, [r7, #4]
200086f8:	699a      	ldr	r2, [r3, #24]
200086fa:	687b      	ldr	r3, [r7, #4]
200086fc:	69db      	ldr	r3, [r3, #28]
200086fe:	4619      	mov	r1, r3
20008700:	4610      	mov	r0, r2
20008702:	f000 fabd 	bl	20008c80 <FLASH_OB_UserConfig>
      FLASH_OB_BootLockConfig(pOBInit->BootLock);
    }
#endif /* __ARM_FEATURE_CMSE */

    /* Boot address configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_BOOTADDR) != 0U)
20008706:	687b      	ldr	r3, [r7, #4]
20008708:	681b      	ldr	r3, [r3, #0]
2000870a:	f003 0308 	and.w	r3, r3, #8
2000870e:	2b00      	cmp	r3, #0
20008710:	d007      	beq.n	20008722 <HAL_FLASHEx_OBProgram+0xbe>
    {
      /* Configure the boot address */
      FLASH_OB_BootAddrConfig(pOBInit->BootAddrConfig, pOBInit->BootAddr);
20008712:	687b      	ldr	r3, [r7, #4]
20008714:	6a1a      	ldr	r2, [r3, #32]
20008716:	687b      	ldr	r3, [r7, #4]
20008718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000871a:	4619      	mov	r1, r3
2000871c:	4610      	mov	r0, r2
2000871e:	f000 fc05 	bl	20008f2c <FLASH_OB_BootAddrConfig>
    }

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTSTRT);
20008722:	4b0b      	ldr	r3, [pc, #44]	@ (20008750 <HAL_FLASHEx_OBProgram+0xec>)
20008724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008726:	4a0a      	ldr	r2, [pc, #40]	@ (20008750 <HAL_FLASHEx_OBProgram+0xec>)
20008728:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
2000872c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
2000872e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008732:	f7ff fe11 	bl	20008358 <FLASH_WaitForLastOperation>
20008736:	4603      	mov	r3, r0
20008738:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
2000873a:	4b04      	ldr	r3, [pc, #16]	@ (2000874c <HAL_FLASHEx_OBProgram+0xe8>)
2000873c:	2200      	movs	r2, #0
2000873e:	701a      	strb	r2, [r3, #0]

  return status;
20008740:	7bfb      	ldrb	r3, [r7, #15]
}
20008742:	4618      	mov	r0, r3
20008744:	3710      	adds	r7, #16
20008746:	46bd      	mov	sp, r7
20008748:	bd80      	pop	{r7, pc}
2000874a:	bf00      	nop
2000874c:	20000468 	.word	0x20000468
20008750:	40022000 	.word	0x40022000

20008754 <HAL_FLASHEx_OBGetConfig>:
  *         Boot Address, else no information will be returned
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
20008754:	b580      	push	{r7, lr}
20008756:	b082      	sub	sp, #8
20008758:	af00      	add	r7, sp, #0
2000875a:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
2000875c:	687b      	ldr	r3, [r7, #4]
2000875e:	2206      	movs	r2, #6
20008760:	601a      	str	r2, [r3, #0]

  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
20008762:	687b      	ldr	r3, [r7, #4]
20008764:	685b      	ldr	r3, [r3, #4]
20008766:	2b01      	cmp	r3, #1
20008768:	d00b      	beq.n	20008782 <HAL_FLASHEx_OBGetConfig+0x2e>
2000876a:	687b      	ldr	r3, [r7, #4]
2000876c:	685b      	ldr	r3, [r3, #4]
2000876e:	2b02      	cmp	r3, #2
20008770:	d007      	beq.n	20008782 <HAL_FLASHEx_OBGetConfig+0x2e>
      (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
20008772:	687b      	ldr	r3, [r7, #4]
20008774:	685b      	ldr	r3, [r3, #4]
  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
20008776:	2b04      	cmp	r3, #4
20008778:	d003      	beq.n	20008782 <HAL_FLASHEx_OBGetConfig+0x2e>
      (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
2000877a:	687b      	ldr	r3, [r7, #4]
2000877c:	685b      	ldr	r3, [r3, #4]
2000877e:	2b08      	cmp	r3, #8
20008780:	d111      	bne.n	200087a6 <HAL_FLASHEx_OBGetConfig+0x52>
  {
    pOBInit->OptionType |= OPTIONBYTE_WRP;
20008782:	687b      	ldr	r3, [r7, #4]
20008784:	681b      	ldr	r3, [r3, #0]
20008786:	f043 0201 	orr.w	r2, r3, #1
2000878a:	687b      	ldr	r3, [r7, #4]
2000878c:	601a      	str	r2, [r3, #0]
    /* Get write protection on the selected area */
    FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset), &(pOBInit->WRPLock));
2000878e:	687b      	ldr	r3, [r7, #4]
20008790:	6858      	ldr	r0, [r3, #4]
20008792:	687b      	ldr	r3, [r7, #4]
20008794:	f103 0108 	add.w	r1, r3, #8
20008798:	687b      	ldr	r3, [r7, #4]
2000879a:	f103 020c 	add.w	r2, r3, #12
2000879e:	687b      	ldr	r3, [r7, #4]
200087a0:	3310      	adds	r3, #16
200087a2:	f000 fbdd 	bl	20008f60 <FLASH_OB_GetWRP>
  }

  /* Get Read protection level */
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
200087a6:	f000 fc4d 	bl	20009044 <FLASH_OB_GetRDP>
200087aa:	4602      	mov	r2, r0
200087ac:	687b      	ldr	r3, [r7, #4]
200087ae:	615a      	str	r2, [r3, #20]

  /* Get the user option bytes */
  pOBInit->USERConfig = FLASH_OB_GetUser();
200087b0:	f000 fc64 	bl	2000907c <FLASH_OB_GetUser>
200087b4:	4602      	mov	r2, r0
200087b6:	687b      	ldr	r3, [r7, #4]
200087b8:	61da      	str	r2, [r3, #28]
  /* Get the value of the selected boot address */
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((pOBInit->BootAddrConfig == OB_BOOTADDR_NS0) || (pOBInit->BootAddrConfig == OB_BOOTADDR_NS1) ||
      (pOBInit->BootAddrConfig == OB_BOOTADDR_SEC0))
#else
  if ((pOBInit->BootAddrConfig == OB_BOOTADDR_NS0) || (pOBInit->BootAddrConfig == OB_BOOTADDR_NS1))
200087ba:	687b      	ldr	r3, [r7, #4]
200087bc:	6a1b      	ldr	r3, [r3, #32]
200087be:	2b01      	cmp	r3, #1
200087c0:	d003      	beq.n	200087ca <HAL_FLASHEx_OBGetConfig+0x76>
200087c2:	687b      	ldr	r3, [r7, #4]
200087c4:	6a1b      	ldr	r3, [r3, #32]
200087c6:	2b02      	cmp	r3, #2
200087c8:	d10d      	bne.n	200087e6 <HAL_FLASHEx_OBGetConfig+0x92>
#endif /* __ARM_FEATURE_CMSE */
  {
    pOBInit->OptionType |= OPTIONBYTE_BOOTADDR;
200087ca:	687b      	ldr	r3, [r7, #4]
200087cc:	681b      	ldr	r3, [r3, #0]
200087ce:	f043 0208 	orr.w	r2, r3, #8
200087d2:	687b      	ldr	r3, [r7, #4]
200087d4:	601a      	str	r2, [r3, #0]
    FLASH_OB_GetBootAddr(pOBInit->BootAddrConfig, &(pOBInit->BootAddr));
200087d6:	687b      	ldr	r3, [r7, #4]
200087d8:	6a1a      	ldr	r2, [r3, #32]
200087da:	687b      	ldr	r3, [r7, #4]
200087dc:	3324      	adds	r3, #36	@ 0x24
200087de:	4619      	mov	r1, r3
200087e0:	4610      	mov	r0, r2
200087e2:	f000 fc5f 	bl	200090a4 <FLASH_OB_GetBootAddr>
  }
}
200087e6:	bf00      	nop
200087e8:	3708      	adds	r7, #8
200087ea:	46bd      	mov	sp, r7
200087ec:	bd80      	pop	{r7, pc}
	...

200087f0 <HAL_FLASHEx_ConfigBBAttributes>:
  *         block-base attribute type is requested: Secure or Privilege.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_ConfigBBAttributes(FLASH_BBAttributesTypeDef *pBBAttributes)
{
200087f0:	b580      	push	{r7, lr}
200087f2:	b084      	sub	sp, #16
200087f4:	af00      	add	r7, sp, #0
200087f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK_EXCLUSIVE(pBBAttributes->Bank));
  assert_param(IS_FLASH_BB_EXCLUSIVE(pBBAttributes->BBAttributesType));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
200087f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
200087fc:	f7ff fdac 	bl	20008358 <FLASH_WaitForLastOperation>
20008800:	4603      	mov	r3, r0
20008802:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
20008804:	7bfb      	ldrb	r3, [r7, #15]
20008806:	2b00      	cmp	r3, #0
20008808:	d129      	bne.n	2000885e <HAL_FLASHEx_ConfigBBAttributes+0x6e>
      }
    }
    else
#endif /* __ARM_FEATURE_CMSE */
    {
      if (pBBAttributes->Bank == FLASH_BANK_1)
2000880a:	687b      	ldr	r3, [r7, #4]
2000880c:	681b      	ldr	r3, [r3, #0]
2000880e:	2b01      	cmp	r3, #1
20008810:	d102      	bne.n	20008818 <HAL_FLASHEx_ConfigBBAttributes+0x28>
      {
        reg = &(FLASH->PRIVBB1R1);
20008812:	4b17      	ldr	r3, [pc, #92]	@ (20008870 <HAL_FLASHEx_ConfigBBAttributes+0x80>)
20008814:	60bb      	str	r3, [r7, #8]
20008816:	e001      	b.n	2000881c <HAL_FLASHEx_ConfigBBAttributes+0x2c>
      }
      else
      {
        reg = &(FLASH->PRIVBB2R1);
20008818:	4b16      	ldr	r3, [pc, #88]	@ (20008874 <HAL_FLASHEx_ConfigBBAttributes+0x84>)
2000881a:	60bb      	str	r3, [r7, #8]
      }
    }

    /* Modify the register values and check that new attributes are taken in account */
    for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
2000881c:	2300      	movs	r3, #0
2000881e:	73bb      	strb	r3, [r7, #14]
20008820:	e017      	b.n	20008852 <HAL_FLASHEx_ConfigBBAttributes+0x62>
    {
      *reg = pBBAttributes->BBAttributes_array[index];
20008822:	7bba      	ldrb	r2, [r7, #14]
20008824:	687b      	ldr	r3, [r7, #4]
20008826:	3202      	adds	r2, #2
20008828:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
2000882c:	68bb      	ldr	r3, [r7, #8]
2000882e:	601a      	str	r2, [r3, #0]
      if ((*reg) != pBBAttributes->BBAttributes_array[index])
20008830:	68bb      	ldr	r3, [r7, #8]
20008832:	681a      	ldr	r2, [r3, #0]
20008834:	7bb9      	ldrb	r1, [r7, #14]
20008836:	687b      	ldr	r3, [r7, #4]
20008838:	3102      	adds	r1, #2
2000883a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
2000883e:	429a      	cmp	r2, r3
20008840:	d001      	beq.n	20008846 <HAL_FLASHEx_ConfigBBAttributes+0x56>
      {
        status = HAL_ERROR;
20008842:	2301      	movs	r3, #1
20008844:	73fb      	strb	r3, [r7, #15]
      }
      reg++;
20008846:	68bb      	ldr	r3, [r7, #8]
20008848:	3304      	adds	r3, #4
2000884a:	60bb      	str	r3, [r7, #8]
    for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
2000884c:	7bbb      	ldrb	r3, [r7, #14]
2000884e:	3301      	adds	r3, #1
20008850:	73bb      	strb	r3, [r7, #14]
20008852:	7bbb      	ldrb	r3, [r7, #14]
20008854:	2b03      	cmp	r3, #3
20008856:	d9e4      	bls.n	20008822 <HAL_FLASHEx_ConfigBBAttributes+0x32>
  __ASM volatile ("isb 0xF":::"memory");
20008858:	f3bf 8f6f 	isb	sy
}
2000885c:	bf00      	nop
    /* ISB instruction is called to be sure next instructions are performed with correct attributes */
    __ISB();
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
2000885e:	4b06      	ldr	r3, [pc, #24]	@ (20008878 <HAL_FLASHEx_ConfigBBAttributes+0x88>)
20008860:	2200      	movs	r2, #0
20008862:	701a      	strb	r2, [r3, #0]

  return status;
20008864:	7bfb      	ldrb	r3, [r7, #15]
}
20008866:	4618      	mov	r0, r3
20008868:	3710      	adds	r7, #16
2000886a:	46bd      	mov	sp, r7
2000886c:	bd80      	pop	{r7, pc}
2000886e:	bf00      	nop
20008870:	400220d0 	.word	0x400220d0
20008874:	400220f0 	.word	0x400220f0
20008878:	20000468 	.word	0x20000468

2000887c <HAL_FLASHEx_GetConfigBBAttributes>:
  *         block-base attribute type is requested: Secure or Privilege.
  *
  * @retval None
  */
void HAL_FLASHEx_GetConfigBBAttributes(FLASH_BBAttributesTypeDef *pBBAttributes)
{
2000887c:	b480      	push	{r7}
2000887e:	b085      	sub	sp, #20
20008880:	af00      	add	r7, sp, #0
20008882:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK_EXCLUSIVE(pBBAttributes->Bank));
  assert_param(IS_FLASH_BB_EXCLUSIVE(pBBAttributes->BBAttributesType));

  /* Set the first Block-Based register to read */
  if (pBBAttributes->BBAttributesType == FLASH_BB_SEC)
20008884:	687b      	ldr	r3, [r7, #4]
20008886:	685b      	ldr	r3, [r3, #4]
20008888:	2b01      	cmp	r3, #1
2000888a:	d109      	bne.n	200088a0 <HAL_FLASHEx_GetConfigBBAttributes+0x24>
  {
    if (pBBAttributes->Bank == FLASH_BANK_1)
2000888c:	687b      	ldr	r3, [r7, #4]
2000888e:	681b      	ldr	r3, [r3, #0]
20008890:	2b01      	cmp	r3, #1
20008892:	d102      	bne.n	2000889a <HAL_FLASHEx_GetConfigBBAttributes+0x1e>
    {
      reg = &(FLASH->SECBB1R1);
20008894:	4b14      	ldr	r3, [pc, #80]	@ (200088e8 <HAL_FLASHEx_GetConfigBBAttributes+0x6c>)
20008896:	60bb      	str	r3, [r7, #8]
20008898:	e00b      	b.n	200088b2 <HAL_FLASHEx_GetConfigBBAttributes+0x36>
    }
    else
    {
      reg = &(FLASH->SECBB2R1);
2000889a:	4b14      	ldr	r3, [pc, #80]	@ (200088ec <HAL_FLASHEx_GetConfigBBAttributes+0x70>)
2000889c:	60bb      	str	r3, [r7, #8]
2000889e:	e008      	b.n	200088b2 <HAL_FLASHEx_GetConfigBBAttributes+0x36>
    }
  }
  else
  {
    if (pBBAttributes->Bank == FLASH_BANK_1)
200088a0:	687b      	ldr	r3, [r7, #4]
200088a2:	681b      	ldr	r3, [r3, #0]
200088a4:	2b01      	cmp	r3, #1
200088a6:	d102      	bne.n	200088ae <HAL_FLASHEx_GetConfigBBAttributes+0x32>
    {
      reg = &(FLASH->PRIVBB1R1);
200088a8:	4b11      	ldr	r3, [pc, #68]	@ (200088f0 <HAL_FLASHEx_GetConfigBBAttributes+0x74>)
200088aa:	60bb      	str	r3, [r7, #8]
200088ac:	e001      	b.n	200088b2 <HAL_FLASHEx_GetConfigBBAttributes+0x36>
    }
    else
    {
      reg = &(FLASH->PRIVBB2R1);
200088ae:	4b11      	ldr	r3, [pc, #68]	@ (200088f4 <HAL_FLASHEx_GetConfigBBAttributes+0x78>)
200088b0:	60bb      	str	r3, [r7, #8]
    }
  }

  /* Read the register values */
  for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
200088b2:	2300      	movs	r3, #0
200088b4:	73fb      	strb	r3, [r7, #15]
200088b6:	e00c      	b.n	200088d2 <HAL_FLASHEx_GetConfigBBAttributes+0x56>
  {
    pBBAttributes->BBAttributes_array[index] = (*reg);
200088b8:	7bfa      	ldrb	r2, [r7, #15]
200088ba:	68bb      	ldr	r3, [r7, #8]
200088bc:	6819      	ldr	r1, [r3, #0]
200088be:	687b      	ldr	r3, [r7, #4]
200088c0:	3202      	adds	r2, #2
200088c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    reg++;
200088c6:	68bb      	ldr	r3, [r7, #8]
200088c8:	3304      	adds	r3, #4
200088ca:	60bb      	str	r3, [r7, #8]
  for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
200088cc:	7bfb      	ldrb	r3, [r7, #15]
200088ce:	3301      	adds	r3, #1
200088d0:	73fb      	strb	r3, [r7, #15]
200088d2:	7bfb      	ldrb	r3, [r7, #15]
200088d4:	2b03      	cmp	r3, #3
200088d6:	d9ef      	bls.n	200088b8 <HAL_FLASHEx_GetConfigBBAttributes+0x3c>
  }
}
200088d8:	bf00      	nop
200088da:	bf00      	nop
200088dc:	3714      	adds	r7, #20
200088de:	46bd      	mov	sp, r7
200088e0:	f85d 7b04 	ldr.w	r7, [sp], #4
200088e4:	4770      	bx	lr
200088e6:	bf00      	nop
200088e8:	40022080 	.word	0x40022080
200088ec:	400220a0 	.word	0x400220a0
200088f0:	400220d0 	.word	0x400220d0
200088f4:	400220f0 	.word	0x400220f0

200088f8 <HAL_FLASHEx_ConfigPrivMode>:
  *                                       to unprivilege access
  *
  * @retval None
  */
void HAL_FLASHEx_ConfigPrivMode(uint32_t PrivMode)
{
200088f8:	b480      	push	{r7}
200088fa:	b083      	sub	sp, #12
200088fc:	af00      	add	r7, sp, #0
200088fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_CFGPRIVMODE(PrivMode));

  MODIFY_REG(FLASH->PRIVCFGR, (FLASH_PRIVCFGR_SPRIV | FLASH_PRIVCFGR_NSPRIV), PrivMode);
20008900:	4b07      	ldr	r3, [pc, #28]	@ (20008920 <HAL_FLASHEx_ConfigPrivMode+0x28>)
20008902:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
20008906:	f023 0203 	bic.w	r2, r3, #3
2000890a:	4905      	ldr	r1, [pc, #20]	@ (20008920 <HAL_FLASHEx_ConfigPrivMode+0x28>)
2000890c:	687b      	ldr	r3, [r7, #4]
2000890e:	4313      	orrs	r3, r2
20008910:	f8c1 30c4 	str.w	r3, [r1, #196]	@ 0xc4
}
20008914:	bf00      	nop
20008916:	370c      	adds	r7, #12
20008918:	46bd      	mov	sp, r7
2000891a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000891e:	4770      	bx	lr
20008920:	40022000 	.word	0x40022000

20008924 <HAL_FLASHEx_GetPrivMode>:
  *                                       or unprivileged access
  *            @arg FLASH_NSPRIV_DENIED:  access to Flash registers is denied
  *                                       to unprivilege accessP
  */
uint32_t HAL_FLASHEx_GetPrivMode(void)
{
20008924:	b480      	push	{r7}
20008926:	af00      	add	r7, sp, #0
  return (FLASH->PRIVCFGR & (FLASH_PRIVCFGR_SPRIV | FLASH_PRIVCFGR_NSPRIV));
20008928:	4b04      	ldr	r3, [pc, #16]	@ (2000893c <HAL_FLASHEx_GetPrivMode+0x18>)
2000892a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
2000892e:	f003 0303 	and.w	r3, r3, #3
}
20008932:	4618      	mov	r0, r3
20008934:	46bd      	mov	sp, r7
20008936:	f85d 7b04 	ldr.w	r7, [sp], #4
2000893a:	4770      	bx	lr
2000893c:	40022000 	.word	0x40022000

20008940 <HAL_FLASHEx_EnablePowerDown>:
  *            @arg FLASH_BANK_2: Flash Bank 2
  *            @arg FLASH_BANK_BOTH: Flash Bank 1 and Bank 2
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_EnablePowerDown(uint32_t Banks)
{
20008940:	b580      	push	{r7, lr}
20008942:	b084      	sub	sp, #16
20008944:	af00      	add	r7, sp, #0
20008946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20008948:	2300      	movs	r3, #0
2000894a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Request power-down mode for Bank 1 */
  if ((Banks & FLASH_BANK_1) != 0U)
2000894c:	687b      	ldr	r3, [r7, #4]
2000894e:	f003 0301 	and.w	r3, r3, #1
20008952:	2b00      	cmp	r3, #0
20008954:	d032      	beq.n	200089bc <HAL_FLASHEx_EnablePowerDown+0x7c>
  {
    /* Check PD1 and PDREQ1 bits (Bank 1 is not in power-down mode and not being
       already under power-down request) */
    if ((FLASH->NSSR & FLASH_NSSR_PD1) != 0U)
20008956:	4b38      	ldr	r3, [pc, #224]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008958:	6a1b      	ldr	r3, [r3, #32]
2000895a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
2000895e:	2b00      	cmp	r3, #0
20008960:	d002      	beq.n	20008968 <HAL_FLASHEx_EnablePowerDown+0x28>
    {
      status = HAL_ERROR;
20008962:	2301      	movs	r3, #1
20008964:	73fb      	strb	r3, [r7, #15]
20008966:	e029      	b.n	200089bc <HAL_FLASHEx_EnablePowerDown+0x7c>
    }
    else if ((FLASH->ACR & FLASH_ACR_PDREQ1) != 0U)
20008968:	4b33      	ldr	r3, [pc, #204]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
2000896a:	681b      	ldr	r3, [r3, #0]
2000896c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20008970:	2b00      	cmp	r3, #0
20008972:	d002      	beq.n	2000897a <HAL_FLASHEx_EnablePowerDown+0x3a>
    {
      status = HAL_ERROR;
20008974:	2301      	movs	r3, #1
20008976:	73fb      	strb	r3, [r7, #15]
20008978:	e020      	b.n	200089bc <HAL_FLASHEx_EnablePowerDown+0x7c>
    }
    else
    {
      /* Unlock PDREQ1 bit */
      WRITE_REG(FLASH->PDKEY1R, FLASH_PDKEY1_1);
2000897a:	4b2f      	ldr	r3, [pc, #188]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
2000897c:	4a2f      	ldr	r2, [pc, #188]	@ (20008a3c <HAL_FLASHEx_EnablePowerDown+0xfc>)
2000897e:	619a      	str	r2, [r3, #24]
      WRITE_REG(FLASH->PDKEY1R, FLASH_PDKEY1_2);
20008980:	4b2d      	ldr	r3, [pc, #180]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008982:	4a2f      	ldr	r2, [pc, #188]	@ (20008a40 <HAL_FLASHEx_EnablePowerDown+0x100>)
20008984:	619a      	str	r2, [r3, #24]

      /* Set PDREQ1 in FLASH_ACR register */
      SET_BIT(FLASH->ACR, FLASH_ACR_PDREQ1);
20008986:	4b2c      	ldr	r3, [pc, #176]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008988:	681b      	ldr	r3, [r3, #0]
2000898a:	4a2b      	ldr	r2, [pc, #172]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
2000898c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
20008990:	6013      	str	r3, [r2, #0]

      /* Check PD1 bit */
      tickstart = HAL_GetTick();
20008992:	f7f9 ffb7 	bl	20002904 <HAL_GetTick>
20008996:	60b8      	str	r0, [r7, #8]
      while (((FLASH->NSSR & FLASH_NSSR_PD1) != FLASH_NSSR_PD1))
20008998:	e009      	b.n	200089ae <HAL_FLASHEx_EnablePowerDown+0x6e>
      {
        if ((HAL_GetTick() - tickstart) > FLASH_TIMEOUT_VALUE)
2000899a:	f7f9 ffb3 	bl	20002904 <HAL_GetTick>
2000899e:	4602      	mov	r2, r0
200089a0:	68bb      	ldr	r3, [r7, #8]
200089a2:	1ad3      	subs	r3, r2, r3
200089a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
200089a8:	d901      	bls.n	200089ae <HAL_FLASHEx_EnablePowerDown+0x6e>
        {
          return HAL_TIMEOUT;
200089aa:	2303      	movs	r3, #3
200089ac:	e03f      	b.n	20008a2e <HAL_FLASHEx_EnablePowerDown+0xee>
      while (((FLASH->NSSR & FLASH_NSSR_PD1) != FLASH_NSSR_PD1))
200089ae:	4b22      	ldr	r3, [pc, #136]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089b0:	6a1b      	ldr	r3, [r3, #32]
200089b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
200089b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
200089ba:	d1ee      	bne.n	2000899a <HAL_FLASHEx_EnablePowerDown+0x5a>
      }
    }
  }

  /* Request power-down mode for Bank 2 */
  if ((Banks & FLASH_BANK_2) != 0U)
200089bc:	687b      	ldr	r3, [r7, #4]
200089be:	f003 0302 	and.w	r3, r3, #2
200089c2:	2b00      	cmp	r3, #0
200089c4:	d032      	beq.n	20008a2c <HAL_FLASHEx_EnablePowerDown+0xec>
  {
    /* Check PD2 and PDREQ2 bits (Bank 2 is not in power-down mode and not being
       already under power-down request) */
    if ((FLASH->NSSR & FLASH_NSSR_PD2) != 0U)
200089c6:	4b1c      	ldr	r3, [pc, #112]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089c8:	6a1b      	ldr	r3, [r3, #32]
200089ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
200089ce:	2b00      	cmp	r3, #0
200089d0:	d002      	beq.n	200089d8 <HAL_FLASHEx_EnablePowerDown+0x98>
    {
      status = HAL_ERROR;
200089d2:	2301      	movs	r3, #1
200089d4:	73fb      	strb	r3, [r7, #15]
200089d6:	e029      	b.n	20008a2c <HAL_FLASHEx_EnablePowerDown+0xec>
    }
    else if ((FLASH->ACR & FLASH_ACR_PDREQ2) != 0U)
200089d8:	4b17      	ldr	r3, [pc, #92]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089da:	681b      	ldr	r3, [r3, #0]
200089dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
200089e0:	2b00      	cmp	r3, #0
200089e2:	d002      	beq.n	200089ea <HAL_FLASHEx_EnablePowerDown+0xaa>
    {
      status = HAL_ERROR;
200089e4:	2301      	movs	r3, #1
200089e6:	73fb      	strb	r3, [r7, #15]
200089e8:	e020      	b.n	20008a2c <HAL_FLASHEx_EnablePowerDown+0xec>
    }
    else
    {
      /* Unlock PDREQ2 bit */
      WRITE_REG(FLASH->PDKEY2R, FLASH_PDKEY2_1);
200089ea:	4b13      	ldr	r3, [pc, #76]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089ec:	4a15      	ldr	r2, [pc, #84]	@ (20008a44 <HAL_FLASHEx_EnablePowerDown+0x104>)
200089ee:	61da      	str	r2, [r3, #28]
      WRITE_REG(FLASH->PDKEY2R, FLASH_PDKEY2_2);
200089f0:	4b11      	ldr	r3, [pc, #68]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089f2:	4a15      	ldr	r2, [pc, #84]	@ (20008a48 <HAL_FLASHEx_EnablePowerDown+0x108>)
200089f4:	61da      	str	r2, [r3, #28]

      /* Set PDREQ2 in FLASH_ACR register */
      SET_BIT(FLASH->ACR, FLASH_ACR_PDREQ2);
200089f6:	4b10      	ldr	r3, [pc, #64]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089f8:	681b      	ldr	r3, [r3, #0]
200089fa:	4a0f      	ldr	r2, [pc, #60]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089fc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
20008a00:	6013      	str	r3, [r2, #0]

      /* Check PD2 bit */
      tickstart = HAL_GetTick();
20008a02:	f7f9 ff7f 	bl	20002904 <HAL_GetTick>
20008a06:	60b8      	str	r0, [r7, #8]
      while (((FLASH->NSSR & FLASH_NSSR_PD2) != FLASH_NSSR_PD2))
20008a08:	e009      	b.n	20008a1e <HAL_FLASHEx_EnablePowerDown+0xde>
      {
        if ((HAL_GetTick() - tickstart) > FLASH_TIMEOUT_VALUE)
20008a0a:	f7f9 ff7b 	bl	20002904 <HAL_GetTick>
20008a0e:	4602      	mov	r2, r0
20008a10:	68bb      	ldr	r3, [r7, #8]
20008a12:	1ad3      	subs	r3, r2, r3
20008a14:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
20008a18:	d901      	bls.n	20008a1e <HAL_FLASHEx_EnablePowerDown+0xde>
        {
          return HAL_TIMEOUT;
20008a1a:	2303      	movs	r3, #3
20008a1c:	e007      	b.n	20008a2e <HAL_FLASHEx_EnablePowerDown+0xee>
      while (((FLASH->NSSR & FLASH_NSSR_PD2) != FLASH_NSSR_PD2))
20008a1e:	4b06      	ldr	r3, [pc, #24]	@ (20008a38 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008a20:	6a1b      	ldr	r3, [r3, #32]
20008a22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
20008a26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20008a2a:	d1ee      	bne.n	20008a0a <HAL_FLASHEx_EnablePowerDown+0xca>
        }
      }
    }
  }

  return status;
20008a2c:	7bfb      	ldrb	r3, [r7, #15]
}
20008a2e:	4618      	mov	r0, r3
20008a30:	3710      	adds	r7, #16
20008a32:	46bd      	mov	sp, r7
20008a34:	bd80      	pop	{r7, pc}
20008a36:	bf00      	nop
20008a38:	40022000 	.word	0x40022000
20008a3c:	04152637 	.word	0x04152637
20008a40:	fafbfcfd 	.word	0xfafbfcfd
20008a44:	40516273 	.word	0x40516273
20008a48:	afbfcfdf 	.word	0xafbfcfdf

20008a4c <HAL_FLASHEx_ConfigLowPowerRead>:
  *           @arg FLASH_LPM_DISABLE: Flash is in normal read mode
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_ConfigLowPowerRead(uint32_t ConfigLPM)
{
20008a4c:	b480      	push	{r7}
20008a4e:	b085      	sub	sp, #20
20008a50:	af00      	add	r7, sp, #0
20008a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20008a54:	2300      	movs	r3, #0
20008a56:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_CFGLPM(ConfigLPM));

  /* Set LPM Bit in FLASH_ACR register */
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LPM, ConfigLPM);
20008a58:	4b0b      	ldr	r3, [pc, #44]	@ (20008a88 <HAL_FLASHEx_ConfigLowPowerRead+0x3c>)
20008a5a:	681b      	ldr	r3, [r3, #0]
20008a5c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
20008a60:	4909      	ldr	r1, [pc, #36]	@ (20008a88 <HAL_FLASHEx_ConfigLowPowerRead+0x3c>)
20008a62:	687b      	ldr	r3, [r7, #4]
20008a64:	4313      	orrs	r3, r2
20008a66:	600b      	str	r3, [r1, #0]

  /* Check that low power read mode has been activated */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_LPM) != ConfigLPM)
20008a68:	4b07      	ldr	r3, [pc, #28]	@ (20008a88 <HAL_FLASHEx_ConfigLowPowerRead+0x3c>)
20008a6a:	681b      	ldr	r3, [r3, #0]
20008a6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20008a70:	687a      	ldr	r2, [r7, #4]
20008a72:	429a      	cmp	r2, r3
20008a74:	d001      	beq.n	20008a7a <HAL_FLASHEx_ConfigLowPowerRead+0x2e>
  {
    status = HAL_ERROR;
20008a76:	2301      	movs	r3, #1
20008a78:	73fb      	strb	r3, [r7, #15]
  }

  return status;
20008a7a:	7bfb      	ldrb	r3, [r7, #15]
}
20008a7c:	4618      	mov	r0, r3
20008a7e:	3714      	adds	r7, #20
20008a80:	46bd      	mov	sp, r7
20008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
20008a86:	4770      	bx	lr
20008a88:	40022000 	.word	0x40022000

20008a8c <HAL_FLASHEx_GetLowPowerRead>:
  *          This return value can be one of the following values:
  *            @arg FLASH_LPM_ENABLE: Flash is in low-power read mode
  *            @arg FLASH_LPM_DISABLE: Flash is in normal read mode
  */
uint32_t HAL_FLASHEx_GetLowPowerRead(void)
{
20008a8c:	b480      	push	{r7}
20008a8e:	af00      	add	r7, sp, #0
  return (FLASH->ACR & FLASH_ACR_LPM);
20008a90:	4b04      	ldr	r3, [pc, #16]	@ (20008aa4 <HAL_FLASHEx_GetLowPowerRead+0x18>)
20008a92:	681b      	ldr	r3, [r3, #0]
20008a94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
}
20008a98:	4618      	mov	r0, r3
20008a9a:	46bd      	mov	sp, r7
20008a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
20008aa0:	4770      	bx	lr
20008aa2:	bf00      	nop
20008aa4:	40022000 	.word	0x40022000

20008aa8 <HAL_FLASHEx_GetOperation>:
  *                 that contains the Flash operation information.
  *
  * @retval None
  */
void HAL_FLASHEx_GetOperation(FLASH_OperationTypeDef *pFlashOperation)
{
20008aa8:	b480      	push	{r7}
20008aaa:	b085      	sub	sp, #20
20008aac:	af00      	add	r7, sp, #0
20008aae:	6078      	str	r0, [r7, #4]
  uint32_t opsr_reg = FLASH->OPSR;
20008ab0:	4b0b      	ldr	r3, [pc, #44]	@ (20008ae0 <HAL_FLASHEx_GetOperation+0x38>)
20008ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20008ab4:	60fb      	str	r3, [r7, #12]

  /* Get Flash operation Type */
  pFlashOperation->OperationType = opsr_reg & FLASH_OPSR_CODE_OP;
20008ab6:	68fb      	ldr	r3, [r7, #12]
20008ab8:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
20008abc:	687b      	ldr	r3, [r7, #4]
20008abe:	601a      	str	r2, [r3, #0]

  /* Get Flash operation memory */
  pFlashOperation->FlashArea = opsr_reg & (FLASH_OPSR_SYSF_OP | FLASH_OPSR_BK_OP);
20008ac0:	68fb      	ldr	r3, [r7, #12]
20008ac2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
20008ac6:	687b      	ldr	r3, [r7, #4]
20008ac8:	605a      	str	r2, [r3, #4]

  /* Get Flash operation address */
  pFlashOperation->Address = opsr_reg & FLASH_OPSR_ADDR_OP;
20008aca:	68fb      	ldr	r3, [r7, #12]
20008acc:	f3c3 0213 	ubfx	r2, r3, #0, #20
20008ad0:	687b      	ldr	r3, [r7, #4]
20008ad2:	609a      	str	r2, [r3, #8]
}
20008ad4:	bf00      	nop
20008ad6:	3714      	adds	r7, #20
20008ad8:	46bd      	mov	sp, r7
20008ada:	f85d 7b04 	ldr.w	r7, [sp], #4
20008ade:	4770      	bx	lr
20008ae0:	40022000 	.word	0x40022000

20008ae4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
20008ae4:	b480      	push	{r7}
20008ae6:	b085      	sub	sp, #20
20008ae8:	af00      	add	r7, sp, #0
20008aea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20008aec:	4b0f      	ldr	r3, [pc, #60]	@ (20008b2c <FLASH_MassErase+0x48>)
20008aee:	60fb      	str	r3, [r7, #12]

  /* Set the Mass Erase Bit for the bank 1 and proceed to erase */
  if ((Banks & FLASH_BANK_1) != 0U)
20008af0:	687b      	ldr	r3, [r7, #4]
20008af2:	f003 0301 	and.w	r3, r3, #1
20008af6:	2b00      	cmp	r3, #0
20008af8:	d007      	beq.n	20008b0a <FLASH_MassErase+0x26>
  {
    SET_BIT((*reg_cr), FLASH_NSCR_MER1 | FLASH_NSCR_STRT);
20008afa:	68fb      	ldr	r3, [r7, #12]
20008afc:	681b      	ldr	r3, [r3, #0]
20008afe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20008b02:	f043 0304 	orr.w	r3, r3, #4
20008b06:	68fa      	ldr	r2, [r7, #12]
20008b08:	6013      	str	r3, [r2, #0]
  }

  /* Set the Mass Erase Bit for the bank 2 and proceed to erase */
  if ((Banks & FLASH_BANK_2) != 0U)
20008b0a:	687b      	ldr	r3, [r7, #4]
20008b0c:	f003 0302 	and.w	r3, r3, #2
20008b10:	2b00      	cmp	r3, #0
20008b12:	d005      	beq.n	20008b20 <FLASH_MassErase+0x3c>
  {
    SET_BIT((*reg_cr), FLASH_NSCR_MER2 | FLASH_NSCR_STRT);
20008b14:	68fb      	ldr	r3, [r7, #12]
20008b16:	681b      	ldr	r3, [r3, #0]
20008b18:	f443 32c0 	orr.w	r2, r3, #98304	@ 0x18000
20008b1c:	68fb      	ldr	r3, [r7, #12]
20008b1e:	601a      	str	r2, [r3, #0]
  }
}
20008b20:	bf00      	nop
20008b22:	3714      	adds	r7, #20
20008b24:	46bd      	mov	sp, r7
20008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
20008b2a:	4770      	bx	lr
20008b2c:	40022028 	.word	0x40022028

20008b30 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
20008b30:	b480      	push	{r7}
20008b32:	b085      	sub	sp, #20
20008b34:	af00      	add	r7, sp, #0
20008b36:	6078      	str	r0, [r7, #4]
20008b38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));
  assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20008b3a:	4b14      	ldr	r3, [pc, #80]	@ (20008b8c <FLASH_PageErase+0x5c>)
20008b3c:	60fb      	str	r3, [r7, #12]

  if ((Banks & FLASH_BANK_1) != 0U)
20008b3e:	683b      	ldr	r3, [r7, #0]
20008b40:	f003 0301 	and.w	r3, r3, #1
20008b44:	2b00      	cmp	r3, #0
20008b46:	d006      	beq.n	20008b56 <FLASH_PageErase+0x26>
  {
    CLEAR_BIT((*reg_cr), FLASH_NSCR_BKER);
20008b48:	68fb      	ldr	r3, [r7, #12]
20008b4a:	681b      	ldr	r3, [r3, #0]
20008b4c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
20008b50:	68fb      	ldr	r3, [r7, #12]
20008b52:	601a      	str	r2, [r3, #0]
20008b54:	e005      	b.n	20008b62 <FLASH_PageErase+0x32>
  }
  else
  {
    SET_BIT((*reg_cr), FLASH_NSCR_BKER);
20008b56:	68fb      	ldr	r3, [r7, #12]
20008b58:	681b      	ldr	r3, [r3, #0]
20008b5a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
20008b5e:	68fb      	ldr	r3, [r7, #12]
20008b60:	601a      	str	r2, [r3, #0]
  }

  /* Proceed to erase the page */
  MODIFY_REG((*reg_cr), (FLASH_NSCR_PNB | FLASH_NSCR_PER | FLASH_NSCR_STRT), \
20008b62:	68fb      	ldr	r3, [r7, #12]
20008b64:	681b      	ldr	r3, [r3, #0]
20008b66:	f423 3381 	bic.w	r3, r3, #66048	@ 0x10200
20008b6a:	f423 73fd 	bic.w	r3, r3, #506	@ 0x1fa
20008b6e:	687a      	ldr	r2, [r7, #4]
20008b70:	00d2      	lsls	r2, r2, #3
20008b72:	4313      	orrs	r3, r2
20008b74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20008b78:	f043 0302 	orr.w	r3, r3, #2
20008b7c:	68fa      	ldr	r2, [r7, #12]
20008b7e:	6013      	str	r3, [r2, #0]
             ((Page << FLASH_NSCR_PNB_Pos) | FLASH_NSCR_PER | FLASH_NSCR_STRT));
}
20008b80:	bf00      	nop
20008b82:	3714      	adds	r7, #20
20008b84:	46bd      	mov	sp, r7
20008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
20008b8a:	4770      	bx	lr
20008b8c:	40022028 	.word	0x40022028

20008b90 <FLASH_OB_WRPConfig>:
  *
  * @retval None
  */
static void FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRPEndOffset,
                               FunctionalState WRPLock)
{
20008b90:	b480      	push	{r7}
20008b92:	b085      	sub	sp, #20
20008b94:	af00      	add	r7, sp, #0
20008b96:	60f8      	str	r0, [r7, #12]
20008b98:	60b9      	str	r1, [r7, #8]
20008b9a:	607a      	str	r2, [r7, #4]
20008b9c:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FLASH_PAGE(WRPStartOffset));
  assert_param(IS_FLASH_PAGE(WRPEndOffset));
  assert_param(IS_FUNCTIONAL_STATE(WRPLock));

  /* Configure the write protected area */
  if (WRPArea == OB_WRPAREA_BANK1_AREAA)
20008b9e:	68fb      	ldr	r3, [r7, #12]
20008ba0:	2b01      	cmp	r3, #1
20008ba2:	d10a      	bne.n	20008bba <FLASH_OB_WRPConfig+0x2a>
  {
    FLASH->WRP1AR = (((uint32_t)(~WRPLock) << FLASH_WRP1AR_UNLOCK_Pos)       | \
20008ba4:	78fb      	ldrb	r3, [r7, #3]
20008ba6:	43db      	mvns	r3, r3
20008ba8:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP1AR_WRP1A_PEND_Pos) | \
20008baa:	687b      	ldr	r3, [r7, #4]
20008bac:	041b      	lsls	r3, r3, #16
    FLASH->WRP1AR = (((uint32_t)(~WRPLock) << FLASH_WRP1AR_UNLOCK_Pos)       | \
20008bae:	431a      	orrs	r2, r3
20008bb0:	4919      	ldr	r1, [pc, #100]	@ (20008c18 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP1AR_WRP1A_PEND_Pos) | \
20008bb2:	68bb      	ldr	r3, [r7, #8]
20008bb4:	4313      	orrs	r3, r2
    FLASH->WRP1AR = (((uint32_t)(~WRPLock) << FLASH_WRP1AR_UNLOCK_Pos)       | \
20008bb6:	658b      	str	r3, [r1, #88]	@ 0x58
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
20008bb8:	e028      	b.n	20008c0c <FLASH_OB_WRPConfig+0x7c>
  else if (WRPArea == OB_WRPAREA_BANK1_AREAB)
20008bba:	68fb      	ldr	r3, [r7, #12]
20008bbc:	2b02      	cmp	r3, #2
20008bbe:	d10a      	bne.n	20008bd6 <FLASH_OB_WRPConfig+0x46>
    FLASH->WRP1BR = (((uint32_t)(~WRPLock) << FLASH_WRP1BR_UNLOCK_Pos)       | \
20008bc0:	78fb      	ldrb	r3, [r7, #3]
20008bc2:	43db      	mvns	r3, r3
20008bc4:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP1BR_WRP1B_PEND_Pos) | \
20008bc6:	687b      	ldr	r3, [r7, #4]
20008bc8:	041b      	lsls	r3, r3, #16
    FLASH->WRP1BR = (((uint32_t)(~WRPLock) << FLASH_WRP1BR_UNLOCK_Pos)       | \
20008bca:	431a      	orrs	r2, r3
20008bcc:	4912      	ldr	r1, [pc, #72]	@ (20008c18 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP1BR_WRP1B_PEND_Pos) | \
20008bce:	68bb      	ldr	r3, [r7, #8]
20008bd0:	4313      	orrs	r3, r2
    FLASH->WRP1BR = (((uint32_t)(~WRPLock) << FLASH_WRP1BR_UNLOCK_Pos)       | \
20008bd2:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
20008bd4:	e01a      	b.n	20008c0c <FLASH_OB_WRPConfig+0x7c>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAA)
20008bd6:	68fb      	ldr	r3, [r7, #12]
20008bd8:	2b04      	cmp	r3, #4
20008bda:	d10a      	bne.n	20008bf2 <FLASH_OB_WRPConfig+0x62>
    FLASH->WRP2AR = (((uint32_t)(~WRPLock) << FLASH_WRP2AR_UNLOCK_Pos)       | \
20008bdc:	78fb      	ldrb	r3, [r7, #3]
20008bde:	43db      	mvns	r3, r3
20008be0:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP2AR_WRP2A_PEND_Pos) | \
20008be2:	687b      	ldr	r3, [r7, #4]
20008be4:	041b      	lsls	r3, r3, #16
    FLASH->WRP2AR = (((uint32_t)(~WRPLock) << FLASH_WRP2AR_UNLOCK_Pos)       | \
20008be6:	431a      	orrs	r2, r3
20008be8:	490b      	ldr	r1, [pc, #44]	@ (20008c18 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP2AR_WRP2A_PEND_Pos) | \
20008bea:	68bb      	ldr	r3, [r7, #8]
20008bec:	4313      	orrs	r3, r2
    FLASH->WRP2AR = (((uint32_t)(~WRPLock) << FLASH_WRP2AR_UNLOCK_Pos)       | \
20008bee:	668b      	str	r3, [r1, #104]	@ 0x68
}
20008bf0:	e00c      	b.n	20008c0c <FLASH_OB_WRPConfig+0x7c>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAB)
20008bf2:	68fb      	ldr	r3, [r7, #12]
20008bf4:	2b08      	cmp	r3, #8
20008bf6:	d109      	bne.n	20008c0c <FLASH_OB_WRPConfig+0x7c>
    FLASH->WRP2BR = (((uint32_t)(~WRPLock) << FLASH_WRP2BR_UNLOCK_Pos)       | \
20008bf8:	78fb      	ldrb	r3, [r7, #3]
20008bfa:	43db      	mvns	r3, r3
20008bfc:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP2BR_WRP2B_PEND_Pos) | \
20008bfe:	687b      	ldr	r3, [r7, #4]
20008c00:	041b      	lsls	r3, r3, #16
    FLASH->WRP2BR = (((uint32_t)(~WRPLock) << FLASH_WRP2BR_UNLOCK_Pos)       | \
20008c02:	431a      	orrs	r2, r3
20008c04:	4904      	ldr	r1, [pc, #16]	@ (20008c18 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP2BR_WRP2B_PEND_Pos) | \
20008c06:	68bb      	ldr	r3, [r7, #8]
20008c08:	4313      	orrs	r3, r2
    FLASH->WRP2BR = (((uint32_t)(~WRPLock) << FLASH_WRP2BR_UNLOCK_Pos)       | \
20008c0a:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
20008c0c:	bf00      	nop
20008c0e:	3714      	adds	r7, #20
20008c10:	46bd      	mov	sp, r7
20008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
20008c16:	4770      	bx	lr
20008c18:	40022000 	.word	0x40022000

20008c1c <FLASH_OB_RDPConfig>:
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  *
  * @retval None
  */
static void FLASH_OB_RDPConfig(uint32_t RDPLevel)
{
20008c1c:	b480      	push	{r7}
20008c1e:	b083      	sub	sp, #12
20008c20:	af00      	add	r7, sp, #0
20008c22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Configure the RDP level in the option bytes register */
  MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel);
20008c24:	4b06      	ldr	r3, [pc, #24]	@ (20008c40 <FLASH_OB_RDPConfig+0x24>)
20008c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20008c28:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
20008c2c:	4904      	ldr	r1, [pc, #16]	@ (20008c40 <FLASH_OB_RDPConfig+0x24>)
20008c2e:	687b      	ldr	r3, [r7, #4]
20008c30:	4313      	orrs	r3, r2
20008c32:	640b      	str	r3, [r1, #64]	@ 0x40
}
20008c34:	bf00      	nop
20008c36:	370c      	adds	r7, #12
20008c38:	46bd      	mov	sp, r7
20008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
20008c3e:	4770      	bx	lr
20008c40:	40022000 	.word	0x40022000

20008c44 <FLASH_OB_RDPKeyConfig>:
  * @param  RDPKey1 specifies the RDP key 1.
  * @param  RDPKey2 specifies the RDP key 2.
  * @retval None
  */
static void FLASH_OB_RDPKeyConfig(uint32_t RDPKeyType, uint32_t RDPKey1, uint32_t RDPKey2)
{
20008c44:	b480      	push	{r7}
20008c46:	b085      	sub	sp, #20
20008c48:	af00      	add	r7, sp, #0
20008c4a:	60f8      	str	r0, [r7, #12]
20008c4c:	60b9      	str	r1, [r7, #8]
20008c4e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_OB_RDP_KEY_TYPE(RDPKeyType));

  /* Configure the RDP OEM key */
  if (RDPKeyType == OB_RDP_KEY_OEM1)
20008c50:	68fb      	ldr	r3, [r7, #12]
20008c52:	2b01      	cmp	r3, #1
20008c54:	d106      	bne.n	20008c64 <FLASH_OB_RDPKeyConfig+0x20>
  {
    WRITE_REG(FLASH->OEM1KEYR1, RDPKey1);
20008c56:	4a09      	ldr	r2, [pc, #36]	@ (20008c7c <FLASH_OB_RDPKeyConfig+0x38>)
20008c58:	68bb      	ldr	r3, [r7, #8]
20008c5a:	6713      	str	r3, [r2, #112]	@ 0x70
    WRITE_REG(FLASH->OEM1KEYR2, RDPKey2);
20008c5c:	4a07      	ldr	r2, [pc, #28]	@ (20008c7c <FLASH_OB_RDPKeyConfig+0x38>)
20008c5e:	687b      	ldr	r3, [r7, #4]
20008c60:	6753      	str	r3, [r2, #116]	@ 0x74
  else
  {
    WRITE_REG(FLASH->OEM2KEYR1, RDPKey1);
    WRITE_REG(FLASH->OEM2KEYR2, RDPKey2);
  }
}
20008c62:	e005      	b.n	20008c70 <FLASH_OB_RDPKeyConfig+0x2c>
    WRITE_REG(FLASH->OEM2KEYR1, RDPKey1);
20008c64:	4a05      	ldr	r2, [pc, #20]	@ (20008c7c <FLASH_OB_RDPKeyConfig+0x38>)
20008c66:	68bb      	ldr	r3, [r7, #8]
20008c68:	6793      	str	r3, [r2, #120]	@ 0x78
    WRITE_REG(FLASH->OEM2KEYR2, RDPKey2);
20008c6a:	4a04      	ldr	r2, [pc, #16]	@ (20008c7c <FLASH_OB_RDPKeyConfig+0x38>)
20008c6c:	687b      	ldr	r3, [r7, #4]
20008c6e:	67d3      	str	r3, [r2, #124]	@ 0x7c
}
20008c70:	bf00      	nop
20008c72:	3714      	adds	r7, #20
20008c74:	46bd      	mov	sp, r7
20008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
20008c7a:	4770      	bx	lr
20008c7c:	40022000 	.word	0x40022000

20008c80 <FLASH_OB_UserConfig>:
  *         @ref FLASH_OB_USER_PA15_PUPEN, @ref FLASH_OB_USER_IO_VDD_HSLV,
  *         @ref FLASH_OB_USER_IO_VDDIO2_HSLV and @ref OB_USER_TZEN
  * @retval None
  */
static void FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig)
{
20008c80:	b480      	push	{r7}
20008c82:	b085      	sub	sp, #20
20008c84:	af00      	add	r7, sp, #0
20008c86:	6078      	str	r0, [r7, #4]
20008c88:	6039      	str	r1, [r7, #0]
  uint32_t optr_reg_val = 0;
20008c8a:	2300      	movs	r3, #0
20008c8c:	60fb      	str	r3, [r7, #12]
  uint32_t optr_reg_mask = 0;
20008c8e:	2300      	movs	r3, #0
20008c90:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if ((UserType & OB_USER_BOR_LEV) != 0U)
20008c92:	687b      	ldr	r3, [r7, #4]
20008c94:	f003 0301 	and.w	r3, r3, #1
20008c98:	2b00      	cmp	r3, #0
20008c9a:	d009      	beq.n	20008cb0 <FLASH_OB_UserConfig+0x30>
  {
    /* BOR level option byte should be modified */
    assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV));

    /* Set value and mask for BOR level option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
20008c9c:	683b      	ldr	r3, [r7, #0]
20008c9e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
20008ca2:	68fa      	ldr	r2, [r7, #12]
20008ca4:	4313      	orrs	r3, r2
20008ca6:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_BOR_LEV;
20008ca8:	68bb      	ldr	r3, [r7, #8]
20008caa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
20008cae:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NRST_STOP) != 0U)
20008cb0:	687b      	ldr	r3, [r7, #4]
20008cb2:	f003 0302 	and.w	r3, r3, #2
20008cb6:	2b00      	cmp	r3, #0
20008cb8:	d009      	beq.n	20008cce <FLASH_OB_UserConfig+0x4e>
  {
    /* nRST_STOP option byte should be modified */
    assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP));

    /* Set value and mask for nRST_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP);
20008cba:	683b      	ldr	r3, [r7, #0]
20008cbc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20008cc0:	68fa      	ldr	r2, [r7, #12]
20008cc2:	4313      	orrs	r3, r2
20008cc4:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nRST_STOP;
20008cc6:	68bb      	ldr	r3, [r7, #8]
20008cc8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
20008ccc:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NRST_STDBY) != 0U)
20008cce:	687b      	ldr	r3, [r7, #4]
20008cd0:	f003 0304 	and.w	r3, r3, #4
20008cd4:	2b00      	cmp	r3, #0
20008cd6:	d009      	beq.n	20008cec <FLASH_OB_UserConfig+0x6c>
  {
    /* nRST_STDBY option byte should be modified */
    assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY));

    /* Set value and mask for nRST_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY);
20008cd8:	683b      	ldr	r3, [r7, #0]
20008cda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20008cde:	68fa      	ldr	r2, [r7, #12]
20008ce0:	4313      	orrs	r3, r2
20008ce2:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nRST_STDBY;
20008ce4:	68bb      	ldr	r3, [r7, #8]
20008ce6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
20008cea:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NRST_SHDW) != 0U)
20008cec:	687b      	ldr	r3, [r7, #4]
20008cee:	f003 0308 	and.w	r3, r3, #8
20008cf2:	2b00      	cmp	r3, #0
20008cf4:	d009      	beq.n	20008d0a <FLASH_OB_UserConfig+0x8a>
  {
    /* nRST_SHDW option byte should be modified */
    assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW));

    /* Set value and mask for nRST_SHDW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW);
20008cf6:	683b      	ldr	r3, [r7, #0]
20008cf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20008cfc:	68fa      	ldr	r2, [r7, #12]
20008cfe:	4313      	orrs	r3, r2
20008d00:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nRST_SHDW;
20008d02:	68bb      	ldr	r3, [r7, #8]
20008d04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
20008d08:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_SRAM_RST) != 0U)
20008d0a:	687b      	ldr	r3, [r7, #4]
20008d0c:	f003 0310 	and.w	r3, r3, #16
20008d10:	2b00      	cmp	r3, #0
20008d12:	d009      	beq.n	20008d28 <FLASH_OB_UserConfig+0xa8>
  {
    /* SRAM_RST option byte should be modified */
    assert_param(IS_OB_USER_SRAM_RST(UserConfig & FLASH_OPTR_SRAM_RST));

    /* Set value and mask for SRAM_RST option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM_RST);
20008d14:	683b      	ldr	r3, [r7, #0]
20008d16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
20008d1a:	68fa      	ldr	r2, [r7, #12]
20008d1c:	4313      	orrs	r3, r2
20008d1e:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM_RST;
20008d20:	68bb      	ldr	r3, [r7, #8]
20008d22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
20008d26:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IWDG_SW) != 0U)
20008d28:	687b      	ldr	r3, [r7, #4]
20008d2a:	f003 0320 	and.w	r3, r3, #32
20008d2e:	2b00      	cmp	r3, #0
20008d30:	d009      	beq.n	20008d46 <FLASH_OB_UserConfig+0xc6>
  {
    /* IWDG_SW option byte should be modified */
    assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW));

    /* Set value and mask for IWDG_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW);
20008d32:	683b      	ldr	r3, [r7, #0]
20008d34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20008d38:	68fa      	ldr	r2, [r7, #12]
20008d3a:	4313      	orrs	r3, r2
20008d3c:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IWDG_SW;
20008d3e:	68bb      	ldr	r3, [r7, #8]
20008d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20008d44:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IWDG_STOP) != 0U)
20008d46:	687b      	ldr	r3, [r7, #4]
20008d48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20008d4c:	2b00      	cmp	r3, #0
20008d4e:	d009      	beq.n	20008d64 <FLASH_OB_UserConfig+0xe4>
  {
    /* IWDG_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP));

    /* Set value and mask for IWDG_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP);
20008d50:	683b      	ldr	r3, [r7, #0]
20008d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20008d56:	68fa      	ldr	r2, [r7, #12]
20008d58:	4313      	orrs	r3, r2
20008d5a:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IWDG_STOP;
20008d5c:	68bb      	ldr	r3, [r7, #8]
20008d5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20008d62:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IWDG_STDBY) != 0U)
20008d64:	687b      	ldr	r3, [r7, #4]
20008d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20008d6a:	2b00      	cmp	r3, #0
20008d6c:	d009      	beq.n	20008d82 <FLASH_OB_UserConfig+0x102>
  {
    /* IWDG_STDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY));

    /* Set value and mask for IWDG_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY);
20008d6e:	683b      	ldr	r3, [r7, #0]
20008d70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20008d74:	68fa      	ldr	r2, [r7, #12]
20008d76:	4313      	orrs	r3, r2
20008d78:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IWDG_STDBY;
20008d7a:	68bb      	ldr	r3, [r7, #8]
20008d7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
20008d80:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_WWDG_SW) != 0U)
20008d82:	687b      	ldr	r3, [r7, #4]
20008d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20008d88:	2b00      	cmp	r3, #0
20008d8a:	d009      	beq.n	20008da0 <FLASH_OB_UserConfig+0x120>
  {
    /* WWDG_SW option byte should be modified */
    assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW));

    /* Set value and mask for WWDG_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW);
20008d8c:	683b      	ldr	r3, [r7, #0]
20008d8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
20008d92:	68fa      	ldr	r2, [r7, #12]
20008d94:	4313      	orrs	r3, r2
20008d96:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_WWDG_SW;
20008d98:	68bb      	ldr	r3, [r7, #8]
20008d9a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
20008d9e:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_SWAP_BANK) != 0U)
20008da0:	687b      	ldr	r3, [r7, #4]
20008da2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20008da6:	2b00      	cmp	r3, #0
20008da8:	d009      	beq.n	20008dbe <FLASH_OB_UserConfig+0x13e>
  {
    /* SWAP_BANK option byte should be modified */
    assert_param(IS_OB_USER_SWAP_BANK(UserConfig & FLASH_OPTR_SWAP_BANK));

    /* Set value and mask for SWAP_BANK option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SWAP_BANK);
20008daa:	683b      	ldr	r3, [r7, #0]
20008dac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
20008db0:	68fa      	ldr	r2, [r7, #12]
20008db2:	4313      	orrs	r3, r2
20008db4:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SWAP_BANK;
20008db6:	68bb      	ldr	r3, [r7, #8]
20008db8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
20008dbc:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_DUALBANK) != 0U)
20008dbe:	687b      	ldr	r3, [r7, #4]
20008dc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20008dc4:	2b00      	cmp	r3, #0
20008dc6:	d009      	beq.n	20008ddc <FLASH_OB_UserConfig+0x15c>
  {
    /* DUALBANK option byte should be modified */
    assert_param(IS_OB_USER_DUALBANK(UserConfig & FLASH_OPTR_DUALBANK));

    /* Set value and mask for DUALBANK option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_DUALBANK);
20008dc8:	683b      	ldr	r3, [r7, #0]
20008dca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
20008dce:	68fa      	ldr	r2, [r7, #12]
20008dd0:	4313      	orrs	r3, r2
20008dd2:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_DUALBANK;
20008dd4:	68bb      	ldr	r3, [r7, #8]
20008dd6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
20008dda:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_BKPRAM_ECC) != 0U)
20008ddc:	687b      	ldr	r3, [r7, #4]
20008dde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20008de2:	2b00      	cmp	r3, #0
20008de4:	d009      	beq.n	20008dfa <FLASH_OB_UserConfig+0x17a>
  {
    /* BKPRAM_ECC option byte should be modified */
    assert_param(IS_OB_USER_BKPRAM_ECC(UserConfig & FLASH_OPTR_BKPRAM_ECC));

    /* Set value and mask for BKPRAM_ECC option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_BKPRAM_ECC);
20008de6:	683b      	ldr	r3, [r7, #0]
20008de8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
20008dec:	68fa      	ldr	r2, [r7, #12]
20008dee:	4313      	orrs	r3, r2
20008df0:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_BKPRAM_ECC;
20008df2:	68bb      	ldr	r3, [r7, #8]
20008df4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
20008df8:	60bb      	str	r3, [r7, #8]
  }
#if defined(SRAM3_BASE)
  if ((UserType & OB_USER_SRAM3_ECC) != 0U)
20008dfa:	687b      	ldr	r3, [r7, #4]
20008dfc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20008e00:	2b00      	cmp	r3, #0
20008e02:	d009      	beq.n	20008e18 <FLASH_OB_UserConfig+0x198>
  {
    /* SRAM3_ECC option byte should be modified */
    assert_param(IS_OB_USER_SRAM3_ECC(UserConfig & FLASH_OPTR_SRAM3_ECC));

    /* Set value and mask for SRAM3_ECC option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM3_ECC);
20008e04:	683b      	ldr	r3, [r7, #0]
20008e06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20008e0a:	68fa      	ldr	r2, [r7, #12]
20008e0c:	4313      	orrs	r3, r2
20008e0e:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM3_ECC;
20008e10:	68bb      	ldr	r3, [r7, #8]
20008e12:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20008e16:	60bb      	str	r3, [r7, #8]
  }
#endif /* SRAM3_BASE */
  if ((UserType & OB_USER_SRAM2_ECC) != 0U)
20008e18:	687b      	ldr	r3, [r7, #4]
20008e1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20008e1e:	2b00      	cmp	r3, #0
20008e20:	d009      	beq.n	20008e36 <FLASH_OB_UserConfig+0x1b6>
  {
    /* SRAM2_ECC option byte should be modified */
    assert_param(IS_OB_USER_SRAM2_ECC(UserConfig & FLASH_OPTR_SRAM2_ECC));

    /* Set value and mask for SRAM2_ECC option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_ECC);
20008e22:	683b      	ldr	r3, [r7, #0]
20008e24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
20008e28:	68fa      	ldr	r2, [r7, #12]
20008e2a:	4313      	orrs	r3, r2
20008e2c:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM2_ECC;
20008e2e:	68bb      	ldr	r3, [r7, #8]
20008e30:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
20008e34:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_SRAM2_RST) != 0U)
20008e36:	687b      	ldr	r3, [r7, #4]
20008e38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20008e3c:	2b00      	cmp	r3, #0
20008e3e:	d009      	beq.n	20008e54 <FLASH_OB_UserConfig+0x1d4>
  {
    /* SRAM2_RST option byte should be modified */
    assert_param(IS_OB_USER_SRAM2_RST(UserConfig & FLASH_OPTR_SRAM2_RST));

    /* Set value and mask for SRAM2_RST option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_RST);
20008e40:	683b      	ldr	r3, [r7, #0]
20008e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20008e46:	68fa      	ldr	r2, [r7, #12]
20008e48:	4313      	orrs	r3, r2
20008e4a:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM2_RST;
20008e4c:	68bb      	ldr	r3, [r7, #8]
20008e4e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
20008e52:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NSWBOOT0) != 0U)
20008e54:	687b      	ldr	r3, [r7, #4]
20008e56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
20008e5a:	2b00      	cmp	r3, #0
20008e5c:	d009      	beq.n	20008e72 <FLASH_OB_UserConfig+0x1f2>
  {
    /* nSWBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_SWBOOT0(UserConfig & FLASH_OPTR_nSWBOOT0));

    /* Set value and mask for nSWBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nSWBOOT0);
20008e5e:	683b      	ldr	r3, [r7, #0]
20008e60:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
20008e64:	68fa      	ldr	r2, [r7, #12]
20008e66:	4313      	orrs	r3, r2
20008e68:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nSWBOOT0;
20008e6a:	68bb      	ldr	r3, [r7, #8]
20008e6c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
20008e70:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NBOOT0) != 0U)
20008e72:	687b      	ldr	r3, [r7, #4]
20008e74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20008e78:	2b00      	cmp	r3, #0
20008e7a:	d009      	beq.n	20008e90 <FLASH_OB_UserConfig+0x210>
  {
    /* nBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_BOOT0(UserConfig & FLASH_OPTR_nBOOT0));

    /* Set value and mask for nBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT0);
20008e7c:	683b      	ldr	r3, [r7, #0]
20008e7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20008e82:	68fa      	ldr	r2, [r7, #12]
20008e84:	4313      	orrs	r3, r2
20008e86:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nBOOT0;
20008e88:	68bb      	ldr	r3, [r7, #8]
20008e8a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
20008e8e:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_PA15_PUPEN) != 0U)
20008e90:	687b      	ldr	r3, [r7, #4]
20008e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20008e96:	2b00      	cmp	r3, #0
20008e98:	d009      	beq.n	20008eae <FLASH_OB_UserConfig+0x22e>
  {
    /* PA15_PUPEN option byte should be modified */
    assert_param(IS_OB_USER_PA15_PUPEN(UserConfig & FLASH_OPTR_PA15_PUPEN));

    /* Set value and mask for nBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_PA15_PUPEN);
20008e9a:	683b      	ldr	r3, [r7, #0]
20008e9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20008ea0:	68fa      	ldr	r2, [r7, #12]
20008ea2:	4313      	orrs	r3, r2
20008ea4:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_PA15_PUPEN;
20008ea6:	68bb      	ldr	r3, [r7, #8]
20008ea8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20008eac:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IO_VDD_HSLV) != 0U)
20008eae:	687b      	ldr	r3, [r7, #4]
20008eb0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20008eb4:	2b00      	cmp	r3, #0
20008eb6:	d009      	beq.n	20008ecc <FLASH_OB_UserConfig+0x24c>
  {
    /* IO_VDD_HSLV option byte should be modified */
    assert_param(IS_OB_USER_IO_VDD_HSLV(UserConfig & FLASH_OPTR_IO_VDD_HSLV));

    /* Set value and mask for IO_VDD_HSLV option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IO_VDD_HSLV);
20008eb8:	683b      	ldr	r3, [r7, #0]
20008eba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20008ebe:	68fa      	ldr	r2, [r7, #12]
20008ec0:	4313      	orrs	r3, r2
20008ec2:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IO_VDD_HSLV;
20008ec4:	68bb      	ldr	r3, [r7, #8]
20008ec6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20008eca:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IO_VDDIO2_HSLV) != 0U)
20008ecc:	687b      	ldr	r3, [r7, #4]
20008ece:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
20008ed2:	2b00      	cmp	r3, #0
20008ed4:	d009      	beq.n	20008eea <FLASH_OB_UserConfig+0x26a>
  {
    /* IO_VDDIO2_HSLV option byte should be modified */
    assert_param(IS_OB_USER_IO_VDDIO2_HSLV(UserConfig & FLASH_OPTR_IO_VDDIO2_HSLV));

    /* Set value and mask for IO_VDDIO2_HSLV option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IO_VDDIO2_HSLV);
20008ed6:	683b      	ldr	r3, [r7, #0]
20008ed8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
20008edc:	68fa      	ldr	r2, [r7, #12]
20008ede:	4313      	orrs	r3, r2
20008ee0:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IO_VDDIO2_HSLV;
20008ee2:	68bb      	ldr	r3, [r7, #8]
20008ee4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
20008ee8:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_TZEN) != 0U)
20008eea:	687b      	ldr	r3, [r7, #4]
20008eec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
20008ef0:	2b00      	cmp	r3, #0
20008ef2:	d009      	beq.n	20008f08 <FLASH_OB_UserConfig+0x288>
  {
    /* TZEN option byte should be modified */
    assert_param(IS_OB_USER_TZEN(UserConfig & FLASH_OPTR_TZEN));

    /* Set value and mask for TZEN option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_TZEN);
20008ef4:	683b      	ldr	r3, [r7, #0]
20008ef6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
20008efa:	68fa      	ldr	r2, [r7, #12]
20008efc:	4313      	orrs	r3, r2
20008efe:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_TZEN;
20008f00:	68bb      	ldr	r3, [r7, #8]
20008f02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
20008f06:	60bb      	str	r3, [r7, #8]
  }

  /* Configure the option bytes register */
  MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
20008f08:	4b07      	ldr	r3, [pc, #28]	@ (20008f28 <FLASH_OB_UserConfig+0x2a8>)
20008f0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
20008f0c:	68bb      	ldr	r3, [r7, #8]
20008f0e:	43db      	mvns	r3, r3
20008f10:	401a      	ands	r2, r3
20008f12:	4905      	ldr	r1, [pc, #20]	@ (20008f28 <FLASH_OB_UserConfig+0x2a8>)
20008f14:	68fb      	ldr	r3, [r7, #12]
20008f16:	4313      	orrs	r3, r2
20008f18:	640b      	str	r3, [r1, #64]	@ 0x40
}
20008f1a:	bf00      	nop
20008f1c:	3714      	adds	r7, #20
20008f1e:	46bd      	mov	sp, r7
20008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
20008f24:	4770      	bx	lr
20008f26:	bf00      	nop
20008f28:	40022000 	.word	0x40022000

20008f2c <FLASH_OB_BootAddrConfig>:
  *          This parameter can be page number between 0 and 0xFFFFFF00
  *
  * @retval None
  */
static void FLASH_OB_BootAddrConfig(uint32_t BootAddrConfig, uint32_t BootAddr)
{
20008f2c:	b480      	push	{r7}
20008f2e:	b083      	sub	sp, #12
20008f30:	af00      	add	r7, sp, #0
20008f32:	6078      	str	r0, [r7, #4]
20008f34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_BOOTADDR_CONFIG(BootAddrConfig));

  if (BootAddrConfig == OB_BOOTADDR_NS0)
20008f36:	687b      	ldr	r3, [r7, #4]
20008f38:	2b01      	cmp	r3, #1
20008f3a:	d103      	bne.n	20008f44 <FLASH_OB_BootAddrConfig+0x18>
  {
    FLASH->NSBOOTADD0R = BootAddr;
20008f3c:	4a07      	ldr	r2, [pc, #28]	@ (20008f5c <FLASH_OB_BootAddrConfig+0x30>)
20008f3e:	683b      	ldr	r3, [r7, #0]
20008f40:	6453      	str	r3, [r2, #68]	@ 0x44
#endif /* __ARM_FEATURE_CMSE */
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
20008f42:	e005      	b.n	20008f50 <FLASH_OB_BootAddrConfig+0x24>
  else if (BootAddrConfig == OB_BOOTADDR_NS1)
20008f44:	687b      	ldr	r3, [r7, #4]
20008f46:	2b02      	cmp	r3, #2
20008f48:	d102      	bne.n	20008f50 <FLASH_OB_BootAddrConfig+0x24>
    FLASH->NSBOOTADD1R = BootAddr;
20008f4a:	4a04      	ldr	r2, [pc, #16]	@ (20008f5c <FLASH_OB_BootAddrConfig+0x30>)
20008f4c:	683b      	ldr	r3, [r7, #0]
20008f4e:	6493      	str	r3, [r2, #72]	@ 0x48
}
20008f50:	bf00      	nop
20008f52:	370c      	adds	r7, #12
20008f54:	46bd      	mov	sp, r7
20008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
20008f5a:	4770      	bx	lr
20008f5c:	40022000 	.word	0x40022000

20008f60 <FLASH_OB_GetWRP>:
  *
  * @retval None
  */
static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRPEndOffset,
                            FunctionalState *WRPLock)
{
20008f60:	b480      	push	{r7}
20008f62:	b085      	sub	sp, #20
20008f64:	af00      	add	r7, sp, #0
20008f66:	60f8      	str	r0, [r7, #12]
20008f68:	60b9      	str	r1, [r7, #8]
20008f6a:	607a      	str	r2, [r7, #4]
20008f6c:	603b      	str	r3, [r7, #0]
  /* Get the configuration of the write protected area */
  if (WRPArea == OB_WRPAREA_BANK1_AREAA)
20008f6e:	68fb      	ldr	r3, [r7, #12]
20008f70:	2b01      	cmp	r3, #1
20008f72:	d115      	bne.n	20008fa0 <FLASH_OB_GetWRP+0x40>
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_PSTRT);
20008f74:	4b32      	ldr	r3, [pc, #200]	@ (20009040 <FLASH_OB_GetWRP+0xe0>)
20008f76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20008f78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008f7c:	68bb      	ldr	r3, [r7, #8]
20008f7e:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_PEND) >> FLASH_WRP1AR_WRP1A_PEND_Pos);
20008f80:	4b2f      	ldr	r3, [pc, #188]	@ (20009040 <FLASH_OB_GetWRP+0xe0>)
20008f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20008f84:	0c1b      	lsrs	r3, r3, #16
20008f86:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008f8a:	687b      	ldr	r3, [r7, #4]
20008f8c:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_UNLOCK) != 0U) ? DISABLE : ENABLE;
20008f8e:	4b2c      	ldr	r3, [pc, #176]	@ (20009040 <FLASH_OB_GetWRP+0xe0>)
20008f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20008f92:	43db      	mvns	r3, r3
20008f94:	0fdb      	lsrs	r3, r3, #31
20008f96:	b2db      	uxtb	r3, r3
20008f98:	461a      	mov	r2, r3
20008f9a:	683b      	ldr	r3, [r7, #0]
20008f9c:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
20008f9e:	e049      	b.n	20009034 <FLASH_OB_GetWRP+0xd4>
  else if (WRPArea == OB_WRPAREA_BANK1_AREAB)
20008fa0:	68fb      	ldr	r3, [r7, #12]
20008fa2:	2b02      	cmp	r3, #2
20008fa4:	d115      	bne.n	20008fd2 <FLASH_OB_GetWRP+0x72>
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_PSTRT);
20008fa6:	4b26      	ldr	r3, [pc, #152]	@ (20009040 <FLASH_OB_GetWRP+0xe0>)
20008fa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20008faa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008fae:	68bb      	ldr	r3, [r7, #8]
20008fb0:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_PEND) >> FLASH_WRP1BR_WRP1B_PEND_Pos);
20008fb2:	4b23      	ldr	r3, [pc, #140]	@ (20009040 <FLASH_OB_GetWRP+0xe0>)
20008fb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20008fb6:	0c1b      	lsrs	r3, r3, #16
20008fb8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008fbc:	687b      	ldr	r3, [r7, #4]
20008fbe:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_UNLOCK) != 0U) ? DISABLE : ENABLE;
20008fc0:	4b1f      	ldr	r3, [pc, #124]	@ (20009040 <FLASH_OB_GetWRP+0xe0>)
20008fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20008fc4:	43db      	mvns	r3, r3
20008fc6:	0fdb      	lsrs	r3, r3, #31
20008fc8:	b2db      	uxtb	r3, r3
20008fca:	461a      	mov	r2, r3
20008fcc:	683b      	ldr	r3, [r7, #0]
20008fce:	701a      	strb	r2, [r3, #0]
}
20008fd0:	e030      	b.n	20009034 <FLASH_OB_GetWRP+0xd4>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAA)
20008fd2:	68fb      	ldr	r3, [r7, #12]
20008fd4:	2b04      	cmp	r3, #4
20008fd6:	d115      	bne.n	20009004 <FLASH_OB_GetWRP+0xa4>
    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PSTRT);
20008fd8:	4b19      	ldr	r3, [pc, #100]	@ (20009040 <FLASH_OB_GetWRP+0xe0>)
20008fda:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20008fdc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008fe0:	68bb      	ldr	r3, [r7, #8]
20008fe2:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PEND) >> FLASH_WRP2AR_WRP2A_PEND_Pos);
20008fe4:	4b16      	ldr	r3, [pc, #88]	@ (20009040 <FLASH_OB_GetWRP+0xe0>)
20008fe6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20008fe8:	0c1b      	lsrs	r3, r3, #16
20008fea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008fee:	687b      	ldr	r3, [r7, #4]
20008ff0:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_UNLOCK) != 0U) ? DISABLE : ENABLE;
20008ff2:	4b13      	ldr	r3, [pc, #76]	@ (20009040 <FLASH_OB_GetWRP+0xe0>)
20008ff4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20008ff6:	43db      	mvns	r3, r3
20008ff8:	0fdb      	lsrs	r3, r3, #31
20008ffa:	b2db      	uxtb	r3, r3
20008ffc:	461a      	mov	r2, r3
20008ffe:	683b      	ldr	r3, [r7, #0]
20009000:	701a      	strb	r2, [r3, #0]
}
20009002:	e017      	b.n	20009034 <FLASH_OB_GetWRP+0xd4>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAB)
20009004:	68fb      	ldr	r3, [r7, #12]
20009006:	2b08      	cmp	r3, #8
20009008:	d114      	bne.n	20009034 <FLASH_OB_GetWRP+0xd4>
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PSTRT);
2000900a:	4b0d      	ldr	r3, [pc, #52]	@ (20009040 <FLASH_OB_GetWRP+0xe0>)
2000900c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2000900e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20009012:	68bb      	ldr	r3, [r7, #8]
20009014:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PEND) >> FLASH_WRP2BR_WRP2B_PEND_Pos);
20009016:	4b0a      	ldr	r3, [pc, #40]	@ (20009040 <FLASH_OB_GetWRP+0xe0>)
20009018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2000901a:	0c1b      	lsrs	r3, r3, #16
2000901c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20009020:	687b      	ldr	r3, [r7, #4]
20009022:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_UNLOCK) != 0U) ? DISABLE : ENABLE;
20009024:	4b06      	ldr	r3, [pc, #24]	@ (20009040 <FLASH_OB_GetWRP+0xe0>)
20009026:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20009028:	43db      	mvns	r3, r3
2000902a:	0fdb      	lsrs	r3, r3, #31
2000902c:	b2db      	uxtb	r3, r3
2000902e:	461a      	mov	r2, r3
20009030:	683b      	ldr	r3, [r7, #0]
20009032:	701a      	strb	r2, [r3, #0]
}
20009034:	bf00      	nop
20009036:	3714      	adds	r7, #20
20009038:	46bd      	mov	sp, r7
2000903a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000903e:	4770      	bx	lr
20009040:	40022000 	.word	0x40022000

20009044 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0_5: No debug access to secure area
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
20009044:	b480      	push	{r7}
20009046:	b083      	sub	sp, #12
20009048:	af00      	add	r7, sp, #0
  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
2000904a:	4b0b      	ldr	r3, [pc, #44]	@ (20009078 <FLASH_OB_GetRDP+0x34>)
2000904c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000904e:	b2db      	uxtb	r3, r3
20009050:	607b      	str	r3, [r7, #4]

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_0_5) && (rdp_level != OB_RDP_LEVEL_2))
20009052:	687b      	ldr	r3, [r7, #4]
20009054:	2baa      	cmp	r3, #170	@ 0xaa
20009056:	d007      	beq.n	20009068 <FLASH_OB_GetRDP+0x24>
20009058:	687b      	ldr	r3, [r7, #4]
2000905a:	2b55      	cmp	r3, #85	@ 0x55
2000905c:	d004      	beq.n	20009068 <FLASH_OB_GetRDP+0x24>
2000905e:	687b      	ldr	r3, [r7, #4]
20009060:	2bcc      	cmp	r3, #204	@ 0xcc
20009062:	d001      	beq.n	20009068 <FLASH_OB_GetRDP+0x24>
  {
    return (OB_RDP_LEVEL_1);
20009064:	23bb      	movs	r3, #187	@ 0xbb
20009066:	e000      	b.n	2000906a <FLASH_OB_GetRDP+0x26>
  }
  else
  {
    return rdp_level;
20009068:	687b      	ldr	r3, [r7, #4]
  }
}
2000906a:	4618      	mov	r0, r3
2000906c:	370c      	adds	r7, #12
2000906e:	46bd      	mov	sp, r7
20009070:	f85d 7b04 	ldr.w	r7, [sp], #4
20009074:	4770      	bx	lr
20009076:	bf00      	nop
20009078:	40022000 	.word	0x40022000

2000907c <FLASH_OB_GetUser>:
  *         @ref FLASH_OB_USER_nSWBOOT0, @ref FLASH_OB_USER_nBOOT0,
  *         @ref FLASH_OB_USER_PA15_PUPEN, @ref FLASH_OB_USER_IO_VDD_HSLV,
  *         @ref FLASH_OB_USER_IO_VDDIO2_HSLV and @ref OB_USER_TZEN
  */
static uint32_t FLASH_OB_GetUser(void)
{
2000907c:	b480      	push	{r7}
2000907e:	b083      	sub	sp, #12
20009080:	af00      	add	r7, sp, #0
  uint32_t user_config = READ_REG(FLASH->OPTR);
20009082:	4b07      	ldr	r3, [pc, #28]	@ (200090a0 <FLASH_OB_GetUser+0x24>)
20009084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20009086:	607b      	str	r3, [r7, #4]
  CLEAR_BIT(user_config, FLASH_OPTR_RDP);
20009088:	687b      	ldr	r3, [r7, #4]
2000908a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
2000908e:	607b      	str	r3, [r7, #4]

  return user_config;
20009090:	687b      	ldr	r3, [r7, #4]
}
20009092:	4618      	mov	r0, r3
20009094:	370c      	adds	r7, #12
20009096:	46bd      	mov	sp, r7
20009098:	f85d 7b04 	ldr.w	r7, [sp], #4
2000909c:	4770      	bx	lr
2000909e:	bf00      	nop
200090a0:	40022000 	.word	0x40022000

200090a4 <FLASH_OB_GetBootAddr>:
  * @param[out]  BootAddr specifies the boot address value
  *
  * @retval None
  */
static void FLASH_OB_GetBootAddr(uint32_t BootAddrConfig, uint32_t *BootAddr)
{
200090a4:	b480      	push	{r7}
200090a6:	b083      	sub	sp, #12
200090a8:	af00      	add	r7, sp, #0
200090aa:	6078      	str	r0, [r7, #4]
200090ac:	6039      	str	r1, [r7, #0]
  if (BootAddrConfig == OB_BOOTADDR_NS0)
200090ae:	687b      	ldr	r3, [r7, #4]
200090b0:	2b01      	cmp	r3, #1
200090b2:	d106      	bne.n	200090c2 <FLASH_OB_GetBootAddr+0x1e>
  {
    *BootAddr = (FLASH->NSBOOTADD0R & FLASH_NSBOOTADD0R_NSBOOTADD0);
200090b4:	4b0a      	ldr	r3, [pc, #40]	@ (200090e0 <FLASH_OB_GetBootAddr+0x3c>)
200090b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
200090b8:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
200090bc:	683b      	ldr	r3, [r7, #0]
200090be:	601a      	str	r2, [r3, #0]
#endif /* __ARM_FEATURE_CMSE */
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
200090c0:	e008      	b.n	200090d4 <FLASH_OB_GetBootAddr+0x30>
  else if (BootAddrConfig == OB_BOOTADDR_NS1)
200090c2:	687b      	ldr	r3, [r7, #4]
200090c4:	2b02      	cmp	r3, #2
200090c6:	d105      	bne.n	200090d4 <FLASH_OB_GetBootAddr+0x30>
    *BootAddr = (FLASH->NSBOOTADD1R & FLASH_NSBOOTADD1R_NSBOOTADD1);
200090c8:	4b05      	ldr	r3, [pc, #20]	@ (200090e0 <FLASH_OB_GetBootAddr+0x3c>)
200090ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
200090cc:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
200090d0:	683b      	ldr	r3, [r7, #0]
200090d2:	601a      	str	r2, [r3, #0]
}
200090d4:	bf00      	nop
200090d6:	370c      	adds	r7, #12
200090d8:	46bd      	mov	sp, r7
200090da:	f85d 7b04 	ldr.w	r7, [sp], #4
200090de:	4770      	bx	lr
200090e0:	40022000 	.word	0x40022000

200090e4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
200090e4:	b480      	push	{r7}
200090e6:	b089      	sub	sp, #36	@ 0x24
200090e8:	af00      	add	r7, sp, #0
200090ea:	6078      	str	r0, [r7, #4]
200090ec:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
200090ee:	2300      	movs	r3, #0
200090f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
200090f2:	687b      	ldr	r3, [r7, #4]
200090f4:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
200090f6:	e1c2      	b.n	2000947e <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
200090f8:	683b      	ldr	r3, [r7, #0]
200090fa:	681a      	ldr	r2, [r3, #0]
200090fc:	2101      	movs	r1, #1
200090fe:	697b      	ldr	r3, [r7, #20]
20009100:	fa01 f303 	lsl.w	r3, r1, r3
20009104:	4013      	ands	r3, r2
20009106:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
20009108:	697b      	ldr	r3, [r7, #20]
2000910a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
2000910c:	68fb      	ldr	r3, [r7, #12]
2000910e:	2b00      	cmp	r3, #0
20009110:	f000 81b2 	beq.w	20009478 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
20009114:	687b      	ldr	r3, [r7, #4]
20009116:	4a55      	ldr	r2, [pc, #340]	@ (2000926c <HAL_GPIO_Init+0x188>)
20009118:	4293      	cmp	r3, r2
2000911a:	d15d      	bne.n	200091d8 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
2000911c:	687b      	ldr	r3, [r7, #4]
2000911e:	681b      	ldr	r3, [r3, #0]
20009120:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
20009122:	2201      	movs	r2, #1
20009124:	697b      	ldr	r3, [r7, #20]
20009126:	fa02 f303 	lsl.w	r3, r2, r3
2000912a:	43db      	mvns	r3, r3
2000912c:	69fa      	ldr	r2, [r7, #28]
2000912e:	4013      	ands	r3, r2
20009130:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
20009132:	683b      	ldr	r3, [r7, #0]
20009134:	685b      	ldr	r3, [r3, #4]
20009136:	f003 0201 	and.w	r2, r3, #1
2000913a:	697b      	ldr	r3, [r7, #20]
2000913c:	fa02 f303 	lsl.w	r3, r2, r3
20009140:	69fa      	ldr	r2, [r7, #28]
20009142:	4313      	orrs	r3, r2
20009144:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
20009146:	687b      	ldr	r3, [r7, #4]
20009148:	69fa      	ldr	r2, [r7, #28]
2000914a:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
2000914c:	4a48      	ldr	r2, [pc, #288]	@ (20009270 <HAL_GPIO_Init+0x18c>)
2000914e:	697b      	ldr	r3, [r7, #20]
20009150:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
20009154:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
20009156:	4a46      	ldr	r2, [pc, #280]	@ (20009270 <HAL_GPIO_Init+0x18c>)
20009158:	697b      	ldr	r3, [r7, #20]
2000915a:	00db      	lsls	r3, r3, #3
2000915c:	4413      	add	r3, r2
2000915e:	685b      	ldr	r3, [r3, #4]
20009160:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
20009162:	69bb      	ldr	r3, [r7, #24]
20009164:	08da      	lsrs	r2, r3, #3
20009166:	693b      	ldr	r3, [r7, #16]
20009168:	3208      	adds	r2, #8
2000916a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000916e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
20009170:	69bb      	ldr	r3, [r7, #24]
20009172:	f003 0307 	and.w	r3, r3, #7
20009176:	009b      	lsls	r3, r3, #2
20009178:	220f      	movs	r2, #15
2000917a:	fa02 f303 	lsl.w	r3, r2, r3
2000917e:	43db      	mvns	r3, r3
20009180:	69fa      	ldr	r2, [r7, #28]
20009182:	4013      	ands	r3, r2
20009184:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
20009186:	69bb      	ldr	r3, [r7, #24]
20009188:	f003 0307 	and.w	r3, r3, #7
2000918c:	009b      	lsls	r3, r3, #2
2000918e:	220b      	movs	r2, #11
20009190:	fa02 f303 	lsl.w	r3, r2, r3
20009194:	69fa      	ldr	r2, [r7, #28]
20009196:	4313      	orrs	r3, r2
20009198:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
2000919a:	69bb      	ldr	r3, [r7, #24]
2000919c:	08da      	lsrs	r2, r3, #3
2000919e:	693b      	ldr	r3, [r7, #16]
200091a0:	3208      	adds	r2, #8
200091a2:	69f9      	ldr	r1, [r7, #28]
200091a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
200091a8:	693b      	ldr	r3, [r7, #16]
200091aa:	681b      	ldr	r3, [r3, #0]
200091ac:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
200091ae:	69bb      	ldr	r3, [r7, #24]
200091b0:	005b      	lsls	r3, r3, #1
200091b2:	2203      	movs	r2, #3
200091b4:	fa02 f303 	lsl.w	r3, r2, r3
200091b8:	43db      	mvns	r3, r3
200091ba:	69fa      	ldr	r2, [r7, #28]
200091bc:	4013      	ands	r3, r2
200091be:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
200091c0:	69bb      	ldr	r3, [r7, #24]
200091c2:	005b      	lsls	r3, r3, #1
200091c4:	2202      	movs	r2, #2
200091c6:	fa02 f303 	lsl.w	r3, r2, r3
200091ca:	69fa      	ldr	r2, [r7, #28]
200091cc:	4313      	orrs	r3, r2
200091ce:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
200091d0:	693b      	ldr	r3, [r7, #16]
200091d2:	69fa      	ldr	r2, [r7, #28]
200091d4:	601a      	str	r2, [r3, #0]
200091d6:	e067      	b.n	200092a8 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
200091d8:	683b      	ldr	r3, [r7, #0]
200091da:	685b      	ldr	r3, [r3, #4]
200091dc:	2b02      	cmp	r3, #2
200091de:	d003      	beq.n	200091e8 <HAL_GPIO_Init+0x104>
200091e0:	683b      	ldr	r3, [r7, #0]
200091e2:	685b      	ldr	r3, [r3, #4]
200091e4:	2b12      	cmp	r3, #18
200091e6:	d145      	bne.n	20009274 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
200091e8:	697b      	ldr	r3, [r7, #20]
200091ea:	08da      	lsrs	r2, r3, #3
200091ec:	687b      	ldr	r3, [r7, #4]
200091ee:	3208      	adds	r2, #8
200091f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200091f4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
200091f6:	697b      	ldr	r3, [r7, #20]
200091f8:	f003 0307 	and.w	r3, r3, #7
200091fc:	009b      	lsls	r3, r3, #2
200091fe:	220f      	movs	r2, #15
20009200:	fa02 f303 	lsl.w	r3, r2, r3
20009204:	43db      	mvns	r3, r3
20009206:	69fa      	ldr	r2, [r7, #28]
20009208:	4013      	ands	r3, r2
2000920a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
2000920c:	683b      	ldr	r3, [r7, #0]
2000920e:	691b      	ldr	r3, [r3, #16]
20009210:	f003 020f 	and.w	r2, r3, #15
20009214:	697b      	ldr	r3, [r7, #20]
20009216:	f003 0307 	and.w	r3, r3, #7
2000921a:	009b      	lsls	r3, r3, #2
2000921c:	fa02 f303 	lsl.w	r3, r2, r3
20009220:	69fa      	ldr	r2, [r7, #28]
20009222:	4313      	orrs	r3, r2
20009224:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
20009226:	697b      	ldr	r3, [r7, #20]
20009228:	08da      	lsrs	r2, r3, #3
2000922a:	687b      	ldr	r3, [r7, #4]
2000922c:	3208      	adds	r2, #8
2000922e:	69f9      	ldr	r1, [r7, #28]
20009230:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
20009234:	693b      	ldr	r3, [r7, #16]
20009236:	681b      	ldr	r3, [r3, #0]
20009238:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
2000923a:	69bb      	ldr	r3, [r7, #24]
2000923c:	005b      	lsls	r3, r3, #1
2000923e:	2203      	movs	r2, #3
20009240:	fa02 f303 	lsl.w	r3, r2, r3
20009244:	43db      	mvns	r3, r3
20009246:	69fa      	ldr	r2, [r7, #28]
20009248:	4013      	ands	r3, r2
2000924a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
2000924c:	683b      	ldr	r3, [r7, #0]
2000924e:	685b      	ldr	r3, [r3, #4]
20009250:	f003 0203 	and.w	r2, r3, #3
20009254:	69bb      	ldr	r3, [r7, #24]
20009256:	005b      	lsls	r3, r3, #1
20009258:	fa02 f303 	lsl.w	r3, r2, r3
2000925c:	69fa      	ldr	r2, [r7, #28]
2000925e:	4313      	orrs	r3, r2
20009260:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
20009262:	693b      	ldr	r3, [r7, #16]
20009264:	69fa      	ldr	r2, [r7, #28]
20009266:	601a      	str	r2, [r3, #0]
20009268:	e01e      	b.n	200092a8 <HAL_GPIO_Init+0x1c4>
2000926a:	bf00      	nop
2000926c:	46020000 	.word	0x46020000
20009270:	20018824 	.word	0x20018824
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
20009274:	693b      	ldr	r3, [r7, #16]
20009276:	681b      	ldr	r3, [r3, #0]
20009278:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
2000927a:	69bb      	ldr	r3, [r7, #24]
2000927c:	005b      	lsls	r3, r3, #1
2000927e:	2203      	movs	r2, #3
20009280:	fa02 f303 	lsl.w	r3, r2, r3
20009284:	43db      	mvns	r3, r3
20009286:	69fa      	ldr	r2, [r7, #28]
20009288:	4013      	ands	r3, r2
2000928a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
2000928c:	683b      	ldr	r3, [r7, #0]
2000928e:	685b      	ldr	r3, [r3, #4]
20009290:	f003 0203 	and.w	r2, r3, #3
20009294:	69bb      	ldr	r3, [r7, #24]
20009296:	005b      	lsls	r3, r3, #1
20009298:	fa02 f303 	lsl.w	r3, r2, r3
2000929c:	69fa      	ldr	r2, [r7, #28]
2000929e:	4313      	orrs	r3, r2
200092a0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
200092a2:	693b      	ldr	r3, [r7, #16]
200092a4:	69fa      	ldr	r2, [r7, #28]
200092a6:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
200092a8:	683b      	ldr	r3, [r7, #0]
200092aa:	685b      	ldr	r3, [r3, #4]
200092ac:	2b01      	cmp	r3, #1
200092ae:	d00b      	beq.n	200092c8 <HAL_GPIO_Init+0x1e4>
200092b0:	683b      	ldr	r3, [r7, #0]
200092b2:	685b      	ldr	r3, [r3, #4]
200092b4:	2b02      	cmp	r3, #2
200092b6:	d007      	beq.n	200092c8 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
200092b8:	683b      	ldr	r3, [r7, #0]
200092ba:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
200092bc:	2b11      	cmp	r3, #17
200092be:	d003      	beq.n	200092c8 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
200092c0:	683b      	ldr	r3, [r7, #0]
200092c2:	685b      	ldr	r3, [r3, #4]
200092c4:	2b12      	cmp	r3, #18
200092c6:	d130      	bne.n	2000932a <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
200092c8:	693b      	ldr	r3, [r7, #16]
200092ca:	689b      	ldr	r3, [r3, #8]
200092cc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
200092ce:	69bb      	ldr	r3, [r7, #24]
200092d0:	005b      	lsls	r3, r3, #1
200092d2:	2203      	movs	r2, #3
200092d4:	fa02 f303 	lsl.w	r3, r2, r3
200092d8:	43db      	mvns	r3, r3
200092da:	69fa      	ldr	r2, [r7, #28]
200092dc:	4013      	ands	r3, r2
200092de:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
200092e0:	683b      	ldr	r3, [r7, #0]
200092e2:	68da      	ldr	r2, [r3, #12]
200092e4:	69bb      	ldr	r3, [r7, #24]
200092e6:	005b      	lsls	r3, r3, #1
200092e8:	fa02 f303 	lsl.w	r3, r2, r3
200092ec:	69fa      	ldr	r2, [r7, #28]
200092ee:	4313      	orrs	r3, r2
200092f0:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
200092f2:	693b      	ldr	r3, [r7, #16]
200092f4:	69fa      	ldr	r2, [r7, #28]
200092f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
200092f8:	693b      	ldr	r3, [r7, #16]
200092fa:	685b      	ldr	r3, [r3, #4]
200092fc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
200092fe:	2201      	movs	r2, #1
20009300:	69bb      	ldr	r3, [r7, #24]
20009302:	fa02 f303 	lsl.w	r3, r2, r3
20009306:	43db      	mvns	r3, r3
20009308:	69fa      	ldr	r2, [r7, #28]
2000930a:	4013      	ands	r3, r2
2000930c:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
2000930e:	683b      	ldr	r3, [r7, #0]
20009310:	685b      	ldr	r3, [r3, #4]
20009312:	091b      	lsrs	r3, r3, #4
20009314:	f003 0201 	and.w	r2, r3, #1
20009318:	69bb      	ldr	r3, [r7, #24]
2000931a:	fa02 f303 	lsl.w	r3, r2, r3
2000931e:	69fa      	ldr	r2, [r7, #28]
20009320:	4313      	orrs	r3, r2
20009322:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
20009324:	693b      	ldr	r3, [r7, #16]
20009326:	69fa      	ldr	r2, [r7, #28]
20009328:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
2000932a:	683b      	ldr	r3, [r7, #0]
2000932c:	685b      	ldr	r3, [r3, #4]
2000932e:	2b03      	cmp	r3, #3
20009330:	d107      	bne.n	20009342 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
20009332:	683b      	ldr	r3, [r7, #0]
20009334:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
20009336:	2b03      	cmp	r3, #3
20009338:	d11b      	bne.n	20009372 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
2000933a:	683b      	ldr	r3, [r7, #0]
2000933c:	689b      	ldr	r3, [r3, #8]
2000933e:	2b01      	cmp	r3, #1
20009340:	d017      	beq.n	20009372 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
20009342:	693b      	ldr	r3, [r7, #16]
20009344:	68db      	ldr	r3, [r3, #12]
20009346:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
20009348:	69bb      	ldr	r3, [r7, #24]
2000934a:	005b      	lsls	r3, r3, #1
2000934c:	2203      	movs	r2, #3
2000934e:	fa02 f303 	lsl.w	r3, r2, r3
20009352:	43db      	mvns	r3, r3
20009354:	69fa      	ldr	r2, [r7, #28]
20009356:	4013      	ands	r3, r2
20009358:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
2000935a:	683b      	ldr	r3, [r7, #0]
2000935c:	689a      	ldr	r2, [r3, #8]
2000935e:	69bb      	ldr	r3, [r7, #24]
20009360:	005b      	lsls	r3, r3, #1
20009362:	fa02 f303 	lsl.w	r3, r2, r3
20009366:	69fa      	ldr	r2, [r7, #28]
20009368:	4313      	orrs	r3, r2
2000936a:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
2000936c:	693b      	ldr	r3, [r7, #16]
2000936e:	69fa      	ldr	r2, [r7, #28]
20009370:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
20009372:	683b      	ldr	r3, [r7, #0]
20009374:	685b      	ldr	r3, [r3, #4]
20009376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
2000937a:	2b00      	cmp	r3, #0
2000937c:	d07c      	beq.n	20009478 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
2000937e:	4a47      	ldr	r2, [pc, #284]	@ (2000949c <HAL_GPIO_Init+0x3b8>)
20009380:	697b      	ldr	r3, [r7, #20]
20009382:	089b      	lsrs	r3, r3, #2
20009384:	3318      	adds	r3, #24
20009386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2000938a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
2000938c:	697b      	ldr	r3, [r7, #20]
2000938e:	f003 0303 	and.w	r3, r3, #3
20009392:	00db      	lsls	r3, r3, #3
20009394:	220f      	movs	r2, #15
20009396:	fa02 f303 	lsl.w	r3, r2, r3
2000939a:	43db      	mvns	r3, r3
2000939c:	69fa      	ldr	r2, [r7, #28]
2000939e:	4013      	ands	r3, r2
200093a0:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
200093a2:	687b      	ldr	r3, [r7, #4]
200093a4:	0a9a      	lsrs	r2, r3, #10
200093a6:	4b3e      	ldr	r3, [pc, #248]	@ (200094a0 <HAL_GPIO_Init+0x3bc>)
200093a8:	4013      	ands	r3, r2
200093aa:	697a      	ldr	r2, [r7, #20]
200093ac:	f002 0203 	and.w	r2, r2, #3
200093b0:	00d2      	lsls	r2, r2, #3
200093b2:	4093      	lsls	r3, r2
200093b4:	69fa      	ldr	r2, [r7, #28]
200093b6:	4313      	orrs	r3, r2
200093b8:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
200093ba:	4938      	ldr	r1, [pc, #224]	@ (2000949c <HAL_GPIO_Init+0x3b8>)
200093bc:	697b      	ldr	r3, [r7, #20]
200093be:	089b      	lsrs	r3, r3, #2
200093c0:	3318      	adds	r3, #24
200093c2:	69fa      	ldr	r2, [r7, #28]
200093c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
200093c8:	4b34      	ldr	r3, [pc, #208]	@ (2000949c <HAL_GPIO_Init+0x3b8>)
200093ca:	681b      	ldr	r3, [r3, #0]
200093cc:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
200093ce:	68fb      	ldr	r3, [r7, #12]
200093d0:	43db      	mvns	r3, r3
200093d2:	69fa      	ldr	r2, [r7, #28]
200093d4:	4013      	ands	r3, r2
200093d6:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
200093d8:	683b      	ldr	r3, [r7, #0]
200093da:	685b      	ldr	r3, [r3, #4]
200093dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
200093e0:	2b00      	cmp	r3, #0
200093e2:	d003      	beq.n	200093ec <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
200093e4:	69fa      	ldr	r2, [r7, #28]
200093e6:	68fb      	ldr	r3, [r7, #12]
200093e8:	4313      	orrs	r3, r2
200093ea:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
200093ec:	4a2b      	ldr	r2, [pc, #172]	@ (2000949c <HAL_GPIO_Init+0x3b8>)
200093ee:	69fb      	ldr	r3, [r7, #28]
200093f0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
200093f2:	4b2a      	ldr	r3, [pc, #168]	@ (2000949c <HAL_GPIO_Init+0x3b8>)
200093f4:	685b      	ldr	r3, [r3, #4]
200093f6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
200093f8:	68fb      	ldr	r3, [r7, #12]
200093fa:	43db      	mvns	r3, r3
200093fc:	69fa      	ldr	r2, [r7, #28]
200093fe:	4013      	ands	r3, r2
20009400:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
20009402:	683b      	ldr	r3, [r7, #0]
20009404:	685b      	ldr	r3, [r3, #4]
20009406:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
2000940a:	2b00      	cmp	r3, #0
2000940c:	d003      	beq.n	20009416 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
2000940e:	69fa      	ldr	r2, [r7, #28]
20009410:	68fb      	ldr	r3, [r7, #12]
20009412:	4313      	orrs	r3, r2
20009414:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
20009416:	4a21      	ldr	r2, [pc, #132]	@ (2000949c <HAL_GPIO_Init+0x3b8>)
20009418:	69fb      	ldr	r3, [r7, #28]
2000941a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
2000941c:	4b1f      	ldr	r3, [pc, #124]	@ (2000949c <HAL_GPIO_Init+0x3b8>)
2000941e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
20009422:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
20009424:	68fb      	ldr	r3, [r7, #12]
20009426:	43db      	mvns	r3, r3
20009428:	69fa      	ldr	r2, [r7, #28]
2000942a:	4013      	ands	r3, r2
2000942c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
2000942e:	683b      	ldr	r3, [r7, #0]
20009430:	685b      	ldr	r3, [r3, #4]
20009432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20009436:	2b00      	cmp	r3, #0
20009438:	d003      	beq.n	20009442 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
2000943a:	69fa      	ldr	r2, [r7, #28]
2000943c:	68fb      	ldr	r3, [r7, #12]
2000943e:	4313      	orrs	r3, r2
20009440:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
20009442:	4a16      	ldr	r2, [pc, #88]	@ (2000949c <HAL_GPIO_Init+0x3b8>)
20009444:	69fb      	ldr	r3, [r7, #28]
20009446:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
2000944a:	4b14      	ldr	r3, [pc, #80]	@ (2000949c <HAL_GPIO_Init+0x3b8>)
2000944c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20009450:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
20009452:	68fb      	ldr	r3, [r7, #12]
20009454:	43db      	mvns	r3, r3
20009456:	69fa      	ldr	r2, [r7, #28]
20009458:	4013      	ands	r3, r2
2000945a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
2000945c:	683b      	ldr	r3, [r7, #0]
2000945e:	685b      	ldr	r3, [r3, #4]
20009460:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20009464:	2b00      	cmp	r3, #0
20009466:	d003      	beq.n	20009470 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
20009468:	69fa      	ldr	r2, [r7, #28]
2000946a:	68fb      	ldr	r3, [r7, #12]
2000946c:	4313      	orrs	r3, r2
2000946e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
20009470:	4a0a      	ldr	r2, [pc, #40]	@ (2000949c <HAL_GPIO_Init+0x3b8>)
20009472:	69fb      	ldr	r3, [r7, #28]
20009474:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
20009478:	697b      	ldr	r3, [r7, #20]
2000947a:	3301      	adds	r3, #1
2000947c:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
2000947e:	683b      	ldr	r3, [r7, #0]
20009480:	681a      	ldr	r2, [r3, #0]
20009482:	697b      	ldr	r3, [r7, #20]
20009484:	fa22 f303 	lsr.w	r3, r2, r3
20009488:	2b00      	cmp	r3, #0
2000948a:	f47f ae35 	bne.w	200090f8 <HAL_GPIO_Init+0x14>
  }
}
2000948e:	bf00      	nop
20009490:	bf00      	nop
20009492:	3724      	adds	r7, #36	@ 0x24
20009494:	46bd      	mov	sp, r7
20009496:	f85d 7b04 	ldr.w	r7, [sp], #4
2000949a:	4770      	bx	lr
2000949c:	46022000 	.word	0x46022000
200094a0:	002f7f7f 	.word	0x002f7f7f

200094a4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
200094a4:	b480      	push	{r7}
200094a6:	b089      	sub	sp, #36	@ 0x24
200094a8:	af00      	add	r7, sp, #0
200094aa:	6078      	str	r0, [r7, #4]
200094ac:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
200094ae:	2300      	movs	r3, #0
200094b0:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
200094b2:	687b      	ldr	r3, [r7, #4]
200094b4:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
200094b6:	e0bc      	b.n	20009632 <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
200094b8:	2201      	movs	r2, #1
200094ba:	69bb      	ldr	r3, [r7, #24]
200094bc:	fa02 f303 	lsl.w	r3, r2, r3
200094c0:	683a      	ldr	r2, [r7, #0]
200094c2:	4013      	ands	r3, r2
200094c4:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
200094c6:	69bb      	ldr	r3, [r7, #24]
200094c8:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
200094ca:	693b      	ldr	r3, [r7, #16]
200094cc:	2b00      	cmp	r3, #0
200094ce:	f000 80ad 	beq.w	2000962c <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
200094d2:	687b      	ldr	r3, [r7, #4]
200094d4:	4a5e      	ldr	r2, [pc, #376]	@ (20009650 <HAL_GPIO_DeInit+0x1ac>)
200094d6:	4293      	cmp	r3, r2
200094d8:	d115      	bne.n	20009506 <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
200094da:	4a5e      	ldr	r2, [pc, #376]	@ (20009654 <HAL_GPIO_DeInit+0x1b0>)
200094dc:	69fb      	ldr	r3, [r7, #28]
200094de:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
200094e2:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
200094e4:	4a5b      	ldr	r2, [pc, #364]	@ (20009654 <HAL_GPIO_DeInit+0x1b0>)
200094e6:	69bb      	ldr	r3, [r7, #24]
200094e8:	00db      	lsls	r3, r3, #3
200094ea:	4413      	add	r3, r2
200094ec:	685b      	ldr	r3, [r3, #4]
200094ee:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
200094f0:	4b57      	ldr	r3, [pc, #348]	@ (20009650 <HAL_GPIO_DeInit+0x1ac>)
200094f2:	681a      	ldr	r2, [r3, #0]
200094f4:	2101      	movs	r1, #1
200094f6:	69fb      	ldr	r3, [r7, #28]
200094f8:	fa01 f303 	lsl.w	r3, r1, r3
200094fc:	43db      	mvns	r3, r3
200094fe:	4954      	ldr	r1, [pc, #336]	@ (20009650 <HAL_GPIO_DeInit+0x1ac>)
20009500:	4013      	ands	r3, r2
20009502:	600b      	str	r3, [r1, #0]
20009504:	e053      	b.n	200095ae <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
20009506:	4a54      	ldr	r2, [pc, #336]	@ (20009658 <HAL_GPIO_DeInit+0x1b4>)
20009508:	69bb      	ldr	r3, [r7, #24]
2000950a:	089b      	lsrs	r3, r3, #2
2000950c:	3318      	adds	r3, #24
2000950e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20009512:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
20009514:	69bb      	ldr	r3, [r7, #24]
20009516:	f003 0303 	and.w	r3, r3, #3
2000951a:	00db      	lsls	r3, r3, #3
2000951c:	220f      	movs	r2, #15
2000951e:	fa02 f303 	lsl.w	r3, r2, r3
20009522:	68fa      	ldr	r2, [r7, #12]
20009524:	4013      	ands	r3, r2
20009526:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
20009528:	687b      	ldr	r3, [r7, #4]
2000952a:	0a9a      	lsrs	r2, r3, #10
2000952c:	4b4b      	ldr	r3, [pc, #300]	@ (2000965c <HAL_GPIO_DeInit+0x1b8>)
2000952e:	4013      	ands	r3, r2
20009530:	69ba      	ldr	r2, [r7, #24]
20009532:	f002 0203 	and.w	r2, r2, #3
20009536:	00d2      	lsls	r2, r2, #3
20009538:	4093      	lsls	r3, r2
2000953a:	68fa      	ldr	r2, [r7, #12]
2000953c:	429a      	cmp	r2, r3
2000953e:	d136      	bne.n	200095ae <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
20009540:	4b45      	ldr	r3, [pc, #276]	@ (20009658 <HAL_GPIO_DeInit+0x1b4>)
20009542:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
20009546:	693b      	ldr	r3, [r7, #16]
20009548:	43db      	mvns	r3, r3
2000954a:	4943      	ldr	r1, [pc, #268]	@ (20009658 <HAL_GPIO_DeInit+0x1b4>)
2000954c:	4013      	ands	r3, r2
2000954e:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
          EXTI->EMR1 &= ~(iocurrent);
20009552:	4b41      	ldr	r3, [pc, #260]	@ (20009658 <HAL_GPIO_DeInit+0x1b4>)
20009554:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
20009558:	693b      	ldr	r3, [r7, #16]
2000955a:	43db      	mvns	r3, r3
2000955c:	493e      	ldr	r1, [pc, #248]	@ (20009658 <HAL_GPIO_DeInit+0x1b4>)
2000955e:	4013      	ands	r3, r2
20009560:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
20009564:	4b3c      	ldr	r3, [pc, #240]	@ (20009658 <HAL_GPIO_DeInit+0x1b4>)
20009566:	681a      	ldr	r2, [r3, #0]
20009568:	693b      	ldr	r3, [r7, #16]
2000956a:	43db      	mvns	r3, r3
2000956c:	493a      	ldr	r1, [pc, #232]	@ (20009658 <HAL_GPIO_DeInit+0x1b4>)
2000956e:	4013      	ands	r3, r2
20009570:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
20009572:	4b39      	ldr	r3, [pc, #228]	@ (20009658 <HAL_GPIO_DeInit+0x1b4>)
20009574:	685a      	ldr	r2, [r3, #4]
20009576:	693b      	ldr	r3, [r7, #16]
20009578:	43db      	mvns	r3, r3
2000957a:	4937      	ldr	r1, [pc, #220]	@ (20009658 <HAL_GPIO_DeInit+0x1b4>)
2000957c:	4013      	ands	r3, r2
2000957e:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
20009580:	69bb      	ldr	r3, [r7, #24]
20009582:	f003 0303 	and.w	r3, r3, #3
20009586:	00db      	lsls	r3, r3, #3
20009588:	220f      	movs	r2, #15
2000958a:	fa02 f303 	lsl.w	r3, r2, r3
2000958e:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
20009590:	4a31      	ldr	r2, [pc, #196]	@ (20009658 <HAL_GPIO_DeInit+0x1b4>)
20009592:	69bb      	ldr	r3, [r7, #24]
20009594:	089b      	lsrs	r3, r3, #2
20009596:	3318      	adds	r3, #24
20009598:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
2000959c:	68fb      	ldr	r3, [r7, #12]
2000959e:	43da      	mvns	r2, r3
200095a0:	482d      	ldr	r0, [pc, #180]	@ (20009658 <HAL_GPIO_DeInit+0x1b4>)
200095a2:	69bb      	ldr	r3, [r7, #24]
200095a4:	089b      	lsrs	r3, r3, #2
200095a6:	400a      	ands	r2, r1
200095a8:	3318      	adds	r3, #24
200095aa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
200095ae:	697b      	ldr	r3, [r7, #20]
200095b0:	681a      	ldr	r2, [r3, #0]
200095b2:	69fb      	ldr	r3, [r7, #28]
200095b4:	005b      	lsls	r3, r3, #1
200095b6:	2103      	movs	r1, #3
200095b8:	fa01 f303 	lsl.w	r3, r1, r3
200095bc:	431a      	orrs	r2, r3
200095be:	697b      	ldr	r3, [r7, #20]
200095c0:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
200095c2:	69fb      	ldr	r3, [r7, #28]
200095c4:	08da      	lsrs	r2, r3, #3
200095c6:	697b      	ldr	r3, [r7, #20]
200095c8:	3208      	adds	r2, #8
200095ca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
200095ce:	69fb      	ldr	r3, [r7, #28]
200095d0:	f003 0307 	and.w	r3, r3, #7
200095d4:	009b      	lsls	r3, r3, #2
200095d6:	220f      	movs	r2, #15
200095d8:	fa02 f303 	lsl.w	r3, r2, r3
200095dc:	43db      	mvns	r3, r3
200095de:	69fa      	ldr	r2, [r7, #28]
200095e0:	08d2      	lsrs	r2, r2, #3
200095e2:	4019      	ands	r1, r3
200095e4:	697b      	ldr	r3, [r7, #20]
200095e6:	3208      	adds	r2, #8
200095e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
200095ec:	697b      	ldr	r3, [r7, #20]
200095ee:	689a      	ldr	r2, [r3, #8]
200095f0:	69fb      	ldr	r3, [r7, #28]
200095f2:	005b      	lsls	r3, r3, #1
200095f4:	2103      	movs	r1, #3
200095f6:	fa01 f303 	lsl.w	r3, r1, r3
200095fa:	43db      	mvns	r3, r3
200095fc:	401a      	ands	r2, r3
200095fe:	697b      	ldr	r3, [r7, #20]
20009600:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
20009602:	697b      	ldr	r3, [r7, #20]
20009604:	685a      	ldr	r2, [r3, #4]
20009606:	2101      	movs	r1, #1
20009608:	69fb      	ldr	r3, [r7, #28]
2000960a:	fa01 f303 	lsl.w	r3, r1, r3
2000960e:	43db      	mvns	r3, r3
20009610:	401a      	ands	r2, r3
20009612:	697b      	ldr	r3, [r7, #20]
20009614:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
20009616:	697b      	ldr	r3, [r7, #20]
20009618:	68da      	ldr	r2, [r3, #12]
2000961a:	69fb      	ldr	r3, [r7, #28]
2000961c:	005b      	lsls	r3, r3, #1
2000961e:	2103      	movs	r1, #3
20009620:	fa01 f303 	lsl.w	r3, r1, r3
20009624:	43db      	mvns	r3, r3
20009626:	401a      	ands	r2, r3
20009628:	697b      	ldr	r3, [r7, #20]
2000962a:	60da      	str	r2, [r3, #12]
    }

    position++;
2000962c:	69bb      	ldr	r3, [r7, #24]
2000962e:	3301      	adds	r3, #1
20009630:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
20009632:	683a      	ldr	r2, [r7, #0]
20009634:	69bb      	ldr	r3, [r7, #24]
20009636:	fa22 f303 	lsr.w	r3, r2, r3
2000963a:	2b00      	cmp	r3, #0
2000963c:	f47f af3c 	bne.w	200094b8 <HAL_GPIO_DeInit+0x14>
  }
}
20009640:	bf00      	nop
20009642:	bf00      	nop
20009644:	3724      	adds	r7, #36	@ 0x24
20009646:	46bd      	mov	sp, r7
20009648:	f85d 7b04 	ldr.w	r7, [sp], #4
2000964c:	4770      	bx	lr
2000964e:	bf00      	nop
20009650:	46020000 	.word	0x46020000
20009654:	20018824 	.word	0x20018824
20009658:	46022000 	.word	0x46022000
2000965c:	002f7f7f 	.word	0x002f7f7f

20009660 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
20009660:	b480      	push	{r7}
20009662:	b085      	sub	sp, #20
20009664:	af00      	add	r7, sp, #0
20009666:	6078      	str	r0, [r7, #4]
20009668:	460b      	mov	r3, r1
2000966a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
2000966c:	687b      	ldr	r3, [r7, #4]
2000966e:	691a      	ldr	r2, [r3, #16]
20009670:	887b      	ldrh	r3, [r7, #2]
20009672:	4013      	ands	r3, r2
20009674:	2b00      	cmp	r3, #0
20009676:	d002      	beq.n	2000967e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
20009678:	2301      	movs	r3, #1
2000967a:	73fb      	strb	r3, [r7, #15]
2000967c:	e001      	b.n	20009682 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
2000967e:	2300      	movs	r3, #0
20009680:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
20009682:	7bfb      	ldrb	r3, [r7, #15]
}
20009684:	4618      	mov	r0, r3
20009686:	3714      	adds	r7, #20
20009688:	46bd      	mov	sp, r7
2000968a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000968e:	4770      	bx	lr

20009690 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
20009690:	b480      	push	{r7}
20009692:	b083      	sub	sp, #12
20009694:	af00      	add	r7, sp, #0
20009696:	6078      	str	r0, [r7, #4]
20009698:	460b      	mov	r3, r1
2000969a:	807b      	strh	r3, [r7, #2]
2000969c:	4613      	mov	r3, r2
2000969e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
200096a0:	787b      	ldrb	r3, [r7, #1]
200096a2:	2b00      	cmp	r3, #0
200096a4:	d003      	beq.n	200096ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
200096a6:	887a      	ldrh	r2, [r7, #2]
200096a8:	687b      	ldr	r3, [r7, #4]
200096aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
200096ac:	e002      	b.n	200096b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
200096ae:	887a      	ldrh	r2, [r7, #2]
200096b0:	687b      	ldr	r3, [r7, #4]
200096b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
200096b4:	bf00      	nop
200096b6:	370c      	adds	r7, #12
200096b8:	46bd      	mov	sp, r7
200096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
200096be:	4770      	bx	lr

200096c0 <HAL_GPIO_WriteMultipleStatePin>:
  *         assert would be triggered.
  * @note   At least one of the two parameters used to set or reset shall be different from zero.
  * @retval None
  */
void HAL_GPIO_WriteMultipleStatePin(GPIO_TypeDef *GPIOx, uint16_t PinReset, uint16_t PinSet)
{
200096c0:	b480      	push	{r7}
200096c2:	b085      	sub	sp, #20
200096c4:	af00      	add	r7, sp, #0
200096c6:	6078      	str	r0, [r7, #4]
200096c8:	460b      	mov	r3, r1
200096ca:	807b      	strh	r3, [r7, #2]
200096cc:	4613      	mov	r3, r2
200096ce:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  /* Make sure at least one parameter is different from zero and that there is no common pin */
  assert_param(IS_GPIO_PIN((uint32_t)PinReset | (uint32_t)PinSet));
  assert_param(IS_GPIO_COMMON_PIN(PinReset, PinSet));

  tmp = (((uint32_t)PinReset << 16) | PinSet);
200096d0:	887b      	ldrh	r3, [r7, #2]
200096d2:	041a      	lsls	r2, r3, #16
200096d4:	883b      	ldrh	r3, [r7, #0]
200096d6:	4313      	orrs	r3, r2
200096d8:	60fb      	str	r3, [r7, #12]
  GPIOx->BSRR = tmp;
200096da:	687b      	ldr	r3, [r7, #4]
200096dc:	68fa      	ldr	r2, [r7, #12]
200096de:	619a      	str	r2, [r3, #24]
}
200096e0:	bf00      	nop
200096e2:	3714      	adds	r7, #20
200096e4:	46bd      	mov	sp, r7
200096e6:	f85d 7b04 	ldr.w	r7, [sp], #4
200096ea:	4770      	bx	lr

200096ec <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
200096ec:	b480      	push	{r7}
200096ee:	b085      	sub	sp, #20
200096f0:	af00      	add	r7, sp, #0
200096f2:	6078      	str	r0, [r7, #4]
200096f4:	460b      	mov	r3, r1
200096f6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
200096f8:	687b      	ldr	r3, [r7, #4]
200096fa:	695b      	ldr	r3, [r3, #20]
200096fc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
200096fe:	887a      	ldrh	r2, [r7, #2]
20009700:	68fb      	ldr	r3, [r7, #12]
20009702:	4013      	ands	r3, r2
20009704:	041a      	lsls	r2, r3, #16
20009706:	68fb      	ldr	r3, [r7, #12]
20009708:	43d9      	mvns	r1, r3
2000970a:	887b      	ldrh	r3, [r7, #2]
2000970c:	400b      	ands	r3, r1
2000970e:	431a      	orrs	r2, r3
20009710:	687b      	ldr	r3, [r7, #4]
20009712:	619a      	str	r2, [r3, #24]
}
20009714:	bf00      	nop
20009716:	3714      	adds	r7, #20
20009718:	46bd      	mov	sp, r7
2000971a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000971e:	4770      	bx	lr

20009720 <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin: specifies the port bits to be locked.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
20009720:	b480      	push	{r7}
20009722:	b089      	sub	sp, #36	@ 0x24
20009724:	af00      	add	r7, sp, #0
20009726:	6078      	str	r0, [r7, #4]
20009728:	460b      	mov	r3, r1
2000972a:	807b      	strh	r3, [r7, #2]
  uint32_t iocurrent;
  uint32_t pin_locked;
  uint32_t pin_position;
  uint32_t position = 0U;
2000972c:	2300      	movs	r3, #0
2000972e:	61bb      	str	r3, [r7, #24]
  GPIO_TypeDef  *p_gpio;
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
20009730:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
20009734:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
20009736:	687b      	ldr	r3, [r7, #4]
20009738:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
2000973a:	e04b      	b.n	200097d4 <HAL_GPIO_LockPin+0xb4>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
2000973c:	887a      	ldrh	r2, [r7, #2]
2000973e:	2101      	movs	r1, #1
20009740:	69bb      	ldr	r3, [r7, #24]
20009742:	fa01 f303 	lsl.w	r3, r1, r3
20009746:	4013      	ands	r3, r2
20009748:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
2000974a:	693b      	ldr	r3, [r7, #16]
2000974c:	2b00      	cmp	r3, #0
2000974e:	d03e      	beq.n	200097ce <HAL_GPIO_LockPin+0xae>
    {

      /* In case of LPGPIO Port */
      if (GPIOx == LPGPIO1)
20009750:	687b      	ldr	r3, [r7, #4]
20009752:	4a27      	ldr	r2, [pc, #156]	@ (200097f0 <HAL_GPIO_LockPin+0xd0>)
20009754:	4293      	cmp	r3, r2
20009756:	d117      	bne.n	20009788 <HAL_GPIO_LockPin+0x68>
      {
        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
20009758:	4a26      	ldr	r2, [pc, #152]	@ (200097f4 <HAL_GPIO_LockPin+0xd4>)
2000975a:	69bb      	ldr	r3, [r7, #24]
2000975c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
20009760:	617b      	str	r3, [r7, #20]
        pin_position = (1UL << (LPGPIO_Map[position].Pin_Pos));
20009762:	4a24      	ldr	r2, [pc, #144]	@ (200097f4 <HAL_GPIO_LockPin+0xd4>)
20009764:	69bb      	ldr	r3, [r7, #24]
20009766:	00db      	lsls	r3, r3, #3
20009768:	4413      	add	r3, r2
2000976a:	685b      	ldr	r3, [r3, #4]
2000976c:	2201      	movs	r2, #1
2000976e:	fa02 f303 	lsl.w	r3, r2, r3
20009772:	61fb      	str	r3, [r7, #28]

        /* Save gpio pin locked */
        pin_locked = p_gpio->LCKR;
20009774:	697b      	ldr	r3, [r7, #20]
20009776:	69db      	ldr	r3, [r3, #28]
20009778:	60fb      	str	r3, [r7, #12]

        /* Apply lock key write sequence */
        tmp |= (pin_locked | pin_position);
2000977a:	68fa      	ldr	r2, [r7, #12]
2000977c:	69fb      	ldr	r3, [r7, #28]
2000977e:	431a      	orrs	r2, r3
20009780:	68bb      	ldr	r3, [r7, #8]
20009782:	4313      	orrs	r3, r2
20009784:	60bb      	str	r3, [r7, #8]
20009786:	e00d      	b.n	200097a4 <HAL_GPIO_LockPin+0x84>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Save GPIO Pin pos*/
        pin_position = (1UL << position);
20009788:	2201      	movs	r2, #1
2000978a:	69bb      	ldr	r3, [r7, #24]
2000978c:	fa02 f303 	lsl.w	r3, r2, r3
20009790:	61fb      	str	r3, [r7, #28]

        /* Save gpio pin locked */
        pin_locked = p_gpio->LCKR;
20009792:	697b      	ldr	r3, [r7, #20]
20009794:	69db      	ldr	r3, [r3, #28]
20009796:	60fb      	str	r3, [r7, #12]

        /* Apply lock key write sequence */
        tmp |= (pin_locked | pin_position);
20009798:	68fa      	ldr	r2, [r7, #12]
2000979a:	69fb      	ldr	r3, [r7, #28]
2000979c:	431a      	orrs	r2, r3
2000979e:	68bb      	ldr	r3, [r7, #8]
200097a0:	4313      	orrs	r3, r2
200097a2:	60bb      	str	r3, [r7, #8]
      }

      /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
      p_gpio->LCKR = tmp;
200097a4:	68ba      	ldr	r2, [r7, #8]
200097a6:	697b      	ldr	r3, [r7, #20]
200097a8:	61da      	str	r2, [r3, #28]
      /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
      p_gpio->LCKR = pin_position;
200097aa:	697b      	ldr	r3, [r7, #20]
200097ac:	69fa      	ldr	r2, [r7, #28]
200097ae:	61da      	str	r2, [r3, #28]
      /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
      p_gpio->LCKR = tmp;
200097b0:	68ba      	ldr	r2, [r7, #8]
200097b2:	697b      	ldr	r3, [r7, #20]
200097b4:	61da      	str	r2, [r3, #28]
      /* Read LCKK register. This read is mandatory to complete key lock sequence */
      tmp = p_gpio->LCKR;
200097b6:	697b      	ldr	r3, [r7, #20]
200097b8:	69db      	ldr	r3, [r3, #28]
200097ba:	60bb      	str	r3, [r7, #8]

      /* read again in order to confirm lock is active */
      if ((p_gpio->LCKR & GPIO_LCKR_LCKK) != GPIO_LCKR_LCKK)
200097bc:	697b      	ldr	r3, [r7, #20]
200097be:	69db      	ldr	r3, [r3, #28]
200097c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200097c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
200097c8:	d001      	beq.n	200097ce <HAL_GPIO_LockPin+0xae>
      {
        return HAL_ERROR;
200097ca:	2301      	movs	r3, #1
200097cc:	e009      	b.n	200097e2 <HAL_GPIO_LockPin+0xc2>
      }
    }
    position++;
200097ce:	69bb      	ldr	r3, [r7, #24]
200097d0:	3301      	adds	r3, #1
200097d2:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
200097d4:	887a      	ldrh	r2, [r7, #2]
200097d6:	69bb      	ldr	r3, [r7, #24]
200097d8:	fa42 f303 	asr.w	r3, r2, r3
200097dc:	2b00      	cmp	r3, #0
200097de:	d1ad      	bne.n	2000973c <HAL_GPIO_LockPin+0x1c>
  }
  return HAL_OK;
200097e0:	2300      	movs	r3, #0
}
200097e2:	4618      	mov	r0, r3
200097e4:	3724      	adds	r7, #36	@ 0x24
200097e6:	46bd      	mov	sp, r7
200097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
200097ec:	4770      	bx	lr
200097ee:	bf00      	nop
200097f0:	46020000 	.word	0x46020000
200097f4:	20018824 	.word	0x20018824

200097f8 <HAL_GPIO_EnableHighSPeedLowVoltage>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_EnableHighSPeedLowVoltage(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
200097f8:	b480      	push	{r7}
200097fa:	b08b      	sub	sp, #44	@ 0x2c
200097fc:	af00      	add	r7, sp, #0
200097fe:	6078      	str	r0, [r7, #4]
20009800:	460b      	mov	r3, r1
20009802:	807b      	strh	r3, [r7, #2]
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
20009804:	2300      	movs	r3, #0
20009806:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
20009808:	687b      	ldr	r3, [r7, #4]
2000980a:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
2000980c:	e03c      	b.n	20009888 <HAL_GPIO_EnableHighSPeedLowVoltage+0x90>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
2000980e:	887a      	ldrh	r2, [r7, #2]
20009810:	2101      	movs	r1, #1
20009812:	6a3b      	ldr	r3, [r7, #32]
20009814:	fa01 f303 	lsl.w	r3, r1, r3
20009818:	4013      	ands	r3, r2
2000981a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
2000981c:	69bb      	ldr	r3, [r7, #24]
2000981e:	2b00      	cmp	r3, #0
20009820:	d02f      	beq.n	20009882 <HAL_GPIO_EnableHighSPeedLowVoltage+0x8a>
    {
      /* In case of LPGPIO Port */
      if (GPIOx == LPGPIO1)
20009822:	687b      	ldr	r3, [r7, #4]
20009824:	4a1f      	ldr	r2, [pc, #124]	@ (200098a4 <HAL_GPIO_EnableHighSPeedLowVoltage+0xac>)
20009826:	4293      	cmp	r3, r2
20009828:	d120      	bne.n	2000986c <HAL_GPIO_EnableHighSPeedLowVoltage+0x74>
      {
        /* Get GPIO pin position */
        position = POSITION_VAL(GPIO_Pin);
2000982a:	887b      	ldrh	r3, [r7, #2]
2000982c:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
2000982e:	693b      	ldr	r3, [r7, #16]
20009830:	fa93 f3a3 	rbit	r3, r3
20009834:	60fb      	str	r3, [r7, #12]
  return result;
20009836:	68fb      	ldr	r3, [r7, #12]
20009838:	617b      	str	r3, [r7, #20]
  if (value == 0U)
2000983a:	697b      	ldr	r3, [r7, #20]
2000983c:	2b00      	cmp	r3, #0
2000983e:	d101      	bne.n	20009844 <HAL_GPIO_EnableHighSPeedLowVoltage+0x4c>
    return 32U;
20009840:	2320      	movs	r3, #32
20009842:	e003      	b.n	2000984c <HAL_GPIO_EnableHighSPeedLowVoltage+0x54>
  return __builtin_clz(value);
20009844:	697b      	ldr	r3, [r7, #20]
20009846:	fab3 f383 	clz	r3, r3
2000984a:	b2db      	uxtb	r3, r3
2000984c:	623b      	str	r3, [r7, #32]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
2000984e:	4a16      	ldr	r2, [pc, #88]	@ (200098a8 <HAL_GPIO_EnableHighSPeedLowVoltage+0xb0>)
20009850:	6a3b      	ldr	r3, [r7, #32]
20009852:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
20009856:	61fb      	str	r3, [r7, #28]
        pin_position = (1UL << (LPGPIO_Map[position].Pin_Pos));
20009858:	4a13      	ldr	r2, [pc, #76]	@ (200098a8 <HAL_GPIO_EnableHighSPeedLowVoltage+0xb0>)
2000985a:	6a3b      	ldr	r3, [r7, #32]
2000985c:	00db      	lsls	r3, r3, #3
2000985e:	4413      	add	r3, r2
20009860:	685b      	ldr	r3, [r3, #4]
20009862:	2201      	movs	r2, #1
20009864:	fa02 f303 	lsl.w	r3, r2, r3
20009868:	627b      	str	r3, [r7, #36]	@ 0x24
2000986a:	e004      	b.n	20009876 <HAL_GPIO_EnableHighSPeedLowVoltage+0x7e>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Save GPIO pin pos */
        pin_position = (1UL << position);
2000986c:	2201      	movs	r2, #1
2000986e:	6a3b      	ldr	r3, [r7, #32]
20009870:	fa02 f303 	lsl.w	r3, r2, r3
20009874:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      /* Set HSLVR gpio pin */
      SET_BIT(p_gpio->HSLVR, pin_position);
20009876:	69fb      	ldr	r3, [r7, #28]
20009878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
2000987a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000987c:	431a      	orrs	r2, r3
2000987e:	69fb      	ldr	r3, [r7, #28]
20009880:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    position++;
20009882:	6a3b      	ldr	r3, [r7, #32]
20009884:	3301      	adds	r3, #1
20009886:	623b      	str	r3, [r7, #32]
  while ((GPIO_Pin >> position) != 0U)
20009888:	887a      	ldrh	r2, [r7, #2]
2000988a:	6a3b      	ldr	r3, [r7, #32]
2000988c:	fa42 f303 	asr.w	r3, r2, r3
20009890:	2b00      	cmp	r3, #0
20009892:	d1bc      	bne.n	2000980e <HAL_GPIO_EnableHighSPeedLowVoltage+0x16>
  }
}
20009894:	bf00      	nop
20009896:	bf00      	nop
20009898:	372c      	adds	r7, #44	@ 0x2c
2000989a:	46bd      	mov	sp, r7
2000989c:	f85d 7b04 	ldr.w	r7, [sp], #4
200098a0:	4770      	bx	lr
200098a2:	bf00      	nop
200098a4:	46020000 	.word	0x46020000
200098a8:	20018824 	.word	0x20018824

200098ac <HAL_GPIO_DisableHighSPeedLowVoltage>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DisableHighSPeedLowVoltage(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
200098ac:	b480      	push	{r7}
200098ae:	b08b      	sub	sp, #44	@ 0x2c
200098b0:	af00      	add	r7, sp, #0
200098b2:	6078      	str	r0, [r7, #4]
200098b4:	460b      	mov	r3, r1
200098b6:	807b      	strh	r3, [r7, #2]
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
200098b8:	2300      	movs	r3, #0
200098ba:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
200098bc:	687b      	ldr	r3, [r7, #4]
200098be:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
200098c0:	e03d      	b.n	2000993e <HAL_GPIO_DisableHighSPeedLowVoltage+0x92>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
200098c2:	887a      	ldrh	r2, [r7, #2]
200098c4:	2101      	movs	r1, #1
200098c6:	6a3b      	ldr	r3, [r7, #32]
200098c8:	fa01 f303 	lsl.w	r3, r1, r3
200098cc:	4013      	ands	r3, r2
200098ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
200098d0:	69bb      	ldr	r3, [r7, #24]
200098d2:	2b00      	cmp	r3, #0
200098d4:	d030      	beq.n	20009938 <HAL_GPIO_DisableHighSPeedLowVoltage+0x8c>
    {
      /* In case of LPGPIO Port */
      if (GPIOx == LPGPIO1)
200098d6:	687b      	ldr	r3, [r7, #4]
200098d8:	4a1f      	ldr	r2, [pc, #124]	@ (20009958 <HAL_GPIO_DisableHighSPeedLowVoltage+0xac>)
200098da:	4293      	cmp	r3, r2
200098dc:	d120      	bne.n	20009920 <HAL_GPIO_DisableHighSPeedLowVoltage+0x74>
      {
        /* Get GPIO pin position */
        position = POSITION_VAL(GPIO_Pin);
200098de:	887b      	ldrh	r3, [r7, #2]
200098e0:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
200098e2:	693b      	ldr	r3, [r7, #16]
200098e4:	fa93 f3a3 	rbit	r3, r3
200098e8:	60fb      	str	r3, [r7, #12]
  return result;
200098ea:	68fb      	ldr	r3, [r7, #12]
200098ec:	617b      	str	r3, [r7, #20]
  if (value == 0U)
200098ee:	697b      	ldr	r3, [r7, #20]
200098f0:	2b00      	cmp	r3, #0
200098f2:	d101      	bne.n	200098f8 <HAL_GPIO_DisableHighSPeedLowVoltage+0x4c>
    return 32U;
200098f4:	2320      	movs	r3, #32
200098f6:	e003      	b.n	20009900 <HAL_GPIO_DisableHighSPeedLowVoltage+0x54>
  return __builtin_clz(value);
200098f8:	697b      	ldr	r3, [r7, #20]
200098fa:	fab3 f383 	clz	r3, r3
200098fe:	b2db      	uxtb	r3, r3
20009900:	623b      	str	r3, [r7, #32]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
20009902:	4a16      	ldr	r2, [pc, #88]	@ (2000995c <HAL_GPIO_DisableHighSPeedLowVoltage+0xb0>)
20009904:	6a3b      	ldr	r3, [r7, #32]
20009906:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
2000990a:	61fb      	str	r3, [r7, #28]
        pin_position = (1UL << (LPGPIO_Map[position].Pin_Pos));
2000990c:	4a13      	ldr	r2, [pc, #76]	@ (2000995c <HAL_GPIO_DisableHighSPeedLowVoltage+0xb0>)
2000990e:	6a3b      	ldr	r3, [r7, #32]
20009910:	00db      	lsls	r3, r3, #3
20009912:	4413      	add	r3, r2
20009914:	685b      	ldr	r3, [r3, #4]
20009916:	2201      	movs	r2, #1
20009918:	fa02 f303 	lsl.w	r3, r2, r3
2000991c:	627b      	str	r3, [r7, #36]	@ 0x24
2000991e:	e004      	b.n	2000992a <HAL_GPIO_DisableHighSPeedLowVoltage+0x7e>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Save GPIO pin pos */
        pin_position = (1UL << position);
20009920:	2201      	movs	r2, #1
20009922:	6a3b      	ldr	r3, [r7, #32]
20009924:	fa02 f303 	lsl.w	r3, r2, r3
20009928:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      /* Clear HSLVR gpio pin */
      CLEAR_BIT(p_gpio->HSLVR, pin_position);
2000992a:	69fb      	ldr	r3, [r7, #28]
2000992c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
2000992e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20009930:	43db      	mvns	r3, r3
20009932:	401a      	ands	r2, r3
20009934:	69fb      	ldr	r3, [r7, #28]
20009936:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    position++;
20009938:	6a3b      	ldr	r3, [r7, #32]
2000993a:	3301      	adds	r3, #1
2000993c:	623b      	str	r3, [r7, #32]
  while ((GPIO_Pin >> position) != 0U)
2000993e:	887a      	ldrh	r2, [r7, #2]
20009940:	6a3b      	ldr	r3, [r7, #32]
20009942:	fa42 f303 	asr.w	r3, r2, r3
20009946:	2b00      	cmp	r3, #0
20009948:	d1bb      	bne.n	200098c2 <HAL_GPIO_DisableHighSPeedLowVoltage+0x16>
  }
}
2000994a:	bf00      	nop
2000994c:	bf00      	nop
2000994e:	372c      	adds	r7, #44	@ 0x2c
20009950:	46bd      	mov	sp, r7
20009952:	f85d 7b04 	ldr.w	r7, [sp], #4
20009956:	4770      	bx	lr
20009958:	46020000 	.word	0x46020000
2000995c:	20018824 	.word	0x20018824

20009960 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
20009960:	b580      	push	{r7, lr}
20009962:	b082      	sub	sp, #8
20009964:	af00      	add	r7, sp, #0
20009966:	4603      	mov	r3, r0
20009968:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
2000996a:	4b0f      	ldr	r3, [pc, #60]	@ (200099a8 <HAL_GPIO_EXTI_IRQHandler+0x48>)
2000996c:	68da      	ldr	r2, [r3, #12]
2000996e:	88fb      	ldrh	r3, [r7, #6]
20009970:	4013      	ands	r3, r2
20009972:	2b00      	cmp	r3, #0
20009974:	d006      	beq.n	20009984 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
20009976:	4a0c      	ldr	r2, [pc, #48]	@ (200099a8 <HAL_GPIO_EXTI_IRQHandler+0x48>)
20009978:	88fb      	ldrh	r3, [r7, #6]
2000997a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
2000997c:	88fb      	ldrh	r3, [r7, #6]
2000997e:	4618      	mov	r0, r3
20009980:	f000 f814 	bl	200099ac <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
20009984:	4b08      	ldr	r3, [pc, #32]	@ (200099a8 <HAL_GPIO_EXTI_IRQHandler+0x48>)
20009986:	691a      	ldr	r2, [r3, #16]
20009988:	88fb      	ldrh	r3, [r7, #6]
2000998a:	4013      	ands	r3, r2
2000998c:	2b00      	cmp	r3, #0
2000998e:	d006      	beq.n	2000999e <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
20009990:	4a05      	ldr	r2, [pc, #20]	@ (200099a8 <HAL_GPIO_EXTI_IRQHandler+0x48>)
20009992:	88fb      	ldrh	r3, [r7, #6]
20009994:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
20009996:	88fb      	ldrh	r3, [r7, #6]
20009998:	4618      	mov	r0, r3
2000999a:	f000 f812 	bl	200099c2 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
2000999e:	bf00      	nop
200099a0:	3708      	adds	r7, #8
200099a2:	46bd      	mov	sp, r7
200099a4:	bd80      	pop	{r7, pc}
200099a6:	bf00      	nop
200099a8:	46022000 	.word	0x46022000

200099ac <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
200099ac:	b480      	push	{r7}
200099ae:	b083      	sub	sp, #12
200099b0:	af00      	add	r7, sp, #0
200099b2:	4603      	mov	r3, r0
200099b4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
200099b6:	bf00      	nop
200099b8:	370c      	adds	r7, #12
200099ba:	46bd      	mov	sp, r7
200099bc:	f85d 7b04 	ldr.w	r7, [sp], #4
200099c0:	4770      	bx	lr

200099c2 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
200099c2:	b480      	push	{r7}
200099c4:	b083      	sub	sp, #12
200099c6:	af00      	add	r7, sp, #0
200099c8:	4603      	mov	r3, r0
200099ca:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
200099cc:	bf00      	nop
200099ce:	370c      	adds	r7, #12
200099d0:	46bd      	mov	sp, r7
200099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
200099d6:	4770      	bx	lr

200099d8 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
200099d8:	b480      	push	{r7}
200099da:	b085      	sub	sp, #20
200099dc:	af00      	add	r7, sp, #0
200099de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
200099e0:	2300      	movs	r3, #0
200099e2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
200099e4:	4b0b      	ldr	r3, [pc, #44]	@ (20009a14 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
200099e6:	681b      	ldr	r3, [r3, #0]
200099e8:	f003 0301 	and.w	r3, r3, #1
200099ec:	2b00      	cmp	r3, #0
200099ee:	d002      	beq.n	200099f6 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
200099f0:	2301      	movs	r3, #1
200099f2:	73fb      	strb	r3, [r7, #15]
200099f4:	e007      	b.n	20009a06 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
200099f6:	4b07      	ldr	r3, [pc, #28]	@ (20009a14 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
200099f8:	681b      	ldr	r3, [r3, #0]
200099fa:	f023 0204 	bic.w	r2, r3, #4
200099fe:	4905      	ldr	r1, [pc, #20]	@ (20009a14 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
20009a00:	687b      	ldr	r3, [r7, #4]
20009a02:	4313      	orrs	r3, r2
20009a04:	600b      	str	r3, [r1, #0]
  }

  return status;
20009a06:	7bfb      	ldrb	r3, [r7, #15]
}
20009a08:	4618      	mov	r0, r3
20009a0a:	3714      	adds	r7, #20
20009a0c:	46bd      	mov	sp, r7
20009a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
20009a12:	4770      	bx	lr
20009a14:	40030400 	.word	0x40030400

20009a18 <HAL_ICACHE_DeInit>:
/**
  * @brief  DeInitialize the Instruction Cache.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_DeInit(void)
{
20009a18:	b480      	push	{r7}
20009a1a:	af00      	add	r7, sp, #0
  /* Reset interrupt enable value */
  WRITE_REG(ICACHE->IER, 0U);
20009a1c:	4b1b      	ldr	r3, [pc, #108]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a1e:	2200      	movs	r2, #0
20009a20:	609a      	str	r2, [r3, #8]

  /* Clear any pending flags */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF | ICACHE_FCR_CERRF);
20009a22:	4b1a      	ldr	r3, [pc, #104]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a24:	2206      	movs	r2, #6
20009a26:	60da      	str	r2, [r3, #12]

  /* Disable cache then set default associative mode value */
  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
20009a28:	4b18      	ldr	r3, [pc, #96]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a2a:	681b      	ldr	r3, [r3, #0]
20009a2c:	4a17      	ldr	r2, [pc, #92]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a2e:	f023 0301 	bic.w	r3, r3, #1
20009a32:	6013      	str	r3, [r2, #0]
  WRITE_REG(ICACHE->CR, ICACHE_CR_WAYSEL);
20009a34:	4b15      	ldr	r3, [pc, #84]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a36:	2204      	movs	r2, #4
20009a38:	601a      	str	r2, [r3, #0]

  /* Stop monitor and reset monitor values */
  CLEAR_BIT(ICACHE->CR, ICACHE_MONITOR_HIT_MISS);
20009a3a:	4b14      	ldr	r3, [pc, #80]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a3c:	681b      	ldr	r3, [r3, #0]
20009a3e:	4a13      	ldr	r2, [pc, #76]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a40:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
20009a44:	6013      	str	r3, [r2, #0]
  SET_BIT(ICACHE->CR, (ICACHE_MONITOR_HIT_MISS << 2U));
20009a46:	4b11      	ldr	r3, [pc, #68]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a48:	681b      	ldr	r3, [r3, #0]
20009a4a:	4a10      	ldr	r2, [pc, #64]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a4c:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
20009a50:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(ICACHE->CR, (ICACHE_MONITOR_HIT_MISS << 2U));
20009a52:	4b0e      	ldr	r3, [pc, #56]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a54:	681b      	ldr	r3, [r3, #0]
20009a56:	4a0d      	ldr	r2, [pc, #52]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a58:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
20009a5c:	6013      	str	r3, [r2, #0]

  /* Reset regions configuration values */
  WRITE_REG(ICACHE->CRR0, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
20009a5e:	4b0b      	ldr	r3, [pc, #44]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a60:	f44f 7200 	mov.w	r2, #512	@ 0x200
20009a64:	621a      	str	r2, [r3, #32]
  WRITE_REG(ICACHE->CRR1, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
20009a66:	4b09      	ldr	r3, [pc, #36]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a68:	f44f 7200 	mov.w	r2, #512	@ 0x200
20009a6c:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(ICACHE->CRR2, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
20009a6e:	4b07      	ldr	r3, [pc, #28]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a70:	f44f 7200 	mov.w	r2, #512	@ 0x200
20009a74:	629a      	str	r2, [r3, #40]	@ 0x28
  WRITE_REG(ICACHE->CRR3, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
20009a76:	4b05      	ldr	r3, [pc, #20]	@ (20009a8c <HAL_ICACHE_DeInit+0x74>)
20009a78:	f44f 7200 	mov.w	r2, #512	@ 0x200
20009a7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
20009a7e:	2300      	movs	r3, #0
}
20009a80:	4618      	mov	r0, r3
20009a82:	46bd      	mov	sp, r7
20009a84:	f85d 7b04 	ldr.w	r7, [sp], #4
20009a88:	4770      	bx	lr
20009a8a:	bf00      	nop
20009a8c:	40030400 	.word	0x40030400

20009a90 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
20009a90:	b480      	push	{r7}
20009a92:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
20009a94:	4b05      	ldr	r3, [pc, #20]	@ (20009aac <HAL_ICACHE_Enable+0x1c>)
20009a96:	681b      	ldr	r3, [r3, #0]
20009a98:	4a04      	ldr	r2, [pc, #16]	@ (20009aac <HAL_ICACHE_Enable+0x1c>)
20009a9a:	f043 0301 	orr.w	r3, r3, #1
20009a9e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
20009aa0:	2300      	movs	r3, #0
}
20009aa2:	4618      	mov	r0, r3
20009aa4:	46bd      	mov	sp, r7
20009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
20009aaa:	4770      	bx	lr
20009aac:	40030400 	.word	0x40030400

20009ab0 <HAL_ICACHE_Disable>:
  * @note   This function waits for the cache being disabled but
  *         not for the end of the automatic cache invalidation procedure.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Disable(void)
{
20009ab0:	b580      	push	{r7, lr}
20009ab2:	b082      	sub	sp, #8
20009ab4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
20009ab6:	2300      	movs	r3, #0
20009ab8:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Make sure BSYENDF is reset before to disable the instruction cache */
  /* as it automatically starts a cache invalidation procedure */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
20009aba:	4b14      	ldr	r3, [pc, #80]	@ (20009b0c <HAL_ICACHE_Disable+0x5c>)
20009abc:	2202      	movs	r2, #2
20009abe:	60da      	str	r2, [r3, #12]

  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
20009ac0:	4b12      	ldr	r3, [pc, #72]	@ (20009b0c <HAL_ICACHE_Disable+0x5c>)
20009ac2:	681b      	ldr	r3, [r3, #0]
20009ac4:	4a11      	ldr	r2, [pc, #68]	@ (20009b0c <HAL_ICACHE_Disable+0x5c>)
20009ac6:	f023 0301 	bic.w	r3, r3, #1
20009aca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
20009acc:	f7f8 ff1a 	bl	20002904 <HAL_GetTick>
20009ad0:	6038      	str	r0, [r7, #0]

  /* Wait for instruction cache being disabled */
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
20009ad2:	e00f      	b.n	20009af4 <HAL_ICACHE_Disable+0x44>
  {
    if ((HAL_GetTick() - tickstart) > ICACHE_DISABLE_TIMEOUT_VALUE)
20009ad4:	f7f8 ff16 	bl	20002904 <HAL_GetTick>
20009ad8:	4602      	mov	r2, r0
20009ada:	683b      	ldr	r3, [r7, #0]
20009adc:	1ad3      	subs	r3, r2, r3
20009ade:	2b01      	cmp	r3, #1
20009ae0:	d908      	bls.n	20009af4 <HAL_ICACHE_Disable+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
20009ae2:	4b0a      	ldr	r3, [pc, #40]	@ (20009b0c <HAL_ICACHE_Disable+0x5c>)
20009ae4:	681b      	ldr	r3, [r3, #0]
20009ae6:	f003 0301 	and.w	r3, r3, #1
20009aea:	2b00      	cmp	r3, #0
20009aec:	d002      	beq.n	20009af4 <HAL_ICACHE_Disable+0x44>
      {
        status = HAL_TIMEOUT;
20009aee:	2303      	movs	r3, #3
20009af0:	71fb      	strb	r3, [r7, #7]
        break;
20009af2:	e005      	b.n	20009b00 <HAL_ICACHE_Disable+0x50>
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
20009af4:	4b05      	ldr	r3, [pc, #20]	@ (20009b0c <HAL_ICACHE_Disable+0x5c>)
20009af6:	681b      	ldr	r3, [r3, #0]
20009af8:	f003 0301 	and.w	r3, r3, #1
20009afc:	2b00      	cmp	r3, #0
20009afe:	d1e9      	bne.n	20009ad4 <HAL_ICACHE_Disable+0x24>
      }
    }
  }

  return status;
20009b00:	79fb      	ldrb	r3, [r7, #7]
}
20009b02:	4618      	mov	r0, r3
20009b04:	3708      	adds	r7, #8
20009b06:	46bd      	mov	sp, r7
20009b08:	bd80      	pop	{r7, pc}
20009b0a:	bf00      	nop
20009b0c:	40030400 	.word	0x40030400

20009b10 <HAL_ICACHE_IsEnabled>:
/**
  * @brief  Check whether the Instruction Cache is enabled or not.
  * @retval Status (0: disabled, 1: enabled)
  */
uint32_t HAL_ICACHE_IsEnabled(void)
{
20009b10:	b480      	push	{r7}
20009b12:	af00      	add	r7, sp, #0
  return ((READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U) ? 1UL : 0UL);
20009b14:	4b04      	ldr	r3, [pc, #16]	@ (20009b28 <HAL_ICACHE_IsEnabled+0x18>)
20009b16:	681b      	ldr	r3, [r3, #0]
20009b18:	f003 0301 	and.w	r3, r3, #1
}
20009b1c:	4618      	mov	r0, r3
20009b1e:	46bd      	mov	sp, r7
20009b20:	f85d 7b04 	ldr.w	r7, [sp], #4
20009b24:	4770      	bx	lr
20009b26:	bf00      	nop
20009b28:	40030400 	.word	0x40030400

20009b2c <HAL_ICACHE_Invalidate>:
  * @note   This function waits for the end of cache invalidation procedure
  *         and clears the associated BSYENDF flag.
  * @retval HAL status (HAL_OK/HAL_ERROR/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Invalidate(void)
{
20009b2c:	b580      	push	{r7, lr}
20009b2e:	b082      	sub	sp, #8
20009b30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;

  /* Check if no ongoing operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) == 0U)
20009b32:	4b0a      	ldr	r3, [pc, #40]	@ (20009b5c <HAL_ICACHE_Invalidate+0x30>)
20009b34:	685b      	ldr	r3, [r3, #4]
20009b36:	f003 0301 	and.w	r3, r3, #1
20009b3a:	2b00      	cmp	r3, #0
20009b3c:	d105      	bne.n	20009b4a <HAL_ICACHE_Invalidate+0x1e>
  {
    /* Launch cache invalidation */
    SET_BIT(ICACHE->CR, ICACHE_CR_CACHEINV);
20009b3e:	4b07      	ldr	r3, [pc, #28]	@ (20009b5c <HAL_ICACHE_Invalidate+0x30>)
20009b40:	681b      	ldr	r3, [r3, #0]
20009b42:	4a06      	ldr	r2, [pc, #24]	@ (20009b5c <HAL_ICACHE_Invalidate+0x30>)
20009b44:	f043 0302 	orr.w	r3, r3, #2
20009b48:	6013      	str	r3, [r2, #0]
  }

  status = HAL_ICACHE_WaitForInvalidateComplete();
20009b4a:	f000 f82f 	bl	20009bac <HAL_ICACHE_WaitForInvalidateComplete>
20009b4e:	4603      	mov	r3, r0
20009b50:	71fb      	strb	r3, [r7, #7]

  return status;
20009b52:	79fb      	ldrb	r3, [r7, #7]
}
20009b54:	4618      	mov	r0, r3
20009b56:	3708      	adds	r7, #8
20009b58:	46bd      	mov	sp, r7
20009b5a:	bd80      	pop	{r7, pc}
20009b5c:	40030400 	.word	0x40030400

20009b60 <HAL_ICACHE_Invalidate_IT>:
  *         the end of the cache invalidation with the BSYENDF flag and the
  *         HAL_ICACHE_InvalidateCompleteCallback() callback.
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_Invalidate_IT(void)
{
20009b60:	b480      	push	{r7}
20009b62:	b083      	sub	sp, #12
20009b64:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
20009b66:	2300      	movs	r3, #0
20009b68:	71fb      	strb	r3, [r7, #7]

  /* Check no ongoing operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) != 0U)
20009b6a:	4b0f      	ldr	r3, [pc, #60]	@ (20009ba8 <HAL_ICACHE_Invalidate_IT+0x48>)
20009b6c:	685b      	ldr	r3, [r3, #4]
20009b6e:	f003 0301 	and.w	r3, r3, #1
20009b72:	2b00      	cmp	r3, #0
20009b74:	d002      	beq.n	20009b7c <HAL_ICACHE_Invalidate_IT+0x1c>
  {
    status = HAL_ERROR;
20009b76:	2301      	movs	r3, #1
20009b78:	71fb      	strb	r3, [r7, #7]
20009b7a:	e00e      	b.n	20009b9a <HAL_ICACHE_Invalidate_IT+0x3a>
  }
  else
  {
    /* Make sure BSYENDF is reset before to start cache invalidation */
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
20009b7c:	4b0a      	ldr	r3, [pc, #40]	@ (20009ba8 <HAL_ICACHE_Invalidate_IT+0x48>)
20009b7e:	2202      	movs	r2, #2
20009b80:	60da      	str	r2, [r3, #12]

    /* Enable end of cache invalidation interrupt */
    SET_BIT(ICACHE->IER, ICACHE_IER_BSYENDIE);
20009b82:	4b09      	ldr	r3, [pc, #36]	@ (20009ba8 <HAL_ICACHE_Invalidate_IT+0x48>)
20009b84:	689b      	ldr	r3, [r3, #8]
20009b86:	4a08      	ldr	r2, [pc, #32]	@ (20009ba8 <HAL_ICACHE_Invalidate_IT+0x48>)
20009b88:	f043 0302 	orr.w	r3, r3, #2
20009b8c:	6093      	str	r3, [r2, #8]

    /* Launch cache invalidation */
    SET_BIT(ICACHE->CR, ICACHE_CR_CACHEINV);
20009b8e:	4b06      	ldr	r3, [pc, #24]	@ (20009ba8 <HAL_ICACHE_Invalidate_IT+0x48>)
20009b90:	681b      	ldr	r3, [r3, #0]
20009b92:	4a05      	ldr	r2, [pc, #20]	@ (20009ba8 <HAL_ICACHE_Invalidate_IT+0x48>)
20009b94:	f043 0302 	orr.w	r3, r3, #2
20009b98:	6013      	str	r3, [r2, #0]
  }

  return status;
20009b9a:	79fb      	ldrb	r3, [r7, #7]
}
20009b9c:	4618      	mov	r0, r3
20009b9e:	370c      	adds	r7, #12
20009ba0:	46bd      	mov	sp, r7
20009ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
20009ba6:	4770      	bx	lr
20009ba8:	40030400 	.word	0x40030400

20009bac <HAL_ICACHE_WaitForInvalidateComplete>:
  * @brief Wait for the end of the Instruction Cache invalidate procedure.
  * @note This function checks and clears the BSYENDF flag when set.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_WaitForInvalidateComplete(void)
{
20009bac:	b580      	push	{r7, lr}
20009bae:	b082      	sub	sp, #8
20009bb0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
20009bb2:	2300      	movs	r3, #0
20009bb4:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Check if ongoing invalidation operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) != 0U)
20009bb6:	4b14      	ldr	r3, [pc, #80]	@ (20009c08 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
20009bb8:	685b      	ldr	r3, [r3, #4]
20009bba:	f003 0301 	and.w	r3, r3, #1
20009bbe:	2b00      	cmp	r3, #0
20009bc0:	d019      	beq.n	20009bf6 <HAL_ICACHE_WaitForInvalidateComplete+0x4a>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
20009bc2:	f7f8 fe9f 	bl	20002904 <HAL_GetTick>
20009bc6:	6038      	str	r0, [r7, #0]

    /* Wait for end of cache invalidation */
    while (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
20009bc8:	e00f      	b.n	20009bea <HAL_ICACHE_WaitForInvalidateComplete+0x3e>
    {
      if ((HAL_GetTick() - tickstart) > ICACHE_INVALIDATE_TIMEOUT_VALUE)
20009bca:	f7f8 fe9b 	bl	20002904 <HAL_GetTick>
20009bce:	4602      	mov	r2, r0
20009bd0:	683b      	ldr	r3, [r7, #0]
20009bd2:	1ad3      	subs	r3, r2, r3
20009bd4:	2b01      	cmp	r3, #1
20009bd6:	d908      	bls.n	20009bea <HAL_ICACHE_WaitForInvalidateComplete+0x3e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
20009bd8:	4b0b      	ldr	r3, [pc, #44]	@ (20009c08 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
20009bda:	685b      	ldr	r3, [r3, #4]
20009bdc:	f003 0302 	and.w	r3, r3, #2
20009be0:	2b00      	cmp	r3, #0
20009be2:	d102      	bne.n	20009bea <HAL_ICACHE_WaitForInvalidateComplete+0x3e>
        {
          status = HAL_TIMEOUT;
20009be4:	2303      	movs	r3, #3
20009be6:	71fb      	strb	r3, [r7, #7]
          break;
20009be8:	e005      	b.n	20009bf6 <HAL_ICACHE_WaitForInvalidateComplete+0x4a>
    while (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
20009bea:	4b07      	ldr	r3, [pc, #28]	@ (20009c08 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
20009bec:	685b      	ldr	r3, [r3, #4]
20009bee:	f003 0302 	and.w	r3, r3, #2
20009bf2:	2b00      	cmp	r3, #0
20009bf4:	d0e9      	beq.n	20009bca <HAL_ICACHE_WaitForInvalidateComplete+0x1e>
      }
    }
  }

  /* Clear BSYENDF */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
20009bf6:	4b04      	ldr	r3, [pc, #16]	@ (20009c08 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
20009bf8:	2202      	movs	r2, #2
20009bfa:	60da      	str	r2, [r3, #12]

  return status;
20009bfc:	79fb      	ldrb	r3, [r7, #7]
}
20009bfe:	4618      	mov	r0, r3
20009c00:	3708      	adds	r7, #8
20009c02:	46bd      	mov	sp, r7
20009c04:	bd80      	pop	{r7, pc}
20009c06:	bf00      	nop
20009c08:	40030400 	.word	0x40030400

20009c0c <HAL_ICACHE_Monitor_Start>:
  *            @arg ICACHE_MONITOR_HIT        Hit monitoring
  *            @arg ICACHE_MONITOR_MISS       Miss monitoring
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Monitor_Start(uint32_t MonitorType)
{
20009c0c:	b480      	push	{r7}
20009c0e:	b083      	sub	sp, #12
20009c10:	af00      	add	r7, sp, #0
20009c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ICACHE_MONITOR_TYPE(MonitorType));

  SET_BIT(ICACHE->CR, MonitorType);
20009c14:	4b06      	ldr	r3, [pc, #24]	@ (20009c30 <HAL_ICACHE_Monitor_Start+0x24>)
20009c16:	681a      	ldr	r2, [r3, #0]
20009c18:	4905      	ldr	r1, [pc, #20]	@ (20009c30 <HAL_ICACHE_Monitor_Start+0x24>)
20009c1a:	687b      	ldr	r3, [r7, #4]
20009c1c:	4313      	orrs	r3, r2
20009c1e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
20009c20:	2300      	movs	r3, #0
}
20009c22:	4618      	mov	r0, r3
20009c24:	370c      	adds	r7, #12
20009c26:	46bd      	mov	sp, r7
20009c28:	f85d 7b04 	ldr.w	r7, [sp], #4
20009c2c:	4770      	bx	lr
20009c2e:	bf00      	nop
20009c30:	40030400 	.word	0x40030400

20009c34 <HAL_ICACHE_Monitor_Stop>:
  *            @arg ICACHE_MONITOR_HIT        Hit monitoring
  *            @arg ICACHE_MONITOR_MISS       Miss monitoring
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Monitor_Stop(uint32_t MonitorType)
{
20009c34:	b480      	push	{r7}
20009c36:	b083      	sub	sp, #12
20009c38:	af00      	add	r7, sp, #0
20009c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ICACHE_MONITOR_TYPE(MonitorType));

  CLEAR_BIT(ICACHE->CR, MonitorType);
20009c3c:	4b06      	ldr	r3, [pc, #24]	@ (20009c58 <HAL_ICACHE_Monitor_Stop+0x24>)
20009c3e:	681a      	ldr	r2, [r3, #0]
20009c40:	687b      	ldr	r3, [r7, #4]
20009c42:	43db      	mvns	r3, r3
20009c44:	4904      	ldr	r1, [pc, #16]	@ (20009c58 <HAL_ICACHE_Monitor_Stop+0x24>)
20009c46:	4013      	ands	r3, r2
20009c48:	600b      	str	r3, [r1, #0]

  return HAL_OK;
20009c4a:	2300      	movs	r3, #0
}
20009c4c:	4618      	mov	r0, r3
20009c4e:	370c      	adds	r7, #12
20009c50:	46bd      	mov	sp, r7
20009c52:	f85d 7b04 	ldr.w	r7, [sp], #4
20009c56:	4770      	bx	lr
20009c58:	40030400 	.word	0x40030400

20009c5c <HAL_ICACHE_Monitor_Reset>:
  *            @arg ICACHE_MONITOR_HIT        Hit monitoring
  *            @arg ICACHE_MONITOR_MISS       Miss monitoring
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Monitor_Reset(uint32_t MonitorType)
{
20009c5c:	b480      	push	{r7}
20009c5e:	b083      	sub	sp, #12
20009c60:	af00      	add	r7, sp, #0
20009c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ICACHE_MONITOR_TYPE(MonitorType));

  /* Force/Release reset */
  SET_BIT(ICACHE->CR, (MonitorType << 2U));
20009c64:	4b0a      	ldr	r3, [pc, #40]	@ (20009c90 <HAL_ICACHE_Monitor_Reset+0x34>)
20009c66:	681a      	ldr	r2, [r3, #0]
20009c68:	687b      	ldr	r3, [r7, #4]
20009c6a:	009b      	lsls	r3, r3, #2
20009c6c:	4908      	ldr	r1, [pc, #32]	@ (20009c90 <HAL_ICACHE_Monitor_Reset+0x34>)
20009c6e:	4313      	orrs	r3, r2
20009c70:	600b      	str	r3, [r1, #0]
  CLEAR_BIT(ICACHE->CR, (MonitorType << 2U));
20009c72:	4b07      	ldr	r3, [pc, #28]	@ (20009c90 <HAL_ICACHE_Monitor_Reset+0x34>)
20009c74:	681a      	ldr	r2, [r3, #0]
20009c76:	687b      	ldr	r3, [r7, #4]
20009c78:	009b      	lsls	r3, r3, #2
20009c7a:	43db      	mvns	r3, r3
20009c7c:	4904      	ldr	r1, [pc, #16]	@ (20009c90 <HAL_ICACHE_Monitor_Reset+0x34>)
20009c7e:	4013      	ands	r3, r2
20009c80:	600b      	str	r3, [r1, #0]

  return HAL_OK;
20009c82:	2300      	movs	r3, #0
}
20009c84:	4618      	mov	r0, r3
20009c86:	370c      	adds	r7, #12
20009c88:	46bd      	mov	sp, r7
20009c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
20009c8e:	4770      	bx	lr
20009c90:	40030400 	.word	0x40030400

20009c94 <HAL_ICACHE_Monitor_GetHitValue>:
  * @brief  Get the Instruction Cache performance Hit monitoring value.
  * @note   Upon reaching the 32-bit maximum value, monitor does not wrap.
  * @retval Hit monitoring value
  */
uint32_t HAL_ICACHE_Monitor_GetHitValue(void)
{
20009c94:	b480      	push	{r7}
20009c96:	af00      	add	r7, sp, #0
  return (ICACHE->HMONR);
20009c98:	4b03      	ldr	r3, [pc, #12]	@ (20009ca8 <HAL_ICACHE_Monitor_GetHitValue+0x14>)
20009c9a:	691b      	ldr	r3, [r3, #16]
}
20009c9c:	4618      	mov	r0, r3
20009c9e:	46bd      	mov	sp, r7
20009ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
20009ca4:	4770      	bx	lr
20009ca6:	bf00      	nop
20009ca8:	40030400 	.word	0x40030400

20009cac <HAL_ICACHE_Monitor_GetMissValue>:
  * @brief  Get the Instruction Cache performance Miss monitoring value.
  * @note   Upon reaching the 32-bit maximum value, monitor does not wrap.
  * @retval Miss monitoring value
  */
uint32_t HAL_ICACHE_Monitor_GetMissValue(void)
{
20009cac:	b480      	push	{r7}
20009cae:	af00      	add	r7, sp, #0
  return (ICACHE->MMONR);
20009cb0:	4b03      	ldr	r3, [pc, #12]	@ (20009cc0 <HAL_ICACHE_Monitor_GetMissValue+0x14>)
20009cb2:	695b      	ldr	r3, [r3, #20]
}
20009cb4:	4618      	mov	r0, r3
20009cb6:	46bd      	mov	sp, r7
20009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
20009cbc:	4770      	bx	lr
20009cbe:	bf00      	nop
20009cc0:	40030400 	.word	0x40030400

20009cc4 <HAL_ICACHE_IRQHandler>:
  * @note This function respectively disables the interrupt and clears the
  *       flag of any pending flag before calling the associated user callback.
  * @retval None
  */
void HAL_ICACHE_IRQHandler(void)
{
20009cc4:	b580      	push	{r7, lr}
20009cc6:	b082      	sub	sp, #8
20009cc8:	af00      	add	r7, sp, #0
  /* Get current interrupt flags and interrupt sources value */
  uint32_t itflags   = READ_REG(ICACHE->SR);
20009cca:	4b17      	ldr	r3, [pc, #92]	@ (20009d28 <HAL_ICACHE_IRQHandler+0x64>)
20009ccc:	685b      	ldr	r3, [r3, #4]
20009cce:	607b      	str	r3, [r7, #4]
  uint32_t itsources = READ_REG(ICACHE->IER);
20009cd0:	4b15      	ldr	r3, [pc, #84]	@ (20009d28 <HAL_ICACHE_IRQHandler+0x64>)
20009cd2:	689b      	ldr	r3, [r3, #8]
20009cd4:	603b      	str	r3, [r7, #0]

  /* Check Instruction cache Error interrupt flag */
  if (((itflags & itsources) & ICACHE_FLAG_ERROR) != 0U)
20009cd6:	687a      	ldr	r2, [r7, #4]
20009cd8:	683b      	ldr	r3, [r7, #0]
20009cda:	4013      	ands	r3, r2
20009cdc:	f003 0304 	and.w	r3, r3, #4
20009ce0:	2b00      	cmp	r3, #0
20009ce2:	d00a      	beq.n	20009cfa <HAL_ICACHE_IRQHandler+0x36>
  {
    /* Disable error interrupt */
    CLEAR_BIT(ICACHE->IER, ICACHE_IER_ERRIE);
20009ce4:	4b10      	ldr	r3, [pc, #64]	@ (20009d28 <HAL_ICACHE_IRQHandler+0x64>)
20009ce6:	689b      	ldr	r3, [r3, #8]
20009ce8:	4a0f      	ldr	r2, [pc, #60]	@ (20009d28 <HAL_ICACHE_IRQHandler+0x64>)
20009cea:	f023 0304 	bic.w	r3, r3, #4
20009cee:	6093      	str	r3, [r2, #8]

    /* Clear ERR pending flag */
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CERRF);
20009cf0:	4b0d      	ldr	r3, [pc, #52]	@ (20009d28 <HAL_ICACHE_IRQHandler+0x64>)
20009cf2:	2204      	movs	r2, #4
20009cf4:	60da      	str	r2, [r3, #12]

    /* Instruction cache error interrupt user callback */
    HAL_ICACHE_ErrorCallback();
20009cf6:	f000 f820 	bl	20009d3a <HAL_ICACHE_ErrorCallback>
  }

  /* Check Instruction cache BusyEnd interrupt flag */
  if (((itflags & itsources) & ICACHE_FLAG_BUSYEND) != 0U)
20009cfa:	687a      	ldr	r2, [r7, #4]
20009cfc:	683b      	ldr	r3, [r7, #0]
20009cfe:	4013      	ands	r3, r2
20009d00:	f003 0302 	and.w	r3, r3, #2
20009d04:	2b00      	cmp	r3, #0
20009d06:	d00a      	beq.n	20009d1e <HAL_ICACHE_IRQHandler+0x5a>
  {
    /* Disable end of cache invalidation interrupt */
    CLEAR_BIT(ICACHE->IER, ICACHE_IER_BSYENDIE);
20009d08:	4b07      	ldr	r3, [pc, #28]	@ (20009d28 <HAL_ICACHE_IRQHandler+0x64>)
20009d0a:	689b      	ldr	r3, [r3, #8]
20009d0c:	4a06      	ldr	r2, [pc, #24]	@ (20009d28 <HAL_ICACHE_IRQHandler+0x64>)
20009d0e:	f023 0302 	bic.w	r3, r3, #2
20009d12:	6093      	str	r3, [r2, #8]

    /* Clear BSYENDF pending flag */
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
20009d14:	4b04      	ldr	r3, [pc, #16]	@ (20009d28 <HAL_ICACHE_IRQHandler+0x64>)
20009d16:	2202      	movs	r2, #2
20009d18:	60da      	str	r2, [r3, #12]

    /* Instruction cache busyend interrupt user callback */
    HAL_ICACHE_InvalidateCompleteCallback();
20009d1a:	f000 f807 	bl	20009d2c <HAL_ICACHE_InvalidateCompleteCallback>
  }
}
20009d1e:	bf00      	nop
20009d20:	3708      	adds	r7, #8
20009d22:	46bd      	mov	sp, r7
20009d24:	bd80      	pop	{r7, pc}
20009d26:	bf00      	nop
20009d28:	40030400 	.word	0x40030400

20009d2c <HAL_ICACHE_InvalidateCompleteCallback>:

/**
  * @brief  Cache invalidation complete callback.
  */
__weak void HAL_ICACHE_InvalidateCompleteCallback(void)
{
20009d2c:	b480      	push	{r7}
20009d2e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_ICACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
20009d30:	bf00      	nop
20009d32:	46bd      	mov	sp, r7
20009d34:	f85d 7b04 	ldr.w	r7, [sp], #4
20009d38:	4770      	bx	lr

20009d3a <HAL_ICACHE_ErrorCallback>:

/**
  * @brief  Error callback.
  */
__weak void HAL_ICACHE_ErrorCallback(void)
{
20009d3a:	b480      	push	{r7}
20009d3c:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_ICACHE_ErrorCallback() should be implemented in the user file
   */
}
20009d3e:	bf00      	nop
20009d40:	46bd      	mov	sp, r7
20009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
20009d46:	4770      	bx	lr

20009d48 <HAL_ICACHE_EnableRemapRegion>:
                     This parameter can be a value of @arg @ref ICACHE_Region
  * @param  pRegionConfig  Pointer to structure of ICACHE region configuration parameters
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef  HAL_ICACHE_EnableRemapRegion(uint32_t Region, const ICACHE_RegionConfigTypeDef *const pRegionConfig)
{
20009d48:	b480      	push	{r7}
20009d4a:	b087      	sub	sp, #28
20009d4c:	af00      	add	r7, sp, #0
20009d4e:	6078      	str	r0, [r7, #4]
20009d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
20009d52:	2300      	movs	r3, #0
20009d54:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ICACHE_REGION_SIZE(pRegionConfig->Size));
  assert_param(IS_ICACHE_REGION_TRAFFIC_ROUTE(pRegionConfig->TrafficRoute));
  assert_param(IS_ICACHE_REGION_OUTPUT_BURST_TYPE(pRegionConfig->OutputBurstType));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
20009d56:	4b22      	ldr	r3, [pc, #136]	@ (20009de0 <HAL_ICACHE_EnableRemapRegion+0x98>)
20009d58:	681b      	ldr	r3, [r3, #0]
20009d5a:	f003 0301 	and.w	r3, r3, #1
20009d5e:	2b00      	cmp	r3, #0
20009d60:	d002      	beq.n	20009d68 <HAL_ICACHE_EnableRemapRegion+0x20>
  {
    status = HAL_ERROR;
20009d62:	2301      	movs	r3, #1
20009d64:	75fb      	strb	r3, [r7, #23]
20009d66:	e034      	b.n	20009dd2 <HAL_ICACHE_EnableRemapRegion+0x8a>
  }
  else
  {
    /* Get region control register address */
    p_reg = &(ICACHE->CRR0) + (1U * Region);
20009d68:	687b      	ldr	r3, [r7, #4]
20009d6a:	009a      	lsls	r2, r3, #2
20009d6c:	4b1d      	ldr	r3, [pc, #116]	@ (20009de4 <HAL_ICACHE_EnableRemapRegion+0x9c>)
20009d6e:	4413      	add	r3, r2
20009d70:	613b      	str	r3, [r7, #16]

    /* Check region is not already enabled */
    if ((*p_reg & ICACHE_CRRx_REN) != 0U)
20009d72:	693b      	ldr	r3, [r7, #16]
20009d74:	681b      	ldr	r3, [r3, #0]
20009d76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
20009d7a:	2b00      	cmp	r3, #0
20009d7c:	d002      	beq.n	20009d84 <HAL_ICACHE_EnableRemapRegion+0x3c>
    {
      status = HAL_ERROR;
20009d7e:	2301      	movs	r3, #1
20009d80:	75fb      	strb	r3, [r7, #23]
20009d82:	e026      	b.n	20009dd2 <HAL_ICACHE_EnableRemapRegion+0x8a>
      /* Region 8MB:   BaseAddress size 6 bits, RemapAddress size 9 bits  */
      /* Region 16MB:  BaseAddress size 5 bits, RemapAddress size 8 bits  */
      /* Region 32MB:  BaseAddress size 4 bits, RemapAddress size 7 bits  */
      /* Region 64MB:  BaseAddress size 3 bits, RemapAddress size 6 bits  */
      /* Region 128MB: BaseAddress size 2 bits, RemapAddress size 5 bits  */
      value  = ((pRegionConfig->BaseAddress & 0x1FFFFFFFU) >> 21U) & \
20009d84:	683b      	ldr	r3, [r7, #0]
20009d86:	681b      	ldr	r3, [r3, #0]
20009d88:	0d5a      	lsrs	r2, r3, #21
               (0xFFU & ~(pRegionConfig->Size - 1U));
20009d8a:	683b      	ldr	r3, [r7, #0]
20009d8c:	689b      	ldr	r3, [r3, #8]
20009d8e:	425b      	negs	r3, r3
      value  = ((pRegionConfig->BaseAddress & 0x1FFFFFFFU) >> 21U) & \
20009d90:	4013      	ands	r3, r2
20009d92:	b2db      	uxtb	r3, r3
20009d94:	60fb      	str	r3, [r7, #12]
      value |= ((pRegionConfig->RemapAddress >> 5U) & \
20009d96:	683b      	ldr	r3, [r7, #0]
20009d98:	685b      	ldr	r3, [r3, #4]
20009d9a:	095a      	lsrs	r2, r3, #5
                ((uint32_t)(0x7FFU & ~(pRegionConfig->Size - 1U)) << ICACHE_CRRx_REMAPADDR_Pos));
20009d9c:	683b      	ldr	r3, [r7, #0]
20009d9e:	689b      	ldr	r3, [r3, #8]
20009da0:	425b      	negs	r3, r3
20009da2:	041b      	lsls	r3, r3, #16
      value |= ((pRegionConfig->RemapAddress >> 5U) & \
20009da4:	401a      	ands	r2, r3
20009da6:	4b10      	ldr	r3, [pc, #64]	@ (20009de8 <HAL_ICACHE_EnableRemapRegion+0xa0>)
20009da8:	4013      	ands	r3, r2
20009daa:	68fa      	ldr	r2, [r7, #12]
20009dac:	4313      	orrs	r3, r2
20009dae:	60fb      	str	r3, [r7, #12]
      value |= (pRegionConfig->Size << ICACHE_CRRx_RSIZE_Pos) | pRegionConfig->TrafficRoute | \
20009db0:	683b      	ldr	r3, [r7, #0]
20009db2:	689b      	ldr	r3, [r3, #8]
20009db4:	025a      	lsls	r2, r3, #9
20009db6:	683b      	ldr	r3, [r7, #0]
20009db8:	68db      	ldr	r3, [r3, #12]
20009dba:	431a      	orrs	r2, r3
               pRegionConfig->OutputBurstType;
20009dbc:	683b      	ldr	r3, [r7, #0]
20009dbe:	691b      	ldr	r3, [r3, #16]
      value |= (pRegionConfig->Size << ICACHE_CRRx_RSIZE_Pos) | pRegionConfig->TrafficRoute | \
20009dc0:	4313      	orrs	r3, r2
20009dc2:	68fa      	ldr	r2, [r7, #12]
20009dc4:	4313      	orrs	r3, r2
20009dc6:	60fb      	str	r3, [r7, #12]
      *p_reg = (value | ICACHE_CRRx_REN);
20009dc8:	68fb      	ldr	r3, [r7, #12]
20009dca:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
20009dce:	693b      	ldr	r3, [r7, #16]
20009dd0:	601a      	str	r2, [r3, #0]
    }
  }

  return status;
20009dd2:	7dfb      	ldrb	r3, [r7, #23]
}
20009dd4:	4618      	mov	r0, r3
20009dd6:	371c      	adds	r7, #28
20009dd8:	46bd      	mov	sp, r7
20009dda:	f85d 7b04 	ldr.w	r7, [sp], #4
20009dde:	4770      	bx	lr
20009de0:	40030400 	.word	0x40030400
20009de4:	40030420 	.word	0x40030420
20009de8:	07ff0000 	.word	0x07ff0000

20009dec <HAL_ICACHE_DisableRemapRegion>:
  * @param  Region   Region number
                     This parameter can be a value of @arg @ref ICACHE_Region
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef  HAL_ICACHE_DisableRemapRegion(uint32_t Region)
{
20009dec:	b480      	push	{r7}
20009dee:	b085      	sub	sp, #20
20009df0:	af00      	add	r7, sp, #0
20009df2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20009df4:	2300      	movs	r3, #0
20009df6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_REGION_NUMBER(Region));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
20009df8:	4b0d      	ldr	r3, [pc, #52]	@ (20009e30 <HAL_ICACHE_DisableRemapRegion+0x44>)
20009dfa:	681b      	ldr	r3, [r3, #0]
20009dfc:	f003 0301 	and.w	r3, r3, #1
20009e00:	2b00      	cmp	r3, #0
20009e02:	d002      	beq.n	20009e0a <HAL_ICACHE_DisableRemapRegion+0x1e>
  {
    status = HAL_ERROR;
20009e04:	2301      	movs	r3, #1
20009e06:	73fb      	strb	r3, [r7, #15]
20009e08:	e00a      	b.n	20009e20 <HAL_ICACHE_DisableRemapRegion+0x34>
  }
  else
  {
    /* Get region control register address */
    p_reg = &(ICACHE->CRR0) + (1U * Region);
20009e0a:	687b      	ldr	r3, [r7, #4]
20009e0c:	009a      	lsls	r2, r3, #2
20009e0e:	4b09      	ldr	r3, [pc, #36]	@ (20009e34 <HAL_ICACHE_DisableRemapRegion+0x48>)
20009e10:	4413      	add	r3, r2
20009e12:	60bb      	str	r3, [r7, #8]

    *p_reg &= ~ICACHE_CRRx_REN;
20009e14:	68bb      	ldr	r3, [r7, #8]
20009e16:	681b      	ldr	r3, [r3, #0]
20009e18:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
20009e1c:	68bb      	ldr	r3, [r7, #8]
20009e1e:	601a      	str	r2, [r3, #0]
  }

  return status;
20009e20:	7bfb      	ldrb	r3, [r7, #15]
}
20009e22:	4618      	mov	r0, r3
20009e24:	3714      	adds	r7, #20
20009e26:	46bd      	mov	sp, r7
20009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
20009e2c:	4770      	bx	lr
20009e2e:	bf00      	nop
20009e30:	40030400 	.word	0x40030400
20009e34:	40030420 	.word	0x40030420

20009e38 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
20009e38:	b480      	push	{r7}
20009e3a:	b083      	sub	sp, #12
20009e3c:	af00      	add	r7, sp, #0
20009e3e:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
20009e40:	687b      	ldr	r3, [r7, #4]
20009e42:	681b      	ldr	r3, [r3, #0]
20009e44:	f043 0201 	orr.w	r2, r3, #1
20009e48:	687b      	ldr	r3, [r7, #4]
20009e4a:	601a      	str	r2, [r3, #0]
}
20009e4c:	bf00      	nop
20009e4e:	370c      	adds	r7, #12
20009e50:	46bd      	mov	sp, r7
20009e52:	f85d 7b04 	ldr.w	r7, [sp], #4
20009e56:	4770      	bx	lr

20009e58 <LL_DLYB_Disable>:
  * @param  DLYBx DLYB Instance.
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Disable(DLYB_TypeDef *DLYBx)
{
20009e58:	b480      	push	{r7}
20009e5a:	b083      	sub	sp, #12
20009e5c:	af00      	add	r7, sp, #0
20009e5e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(DLYBx->CR, DLYB_CR_DEN);
20009e60:	687b      	ldr	r3, [r7, #4]
20009e62:	681b      	ldr	r3, [r3, #0]
20009e64:	f023 0201 	bic.w	r2, r3, #1
20009e68:	687b      	ldr	r3, [r7, #4]
20009e6a:	601a      	str	r2, [r3, #0]
}
20009e6c:	bf00      	nop
20009e6e:	370c      	adds	r7, #12
20009e70:	46bd      	mov	sp, r7
20009e72:	f85d 7b04 	ldr.w	r7, [sp], #4
20009e76:	4770      	bx	lr

20009e78 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
20009e78:	b580      	push	{r7, lr}
20009e7a:	b086      	sub	sp, #24
20009e7c:	af02      	add	r7, sp, #8
20009e7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20009e80:	2300      	movs	r3, #0
20009e82:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
20009e84:	f7f8 fd3e 	bl	20002904 <HAL_GetTick>
20009e88:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
20009e8a:	687b      	ldr	r3, [r7, #4]
20009e8c:	2b00      	cmp	r3, #0
20009e8e:	d102      	bne.n	20009e96 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
20009e90:	2301      	movs	r3, #1
20009e92:	73fb      	strb	r3, [r7, #15]
20009e94:	e0a5      	b.n	20009fe2 <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
20009e96:	687b      	ldr	r3, [r7, #4]
20009e98:	2200      	movs	r2, #0
20009e9a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
20009e9c:	687b      	ldr	r3, [r7, #4]
20009e9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20009ea0:	2b00      	cmp	r3, #0
20009ea2:	f040 809e 	bne.w	20009fe2 <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
20009ea6:	6878      	ldr	r0, [r7, #4]
20009ea8:	f7f7 fa5c 	bl	20001364 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
20009eac:	f241 3188 	movw	r1, #5000	@ 0x1388
20009eb0:	6878      	ldr	r0, [r7, #4]
20009eb2:	f001 fac0 	bl	2000b436 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
20009eb6:	687b      	ldr	r3, [r7, #4]
20009eb8:	681b      	ldr	r3, [r3, #0]
20009eba:	689a      	ldr	r2, [r3, #8]
20009ebc:	4b4b      	ldr	r3, [pc, #300]	@ (20009fec <HAL_OSPI_Init+0x174>)
20009ebe:	4013      	ands	r3, r2
20009ec0:	687a      	ldr	r2, [r7, #4]
20009ec2:	68d1      	ldr	r1, [r2, #12]
20009ec4:	687a      	ldr	r2, [r7, #4]
20009ec6:	6912      	ldr	r2, [r2, #16]
20009ec8:	3a01      	subs	r2, #1
20009eca:	0412      	lsls	r2, r2, #16
20009ecc:	4311      	orrs	r1, r2
20009ece:	687a      	ldr	r2, [r7, #4]
20009ed0:	6952      	ldr	r2, [r2, #20]
20009ed2:	3a01      	subs	r2, #1
20009ed4:	0212      	lsls	r2, r2, #8
20009ed6:	4311      	orrs	r1, r2
20009ed8:	687a      	ldr	r2, [r7, #4]
20009eda:	6b52      	ldr	r2, [r2, #52]	@ 0x34
20009edc:	4311      	orrs	r1, r2
20009ede:	687a      	ldr	r2, [r7, #4]
20009ee0:	69d2      	ldr	r2, [r2, #28]
20009ee2:	4311      	orrs	r1, r2
20009ee4:	687a      	ldr	r2, [r7, #4]
20009ee6:	6812      	ldr	r2, [r2, #0]
20009ee8:	430b      	orrs	r3, r1
20009eea:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
20009eec:	687b      	ldr	r3, [r7, #4]
20009eee:	681b      	ldr	r3, [r3, #0]
20009ef0:	68db      	ldr	r3, [r3, #12]
20009ef2:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
20009ef6:	687b      	ldr	r3, [r7, #4]
20009ef8:	6a1a      	ldr	r2, [r3, #32]
20009efa:	687b      	ldr	r3, [r7, #4]
20009efc:	681b      	ldr	r3, [r3, #0]
20009efe:	430a      	orrs	r2, r1
20009f00:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
20009f02:	687b      	ldr	r3, [r7, #4]
20009f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20009f06:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
20009f08:	687b      	ldr	r3, [r7, #4]
20009f0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
20009f0c:	687b      	ldr	r3, [r7, #4]
20009f0e:	681b      	ldr	r3, [r3, #0]
20009f10:	430a      	orrs	r2, r1
20009f12:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
20009f14:	687b      	ldr	r3, [r7, #4]
20009f16:	681b      	ldr	r3, [r3, #0]
20009f18:	687a      	ldr	r2, [r7, #4]
20009f1a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
20009f1c:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
20009f1e:	687b      	ldr	r3, [r7, #4]
20009f20:	681b      	ldr	r3, [r3, #0]
20009f22:	681b      	ldr	r3, [r3, #0]
20009f24:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
20009f28:	687b      	ldr	r3, [r7, #4]
20009f2a:	685b      	ldr	r3, [r3, #4]
20009f2c:	3b01      	subs	r3, #1
20009f2e:	021a      	lsls	r2, r3, #8
20009f30:	687b      	ldr	r3, [r7, #4]
20009f32:	681b      	ldr	r3, [r3, #0]
20009f34:	430a      	orrs	r2, r1
20009f36:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
20009f38:	687b      	ldr	r3, [r7, #4]
20009f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20009f3c:	9300      	str	r3, [sp, #0]
20009f3e:	68bb      	ldr	r3, [r7, #8]
20009f40:	2200      	movs	r2, #0
20009f42:	2120      	movs	r1, #32
20009f44:	6878      	ldr	r0, [r7, #4]
20009f46:	f002 f83f 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
20009f4a:	4603      	mov	r3, r0
20009f4c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
20009f4e:	7bfb      	ldrb	r3, [r7, #15]
20009f50:	2b00      	cmp	r3, #0
20009f52:	d146      	bne.n	20009fe2 <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
20009f54:	687b      	ldr	r3, [r7, #4]
20009f56:	681b      	ldr	r3, [r3, #0]
20009f58:	68db      	ldr	r3, [r3, #12]
20009f5a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
20009f5e:	687b      	ldr	r3, [r7, #4]
20009f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20009f62:	1e5a      	subs	r2, r3, #1
20009f64:	687b      	ldr	r3, [r7, #4]
20009f66:	681b      	ldr	r3, [r3, #0]
20009f68:	430a      	orrs	r2, r1
20009f6a:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DMM, hospi->Init.DualQuad);
20009f6c:	687b      	ldr	r3, [r7, #4]
20009f6e:	681b      	ldr	r3, [r3, #0]
20009f70:	681b      	ldr	r3, [r3, #0]
20009f72:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
20009f76:	687b      	ldr	r3, [r7, #4]
20009f78:	689a      	ldr	r2, [r3, #8]
20009f7a:	687b      	ldr	r3, [r7, #4]
20009f7c:	681b      	ldr	r3, [r3, #0]
20009f7e:	430a      	orrs	r2, r1
20009f80:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
20009f82:	687b      	ldr	r3, [r7, #4]
20009f84:	681b      	ldr	r3, [r3, #0]
20009f86:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
20009f8a:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
20009f8e:	687b      	ldr	r3, [r7, #4]
20009f90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
20009f92:	687b      	ldr	r3, [r7, #4]
20009f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20009f96:	431a      	orrs	r2, r3
20009f98:	687b      	ldr	r3, [r7, #4]
20009f9a:	681b      	ldr	r3, [r3, #0]
20009f9c:	430a      	orrs	r2, r1
20009f9e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
20009fa2:	687b      	ldr	r3, [r7, #4]
20009fa4:	681b      	ldr	r3, [r3, #0]
20009fa6:	681a      	ldr	r2, [r3, #0]
20009fa8:	687b      	ldr	r3, [r7, #4]
20009faa:	681b      	ldr	r3, [r3, #0]
20009fac:	f042 0201 	orr.w	r2, r2, #1
20009fb0:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
20009fb2:	687b      	ldr	r3, [r7, #4]
20009fb4:	699b      	ldr	r3, [r3, #24]
20009fb6:	2b02      	cmp	r3, #2
20009fb8:	d107      	bne.n	20009fca <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
20009fba:	687b      	ldr	r3, [r7, #4]
20009fbc:	681b      	ldr	r3, [r3, #0]
20009fbe:	689a      	ldr	r2, [r3, #8]
20009fc0:	687b      	ldr	r3, [r7, #4]
20009fc2:	681b      	ldr	r3, [r3, #0]
20009fc4:	f042 0202 	orr.w	r2, r2, #2
20009fc8:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
20009fca:	687b      	ldr	r3, [r7, #4]
20009fcc:	68db      	ldr	r3, [r3, #12]
20009fce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20009fd2:	d103      	bne.n	20009fdc <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
20009fd4:	687b      	ldr	r3, [r7, #4]
20009fd6:	2201      	movs	r2, #1
20009fd8:	651a      	str	r2, [r3, #80]	@ 0x50
20009fda:	e002      	b.n	20009fe2 <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
20009fdc:	687b      	ldr	r3, [r7, #4]
20009fde:	2202      	movs	r2, #2
20009fe0:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
20009fe2:	7bfb      	ldrb	r3, [r7, #15]
}
20009fe4:	4618      	mov	r0, r3
20009fe6:	3710      	adds	r7, #16
20009fe8:	46bd      	mov	sp, r7
20009fea:	bd80      	pop	{r7, pc}
20009fec:	f8e0c0f4 	.word	0xf8e0c0f4
  * @brief  Initialize the OSPI MSP.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_MspInit(OSPI_HandleTypeDef *hospi)
{
20009ff0:	b480      	push	{r7}
20009ff2:	b083      	sub	sp, #12
20009ff4:	af00      	add	r7, sp, #0
20009ff6:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_MspInit can be implemented in the user file
   */
}
20009ff8:	bf00      	nop
20009ffa:	370c      	adds	r7, #12
20009ffc:	46bd      	mov	sp, r7
20009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
2000a002:	4770      	bx	lr

2000a004 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
2000a004:	b580      	push	{r7, lr}
2000a006:	b084      	sub	sp, #16
2000a008:	af00      	add	r7, sp, #0
2000a00a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
2000a00c:	2300      	movs	r3, #0
2000a00e:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
2000a010:	687b      	ldr	r3, [r7, #4]
2000a012:	2b00      	cmp	r3, #0
2000a014:	d102      	bne.n	2000a01c <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
2000a016:	2301      	movs	r3, #1
2000a018:	73fb      	strb	r3, [r7, #15]
2000a01a:	e015      	b.n	2000a048 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
2000a01c:	687b      	ldr	r3, [r7, #4]
2000a01e:	681b      	ldr	r3, [r3, #0]
2000a020:	681a      	ldr	r2, [r3, #0]
2000a022:	687b      	ldr	r3, [r7, #4]
2000a024:	681b      	ldr	r3, [r3, #0]
2000a026:	f022 0201 	bic.w	r2, r2, #1
2000a02a:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000a02c:	687b      	ldr	r3, [r7, #4]
2000a02e:	681b      	ldr	r3, [r3, #0]
2000a030:	689a      	ldr	r2, [r3, #8]
2000a032:	687b      	ldr	r3, [r7, #4]
2000a034:	681b      	ldr	r3, [r3, #0]
2000a036:	f022 0202 	bic.w	r2, r2, #2
2000a03a:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
2000a03c:	6878      	ldr	r0, [r7, #4]
2000a03e:	f7f7 fa6b 	bl	20001518 <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
2000a042:	687b      	ldr	r3, [r7, #4]
2000a044:	2200      	movs	r2, #0
2000a046:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  return status;
2000a048:	7bfb      	ldrb	r3, [r7, #15]
}
2000a04a:	4618      	mov	r0, r3
2000a04c:	3710      	adds	r7, #16
2000a04e:	46bd      	mov	sp, r7
2000a050:	bd80      	pop	{r7, pc}
  * @brief  DeInitialize the OSPI MSP.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef *hospi)
{
2000a052:	b480      	push	{r7}
2000a054:	b083      	sub	sp, #12
2000a056:	af00      	add	r7, sp, #0
2000a058:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_MspDeInit can be implemented in the user file
   */
}
2000a05a:	bf00      	nop
2000a05c:	370c      	adds	r7, #12
2000a05e:	46bd      	mov	sp, r7
2000a060:	f85d 7b04 	ldr.w	r7, [sp], #4
2000a064:	4770      	bx	lr
	...

2000a068 <HAL_OSPI_IRQHandler>:
  * @brief  Handle OSPI interrupt request.
  * @param  hospi : OSPI handle
  * @retval None
  */
void HAL_OSPI_IRQHandler(OSPI_HandleTypeDef *hospi)
{
2000a068:	b580      	push	{r7, lr}
2000a06a:	b086      	sub	sp, #24
2000a06c:	af00      	add	r7, sp, #0
2000a06e:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
2000a070:	687b      	ldr	r3, [r7, #4]
2000a072:	681b      	ldr	r3, [r3, #0]
2000a074:	3350      	adds	r3, #80	@ 0x50
2000a076:	617b      	str	r3, [r7, #20]
  uint32_t flag           = hospi->Instance->SR;
2000a078:	687b      	ldr	r3, [r7, #4]
2000a07a:	681b      	ldr	r3, [r3, #0]
2000a07c:	6a1b      	ldr	r3, [r3, #32]
2000a07e:	613b      	str	r3, [r7, #16]
  uint32_t itsource       = hospi->Instance->CR;
2000a080:	687b      	ldr	r3, [r7, #4]
2000a082:	681b      	ldr	r3, [r3, #0]
2000a084:	681b      	ldr	r3, [r3, #0]
2000a086:	60fb      	str	r3, [r7, #12]
  uint32_t currentstate   = hospi->State;
2000a088:	687b      	ldr	r3, [r7, #4]
2000a08a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a08c:	60bb      	str	r3, [r7, #8]

  /* OctoSPI fifo threshold interrupt occurred -------------------------------*/
  if (((flag & HAL_OSPI_FLAG_FT) != 0U) && ((itsource & HAL_OSPI_IT_FT) != 0U))
2000a08e:	693b      	ldr	r3, [r7, #16]
2000a090:	f003 0304 	and.w	r3, r3, #4
2000a094:	2b00      	cmp	r3, #0
2000a096:	d03a      	beq.n	2000a10e <HAL_OSPI_IRQHandler+0xa6>
2000a098:	68fb      	ldr	r3, [r7, #12]
2000a09a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000a09e:	2b00      	cmp	r3, #0
2000a0a0:	d035      	beq.n	2000a10e <HAL_OSPI_IRQHandler+0xa6>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_TX)
2000a0a2:	68bb      	ldr	r3, [r7, #8]
2000a0a4:	2b18      	cmp	r3, #24
2000a0a6:	d10f      	bne.n	2000a0c8 <HAL_OSPI_IRQHandler+0x60>
    {
      /* Write a data in the fifo */
      *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
2000a0a8:	687b      	ldr	r3, [r7, #4]
2000a0aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a0ac:	781a      	ldrb	r2, [r3, #0]
2000a0ae:	697b      	ldr	r3, [r7, #20]
2000a0b0:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
2000a0b2:	687b      	ldr	r3, [r7, #4]
2000a0b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a0b6:	1c5a      	adds	r2, r3, #1
2000a0b8:	687b      	ldr	r3, [r7, #4]
2000a0ba:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
2000a0bc:	687b      	ldr	r3, [r7, #4]
2000a0be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a0c0:	1e5a      	subs	r2, r3, #1
2000a0c2:	687b      	ldr	r3, [r7, #4]
2000a0c4:	649a      	str	r2, [r3, #72]	@ 0x48
2000a0c6:	e012      	b.n	2000a0ee <HAL_OSPI_IRQHandler+0x86>
    }
    else if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a0c8:	68bb      	ldr	r3, [r7, #8]
2000a0ca:	2b28      	cmp	r3, #40	@ 0x28
2000a0cc:	d10f      	bne.n	2000a0ee <HAL_OSPI_IRQHandler+0x86>
    {
      /* Read a data from the fifo */
      *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
2000a0ce:	687b      	ldr	r3, [r7, #4]
2000a0d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a0d2:	697a      	ldr	r2, [r7, #20]
2000a0d4:	7812      	ldrb	r2, [r2, #0]
2000a0d6:	b2d2      	uxtb	r2, r2
2000a0d8:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
2000a0da:	687b      	ldr	r3, [r7, #4]
2000a0dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a0de:	1c5a      	adds	r2, r3, #1
2000a0e0:	687b      	ldr	r3, [r7, #4]
2000a0e2:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
2000a0e4:	687b      	ldr	r3, [r7, #4]
2000a0e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a0e8:	1e5a      	subs	r2, r3, #1
2000a0ea:	687b      	ldr	r3, [r7, #4]
2000a0ec:	649a      	str	r2, [r3, #72]	@ 0x48
    else
    {
      /* Nothing to do */
    }

    if (hospi->XferCount == 0U)
2000a0ee:	687b      	ldr	r3, [r7, #4]
2000a0f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a0f2:	2b00      	cmp	r3, #0
2000a0f4:	d107      	bne.n	2000a106 <HAL_OSPI_IRQHandler+0x9e>
    {
      /* All data have been received or transmitted for the transfer */
      /* Disable fifo threshold interrupt */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_FT);
2000a0f6:	687b      	ldr	r3, [r7, #4]
2000a0f8:	681b      	ldr	r3, [r3, #0]
2000a0fa:	681a      	ldr	r2, [r3, #0]
2000a0fc:	687b      	ldr	r3, [r7, #4]
2000a0fe:	681b      	ldr	r3, [r3, #0]
2000a100:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
2000a104:	601a      	str	r2, [r3, #0]

    /* Fifo threshold callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->FifoThresholdCallback(hospi);
#else
    HAL_OSPI_FifoThresholdCallback(hospi);
2000a106:	6878      	ldr	r0, [r7, #4]
2000a108:	f001 f823 	bl	2000b152 <HAL_OSPI_FifoThresholdCallback>
2000a10c:	e0e7      	b.n	2000a2de <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
  /* OctoSPI transfer complete interrupt occurred ----------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TC) != 0U) && ((itsource & HAL_OSPI_IT_TC) != 0U))
2000a10e:	693b      	ldr	r3, [r7, #16]
2000a110:	f003 0302 	and.w	r3, r3, #2
2000a114:	2b00      	cmp	r3, #0
2000a116:	d067      	beq.n	2000a1e8 <HAL_OSPI_IRQHandler+0x180>
2000a118:	68fb      	ldr	r3, [r7, #12]
2000a11a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000a11e:	2b00      	cmp	r3, #0
2000a120:	d062      	beq.n	2000a1e8 <HAL_OSPI_IRQHandler+0x180>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a122:	68bb      	ldr	r3, [r7, #8]
2000a124:	2b28      	cmp	r3, #40	@ 0x28
2000a126:	d131      	bne.n	2000a18c <HAL_OSPI_IRQHandler+0x124>
    {
      if ((hospi->XferCount > 0U) && ((flag & OCTOSPI_SR_FLEVEL) != 0U))
2000a128:	687b      	ldr	r3, [r7, #4]
2000a12a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a12c:	2b00      	cmp	r3, #0
2000a12e:	d015      	beq.n	2000a15c <HAL_OSPI_IRQHandler+0xf4>
2000a130:	693b      	ldr	r3, [r7, #16]
2000a132:	f403 43fe 	and.w	r3, r3, #32512	@ 0x7f00
2000a136:	2b00      	cmp	r3, #0
2000a138:	d010      	beq.n	2000a15c <HAL_OSPI_IRQHandler+0xf4>
      {
        /* Read the last data received in the fifo */
        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
2000a13a:	687b      	ldr	r3, [r7, #4]
2000a13c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a13e:	697a      	ldr	r2, [r7, #20]
2000a140:	7812      	ldrb	r2, [r2, #0]
2000a142:	b2d2      	uxtb	r2, r2
2000a144:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
2000a146:	687b      	ldr	r3, [r7, #4]
2000a148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a14a:	1c5a      	adds	r2, r3, #1
2000a14c:	687b      	ldr	r3, [r7, #4]
2000a14e:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
2000a150:	687b      	ldr	r3, [r7, #4]
2000a152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a154:	1e5a      	subs	r2, r3, #1
2000a156:	687b      	ldr	r3, [r7, #4]
2000a158:	649a      	str	r2, [r3, #72]	@ 0x48
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a15a:	e0bd      	b.n	2000a2d8 <HAL_OSPI_IRQHandler+0x270>
      }
      else if (hospi->XferCount == 0U)
2000a15c:	687b      	ldr	r3, [r7, #4]
2000a15e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a160:	2b00      	cmp	r3, #0
2000a162:	f040 80b9 	bne.w	2000a2d8 <HAL_OSPI_IRQHandler+0x270>
      {
        /* Clear flag */
        hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
2000a166:	687b      	ldr	r3, [r7, #4]
2000a168:	681b      	ldr	r3, [r3, #0]
2000a16a:	2202      	movs	r2, #2
2000a16c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Disable the interrupts */
        __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000a16e:	687b      	ldr	r3, [r7, #4]
2000a170:	681b      	ldr	r3, [r3, #0]
2000a172:	681a      	ldr	r2, [r3, #0]
2000a174:	687b      	ldr	r3, [r7, #4]
2000a176:	681b      	ldr	r3, [r3, #0]
2000a178:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
2000a17c:	601a      	str	r2, [r3, #0]

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000a17e:	687b      	ldr	r3, [r7, #4]
2000a180:	2202      	movs	r2, #2
2000a182:	651a      	str	r2, [r3, #80]	@ 0x50

        /* RX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->RxCpltCallback(hospi);
#else
        HAL_OSPI_RxCpltCallback(hospi);
2000a184:	6878      	ldr	r0, [r7, #4]
2000a186:	f000 fff8 	bl	2000b17a <HAL_OSPI_RxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a18a:	e0a5      	b.n	2000a2d8 <HAL_OSPI_IRQHandler+0x270>
      }
    }
    else
    {
      /* Clear flag */
      hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
2000a18c:	687b      	ldr	r3, [r7, #4]
2000a18e:	681b      	ldr	r3, [r3, #0]
2000a190:	2202      	movs	r2, #2
2000a192:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000a194:	687b      	ldr	r3, [r7, #4]
2000a196:	681b      	ldr	r3, [r3, #0]
2000a198:	681a      	ldr	r2, [r3, #0]
2000a19a:	687b      	ldr	r3, [r7, #4]
2000a19c:	681b      	ldr	r3, [r3, #0]
2000a19e:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
2000a1a2:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
2000a1a4:	687b      	ldr	r3, [r7, #4]
2000a1a6:	2202      	movs	r2, #2
2000a1a8:	651a      	str	r2, [r3, #80]	@ 0x50

      if (currentstate == HAL_OSPI_STATE_BUSY_TX)
2000a1aa:	68bb      	ldr	r3, [r7, #8]
2000a1ac:	2b18      	cmp	r3, #24
2000a1ae:	d103      	bne.n	2000a1b8 <HAL_OSPI_IRQHandler+0x150>
      {
        /* TX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->TxCpltCallback(hospi);
#else
        HAL_OSPI_TxCpltCallback(hospi);
2000a1b0:	6878      	ldr	r0, [r7, #4]
2000a1b2:	f000 ffec 	bl	2000b18e <HAL_OSPI_TxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a1b6:	e08f      	b.n	2000a2d8 <HAL_OSPI_IRQHandler+0x270>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_BUSY_CMD)
2000a1b8:	68bb      	ldr	r3, [r7, #8]
2000a1ba:	2b08      	cmp	r3, #8
2000a1bc:	d103      	bne.n	2000a1c6 <HAL_OSPI_IRQHandler+0x15e>
      {
        /* Command complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->CmdCpltCallback(hospi);
#else
        HAL_OSPI_CmdCpltCallback(hospi);
2000a1be:	6878      	ldr	r0, [r7, #4]
2000a1c0:	f000 ffd1 	bl	2000b166 <HAL_OSPI_CmdCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a1c4:	e088      	b.n	2000a2d8 <HAL_OSPI_IRQHandler+0x270>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_ABORT)
2000a1c6:	68bb      	ldr	r3, [r7, #8]
2000a1c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000a1cc:	f040 8084 	bne.w	2000a2d8 <HAL_OSPI_IRQHandler+0x270>
      {
        if (hospi->ErrorCode == HAL_OSPI_ERROR_NONE)
2000a1d0:	687b      	ldr	r3, [r7, #4]
2000a1d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000a1d4:	2b00      	cmp	r3, #0
2000a1d6:	d103      	bne.n	2000a1e0 <HAL_OSPI_IRQHandler+0x178>
          /* Abort called by the user */
          /* Abort complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->AbortCpltCallback(hospi);
#else
          HAL_OSPI_AbortCpltCallback(hospi);
2000a1d8:	6878      	ldr	r0, [r7, #4]
2000a1da:	f000 ffb0 	bl	2000b13e <HAL_OSPI_AbortCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a1de:	e07b      	b.n	2000a2d8 <HAL_OSPI_IRQHandler+0x270>
          /* Abort due to an error (eg : DMA error) */
          /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->ErrorCallback(hospi);
#else
          HAL_OSPI_ErrorCallback(hospi);
2000a1e0:	6878      	ldr	r0, [r7, #4]
2000a1e2:	f000 ffa2 	bl	2000b12a <HAL_OSPI_ErrorCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a1e6:	e077      	b.n	2000a2d8 <HAL_OSPI_IRQHandler+0x270>
        /* Nothing to do */
      }
    }
  }
  /* OctoSPI status match interrupt occurred ---------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_SM) != 0U) && ((itsource & HAL_OSPI_IT_SM) != 0U))
2000a1e8:	693b      	ldr	r3, [r7, #16]
2000a1ea:	f003 0308 	and.w	r3, r3, #8
2000a1ee:	2b00      	cmp	r3, #0
2000a1f0:	d01e      	beq.n	2000a230 <HAL_OSPI_IRQHandler+0x1c8>
2000a1f2:	68fb      	ldr	r3, [r7, #12]
2000a1f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
2000a1f8:	2b00      	cmp	r3, #0
2000a1fa:	d019      	beq.n	2000a230 <HAL_OSPI_IRQHandler+0x1c8>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_SM;
2000a1fc:	687b      	ldr	r3, [r7, #4]
2000a1fe:	681b      	ldr	r3, [r3, #0]
2000a200:	2208      	movs	r2, #8
2000a202:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Check if automatic poll mode stop is activated */
    if ((hospi->Instance->CR & OCTOSPI_CR_APMS) != 0U)
2000a204:	687b      	ldr	r3, [r7, #4]
2000a206:	681b      	ldr	r3, [r3, #0]
2000a208:	681b      	ldr	r3, [r3, #0]
2000a20a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
2000a20e:	2b00      	cmp	r3, #0
2000a210:	d00a      	beq.n	2000a228 <HAL_OSPI_IRQHandler+0x1c0>
    {
      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
2000a212:	687b      	ldr	r3, [r7, #4]
2000a214:	681b      	ldr	r3, [r3, #0]
2000a216:	681a      	ldr	r2, [r3, #0]
2000a218:	687b      	ldr	r3, [r7, #4]
2000a21a:	681b      	ldr	r3, [r3, #0]
2000a21c:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
2000a220:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
2000a222:	687b      	ldr	r3, [r7, #4]
2000a224:	2202      	movs	r2, #2
2000a226:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Status match callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->StatusMatchCallback(hospi);
#else
    HAL_OSPI_StatusMatchCallback(hospi);
2000a228:	6878      	ldr	r0, [r7, #4]
2000a22a:	f000 ffce 	bl	2000b1ca <HAL_OSPI_StatusMatchCallback>
2000a22e:	e056      	b.n	2000a2de <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
  }
  /* OctoSPI transfer error interrupt occurred -------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TE) != 0U) && ((itsource & HAL_OSPI_IT_TE) != 0U))
2000a230:	693b      	ldr	r3, [r7, #16]
2000a232:	f003 0301 	and.w	r3, r3, #1
2000a236:	2b00      	cmp	r3, #0
2000a238:	d03c      	beq.n	2000a2b4 <HAL_OSPI_IRQHandler+0x24c>
2000a23a:	68fb      	ldr	r3, [r7, #12]
2000a23c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000a240:	2b00      	cmp	r3, #0
2000a242:	d037      	beq.n	2000a2b4 <HAL_OSPI_IRQHandler+0x24c>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TE;
2000a244:	687b      	ldr	r3, [r7, #4]
2000a246:	681b      	ldr	r3, [r3, #0]
2000a248:	2201      	movs	r2, #1
2000a24a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable all interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
2000a24c:	687b      	ldr	r3, [r7, #4]
2000a24e:	681b      	ldr	r3, [r3, #0]
2000a250:	681a      	ldr	r2, [r3, #0]
2000a252:	687b      	ldr	r3, [r7, #4]
2000a254:	681b      	ldr	r3, [r3, #0]
2000a256:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
2000a25a:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_TRANSFER;
2000a25c:	687b      	ldr	r3, [r7, #4]
2000a25e:	2202      	movs	r2, #2
2000a260:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000a262:	687b      	ldr	r3, [r7, #4]
2000a264:	681b      	ldr	r3, [r3, #0]
2000a266:	681b      	ldr	r3, [r3, #0]
2000a268:	f003 0304 	and.w	r3, r3, #4
2000a26c:	2b00      	cmp	r3, #0
2000a26e:	d01a      	beq.n	2000a2a6 <HAL_OSPI_IRQHandler+0x23e>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000a270:	687b      	ldr	r3, [r7, #4]
2000a272:	681b      	ldr	r3, [r3, #0]
2000a274:	681a      	ldr	r2, [r3, #0]
2000a276:	687b      	ldr	r3, [r7, #4]
2000a278:	681b      	ldr	r3, [r3, #0]
2000a27a:	f022 0204 	bic.w	r2, r2, #4
2000a27e:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      hospi->hdma->XferAbortCallback = OSPI_DMAAbortCplt;
2000a280:	687b      	ldr	r3, [r7, #4]
2000a282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a284:	4a18      	ldr	r2, [pc, #96]	@ (2000a2e8 <HAL_OSPI_IRQHandler+0x280>)
2000a286:	66da      	str	r2, [r3, #108]	@ 0x6c
      if (HAL_DMA_Abort_IT(hospi->hdma) != HAL_OK)
2000a288:	687b      	ldr	r3, [r7, #4]
2000a28a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a28c:	4618      	mov	r0, r3
2000a28e:	f7f9 fcc1 	bl	20003c14 <HAL_DMA_Abort_IT>
2000a292:	4603      	mov	r3, r0
2000a294:	2b00      	cmp	r3, #0
2000a296:	d021      	beq.n	2000a2dc <HAL_OSPI_IRQHandler+0x274>
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000a298:	687b      	ldr	r3, [r7, #4]
2000a29a:	2202      	movs	r2, #2
2000a29c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->ErrorCallback(hospi);
#else
        HAL_OSPI_ErrorCallback(hospi);
2000a29e:	6878      	ldr	r0, [r7, #4]
2000a2a0:	f000 ff43 	bl	2000b12a <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000a2a4:	e01a      	b.n	2000a2dc <HAL_OSPI_IRQHandler+0x274>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
2000a2a6:	687b      	ldr	r3, [r7, #4]
2000a2a8:	2202      	movs	r2, #2
2000a2aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
      hospi->ErrorCallback(hospi);
#else
      HAL_OSPI_ErrorCallback(hospi);
2000a2ac:	6878      	ldr	r0, [r7, #4]
2000a2ae:	f000 ff3c 	bl	2000b12a <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000a2b2:	e013      	b.n	2000a2dc <HAL_OSPI_IRQHandler+0x274>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
    }
  }
  /* OctoSPI timeout interrupt occurred --------------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TO) != 0U) && ((itsource & HAL_OSPI_IT_TO) != 0U))
2000a2b4:	693b      	ldr	r3, [r7, #16]
2000a2b6:	f003 0310 	and.w	r3, r3, #16
2000a2ba:	2b00      	cmp	r3, #0
2000a2bc:	d00f      	beq.n	2000a2de <HAL_OSPI_IRQHandler+0x276>
2000a2be:	68fb      	ldr	r3, [r7, #12]
2000a2c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
2000a2c4:	2b00      	cmp	r3, #0
2000a2c6:	d00a      	beq.n	2000a2de <HAL_OSPI_IRQHandler+0x276>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TO;
2000a2c8:	687b      	ldr	r3, [r7, #4]
2000a2ca:	681b      	ldr	r3, [r3, #0]
2000a2cc:	2210      	movs	r2, #16
2000a2ce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Timeout callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->TimeOutCallback(hospi);
#else
    HAL_OSPI_TimeOutCallback(hospi);
2000a2d0:	6878      	ldr	r0, [r7, #4]
2000a2d2:	f000 ff84 	bl	2000b1de <HAL_OSPI_TimeOutCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
2000a2d6:	e002      	b.n	2000a2de <HAL_OSPI_IRQHandler+0x276>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a2d8:	bf00      	nop
2000a2da:	e000      	b.n	2000a2de <HAL_OSPI_IRQHandler+0x276>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000a2dc:	bf00      	nop
}
2000a2de:	bf00      	nop
2000a2e0:	3718      	adds	r7, #24
2000a2e2:	46bd      	mov	sp, r7
2000a2e4:	bd80      	pop	{r7, pc}
2000a2e6:	bf00      	nop
2000a2e8:	2000bf51 	.word	0x2000bf51

2000a2ec <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
2000a2ec:	b580      	push	{r7, lr}
2000a2ee:	b08a      	sub	sp, #40	@ 0x28
2000a2f0:	af02      	add	r7, sp, #8
2000a2f2:	60f8      	str	r0, [r7, #12]
2000a2f4:	60b9      	str	r1, [r7, #8]
2000a2f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
2000a2f8:	f7f8 fb04 	bl	20002904 <HAL_GetTick>
2000a2fc:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000a2fe:	68bb      	ldr	r3, [r7, #8]
2000a300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000a302:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
2000a304:	68fb      	ldr	r3, [r7, #12]
2000a306:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a308:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
2000a30a:	697b      	ldr	r3, [r7, #20]
2000a30c:	2b02      	cmp	r3, #2
2000a30e:	d104      	bne.n	2000a31a <HAL_OSPI_Command+0x2e>
2000a310:	68fb      	ldr	r3, [r7, #12]
2000a312:	68db      	ldr	r3, [r3, #12]
2000a314:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a318:	d115      	bne.n	2000a346 <HAL_OSPI_Command+0x5a>
2000a31a:	697b      	ldr	r3, [r7, #20]
2000a31c:	2b14      	cmp	r3, #20
2000a31e:	d107      	bne.n	2000a330 <HAL_OSPI_Command+0x44>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && ((cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
2000a320:	68bb      	ldr	r3, [r7, #8]
2000a322:	681b      	ldr	r3, [r3, #0]
2000a324:	2b02      	cmp	r3, #2
2000a326:	d00e      	beq.n	2000a346 <HAL_OSPI_Command+0x5a>
                                                   || (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))) ||
2000a328:	68bb      	ldr	r3, [r7, #8]
2000a32a:	681b      	ldr	r3, [r3, #0]
2000a32c:	2b03      	cmp	r3, #3
2000a32e:	d00a      	beq.n	2000a346 <HAL_OSPI_Command+0x5a>
2000a330:	697b      	ldr	r3, [r7, #20]
2000a332:	2b24      	cmp	r3, #36	@ 0x24
2000a334:	d15b      	bne.n	2000a3ee <HAL_OSPI_Command+0x102>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
2000a336:	68bb      	ldr	r3, [r7, #8]
2000a338:	681b      	ldr	r3, [r3, #0]
2000a33a:	2b01      	cmp	r3, #1
2000a33c:	d003      	beq.n	2000a346 <HAL_OSPI_Command+0x5a>
                                                   (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))))
2000a33e:	68bb      	ldr	r3, [r7, #8]
2000a340:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
2000a342:	2b03      	cmp	r3, #3
2000a344:	d153      	bne.n	2000a3ee <HAL_OSPI_Command+0x102>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000a346:	687b      	ldr	r3, [r7, #4]
2000a348:	9300      	str	r3, [sp, #0]
2000a34a:	69bb      	ldr	r3, [r7, #24]
2000a34c:	2200      	movs	r2, #0
2000a34e:	2120      	movs	r1, #32
2000a350:	68f8      	ldr	r0, [r7, #12]
2000a352:	f001 fe39 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000a356:	4603      	mov	r3, r0
2000a358:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
2000a35a:	7ffb      	ldrb	r3, [r7, #31]
2000a35c:	2b00      	cmp	r3, #0
2000a35e:	d14c      	bne.n	2000a3fa <HAL_OSPI_Command+0x10e>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
2000a360:	68fb      	ldr	r3, [r7, #12]
2000a362:	2200      	movs	r2, #0
2000a364:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
2000a366:	68b9      	ldr	r1, [r7, #8]
2000a368:	68f8      	ldr	r0, [r7, #12]
2000a36a:	f001 fe6d 	bl	2000c048 <OSPI_ConfigCmd>
2000a36e:	4603      	mov	r3, r0
2000a370:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
2000a372:	7ffb      	ldrb	r3, [r7, #31]
2000a374:	2b00      	cmp	r3, #0
2000a376:	d140      	bne.n	2000a3fa <HAL_OSPI_Command+0x10e>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
2000a378:	68bb      	ldr	r3, [r7, #8]
2000a37a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000a37c:	2b00      	cmp	r3, #0
2000a37e:	d10e      	bne.n	2000a39e <HAL_OSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
2000a380:	687b      	ldr	r3, [r7, #4]
2000a382:	9300      	str	r3, [sp, #0]
2000a384:	69bb      	ldr	r3, [r7, #24]
2000a386:	2201      	movs	r2, #1
2000a388:	2102      	movs	r1, #2
2000a38a:	68f8      	ldr	r0, [r7, #12]
2000a38c:	f001 fe1c 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000a390:	4603      	mov	r3, r0
2000a392:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000a394:	68fb      	ldr	r3, [r7, #12]
2000a396:	681b      	ldr	r3, [r3, #0]
2000a398:	2202      	movs	r2, #2
2000a39a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
2000a39c:	e02d      	b.n	2000a3fa <HAL_OSPI_Command+0x10e>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
2000a39e:	68bb      	ldr	r3, [r7, #8]
2000a3a0:	681b      	ldr	r3, [r3, #0]
2000a3a2:	2b00      	cmp	r3, #0
2000a3a4:	d103      	bne.n	2000a3ae <HAL_OSPI_Command+0xc2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
2000a3a6:	68fb      	ldr	r3, [r7, #12]
2000a3a8:	2204      	movs	r2, #4
2000a3aa:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a3ac:	e025      	b.n	2000a3fa <HAL_OSPI_Command+0x10e>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
2000a3ae:	68bb      	ldr	r3, [r7, #8]
2000a3b0:	681b      	ldr	r3, [r3, #0]
2000a3b2:	2b01      	cmp	r3, #1
2000a3b4:	d10b      	bne.n	2000a3ce <HAL_OSPI_Command+0xe2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
2000a3b6:	68fb      	ldr	r3, [r7, #12]
2000a3b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a3ba:	2b24      	cmp	r3, #36	@ 0x24
2000a3bc:	d103      	bne.n	2000a3c6 <HAL_OSPI_Command+0xda>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
2000a3be:	68fb      	ldr	r3, [r7, #12]
2000a3c0:	2204      	movs	r2, #4
2000a3c2:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a3c4:	e019      	b.n	2000a3fa <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
2000a3c6:	68fb      	ldr	r3, [r7, #12]
2000a3c8:	2214      	movs	r2, #20
2000a3ca:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a3cc:	e015      	b.n	2000a3fa <HAL_OSPI_Command+0x10e>
            }
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
2000a3ce:	68bb      	ldr	r3, [r7, #8]
2000a3d0:	681b      	ldr	r3, [r3, #0]
2000a3d2:	2b02      	cmp	r3, #2
2000a3d4:	d111      	bne.n	2000a3fa <HAL_OSPI_Command+0x10e>
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
2000a3d6:	68fb      	ldr	r3, [r7, #12]
2000a3d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a3da:	2b14      	cmp	r3, #20
2000a3dc:	d103      	bne.n	2000a3e6 <HAL_OSPI_Command+0xfa>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
2000a3de:	68fb      	ldr	r3, [r7, #12]
2000a3e0:	2204      	movs	r2, #4
2000a3e2:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a3e4:	e009      	b.n	2000a3fa <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
2000a3e6:	68fb      	ldr	r3, [r7, #12]
2000a3e8:	2224      	movs	r2, #36	@ 0x24
2000a3ea:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a3ec:	e005      	b.n	2000a3fa <HAL_OSPI_Command+0x10e>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000a3ee:	2301      	movs	r3, #1
2000a3f0:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a3f2:	68fb      	ldr	r3, [r7, #12]
2000a3f4:	2210      	movs	r2, #16
2000a3f6:	655a      	str	r2, [r3, #84]	@ 0x54
2000a3f8:	e000      	b.n	2000a3fc <HAL_OSPI_Command+0x110>
    if (status == HAL_OK)
2000a3fa:	bf00      	nop
  }

  /* Return function status */
  return status;
2000a3fc:	7ffb      	ldrb	r3, [r7, #31]
}
2000a3fe:	4618      	mov	r0, r3
2000a400:	3720      	adds	r7, #32
2000a402:	46bd      	mov	sp, r7
2000a404:	bd80      	pop	{r7, pc}

2000a406 <HAL_OSPI_Command_IT>:
  * @param  cmd   : structure that contains the command configuration information
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command_IT(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
2000a406:	b580      	push	{r7, lr}
2000a408:	b086      	sub	sp, #24
2000a40a:	af02      	add	r7, sp, #8
2000a40c:	6078      	str	r0, [r7, #4]
2000a40e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000a410:	f7f8 fa78 	bl	20002904 <HAL_GetTick>
2000a414:	60b8      	str	r0, [r7, #8]

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  if ((hospi->State  == HAL_OSPI_STATE_READY) && (cmd->OperationType     == HAL_OSPI_OPTYPE_COMMON_CFG) &&
2000a416:	687b      	ldr	r3, [r7, #4]
2000a418:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a41a:	2b02      	cmp	r3, #2
2000a41c:	d136      	bne.n	2000a48c <HAL_OSPI_Command_IT+0x86>
2000a41e:	683b      	ldr	r3, [r7, #0]
2000a420:	681b      	ldr	r3, [r3, #0]
2000a422:	2b00      	cmp	r3, #0
2000a424:	d132      	bne.n	2000a48c <HAL_OSPI_Command_IT+0x86>
      (cmd->DataMode == HAL_OSPI_DATA_NONE)   && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS))
2000a426:	683b      	ldr	r3, [r7, #0]
2000a428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hospi->State  == HAL_OSPI_STATE_READY) && (cmd->OperationType     == HAL_OSPI_OPTYPE_COMMON_CFG) &&
2000a42a:	2b00      	cmp	r3, #0
2000a42c:	d12e      	bne.n	2000a48c <HAL_OSPI_Command_IT+0x86>
      (cmd->DataMode == HAL_OSPI_DATA_NONE)   && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS))
2000a42e:	687b      	ldr	r3, [r7, #4]
2000a430:	68db      	ldr	r3, [r3, #12]
2000a432:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a436:	d029      	beq.n	2000a48c <HAL_OSPI_Command_IT+0x86>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
2000a438:	687b      	ldr	r3, [r7, #4]
2000a43a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000a43c:	9300      	str	r3, [sp, #0]
2000a43e:	68bb      	ldr	r3, [r7, #8]
2000a440:	2200      	movs	r2, #0
2000a442:	2120      	movs	r1, #32
2000a444:	6878      	ldr	r0, [r7, #4]
2000a446:	f001 fdbf 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000a44a:	4603      	mov	r3, r0
2000a44c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
2000a44e:	7bfb      	ldrb	r3, [r7, #15]
2000a450:	2b00      	cmp	r3, #0
2000a452:	d121      	bne.n	2000a498 <HAL_OSPI_Command_IT+0x92>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
2000a454:	687b      	ldr	r3, [r7, #4]
2000a456:	2200      	movs	r2, #0
2000a458:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Clear flags related to interrupt */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000a45a:	687b      	ldr	r3, [r7, #4]
2000a45c:	681b      	ldr	r3, [r3, #0]
2000a45e:	2203      	movs	r2, #3
2000a460:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
2000a462:	6839      	ldr	r1, [r7, #0]
2000a464:	6878      	ldr	r0, [r7, #4]
2000a466:	f001 fdef 	bl	2000c048 <OSPI_ConfigCmd>
2000a46a:	4603      	mov	r3, r0
2000a46c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
2000a46e:	7bfb      	ldrb	r3, [r7, #15]
2000a470:	2b00      	cmp	r3, #0
2000a472:	d111      	bne.n	2000a498 <HAL_OSPI_Command_IT+0x92>
      {
        /* Update the state */
        hospi->State = HAL_OSPI_STATE_BUSY_CMD;
2000a474:	687b      	ldr	r3, [r7, #4]
2000a476:	2208      	movs	r2, #8
2000a478:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the transfer complete and transfer error interrupts */
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_TE);
2000a47a:	687b      	ldr	r3, [r7, #4]
2000a47c:	681b      	ldr	r3, [r3, #0]
2000a47e:	681a      	ldr	r2, [r3, #0]
2000a480:	687b      	ldr	r3, [r7, #4]
2000a482:	681b      	ldr	r3, [r3, #0]
2000a484:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
2000a488:	601a      	str	r2, [r3, #0]
    if (status == HAL_OK)
2000a48a:	e005      	b.n	2000a498 <HAL_OSPI_Command_IT+0x92>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000a48c:	2301      	movs	r3, #1
2000a48e:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a490:	687b      	ldr	r3, [r7, #4]
2000a492:	2210      	movs	r2, #16
2000a494:	655a      	str	r2, [r3, #84]	@ 0x54
2000a496:	e000      	b.n	2000a49a <HAL_OSPI_Command_IT+0x94>
    if (status == HAL_OK)
2000a498:	bf00      	nop
  }

  /* Return function status */
  return status;
2000a49a:	7bfb      	ldrb	r3, [r7, #15]
}
2000a49c:	4618      	mov	r0, r3
2000a49e:	3710      	adds	r7, #16
2000a4a0:	46bd      	mov	sp, r7
2000a4a2:	bd80      	pop	{r7, pc}

2000a4a4 <HAL_OSPI_HyperbusCfg>:
  * @param  cfg     : Structure containing the Hyperbus configuration
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_HyperbusCfg(OSPI_HandleTypeDef *hospi, OSPI_HyperbusCfgTypeDef *cfg, uint32_t Timeout)
{
2000a4a4:	b580      	push	{r7, lr}
2000a4a6:	b08a      	sub	sp, #40	@ 0x28
2000a4a8:	af02      	add	r7, sp, #8
2000a4aa:	60f8      	str	r0, [r7, #12]
2000a4ac:	60b9      	str	r1, [r7, #8]
2000a4ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
2000a4b0:	f7f8 fa28 	bl	20002904 <HAL_GetTick>
2000a4b4:	61b8      	str	r0, [r7, #24]
  assert_param(IS_OSPI_ACCESS_TIME(cfg->AccessTime));
  assert_param(IS_OSPI_WRITE_ZERO_LATENCY(cfg->WriteZeroLatency));
  assert_param(IS_OSPI_LATENCY_MODE(cfg->LatencyMode));

  /* Check the state of the driver */
  state = hospi->State;
2000a4b6:	68fb      	ldr	r3, [r7, #12]
2000a4b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a4ba:	617b      	str	r3, [r7, #20]
  if ((state == HAL_OSPI_STATE_HYPERBUS_INIT) || (state == HAL_OSPI_STATE_READY))
2000a4bc:	697b      	ldr	r3, [r7, #20]
2000a4be:	2b01      	cmp	r3, #1
2000a4c0:	d002      	beq.n	2000a4c8 <HAL_OSPI_HyperbusCfg+0x24>
2000a4c2:	697b      	ldr	r3, [r7, #20]
2000a4c4:	2b02      	cmp	r3, #2
2000a4c6:	d122      	bne.n	2000a50e <HAL_OSPI_HyperbusCfg+0x6a>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000a4c8:	687b      	ldr	r3, [r7, #4]
2000a4ca:	9300      	str	r3, [sp, #0]
2000a4cc:	69bb      	ldr	r3, [r7, #24]
2000a4ce:	2200      	movs	r2, #0
2000a4d0:	2120      	movs	r1, #32
2000a4d2:	68f8      	ldr	r0, [r7, #12]
2000a4d4:	f001 fd78 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000a4d8:	4603      	mov	r3, r0
2000a4da:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
2000a4dc:	7ffb      	ldrb	r3, [r7, #31]
2000a4de:	2b00      	cmp	r3, #0
2000a4e0:	d11a      	bne.n	2000a518 <HAL_OSPI_HyperbusCfg+0x74>
    {
      /* Configure Hyperbus configuration Latency register */
      WRITE_REG(hospi->Instance->HLCR, ((cfg->RWRecoveryTime << OCTOSPI_HLCR_TRWR_Pos) |
2000a4e2:	68bb      	ldr	r3, [r7, #8]
2000a4e4:	681b      	ldr	r3, [r3, #0]
2000a4e6:	041a      	lsls	r2, r3, #16
2000a4e8:	68bb      	ldr	r3, [r7, #8]
2000a4ea:	685b      	ldr	r3, [r3, #4]
2000a4ec:	021b      	lsls	r3, r3, #8
2000a4ee:	431a      	orrs	r2, r3
2000a4f0:	68bb      	ldr	r3, [r7, #8]
2000a4f2:	689b      	ldr	r3, [r3, #8]
2000a4f4:	ea42 0103 	orr.w	r1, r2, r3
2000a4f8:	68bb      	ldr	r3, [r7, #8]
2000a4fa:	68da      	ldr	r2, [r3, #12]
2000a4fc:	68fb      	ldr	r3, [r7, #12]
2000a4fe:	681b      	ldr	r3, [r3, #0]
2000a500:	430a      	orrs	r2, r1
2000a502:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
                                        (cfg->AccessTime << OCTOSPI_HLCR_TACC_Pos)     |
                                        cfg->WriteZeroLatency | cfg->LatencyMode));

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_READY;
2000a506:	68fb      	ldr	r3, [r7, #12]
2000a508:	2202      	movs	r2, #2
2000a50a:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a50c:	e004      	b.n	2000a518 <HAL_OSPI_HyperbusCfg+0x74>
    }
  }
  else
  {
    status = HAL_ERROR;
2000a50e:	2301      	movs	r3, #1
2000a510:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a512:	68fb      	ldr	r3, [r7, #12]
2000a514:	2210      	movs	r2, #16
2000a516:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000a518:	7ffb      	ldrb	r3, [r7, #31]
}
2000a51a:	4618      	mov	r0, r3
2000a51c:	3720      	adds	r7, #32
2000a51e:	46bd      	mov	sp, r7
2000a520:	bd80      	pop	{r7, pc}

2000a522 <HAL_OSPI_HyperbusCmd>:
  * @param  cmd     : Structure containing the Hyperbus command
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_HyperbusCmd(OSPI_HandleTypeDef *hospi, OSPI_HyperbusCmdTypeDef *cmd, uint32_t Timeout)
{
2000a522:	b580      	push	{r7, lr}
2000a524:	b088      	sub	sp, #32
2000a526:	af02      	add	r7, sp, #8
2000a528:	60f8      	str	r0, [r7, #12]
2000a52a:	60b9      	str	r1, [r7, #8]
2000a52c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000a52e:	f7f8 f9e9 	bl	20002904 <HAL_GetTick>
2000a532:	6138      	str	r0, [r7, #16]
  assert_param(IS_OSPI_ADDRESS_SIZE(cmd->AddressSize));
  assert_param(IS_OSPI_NUMBER_DATA(cmd->NbData));
  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));

  /* Check the state of the driver */
  if ((hospi->State == HAL_OSPI_STATE_READY) && (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS))
2000a534:	68fb      	ldr	r3, [r7, #12]
2000a536:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a538:	2b02      	cmp	r3, #2
2000a53a:	d149      	bne.n	2000a5d0 <HAL_OSPI_HyperbusCmd+0xae>
2000a53c:	68fb      	ldr	r3, [r7, #12]
2000a53e:	68db      	ldr	r3, [r3, #12]
2000a540:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a544:	d144      	bne.n	2000a5d0 <HAL_OSPI_HyperbusCmd+0xae>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000a546:	687b      	ldr	r3, [r7, #4]
2000a548:	9300      	str	r3, [sp, #0]
2000a54a:	693b      	ldr	r3, [r7, #16]
2000a54c:	2200      	movs	r2, #0
2000a54e:	2120      	movs	r1, #32
2000a550:	68f8      	ldr	r0, [r7, #12]
2000a552:	f001 fd39 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000a556:	4603      	mov	r3, r0
2000a558:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
2000a55a:	7dfb      	ldrb	r3, [r7, #23]
2000a55c:	2b00      	cmp	r3, #0
2000a55e:	d13c      	bne.n	2000a5da <HAL_OSPI_HyperbusCmd+0xb8>
    {
      /* Re-initialize the value of the functional mode */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
2000a560:	68fb      	ldr	r3, [r7, #12]
2000a562:	681b      	ldr	r3, [r3, #0]
2000a564:	681a      	ldr	r2, [r3, #0]
2000a566:	68fb      	ldr	r3, [r7, #12]
2000a568:	681b      	ldr	r3, [r3, #0]
2000a56a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000a56e:	601a      	str	r2, [r3, #0]

      /* Configure the address space in the DCR1 register */
      MODIFY_REG(hospi->Instance->DCR1, OCTOSPI_DCR1_MTYP_0, cmd->AddressSpace);
2000a570:	68fb      	ldr	r3, [r7, #12]
2000a572:	681b      	ldr	r3, [r3, #0]
2000a574:	689b      	ldr	r3, [r3, #8]
2000a576:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
2000a57a:	68bb      	ldr	r3, [r7, #8]
2000a57c:	681a      	ldr	r2, [r3, #0]
2000a57e:	68fb      	ldr	r3, [r7, #12]
2000a580:	681b      	ldr	r3, [r3, #0]
2000a582:	430a      	orrs	r2, r1
2000a584:	609a      	str	r2, [r3, #8]

      /* Configure the CCR and WCCR registers with the address size and the following configuration :
         - DQS signal enabled (used as RWDS)
         - DTR mode enabled on address and data
         - address and data on 8 lines */
      WRITE_REG(hospi->Instance->CCR, (cmd->DQSMode | OCTOSPI_CCR_DDTR | OCTOSPI_CCR_DMODE_2 |
2000a586:	68bb      	ldr	r3, [r7, #8]
2000a588:	691a      	ldr	r2, [r3, #16]
2000a58a:	68bb      	ldr	r3, [r7, #8]
2000a58c:	689b      	ldr	r3, [r3, #8]
2000a58e:	431a      	orrs	r2, r3
2000a590:	68fb      	ldr	r3, [r7, #12]
2000a592:	681b      	ldr	r3, [r3, #0]
2000a594:	f042 220c 	orr.w	r2, r2, #201329664	@ 0xc000c00
2000a598:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
                                       cmd->AddressSize | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADMODE_2));
      WRITE_REG(hospi->Instance->WCCR, (cmd->DQSMode | OCTOSPI_WCCR_DDTR | OCTOSPI_WCCR_DMODE_2 |
2000a59c:	68bb      	ldr	r3, [r7, #8]
2000a59e:	691a      	ldr	r2, [r3, #16]
2000a5a0:	68bb      	ldr	r3, [r7, #8]
2000a5a2:	689b      	ldr	r3, [r3, #8]
2000a5a4:	431a      	orrs	r2, r3
2000a5a6:	68fb      	ldr	r3, [r7, #12]
2000a5a8:	681b      	ldr	r3, [r3, #0]
2000a5aa:	f042 220c 	orr.w	r2, r2, #201329664	@ 0xc000c00
2000a5ae:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
                                        cmd->AddressSize | OCTOSPI_WCCR_ADDTR | OCTOSPI_WCCR_ADMODE_2));

      /* Configure the DLR register with the number of data */
      WRITE_REG(hospi->Instance->DLR, (cmd->NbData - 1U));
2000a5b2:	68bb      	ldr	r3, [r7, #8]
2000a5b4:	68da      	ldr	r2, [r3, #12]
2000a5b6:	68fb      	ldr	r3, [r7, #12]
2000a5b8:	681b      	ldr	r3, [r3, #0]
2000a5ba:	3a01      	subs	r2, #1
2000a5bc:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure the AR register with the address value */
      WRITE_REG(hospi->Instance->AR, cmd->Address);
2000a5be:	68fb      	ldr	r3, [r7, #12]
2000a5c0:	681b      	ldr	r3, [r3, #0]
2000a5c2:	68ba      	ldr	r2, [r7, #8]
2000a5c4:	6852      	ldr	r2, [r2, #4]
2000a5c6:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_CMD_CFG;
2000a5c8:	68fb      	ldr	r3, [r7, #12]
2000a5ca:	2204      	movs	r2, #4
2000a5cc:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a5ce:	e004      	b.n	2000a5da <HAL_OSPI_HyperbusCmd+0xb8>
    }
  }
  else
  {
    status = HAL_ERROR;
2000a5d0:	2301      	movs	r3, #1
2000a5d2:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a5d4:	68fb      	ldr	r3, [r7, #12]
2000a5d6:	2210      	movs	r2, #16
2000a5d8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000a5da:	7dfb      	ldrb	r3, [r7, #23]
}
2000a5dc:	4618      	mov	r0, r3
2000a5de:	3718      	adds	r7, #24
2000a5e0:	46bd      	mov	sp, r7
2000a5e2:	bd80      	pop	{r7, pc}

2000a5e4 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
2000a5e4:	b580      	push	{r7, lr}
2000a5e6:	b08a      	sub	sp, #40	@ 0x28
2000a5e8:	af02      	add	r7, sp, #8
2000a5ea:	60f8      	str	r0, [r7, #12]
2000a5ec:	60b9      	str	r1, [r7, #8]
2000a5ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000a5f0:	f7f8 f988 	bl	20002904 <HAL_GetTick>
2000a5f4:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
2000a5f6:	68fb      	ldr	r3, [r7, #12]
2000a5f8:	681b      	ldr	r3, [r3, #0]
2000a5fa:	3350      	adds	r3, #80	@ 0x50
2000a5fc:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a5fe:	68bb      	ldr	r3, [r7, #8]
2000a600:	2b00      	cmp	r3, #0
2000a602:	d105      	bne.n	2000a610 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
2000a604:	2301      	movs	r3, #1
2000a606:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a608:	68fb      	ldr	r3, [r7, #12]
2000a60a:	2208      	movs	r2, #8
2000a60c:	655a      	str	r2, [r3, #84]	@ 0x54
2000a60e:	e057      	b.n	2000a6c0 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a610:	68fb      	ldr	r3, [r7, #12]
2000a612:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a614:	2b04      	cmp	r3, #4
2000a616:	d14e      	bne.n	2000a6b6 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
2000a618:	68fb      	ldr	r3, [r7, #12]
2000a61a:	681b      	ldr	r3, [r3, #0]
2000a61c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a61e:	1c5a      	adds	r2, r3, #1
2000a620:	68fb      	ldr	r3, [r7, #12]
2000a622:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
2000a624:	68fb      	ldr	r3, [r7, #12]
2000a626:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a628:	68fb      	ldr	r3, [r7, #12]
2000a62a:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
2000a62c:	68fb      	ldr	r3, [r7, #12]
2000a62e:	68ba      	ldr	r2, [r7, #8]
2000a630:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
2000a632:	68fb      	ldr	r3, [r7, #12]
2000a634:	681b      	ldr	r3, [r3, #0]
2000a636:	681a      	ldr	r2, [r3, #0]
2000a638:	68fb      	ldr	r3, [r7, #12]
2000a63a:	681b      	ldr	r3, [r3, #0]
2000a63c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000a640:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
2000a642:	687b      	ldr	r3, [r7, #4]
2000a644:	9300      	str	r3, [sp, #0]
2000a646:	69bb      	ldr	r3, [r7, #24]
2000a648:	2201      	movs	r2, #1
2000a64a:	2104      	movs	r1, #4
2000a64c:	68f8      	ldr	r0, [r7, #12]
2000a64e:	f001 fcbb 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000a652:	4603      	mov	r3, r0
2000a654:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
2000a656:	7ffb      	ldrb	r3, [r7, #31]
2000a658:	2b00      	cmp	r3, #0
2000a65a:	d113      	bne.n	2000a684 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
2000a65c:	68fb      	ldr	r3, [r7, #12]
2000a65e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a660:	781a      	ldrb	r2, [r3, #0]
2000a662:	697b      	ldr	r3, [r7, #20]
2000a664:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
2000a666:	68fb      	ldr	r3, [r7, #12]
2000a668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a66a:	1c5a      	adds	r2, r3, #1
2000a66c:	68fb      	ldr	r3, [r7, #12]
2000a66e:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
2000a670:	68fb      	ldr	r3, [r7, #12]
2000a672:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a674:	1e5a      	subs	r2, r3, #1
2000a676:	68fb      	ldr	r3, [r7, #12]
2000a678:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
2000a67a:	68fb      	ldr	r3, [r7, #12]
2000a67c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a67e:	2b00      	cmp	r3, #0
2000a680:	d1df      	bne.n	2000a642 <HAL_OSPI_Transmit+0x5e>
2000a682:	e000      	b.n	2000a686 <HAL_OSPI_Transmit+0xa2>
          break;
2000a684:	bf00      	nop

      if (status == HAL_OK)
2000a686:	7ffb      	ldrb	r3, [r7, #31]
2000a688:	2b00      	cmp	r3, #0
2000a68a:	d119      	bne.n	2000a6c0 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
2000a68c:	687b      	ldr	r3, [r7, #4]
2000a68e:	9300      	str	r3, [sp, #0]
2000a690:	69bb      	ldr	r3, [r7, #24]
2000a692:	2201      	movs	r2, #1
2000a694:	2102      	movs	r1, #2
2000a696:	68f8      	ldr	r0, [r7, #12]
2000a698:	f001 fc96 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000a69c:	4603      	mov	r3, r0
2000a69e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
2000a6a0:	7ffb      	ldrb	r3, [r7, #31]
2000a6a2:	2b00      	cmp	r3, #0
2000a6a4:	d10c      	bne.n	2000a6c0 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000a6a6:	68fb      	ldr	r3, [r7, #12]
2000a6a8:	681b      	ldr	r3, [r3, #0]
2000a6aa:	2202      	movs	r2, #2
2000a6ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
2000a6ae:	68fb      	ldr	r3, [r7, #12]
2000a6b0:	2202      	movs	r2, #2
2000a6b2:	651a      	str	r2, [r3, #80]	@ 0x50
2000a6b4:	e004      	b.n	2000a6c0 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000a6b6:	2301      	movs	r3, #1
2000a6b8:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a6ba:	68fb      	ldr	r3, [r7, #12]
2000a6bc:	2210      	movs	r2, #16
2000a6be:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a6c0:	7ffb      	ldrb	r3, [r7, #31]
}
2000a6c2:	4618      	mov	r0, r3
2000a6c4:	3720      	adds	r7, #32
2000a6c6:	46bd      	mov	sp, r7
2000a6c8:	bd80      	pop	{r7, pc}

2000a6ca <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
2000a6ca:	b580      	push	{r7, lr}
2000a6cc:	b08c      	sub	sp, #48	@ 0x30
2000a6ce:	af02      	add	r7, sp, #8
2000a6d0:	60f8      	str	r0, [r7, #12]
2000a6d2:	60b9      	str	r1, [r7, #8]
2000a6d4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000a6d6:	f7f8 f915 	bl	20002904 <HAL_GetTick>
2000a6da:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
2000a6dc:	68fb      	ldr	r3, [r7, #12]
2000a6de:	681b      	ldr	r3, [r3, #0]
2000a6e0:	3350      	adds	r3, #80	@ 0x50
2000a6e2:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
2000a6e4:	68fb      	ldr	r3, [r7, #12]
2000a6e6:	681b      	ldr	r3, [r3, #0]
2000a6e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a6ea:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
2000a6ec:	68fb      	ldr	r3, [r7, #12]
2000a6ee:	681b      	ldr	r3, [r3, #0]
2000a6f0:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000a6f4:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a6f6:	68bb      	ldr	r3, [r7, #8]
2000a6f8:	2b00      	cmp	r3, #0
2000a6fa:	d106      	bne.n	2000a70a <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
2000a6fc:	2301      	movs	r3, #1
2000a6fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a702:	68fb      	ldr	r3, [r7, #12]
2000a704:	2208      	movs	r2, #8
2000a706:	655a      	str	r2, [r3, #84]	@ 0x54
2000a708:	e07c      	b.n	2000a804 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a70a:	68fb      	ldr	r3, [r7, #12]
2000a70c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a70e:	2b04      	cmp	r3, #4
2000a710:	d172      	bne.n	2000a7f8 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
2000a712:	68fb      	ldr	r3, [r7, #12]
2000a714:	681b      	ldr	r3, [r3, #0]
2000a716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a718:	1c5a      	adds	r2, r3, #1
2000a71a:	68fb      	ldr	r3, [r7, #12]
2000a71c:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
2000a71e:	68fb      	ldr	r3, [r7, #12]
2000a720:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a722:	68fb      	ldr	r3, [r7, #12]
2000a724:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
2000a726:	68fb      	ldr	r3, [r7, #12]
2000a728:	68ba      	ldr	r2, [r7, #8]
2000a72a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
2000a72c:	68fb      	ldr	r3, [r7, #12]
2000a72e:	681b      	ldr	r3, [r3, #0]
2000a730:	681b      	ldr	r3, [r3, #0]
2000a732:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
2000a736:	68fb      	ldr	r3, [r7, #12]
2000a738:	681b      	ldr	r3, [r3, #0]
2000a73a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
2000a73e:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000a740:	68fb      	ldr	r3, [r7, #12]
2000a742:	68db      	ldr	r3, [r3, #12]
2000a744:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a748:	d104      	bne.n	2000a754 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
2000a74a:	68fb      	ldr	r3, [r7, #12]
2000a74c:	681b      	ldr	r3, [r3, #0]
2000a74e:	69ba      	ldr	r2, [r7, #24]
2000a750:	649a      	str	r2, [r3, #72]	@ 0x48
2000a752:	e011      	b.n	2000a778 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000a754:	68fb      	ldr	r3, [r7, #12]
2000a756:	681b      	ldr	r3, [r3, #0]
2000a758:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000a75c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000a760:	2b00      	cmp	r3, #0
2000a762:	d004      	beq.n	2000a76e <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
2000a764:	68fb      	ldr	r3, [r7, #12]
2000a766:	681b      	ldr	r3, [r3, #0]
2000a768:	69ba      	ldr	r2, [r7, #24]
2000a76a:	649a      	str	r2, [r3, #72]	@ 0x48
2000a76c:	e004      	b.n	2000a778 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
2000a76e:	68fb      	ldr	r3, [r7, #12]
2000a770:	681b      	ldr	r3, [r3, #0]
2000a772:	697a      	ldr	r2, [r7, #20]
2000a774:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
2000a778:	687b      	ldr	r3, [r7, #4]
2000a77a:	9300      	str	r3, [sp, #0]
2000a77c:	6a3b      	ldr	r3, [r7, #32]
2000a77e:	2201      	movs	r2, #1
2000a780:	2106      	movs	r1, #6
2000a782:	68f8      	ldr	r0, [r7, #12]
2000a784:	f001 fc20 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000a788:	4603      	mov	r3, r0
2000a78a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
2000a78e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000a792:	2b00      	cmp	r3, #0
2000a794:	d114      	bne.n	2000a7c0 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
2000a796:	68fb      	ldr	r3, [r7, #12]
2000a798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a79a:	69fa      	ldr	r2, [r7, #28]
2000a79c:	7812      	ldrb	r2, [r2, #0]
2000a79e:	b2d2      	uxtb	r2, r2
2000a7a0:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
2000a7a2:	68fb      	ldr	r3, [r7, #12]
2000a7a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a7a6:	1c5a      	adds	r2, r3, #1
2000a7a8:	68fb      	ldr	r3, [r7, #12]
2000a7aa:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
2000a7ac:	68fb      	ldr	r3, [r7, #12]
2000a7ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a7b0:	1e5a      	subs	r2, r3, #1
2000a7b2:	68fb      	ldr	r3, [r7, #12]
2000a7b4:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
2000a7b6:	68fb      	ldr	r3, [r7, #12]
2000a7b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a7ba:	2b00      	cmp	r3, #0
2000a7bc:	d1dc      	bne.n	2000a778 <HAL_OSPI_Receive+0xae>
2000a7be:	e000      	b.n	2000a7c2 <HAL_OSPI_Receive+0xf8>
          break;
2000a7c0:	bf00      	nop

      if (status == HAL_OK)
2000a7c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000a7c6:	2b00      	cmp	r3, #0
2000a7c8:	d11c      	bne.n	2000a804 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
2000a7ca:	687b      	ldr	r3, [r7, #4]
2000a7cc:	9300      	str	r3, [sp, #0]
2000a7ce:	6a3b      	ldr	r3, [r7, #32]
2000a7d0:	2201      	movs	r2, #1
2000a7d2:	2102      	movs	r1, #2
2000a7d4:	68f8      	ldr	r0, [r7, #12]
2000a7d6:	f001 fbf7 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000a7da:	4603      	mov	r3, r0
2000a7dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
2000a7e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000a7e4:	2b00      	cmp	r3, #0
2000a7e6:	d10d      	bne.n	2000a804 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000a7e8:	68fb      	ldr	r3, [r7, #12]
2000a7ea:	681b      	ldr	r3, [r3, #0]
2000a7ec:	2202      	movs	r2, #2
2000a7ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
2000a7f0:	68fb      	ldr	r3, [r7, #12]
2000a7f2:	2202      	movs	r2, #2
2000a7f4:	651a      	str	r2, [r3, #80]	@ 0x50
2000a7f6:	e005      	b.n	2000a804 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000a7f8:	2301      	movs	r3, #1
2000a7fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a7fe:	68fb      	ldr	r3, [r7, #12]
2000a800:	2210      	movs	r2, #16
2000a802:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a804:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
2000a808:	4618      	mov	r0, r3
2000a80a:	3728      	adds	r7, #40	@ 0x28
2000a80c:	46bd      	mov	sp, r7
2000a80e:	bd80      	pop	{r7, pc}

2000a810 <HAL_OSPI_Transmit_IT>:
  * @param  pData : pointer to data buffer
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit_IT(OSPI_HandleTypeDef *hospi, uint8_t *pData)
{
2000a810:	b480      	push	{r7}
2000a812:	b085      	sub	sp, #20
2000a814:	af00      	add	r7, sp, #0
2000a816:	6078      	str	r0, [r7, #4]
2000a818:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000a81a:	2300      	movs	r3, #0
2000a81c:	73fb      	strb	r3, [r7, #15]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a81e:	683b      	ldr	r3, [r7, #0]
2000a820:	2b00      	cmp	r3, #0
2000a822:	d105      	bne.n	2000a830 <HAL_OSPI_Transmit_IT+0x20>
  {
    status = HAL_ERROR;
2000a824:	2301      	movs	r3, #1
2000a826:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a828:	687b      	ldr	r3, [r7, #4]
2000a82a:	2208      	movs	r2, #8
2000a82c:	655a      	str	r2, [r3, #84]	@ 0x54
2000a82e:	e02d      	b.n	2000a88c <HAL_OSPI_Transmit_IT+0x7c>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a830:	687b      	ldr	r3, [r7, #4]
2000a832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a834:	2b04      	cmp	r3, #4
2000a836:	d124      	bne.n	2000a882 <HAL_OSPI_Transmit_IT+0x72>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
2000a838:	687b      	ldr	r3, [r7, #4]
2000a83a:	681b      	ldr	r3, [r3, #0]
2000a83c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a83e:	1c5a      	adds	r2, r3, #1
2000a840:	687b      	ldr	r3, [r7, #4]
2000a842:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
2000a844:	687b      	ldr	r3, [r7, #4]
2000a846:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a848:	687b      	ldr	r3, [r7, #4]
2000a84a:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
2000a84c:	687b      	ldr	r3, [r7, #4]
2000a84e:	683a      	ldr	r2, [r7, #0]
2000a850:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
2000a852:	687b      	ldr	r3, [r7, #4]
2000a854:	681b      	ldr	r3, [r3, #0]
2000a856:	681a      	ldr	r2, [r3, #0]
2000a858:	687b      	ldr	r3, [r7, #4]
2000a85a:	681b      	ldr	r3, [r3, #0]
2000a85c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000a860:	601a      	str	r2, [r3, #0]

      /* Clear flags related to interrupt */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000a862:	687b      	ldr	r3, [r7, #4]
2000a864:	681b      	ldr	r3, [r3, #0]
2000a866:	2203      	movs	r2, #3
2000a868:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_BUSY_TX;
2000a86a:	687b      	ldr	r3, [r7, #4]
2000a86c:	2218      	movs	r2, #24
2000a86e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the transfer complete, fifo threshold and transfer error interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000a870:	687b      	ldr	r3, [r7, #4]
2000a872:	681b      	ldr	r3, [r3, #0]
2000a874:	681a      	ldr	r2, [r3, #0]
2000a876:	687b      	ldr	r3, [r7, #4]
2000a878:	681b      	ldr	r3, [r3, #0]
2000a87a:	f442 22e0 	orr.w	r2, r2, #458752	@ 0x70000
2000a87e:	601a      	str	r2, [r3, #0]
2000a880:	e004      	b.n	2000a88c <HAL_OSPI_Transmit_IT+0x7c>
    }
    else
    {
      status = HAL_ERROR;
2000a882:	2301      	movs	r3, #1
2000a884:	73fb      	strb	r3, [r7, #15]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a886:	687b      	ldr	r3, [r7, #4]
2000a888:	2210      	movs	r2, #16
2000a88a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a88c:	7bfb      	ldrb	r3, [r7, #15]
}
2000a88e:	4618      	mov	r0, r3
2000a890:	3714      	adds	r7, #20
2000a892:	46bd      	mov	sp, r7
2000a894:	f85d 7b04 	ldr.w	r7, [sp], #4
2000a898:	4770      	bx	lr

2000a89a <HAL_OSPI_Receive_IT>:
  * @param  pData : pointer to data buffer
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive_IT(OSPI_HandleTypeDef *hospi, uint8_t *pData)
{
2000a89a:	b480      	push	{r7}
2000a89c:	b087      	sub	sp, #28
2000a89e:	af00      	add	r7, sp, #0
2000a8a0:	6078      	str	r0, [r7, #4]
2000a8a2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000a8a4:	2300      	movs	r3, #0
2000a8a6:	75fb      	strb	r3, [r7, #23]
  uint32_t addr_reg = hospi->Instance->AR;
2000a8a8:	687b      	ldr	r3, [r7, #4]
2000a8aa:	681b      	ldr	r3, [r3, #0]
2000a8ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a8ae:	613b      	str	r3, [r7, #16]
  uint32_t ir_reg = hospi->Instance->IR;
2000a8b0:	687b      	ldr	r3, [r7, #4]
2000a8b2:	681b      	ldr	r3, [r3, #0]
2000a8b4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000a8b8:	60fb      	str	r3, [r7, #12]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a8ba:	683b      	ldr	r3, [r7, #0]
2000a8bc:	2b00      	cmp	r3, #0
2000a8be:	d105      	bne.n	2000a8cc <HAL_OSPI_Receive_IT+0x32>
  {
    status = HAL_ERROR;
2000a8c0:	2301      	movs	r3, #1
2000a8c2:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a8c4:	687b      	ldr	r3, [r7, #4]
2000a8c6:	2208      	movs	r2, #8
2000a8c8:	655a      	str	r2, [r3, #84]	@ 0x54
2000a8ca:	e04b      	b.n	2000a964 <HAL_OSPI_Receive_IT+0xca>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a8cc:	687b      	ldr	r3, [r7, #4]
2000a8ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a8d0:	2b04      	cmp	r3, #4
2000a8d2:	d142      	bne.n	2000a95a <HAL_OSPI_Receive_IT+0xc0>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
2000a8d4:	687b      	ldr	r3, [r7, #4]
2000a8d6:	681b      	ldr	r3, [r3, #0]
2000a8d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a8da:	1c5a      	adds	r2, r3, #1
2000a8dc:	687b      	ldr	r3, [r7, #4]
2000a8de:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
2000a8e0:	687b      	ldr	r3, [r7, #4]
2000a8e2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a8e4:	687b      	ldr	r3, [r7, #4]
2000a8e6:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
2000a8e8:	687b      	ldr	r3, [r7, #4]
2000a8ea:	683a      	ldr	r2, [r7, #0]
2000a8ec:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
2000a8ee:	687b      	ldr	r3, [r7, #4]
2000a8f0:	681b      	ldr	r3, [r3, #0]
2000a8f2:	681b      	ldr	r3, [r3, #0]
2000a8f4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
2000a8f8:	687b      	ldr	r3, [r7, #4]
2000a8fa:	681b      	ldr	r3, [r3, #0]
2000a8fc:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
2000a900:	601a      	str	r2, [r3, #0]

      /* Clear flags related to interrupt */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000a902:	687b      	ldr	r3, [r7, #4]
2000a904:	681b      	ldr	r3, [r3, #0]
2000a906:	2203      	movs	r2, #3
2000a908:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_BUSY_RX;
2000a90a:	687b      	ldr	r3, [r7, #4]
2000a90c:	2228      	movs	r2, #40	@ 0x28
2000a90e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the transfer complete, fifo threshold and transfer error interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000a910:	687b      	ldr	r3, [r7, #4]
2000a912:	681b      	ldr	r3, [r3, #0]
2000a914:	681a      	ldr	r2, [r3, #0]
2000a916:	687b      	ldr	r3, [r7, #4]
2000a918:	681b      	ldr	r3, [r3, #0]
2000a91a:	f442 22e0 	orr.w	r2, r2, #458752	@ 0x70000
2000a91e:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000a920:	687b      	ldr	r3, [r7, #4]
2000a922:	68db      	ldr	r3, [r3, #12]
2000a924:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a928:	d104      	bne.n	2000a934 <HAL_OSPI_Receive_IT+0x9a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
2000a92a:	687b      	ldr	r3, [r7, #4]
2000a92c:	681b      	ldr	r3, [r3, #0]
2000a92e:	693a      	ldr	r2, [r7, #16]
2000a930:	649a      	str	r2, [r3, #72]	@ 0x48
2000a932:	e017      	b.n	2000a964 <HAL_OSPI_Receive_IT+0xca>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000a934:	687b      	ldr	r3, [r7, #4]
2000a936:	681b      	ldr	r3, [r3, #0]
2000a938:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000a93c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000a940:	2b00      	cmp	r3, #0
2000a942:	d004      	beq.n	2000a94e <HAL_OSPI_Receive_IT+0xb4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
2000a944:	687b      	ldr	r3, [r7, #4]
2000a946:	681b      	ldr	r3, [r3, #0]
2000a948:	693a      	ldr	r2, [r7, #16]
2000a94a:	649a      	str	r2, [r3, #72]	@ 0x48
2000a94c:	e00a      	b.n	2000a964 <HAL_OSPI_Receive_IT+0xca>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
2000a94e:	687b      	ldr	r3, [r7, #4]
2000a950:	681b      	ldr	r3, [r3, #0]
2000a952:	68fa      	ldr	r2, [r7, #12]
2000a954:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
2000a958:	e004      	b.n	2000a964 <HAL_OSPI_Receive_IT+0xca>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000a95a:	2301      	movs	r3, #1
2000a95c:	75fb      	strb	r3, [r7, #23]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a95e:	687b      	ldr	r3, [r7, #4]
2000a960:	2210      	movs	r2, #16
2000a962:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a964:	7dfb      	ldrb	r3, [r7, #23]
}
2000a966:	4618      	mov	r0, r3
2000a968:	371c      	adds	r7, #28
2000a96a:	46bd      	mov	sp, r7
2000a96c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000a970:	4770      	bx	lr
	...

2000a974 <HAL_OSPI_Transmit_DMA>:
  * @note   If DMA peripheral access is configured as word, the number
  *         of data and the fifo threshold should be aligned on word
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit_DMA(OSPI_HandleTypeDef *hospi, uint8_t *pData)
{
2000a974:	b580      	push	{r7, lr}
2000a976:	b086      	sub	sp, #24
2000a978:	af00      	add	r7, sp, #0
2000a97a:	6078      	str	r0, [r7, #4]
2000a97c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000a97e:	2300      	movs	r3, #0
2000a980:	75fb      	strb	r3, [r7, #23]
  uint32_t data_size = hospi->Instance->DLR + 1U;
2000a982:	687b      	ldr	r3, [r7, #4]
2000a984:	681b      	ldr	r3, [r3, #0]
2000a986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a988:	3301      	adds	r3, #1
2000a98a:	60bb      	str	r3, [r7, #8]
  DMA_QListTypeDef *p_queue = {NULL};
2000a98c:	2300      	movs	r3, #0
2000a98e:	613b      	str	r3, [r7, #16]
  uint32_t data_width = DMA_DEST_DATAWIDTH_BYTE;
2000a990:	2300      	movs	r3, #0
2000a992:	60fb      	str	r3, [r7, #12]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a994:	683b      	ldr	r3, [r7, #0]
2000a996:	2b00      	cmp	r3, #0
2000a998:	d105      	bne.n	2000a9a6 <HAL_OSPI_Transmit_DMA+0x32>
  {
    status = HAL_ERROR;
2000a99a:	2301      	movs	r3, #1
2000a99c:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a99e:	687b      	ldr	r3, [r7, #4]
2000a9a0:	2208      	movs	r2, #8
2000a9a2:	655a      	str	r2, [r3, #84]	@ 0x54
2000a9a4:	e10d      	b.n	2000abc2 <HAL_OSPI_Transmit_DMA+0x24e>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a9a6:	687b      	ldr	r3, [r7, #4]
2000a9a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a9aa:	2b04      	cmp	r3, #4
2000a9ac:	f040 8104 	bne.w	2000abb8 <HAL_OSPI_Transmit_DMA+0x244>
    {
      if ((hospi->hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2000a9b0:	687b      	ldr	r3, [r7, #4]
2000a9b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a9b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a9b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000a9ba:	2b00      	cmp	r3, #0
2000a9bc:	d017      	beq.n	2000a9ee <HAL_OSPI_Transmit_DMA+0x7a>
      {
        p_queue = hospi->hdma->LinkedListQueue;
2000a9be:	687b      	ldr	r3, [r7, #4]
2000a9c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a9c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000a9c4:	613b      	str	r3, [r7, #16]
        if ((p_queue != NULL) && (p_queue->Head != NULL))
2000a9c6:	693b      	ldr	r3, [r7, #16]
2000a9c8:	2b00      	cmp	r3, #0
2000a9ca:	d00a      	beq.n	2000a9e2 <HAL_OSPI_Transmit_DMA+0x6e>
2000a9cc:	693b      	ldr	r3, [r7, #16]
2000a9ce:	681b      	ldr	r3, [r3, #0]
2000a9d0:	2b00      	cmp	r3, #0
2000a9d2:	d006      	beq.n	2000a9e2 <HAL_OSPI_Transmit_DMA+0x6e>
        {
          data_width = p_queue->Head->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] & DMA_CTR1_DDW_LOG2;
2000a9d4:	693b      	ldr	r3, [r7, #16]
2000a9d6:	681b      	ldr	r3, [r3, #0]
2000a9d8:	681b      	ldr	r3, [r3, #0]
2000a9da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
2000a9de:	60fb      	str	r3, [r7, #12]
2000a9e0:	e009      	b.n	2000a9f6 <HAL_OSPI_Transmit_DMA+0x82>
        }
        else
        {
          /* Set Error Code */
          hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000a9e2:	687b      	ldr	r3, [r7, #4]
2000a9e4:	2204      	movs	r2, #4
2000a9e6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Return function status */
          status = HAL_ERROR;
2000a9e8:	2301      	movs	r3, #1
2000a9ea:	75fb      	strb	r3, [r7, #23]
2000a9ec:	e003      	b.n	2000a9f6 <HAL_OSPI_Transmit_DMA+0x82>
        }
      }
      else
      {
        data_width = hospi->hdma->Init.DestDataWidth;
2000a9ee:	687b      	ldr	r3, [r7, #4]
2000a9f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a9f2:	69db      	ldr	r3, [r3, #28]
2000a9f4:	60fb      	str	r3, [r7, #12]
      }
      /* Configure counters and size */
      if (data_width == DMA_DEST_DATAWIDTH_BYTE)
2000a9f6:	68fb      	ldr	r3, [r7, #12]
2000a9f8:	2b00      	cmp	r3, #0
2000a9fa:	d103      	bne.n	2000aa04 <HAL_OSPI_Transmit_DMA+0x90>
      {
        hospi->XferCount = data_size;
2000a9fc:	687b      	ldr	r3, [r7, #4]
2000a9fe:	68ba      	ldr	r2, [r7, #8]
2000aa00:	649a      	str	r2, [r3, #72]	@ 0x48
2000aa02:	e030      	b.n	2000aa66 <HAL_OSPI_Transmit_DMA+0xf2>
      }
      else if (data_width == DMA_DEST_DATAWIDTH_HALFWORD)
2000aa04:	68fb      	ldr	r3, [r7, #12]
2000aa06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000aa0a:	d114      	bne.n	2000aa36 <HAL_OSPI_Transmit_DMA+0xc2>
      {
        if (((data_size % 2U) != 0U) || ((hospi->Init.FifoThreshold % 2U) != 0U))
2000aa0c:	68bb      	ldr	r3, [r7, #8]
2000aa0e:	f003 0301 	and.w	r3, r3, #1
2000aa12:	2b00      	cmp	r3, #0
2000aa14:	d105      	bne.n	2000aa22 <HAL_OSPI_Transmit_DMA+0xae>
2000aa16:	687b      	ldr	r3, [r7, #4]
2000aa18:	685b      	ldr	r3, [r3, #4]
2000aa1a:	f003 0301 	and.w	r3, r3, #1
2000aa1e:	2b00      	cmp	r3, #0
2000aa20:	d005      	beq.n	2000aa2e <HAL_OSPI_Transmit_DMA+0xba>
        {
          /* The number of data or the fifo threshold is not aligned on halfword
          => no transfer possible with DMA peripheral access configured as halfword */
          hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000aa22:	687b      	ldr	r3, [r7, #4]
2000aa24:	2208      	movs	r2, #8
2000aa26:	655a      	str	r2, [r3, #84]	@ 0x54
          status = HAL_ERROR;
2000aa28:	2301      	movs	r3, #1
2000aa2a:	75fb      	strb	r3, [r7, #23]
2000aa2c:	e01b      	b.n	2000aa66 <HAL_OSPI_Transmit_DMA+0xf2>
        }
        else
        {
          hospi->XferCount = data_size;
2000aa2e:	687b      	ldr	r3, [r7, #4]
2000aa30:	68ba      	ldr	r2, [r7, #8]
2000aa32:	649a      	str	r2, [r3, #72]	@ 0x48
2000aa34:	e017      	b.n	2000aa66 <HAL_OSPI_Transmit_DMA+0xf2>
        }
      }
      else if (data_width == DMA_DEST_DATAWIDTH_WORD)
2000aa36:	68fb      	ldr	r3, [r7, #12]
2000aa38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000aa3c:	d113      	bne.n	2000aa66 <HAL_OSPI_Transmit_DMA+0xf2>
      {
        if (((data_size % 4U) != 0U) || ((hospi->Init.FifoThreshold % 4U) != 0U))
2000aa3e:	68bb      	ldr	r3, [r7, #8]
2000aa40:	f003 0303 	and.w	r3, r3, #3
2000aa44:	2b00      	cmp	r3, #0
2000aa46:	d105      	bne.n	2000aa54 <HAL_OSPI_Transmit_DMA+0xe0>
2000aa48:	687b      	ldr	r3, [r7, #4]
2000aa4a:	685b      	ldr	r3, [r3, #4]
2000aa4c:	f003 0303 	and.w	r3, r3, #3
2000aa50:	2b00      	cmp	r3, #0
2000aa52:	d005      	beq.n	2000aa60 <HAL_OSPI_Transmit_DMA+0xec>
        {
          /* The number of data or the fifo threshold is not aligned on word
          => no transfer possible with DMA peripheral access configured as word */
          hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000aa54:	687b      	ldr	r3, [r7, #4]
2000aa56:	2208      	movs	r2, #8
2000aa58:	655a      	str	r2, [r3, #84]	@ 0x54
          status = HAL_ERROR;
2000aa5a:	2301      	movs	r3, #1
2000aa5c:	75fb      	strb	r3, [r7, #23]
2000aa5e:	e002      	b.n	2000aa66 <HAL_OSPI_Transmit_DMA+0xf2>
        }
        else
        {
          hospi->XferCount = data_size;
2000aa60:	687b      	ldr	r3, [r7, #4]
2000aa62:	68ba      	ldr	r2, [r7, #8]
2000aa64:	649a      	str	r2, [r3, #72]	@ 0x48
      else
      {
        /* Nothing to do */
      }

      if (status == HAL_OK)
2000aa66:	7dfb      	ldrb	r3, [r7, #23]
2000aa68:	2b00      	cmp	r3, #0
2000aa6a:	f040 80aa 	bne.w	2000abc2 <HAL_OSPI_Transmit_DMA+0x24e>
      {
        hospi->XferSize = hospi->XferCount;
2000aa6e:	687b      	ldr	r3, [r7, #4]
2000aa70:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000aa72:	687b      	ldr	r3, [r7, #4]
2000aa74:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->pBuffPtr = pData;
2000aa76:	687b      	ldr	r3, [r7, #4]
2000aa78:	683a      	ldr	r2, [r7, #0]
2000aa7a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Configure CR register with functional mode as indirect write */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
2000aa7c:	687b      	ldr	r3, [r7, #4]
2000aa7e:	681b      	ldr	r3, [r3, #0]
2000aa80:	681a      	ldr	r2, [r3, #0]
2000aa82:	687b      	ldr	r3, [r7, #4]
2000aa84:	681b      	ldr	r3, [r3, #0]
2000aa86:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000aa8a:	601a      	str	r2, [r3, #0]

        /* Clear flags related to interrupt */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000aa8c:	687b      	ldr	r3, [r7, #4]
2000aa8e:	681b      	ldr	r3, [r3, #0]
2000aa90:	2203      	movs	r2, #3
2000aa92:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the state */
        hospi->State = HAL_OSPI_STATE_BUSY_TX;
2000aa94:	687b      	ldr	r3, [r7, #4]
2000aa96:	2218      	movs	r2, #24
2000aa98:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Set the DMA transfer complete callback */
        hospi->hdma->XferCpltCallback = OSPI_DMACplt;
2000aa9a:	687b      	ldr	r3, [r7, #4]
2000aa9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aa9e:	4a4b      	ldr	r2, [pc, #300]	@ (2000abcc <HAL_OSPI_Transmit_DMA+0x258>)
2000aaa0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA Half transfer complete callback */
        hospi->hdma->XferHalfCpltCallback = OSPI_DMAHalfCplt;
2000aaa2:	687b      	ldr	r3, [r7, #4]
2000aaa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aaa6:	4a4a      	ldr	r2, [pc, #296]	@ (2000abd0 <HAL_OSPI_Transmit_DMA+0x25c>)
2000aaa8:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hospi->hdma->XferErrorCallback = OSPI_DMAError;
2000aaaa:	687b      	ldr	r3, [r7, #4]
2000aaac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aaae:	4a49      	ldr	r2, [pc, #292]	@ (2000abd4 <HAL_OSPI_Transmit_DMA+0x260>)
2000aab0:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Clear the DMA abort callback */
        hospi->hdma->XferAbortCallback = NULL;
2000aab2:	687b      	ldr	r3, [r7, #4]
2000aab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aab6:	2200      	movs	r2, #0
2000aab8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Enable the transmit DMA Channel */
        if ((hospi->hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2000aaba:	687b      	ldr	r3, [r7, #4]
2000aabc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aabe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000aac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000aac4:	2b00      	cmp	r3, #0
2000aac6:	d037      	beq.n	2000ab38 <HAL_OSPI_Transmit_DMA+0x1c4>
        {
          if (hospi->hdma->LinkedListQueue != NULL)
2000aac8:	687b      	ldr	r3, [r7, #4]
2000aaca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aacc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000aace:	2b00      	cmp	r3, #0
2000aad0:	d029      	beq.n	2000ab26 <HAL_OSPI_Transmit_DMA+0x1b2>
          {
            /* Enable the DMA channel */
            MODIFY_REG(p_queue->Head->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET], \
2000aad2:	693b      	ldr	r3, [r7, #16]
2000aad4:	681b      	ldr	r3, [r3, #0]
2000aad6:	681b      	ldr	r3, [r3, #0]
2000aad8:	f023 1208 	bic.w	r2, r3, #524296	@ 0x80008
2000aadc:	693b      	ldr	r3, [r7, #16]
2000aade:	681b      	ldr	r3, [r3, #0]
2000aae0:	f042 0208 	orr.w	r2, r2, #8
2000aae4:	601a      	str	r2, [r3, #0]
                       (DMA_CTR1_SINC | DMA_CTR1_DINC), (DMA_SINC_INCREMENTED | DMA_DINC_FIXED));
            MODIFY_REG(p_queue->Head->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET], \
2000aae6:	693b      	ldr	r3, [r7, #16]
2000aae8:	681b      	ldr	r3, [r3, #0]
2000aaea:	685a      	ldr	r2, [r3, #4]
2000aaec:	693b      	ldr	r3, [r7, #16]
2000aaee:	681b      	ldr	r3, [r3, #0]
2000aaf0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
2000aaf4:	605a      	str	r2, [r3, #4]
                       DMA_CTR2_DREQ, DMA_MEMORY_TO_PERIPH);
            /* Set DMA data size*/
            p_queue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hospi->XferSize;
2000aaf6:	693b      	ldr	r3, [r7, #16]
2000aaf8:	681b      	ldr	r3, [r3, #0]
2000aafa:	687a      	ldr	r2, [r7, #4]
2000aafc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
2000aafe:	609a      	str	r2, [r3, #8]
            /* Set DMA source address */
            p_queue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)pData;
2000ab00:	693b      	ldr	r3, [r7, #16]
2000ab02:	681b      	ldr	r3, [r3, #0]
2000ab04:	683a      	ldr	r2, [r7, #0]
2000ab06:	60da      	str	r2, [r3, #12]
            /* Set DMA destination address */
            p_queue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)&hospi->Instance->DR;
2000ab08:	687b      	ldr	r3, [r7, #4]
2000ab0a:	681b      	ldr	r3, [r3, #0]
2000ab0c:	f103 0250 	add.w	r2, r3, #80	@ 0x50
2000ab10:	693b      	ldr	r3, [r7, #16]
2000ab12:	681b      	ldr	r3, [r3, #0]
2000ab14:	611a      	str	r2, [r3, #16]
            status = HAL_DMAEx_List_Start_IT(hospi->hdma);
2000ab16:	687b      	ldr	r3, [r7, #4]
2000ab18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab1a:	4618      	mov	r0, r3
2000ab1c:	f7fa f990 	bl	20004e40 <HAL_DMAEx_List_Start_IT>
2000ab20:	4603      	mov	r3, r0
2000ab22:	75fb      	strb	r3, [r7, #23]
2000ab24:	e02b      	b.n	2000ab7e <HAL_OSPI_Transmit_DMA+0x20a>
          }
          else
          {
            /* Set Error Code */
            hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000ab26:	687b      	ldr	r3, [r7, #4]
2000ab28:	2204      	movs	r2, #4
2000ab2a:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Change OSPI state */
            hospi->State = HAL_OSPI_STATE_READY;
2000ab2c:	687b      	ldr	r3, [r7, #4]
2000ab2e:	2202      	movs	r2, #2
2000ab30:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Return function status */
            status = HAL_ERROR;
2000ab32:	2301      	movs	r3, #1
2000ab34:	75fb      	strb	r3, [r7, #23]
2000ab36:	e022      	b.n	2000ab7e <HAL_OSPI_Transmit_DMA+0x20a>
          }
        }
        else
        {
          /* Configure the direction of the DMA */
          MODIFY_REG(hospi->hdma->Instance->CTR1, (DMA_CTR1_SINC | DMA_CTR1_DINC), \
2000ab38:	687b      	ldr	r3, [r7, #4]
2000ab3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab3c:	681b      	ldr	r3, [r3, #0]
2000ab3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000ab40:	f023 1208 	bic.w	r2, r3, #524296	@ 0x80008
2000ab44:	687b      	ldr	r3, [r7, #4]
2000ab46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab48:	681b      	ldr	r3, [r3, #0]
2000ab4a:	f042 0208 	orr.w	r2, r2, #8
2000ab4e:	641a      	str	r2, [r3, #64]	@ 0x40
                     (DMA_SINC_INCREMENTED | DMA_DINC_FIXED));
          MODIFY_REG(hospi->hdma->Instance->CTR2, DMA_CTR2_DREQ, DMA_MEMORY_TO_PERIPH);
2000ab50:	687b      	ldr	r3, [r7, #4]
2000ab52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab54:	681b      	ldr	r3, [r3, #0]
2000ab56:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
2000ab58:	687b      	ldr	r3, [r7, #4]
2000ab5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab5c:	681b      	ldr	r3, [r3, #0]
2000ab5e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
2000ab62:	645a      	str	r2, [r3, #68]	@ 0x44

          status = HAL_DMA_Start_IT(hospi->hdma, (uint32_t)pData, (uint32_t)&hospi->Instance->DR, hospi->XferSize);
2000ab64:	687b      	ldr	r3, [r7, #4]
2000ab66:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
2000ab68:	6839      	ldr	r1, [r7, #0]
2000ab6a:	687b      	ldr	r3, [r7, #4]
2000ab6c:	681b      	ldr	r3, [r3, #0]
2000ab6e:	3350      	adds	r3, #80	@ 0x50
2000ab70:	461a      	mov	r2, r3
2000ab72:	687b      	ldr	r3, [r7, #4]
2000ab74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000ab76:	f7f8 ff71 	bl	20003a5c <HAL_DMA_Start_IT>
2000ab7a:	4603      	mov	r3, r0
2000ab7c:	75fb      	strb	r3, [r7, #23]
        }

        if (status == HAL_OK)
2000ab7e:	7dfb      	ldrb	r3, [r7, #23]
2000ab80:	2b00      	cmp	r3, #0
2000ab82:	d110      	bne.n	2000aba6 <HAL_OSPI_Transmit_DMA+0x232>
        {
          /* Enable the transfer error interrupt */
          __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TE);
2000ab84:	687b      	ldr	r3, [r7, #4]
2000ab86:	681b      	ldr	r3, [r3, #0]
2000ab88:	681a      	ldr	r2, [r3, #0]
2000ab8a:	687b      	ldr	r3, [r7, #4]
2000ab8c:	681b      	ldr	r3, [r3, #0]
2000ab8e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
2000ab92:	601a      	str	r2, [r3, #0]

          /* Enable the DMA transfer by setting the DMAEN bit  */
          SET_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000ab94:	687b      	ldr	r3, [r7, #4]
2000ab96:	681b      	ldr	r3, [r3, #0]
2000ab98:	681a      	ldr	r2, [r3, #0]
2000ab9a:	687b      	ldr	r3, [r7, #4]
2000ab9c:	681b      	ldr	r3, [r3, #0]
2000ab9e:	f042 0204 	orr.w	r2, r2, #4
2000aba2:	601a      	str	r2, [r3, #0]
2000aba4:	e00d      	b.n	2000abc2 <HAL_OSPI_Transmit_DMA+0x24e>
        }
        else
        {
          status = HAL_ERROR;
2000aba6:	2301      	movs	r3, #1
2000aba8:	75fb      	strb	r3, [r7, #23]
          hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000abaa:	687b      	ldr	r3, [r7, #4]
2000abac:	2204      	movs	r2, #4
2000abae:	655a      	str	r2, [r3, #84]	@ 0x54
          hospi->State = HAL_OSPI_STATE_READY;
2000abb0:	687b      	ldr	r3, [r7, #4]
2000abb2:	2202      	movs	r2, #2
2000abb4:	651a      	str	r2, [r3, #80]	@ 0x50
2000abb6:	e004      	b.n	2000abc2 <HAL_OSPI_Transmit_DMA+0x24e>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000abb8:	2301      	movs	r3, #1
2000abba:	75fb      	strb	r3, [r7, #23]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000abbc:	687b      	ldr	r3, [r7, #4]
2000abbe:	2210      	movs	r2, #16
2000abc0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000abc2:	7dfb      	ldrb	r3, [r7, #23]
}
2000abc4:	4618      	mov	r0, r3
2000abc6:	3718      	adds	r7, #24
2000abc8:	46bd      	mov	sp, r7
2000abca:	bd80      	pop	{r7, pc}
2000abcc:	2000be71 	.word	0x2000be71
2000abd0:	2000bec1 	.word	0x2000bec1
2000abd4:	2000bef7 	.word	0x2000bef7

2000abd8 <HAL_OSPI_Receive_DMA>:
  * @note   If DMA peripheral access is configured as word, the number
  *         of data and the fifo threshold should be aligned on word
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive_DMA(OSPI_HandleTypeDef *hospi, uint8_t *pData)
{
2000abd8:	b580      	push	{r7, lr}
2000abda:	b088      	sub	sp, #32
2000abdc:	af00      	add	r7, sp, #0
2000abde:	6078      	str	r0, [r7, #4]
2000abe0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000abe2:	2300      	movs	r3, #0
2000abe4:	77fb      	strb	r3, [r7, #31]
  uint32_t data_size = hospi->Instance->DLR + 1U;
2000abe6:	687b      	ldr	r3, [r7, #4]
2000abe8:	681b      	ldr	r3, [r3, #0]
2000abea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000abec:	3301      	adds	r3, #1
2000abee:	613b      	str	r3, [r7, #16]
  uint32_t addr_reg = hospi->Instance->AR;
2000abf0:	687b      	ldr	r3, [r7, #4]
2000abf2:	681b      	ldr	r3, [r3, #0]
2000abf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000abf6:	60fb      	str	r3, [r7, #12]
  uint32_t ir_reg = hospi->Instance->IR;
2000abf8:	687b      	ldr	r3, [r7, #4]
2000abfa:	681b      	ldr	r3, [r3, #0]
2000abfc:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000ac00:	60bb      	str	r3, [r7, #8]
  DMA_QListTypeDef *p_queue = {NULL};
2000ac02:	2300      	movs	r3, #0
2000ac04:	61bb      	str	r3, [r7, #24]
  uint32_t data_width = DMA_DEST_DATAWIDTH_BYTE;
2000ac06:	2300      	movs	r3, #0
2000ac08:	617b      	str	r3, [r7, #20]
  /* Check the data pointer allocation */
  if (pData == NULL)
2000ac0a:	683b      	ldr	r3, [r7, #0]
2000ac0c:	2b00      	cmp	r3, #0
2000ac0e:	d105      	bne.n	2000ac1c <HAL_OSPI_Receive_DMA+0x44>
  {
    status = HAL_ERROR;
2000ac10:	2301      	movs	r3, #1
2000ac12:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000ac14:	687b      	ldr	r3, [r7, #4]
2000ac16:	2208      	movs	r2, #8
2000ac18:	655a      	str	r2, [r3, #84]	@ 0x54
2000ac1a:	e12b      	b.n	2000ae74 <HAL_OSPI_Receive_DMA+0x29c>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000ac1c:	687b      	ldr	r3, [r7, #4]
2000ac1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000ac20:	2b04      	cmp	r3, #4
2000ac22:	f040 8122 	bne.w	2000ae6a <HAL_OSPI_Receive_DMA+0x292>
    {
      if ((hospi->hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2000ac26:	687b      	ldr	r3, [r7, #4]
2000ac28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ac2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000ac2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000ac30:	2b00      	cmp	r3, #0
2000ac32:	d017      	beq.n	2000ac64 <HAL_OSPI_Receive_DMA+0x8c>
      {
        p_queue = hospi->hdma->LinkedListQueue;
2000ac34:	687b      	ldr	r3, [r7, #4]
2000ac36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ac38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000ac3a:	61bb      	str	r3, [r7, #24]
        if ((p_queue != NULL) && (p_queue->Head != NULL))
2000ac3c:	69bb      	ldr	r3, [r7, #24]
2000ac3e:	2b00      	cmp	r3, #0
2000ac40:	d00a      	beq.n	2000ac58 <HAL_OSPI_Receive_DMA+0x80>
2000ac42:	69bb      	ldr	r3, [r7, #24]
2000ac44:	681b      	ldr	r3, [r3, #0]
2000ac46:	2b00      	cmp	r3, #0
2000ac48:	d006      	beq.n	2000ac58 <HAL_OSPI_Receive_DMA+0x80>
        {
          data_width = p_queue->Head->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] & DMA_CTR1_DDW_LOG2;
2000ac4a:	69bb      	ldr	r3, [r7, #24]
2000ac4c:	681b      	ldr	r3, [r3, #0]
2000ac4e:	681b      	ldr	r3, [r3, #0]
2000ac50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
2000ac54:	617b      	str	r3, [r7, #20]
2000ac56:	e009      	b.n	2000ac6c <HAL_OSPI_Receive_DMA+0x94>
        }
        else
        {
          /* Set Error Code */
          hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000ac58:	687b      	ldr	r3, [r7, #4]
2000ac5a:	2204      	movs	r2, #4
2000ac5c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Return function status */
          status = HAL_ERROR;
2000ac5e:	2301      	movs	r3, #1
2000ac60:	77fb      	strb	r3, [r7, #31]
2000ac62:	e003      	b.n	2000ac6c <HAL_OSPI_Receive_DMA+0x94>
        }
      }
      else
      {
        data_width = hospi->hdma->Init.DestDataWidth;
2000ac64:	687b      	ldr	r3, [r7, #4]
2000ac66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ac68:	69db      	ldr	r3, [r3, #28]
2000ac6a:	617b      	str	r3, [r7, #20]
      }

      /* Configure counters and size */
      if (data_width == DMA_DEST_DATAWIDTH_BYTE)
2000ac6c:	697b      	ldr	r3, [r7, #20]
2000ac6e:	2b00      	cmp	r3, #0
2000ac70:	d103      	bne.n	2000ac7a <HAL_OSPI_Receive_DMA+0xa2>
      {
        hospi->XferCount = data_size;
2000ac72:	687b      	ldr	r3, [r7, #4]
2000ac74:	693a      	ldr	r2, [r7, #16]
2000ac76:	649a      	str	r2, [r3, #72]	@ 0x48
2000ac78:	e030      	b.n	2000acdc <HAL_OSPI_Receive_DMA+0x104>
      }
      else if (data_width == DMA_DEST_DATAWIDTH_HALFWORD)
2000ac7a:	697b      	ldr	r3, [r7, #20]
2000ac7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000ac80:	d114      	bne.n	2000acac <HAL_OSPI_Receive_DMA+0xd4>
      {
        if (((data_size % 2U) != 0U) || ((hospi->Init.FifoThreshold % 2U) != 0U))
2000ac82:	693b      	ldr	r3, [r7, #16]
2000ac84:	f003 0301 	and.w	r3, r3, #1
2000ac88:	2b00      	cmp	r3, #0
2000ac8a:	d105      	bne.n	2000ac98 <HAL_OSPI_Receive_DMA+0xc0>
2000ac8c:	687b      	ldr	r3, [r7, #4]
2000ac8e:	685b      	ldr	r3, [r3, #4]
2000ac90:	f003 0301 	and.w	r3, r3, #1
2000ac94:	2b00      	cmp	r3, #0
2000ac96:	d005      	beq.n	2000aca4 <HAL_OSPI_Receive_DMA+0xcc>
        {
          /* The number of data or the fifo threshold is not aligned on halfword
          => no transfer possible with DMA peripheral access configured as halfword */
          hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000ac98:	687b      	ldr	r3, [r7, #4]
2000ac9a:	2208      	movs	r2, #8
2000ac9c:	655a      	str	r2, [r3, #84]	@ 0x54
          status = HAL_ERROR;
2000ac9e:	2301      	movs	r3, #1
2000aca0:	77fb      	strb	r3, [r7, #31]
2000aca2:	e01b      	b.n	2000acdc <HAL_OSPI_Receive_DMA+0x104>
        }
        else
        {
          hospi->XferCount = data_size;
2000aca4:	687b      	ldr	r3, [r7, #4]
2000aca6:	693a      	ldr	r2, [r7, #16]
2000aca8:	649a      	str	r2, [r3, #72]	@ 0x48
2000acaa:	e017      	b.n	2000acdc <HAL_OSPI_Receive_DMA+0x104>
        }
      }
      else if (data_width == DMA_DEST_DATAWIDTH_WORD)
2000acac:	697b      	ldr	r3, [r7, #20]
2000acae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000acb2:	d113      	bne.n	2000acdc <HAL_OSPI_Receive_DMA+0x104>
      {
        if (((data_size % 4U) != 0U) || ((hospi->Init.FifoThreshold % 4U) != 0U))
2000acb4:	693b      	ldr	r3, [r7, #16]
2000acb6:	f003 0303 	and.w	r3, r3, #3
2000acba:	2b00      	cmp	r3, #0
2000acbc:	d105      	bne.n	2000acca <HAL_OSPI_Receive_DMA+0xf2>
2000acbe:	687b      	ldr	r3, [r7, #4]
2000acc0:	685b      	ldr	r3, [r3, #4]
2000acc2:	f003 0303 	and.w	r3, r3, #3
2000acc6:	2b00      	cmp	r3, #0
2000acc8:	d005      	beq.n	2000acd6 <HAL_OSPI_Receive_DMA+0xfe>
        {
          /* The number of data or the fifo threshold is not aligned on word
          => no transfer possible with DMA peripheral access configured as word */
          hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000acca:	687b      	ldr	r3, [r7, #4]
2000accc:	2208      	movs	r2, #8
2000acce:	655a      	str	r2, [r3, #84]	@ 0x54
          status = HAL_ERROR;
2000acd0:	2301      	movs	r3, #1
2000acd2:	77fb      	strb	r3, [r7, #31]
2000acd4:	e002      	b.n	2000acdc <HAL_OSPI_Receive_DMA+0x104>
        }
        else
        {
          hospi->XferCount = data_size;
2000acd6:	687b      	ldr	r3, [r7, #4]
2000acd8:	693a      	ldr	r2, [r7, #16]
2000acda:	649a      	str	r2, [r3, #72]	@ 0x48
      else
      {
        /* Nothing to do */
      }

      if (status == HAL_OK)
2000acdc:	7ffb      	ldrb	r3, [r7, #31]
2000acde:	2b00      	cmp	r3, #0
2000ace0:	f040 80c8 	bne.w	2000ae74 <HAL_OSPI_Receive_DMA+0x29c>
      {
        hospi->XferSize  = hospi->XferCount;
2000ace4:	687b      	ldr	r3, [r7, #4]
2000ace6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000ace8:	687b      	ldr	r3, [r7, #4]
2000acea:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->pBuffPtr  = pData;
2000acec:	687b      	ldr	r3, [r7, #4]
2000acee:	683a      	ldr	r2, [r7, #0]
2000acf0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Configure CR register with functional mode as indirect read */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
2000acf2:	687b      	ldr	r3, [r7, #4]
2000acf4:	681b      	ldr	r3, [r3, #0]
2000acf6:	681b      	ldr	r3, [r3, #0]
2000acf8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
2000acfc:	687b      	ldr	r3, [r7, #4]
2000acfe:	681b      	ldr	r3, [r3, #0]
2000ad00:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
2000ad04:	601a      	str	r2, [r3, #0]

        /* Clear flags related to interrupt */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000ad06:	687b      	ldr	r3, [r7, #4]
2000ad08:	681b      	ldr	r3, [r3, #0]
2000ad0a:	2203      	movs	r2, #3
2000ad0c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the state */
        hospi->State = HAL_OSPI_STATE_BUSY_RX;
2000ad0e:	687b      	ldr	r3, [r7, #4]
2000ad10:	2228      	movs	r2, #40	@ 0x28
2000ad12:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Set the DMA transfer complete callback */
        hospi->hdma->XferCpltCallback = OSPI_DMACplt;
2000ad14:	687b      	ldr	r3, [r7, #4]
2000ad16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad18:	4a59      	ldr	r2, [pc, #356]	@ (2000ae80 <HAL_OSPI_Receive_DMA+0x2a8>)
2000ad1a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA Half transfer complete callback */
        hospi->hdma->XferHalfCpltCallback = OSPI_DMAHalfCplt;
2000ad1c:	687b      	ldr	r3, [r7, #4]
2000ad1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad20:	4a58      	ldr	r2, [pc, #352]	@ (2000ae84 <HAL_OSPI_Receive_DMA+0x2ac>)
2000ad22:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hospi->hdma->XferErrorCallback = OSPI_DMAError;
2000ad24:	687b      	ldr	r3, [r7, #4]
2000ad26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad28:	4a57      	ldr	r2, [pc, #348]	@ (2000ae88 <HAL_OSPI_Receive_DMA+0x2b0>)
2000ad2a:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Clear the DMA abort callback */
        hospi->hdma->XferAbortCallback = NULL;
2000ad2c:	687b      	ldr	r3, [r7, #4]
2000ad2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad30:	2200      	movs	r2, #0
2000ad32:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Enable the transmit DMA Channel */
        if ((hospi->hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2000ad34:	687b      	ldr	r3, [r7, #4]
2000ad36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000ad3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000ad3e:	2b00      	cmp	r3, #0
2000ad40:	d037      	beq.n	2000adb2 <HAL_OSPI_Receive_DMA+0x1da>
        {
          if (hospi->hdma->LinkedListQueue != NULL)
2000ad42:	687b      	ldr	r3, [r7, #4]
2000ad44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000ad48:	2b00      	cmp	r3, #0
2000ad4a:	d029      	beq.n	2000ada0 <HAL_OSPI_Receive_DMA+0x1c8>
          {
            /* Enable the DMA channel */
            MODIFY_REG(p_queue->Head->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET], \
2000ad4c:	69bb      	ldr	r3, [r7, #24]
2000ad4e:	681b      	ldr	r3, [r3, #0]
2000ad50:	681b      	ldr	r3, [r3, #0]
2000ad52:	f023 1208 	bic.w	r2, r3, #524296	@ 0x80008
2000ad56:	69bb      	ldr	r3, [r7, #24]
2000ad58:	681b      	ldr	r3, [r3, #0]
2000ad5a:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
2000ad5e:	601a      	str	r2, [r3, #0]
                       (DMA_CTR1_SINC | DMA_CTR1_DINC), (DMA_SINC_FIXED | DMA_DINC_INCREMENTED));
            MODIFY_REG(p_queue->Head->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET], \
2000ad60:	69bb      	ldr	r3, [r7, #24]
2000ad62:	681b      	ldr	r3, [r3, #0]
2000ad64:	685a      	ldr	r2, [r3, #4]
2000ad66:	69bb      	ldr	r3, [r7, #24]
2000ad68:	681b      	ldr	r3, [r3, #0]
2000ad6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
2000ad6e:	605a      	str	r2, [r3, #4]
                       DMA_CTR2_DREQ, DMA_PERIPH_TO_MEMORY);
            /* Set DMA data size */
            p_queue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hospi->XferSize;
2000ad70:	69bb      	ldr	r3, [r7, #24]
2000ad72:	681b      	ldr	r3, [r3, #0]
2000ad74:	687a      	ldr	r2, [r7, #4]
2000ad76:	6c52      	ldr	r2, [r2, #68]	@ 0x44
2000ad78:	609a      	str	r2, [r3, #8]
            /* Set DMA source address */
            p_queue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)&hospi->Instance->DR;
2000ad7a:	687b      	ldr	r3, [r7, #4]
2000ad7c:	681b      	ldr	r3, [r3, #0]
2000ad7e:	f103 0250 	add.w	r2, r3, #80	@ 0x50
2000ad82:	69bb      	ldr	r3, [r7, #24]
2000ad84:	681b      	ldr	r3, [r3, #0]
2000ad86:	60da      	str	r2, [r3, #12]
            /* Set DMA destination address */
            p_queue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
2000ad88:	69bb      	ldr	r3, [r7, #24]
2000ad8a:	681b      	ldr	r3, [r3, #0]
2000ad8c:	683a      	ldr	r2, [r7, #0]
2000ad8e:	611a      	str	r2, [r3, #16]

            status = HAL_DMAEx_List_Start_IT(hospi->hdma);
2000ad90:	687b      	ldr	r3, [r7, #4]
2000ad92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad94:	4618      	mov	r0, r3
2000ad96:	f7fa f853 	bl	20004e40 <HAL_DMAEx_List_Start_IT>
2000ad9a:	4603      	mov	r3, r0
2000ad9c:	77fb      	strb	r3, [r7, #31]
2000ad9e:	e02b      	b.n	2000adf8 <HAL_OSPI_Receive_DMA+0x220>
          }
          else
          {
            /* Set Error Code */
            hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000ada0:	687b      	ldr	r3, [r7, #4]
2000ada2:	2204      	movs	r2, #4
2000ada4:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Change OSPI state */
            hospi->State = HAL_OSPI_STATE_READY;
2000ada6:	687b      	ldr	r3, [r7, #4]
2000ada8:	2202      	movs	r2, #2
2000adaa:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Return function status */
            status = HAL_ERROR;
2000adac:	2301      	movs	r3, #1
2000adae:	77fb      	strb	r3, [r7, #31]
2000adb0:	e022      	b.n	2000adf8 <HAL_OSPI_Receive_DMA+0x220>


        else
        {
          /* Configure the direction of the DMA */
          MODIFY_REG(hospi->hdma->Instance->CTR1, (DMA_CTR1_SINC | DMA_CTR1_DINC), \
2000adb2:	687b      	ldr	r3, [r7, #4]
2000adb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000adb6:	681b      	ldr	r3, [r3, #0]
2000adb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000adba:	f023 1208 	bic.w	r2, r3, #524296	@ 0x80008
2000adbe:	687b      	ldr	r3, [r7, #4]
2000adc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000adc2:	681b      	ldr	r3, [r3, #0]
2000adc4:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
2000adc8:	641a      	str	r2, [r3, #64]	@ 0x40
                     (DMA_SINC_FIXED | DMA_DINC_INCREMENTED));
          MODIFY_REG(hospi->hdma->Instance->CTR2, DMA_CTR2_DREQ, DMA_PERIPH_TO_MEMORY);
2000adca:	687b      	ldr	r3, [r7, #4]
2000adcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000adce:	681b      	ldr	r3, [r3, #0]
2000add0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
2000add2:	687b      	ldr	r3, [r7, #4]
2000add4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000add6:	681b      	ldr	r3, [r3, #0]
2000add8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
2000addc:	645a      	str	r2, [r3, #68]	@ 0x44

          status = HAL_DMA_Start_IT(hospi->hdma, (uint32_t)&hospi->Instance->DR, (uint32_t)pData, hospi->XferSize);
2000adde:	687b      	ldr	r3, [r7, #4]
2000ade0:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
2000ade2:	687b      	ldr	r3, [r7, #4]
2000ade4:	681b      	ldr	r3, [r3, #0]
2000ade6:	3350      	adds	r3, #80	@ 0x50
2000ade8:	4619      	mov	r1, r3
2000adea:	683a      	ldr	r2, [r7, #0]
2000adec:	687b      	ldr	r3, [r7, #4]
2000adee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000adf0:	f7f8 fe34 	bl	20003a5c <HAL_DMA_Start_IT>
2000adf4:	4603      	mov	r3, r0
2000adf6:	77fb      	strb	r3, [r7, #31]
        }
        if (status == HAL_OK)
2000adf8:	7ffb      	ldrb	r3, [r7, #31]
2000adfa:	2b00      	cmp	r3, #0
2000adfc:	d12c      	bne.n	2000ae58 <HAL_OSPI_Receive_DMA+0x280>
        {
          /* Enable the transfer error interrupt */
          __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TE);
2000adfe:	687b      	ldr	r3, [r7, #4]
2000ae00:	681b      	ldr	r3, [r3, #0]
2000ae02:	681a      	ldr	r2, [r3, #0]
2000ae04:	687b      	ldr	r3, [r7, #4]
2000ae06:	681b      	ldr	r3, [r3, #0]
2000ae08:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
2000ae0c:	601a      	str	r2, [r3, #0]

          /* Trig the transfer by re-writing address or instruction register */
          if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000ae0e:	687b      	ldr	r3, [r7, #4]
2000ae10:	68db      	ldr	r3, [r3, #12]
2000ae12:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000ae16:	d104      	bne.n	2000ae22 <HAL_OSPI_Receive_DMA+0x24a>
          {
            WRITE_REG(hospi->Instance->AR, addr_reg);
2000ae18:	687b      	ldr	r3, [r7, #4]
2000ae1a:	681b      	ldr	r3, [r3, #0]
2000ae1c:	68fa      	ldr	r2, [r7, #12]
2000ae1e:	649a      	str	r2, [r3, #72]	@ 0x48
2000ae20:	e011      	b.n	2000ae46 <HAL_OSPI_Receive_DMA+0x26e>
          }
          else
          {
            if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000ae22:	687b      	ldr	r3, [r7, #4]
2000ae24:	681b      	ldr	r3, [r3, #0]
2000ae26:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000ae2a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000ae2e:	2b00      	cmp	r3, #0
2000ae30:	d004      	beq.n	2000ae3c <HAL_OSPI_Receive_DMA+0x264>
            {
              WRITE_REG(hospi->Instance->AR, addr_reg);
2000ae32:	687b      	ldr	r3, [r7, #4]
2000ae34:	681b      	ldr	r3, [r3, #0]
2000ae36:	68fa      	ldr	r2, [r7, #12]
2000ae38:	649a      	str	r2, [r3, #72]	@ 0x48
2000ae3a:	e004      	b.n	2000ae46 <HAL_OSPI_Receive_DMA+0x26e>
            }
            else
            {
              WRITE_REG(hospi->Instance->IR, ir_reg);
2000ae3c:	687b      	ldr	r3, [r7, #4]
2000ae3e:	681b      	ldr	r3, [r3, #0]
2000ae40:	68ba      	ldr	r2, [r7, #8]
2000ae42:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
            }
          }

          /* Enable the DMA transfer by setting the DMAEN bit  */
          SET_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000ae46:	687b      	ldr	r3, [r7, #4]
2000ae48:	681b      	ldr	r3, [r3, #0]
2000ae4a:	681a      	ldr	r2, [r3, #0]
2000ae4c:	687b      	ldr	r3, [r7, #4]
2000ae4e:	681b      	ldr	r3, [r3, #0]
2000ae50:	f042 0204 	orr.w	r2, r2, #4
2000ae54:	601a      	str	r2, [r3, #0]
2000ae56:	e00d      	b.n	2000ae74 <HAL_OSPI_Receive_DMA+0x29c>
        }
        else
        {
          status = HAL_ERROR;
2000ae58:	2301      	movs	r3, #1
2000ae5a:	77fb      	strb	r3, [r7, #31]
          hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000ae5c:	687b      	ldr	r3, [r7, #4]
2000ae5e:	2204      	movs	r2, #4
2000ae60:	655a      	str	r2, [r3, #84]	@ 0x54
          hospi->State = HAL_OSPI_STATE_READY;
2000ae62:	687b      	ldr	r3, [r7, #4]
2000ae64:	2202      	movs	r2, #2
2000ae66:	651a      	str	r2, [r3, #80]	@ 0x50
2000ae68:	e004      	b.n	2000ae74 <HAL_OSPI_Receive_DMA+0x29c>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000ae6a:	2301      	movs	r3, #1
2000ae6c:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000ae6e:	687b      	ldr	r3, [r7, #4]
2000ae70:	2210      	movs	r2, #16
2000ae72:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000ae74:	7ffb      	ldrb	r3, [r7, #31]
}
2000ae76:	4618      	mov	r0, r3
2000ae78:	3720      	adds	r7, #32
2000ae7a:	46bd      	mov	sp, r7
2000ae7c:	bd80      	pop	{r7, pc}
2000ae7e:	bf00      	nop
2000ae80:	2000be71 	.word	0x2000be71
2000ae84:	2000bec1 	.word	0x2000bec1
2000ae88:	2000bef7 	.word	0x2000bef7

2000ae8c <HAL_OSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
2000ae8c:	b580      	push	{r7, lr}
2000ae8e:	b08a      	sub	sp, #40	@ 0x28
2000ae90:	af02      	add	r7, sp, #8
2000ae92:	60f8      	str	r0, [r7, #12]
2000ae94:	60b9      	str	r1, [r7, #8]
2000ae96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000ae98:	f7f7 fd34 	bl	20002904 <HAL_GetTick>
2000ae9c:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
2000ae9e:	68fb      	ldr	r3, [r7, #12]
2000aea0:	681b      	ldr	r3, [r3, #0]
2000aea2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000aea4:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
2000aea6:	68fb      	ldr	r3, [r7, #12]
2000aea8:	681b      	ldr	r3, [r3, #0]
2000aeaa:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000aeae:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
2000aeb0:	68fb      	ldr	r3, [r7, #12]
2000aeb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000aeb4:	2b04      	cmp	r3, #4
2000aeb6:	d164      	bne.n	2000af82 <HAL_OSPI_AutoPolling+0xf6>
2000aeb8:	68bb      	ldr	r3, [r7, #8]
2000aeba:	68db      	ldr	r3, [r3, #12]
2000aebc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000aec0:	d15f      	bne.n	2000af82 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000aec2:	687b      	ldr	r3, [r7, #4]
2000aec4:	9300      	str	r3, [sp, #0]
2000aec6:	69bb      	ldr	r3, [r7, #24]
2000aec8:	2200      	movs	r2, #0
2000aeca:	2120      	movs	r1, #32
2000aecc:	68f8      	ldr	r0, [r7, #12]
2000aece:	f001 f87b 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000aed2:	4603      	mov	r3, r0
2000aed4:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
2000aed6:	7ffb      	ldrb	r3, [r7, #31]
2000aed8:	2b00      	cmp	r3, #0
2000aeda:	d158      	bne.n	2000af8e <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
2000aedc:	68fb      	ldr	r3, [r7, #12]
2000aede:	681b      	ldr	r3, [r3, #0]
2000aee0:	68ba      	ldr	r2, [r7, #8]
2000aee2:	6812      	ldr	r2, [r2, #0]
2000aee4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
2000aee8:	68fb      	ldr	r3, [r7, #12]
2000aeea:	681b      	ldr	r3, [r3, #0]
2000aeec:	68ba      	ldr	r2, [r7, #8]
2000aeee:	6852      	ldr	r2, [r2, #4]
2000aef0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
2000aef4:	68fb      	ldr	r3, [r7, #12]
2000aef6:	681b      	ldr	r3, [r3, #0]
2000aef8:	68ba      	ldr	r2, [r7, #8]
2000aefa:	6912      	ldr	r2, [r2, #16]
2000aefc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
2000af00:	68fb      	ldr	r3, [r7, #12]
2000af02:	681b      	ldr	r3, [r3, #0]
2000af04:	681b      	ldr	r3, [r3, #0]
2000af06:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
2000af0a:	68bb      	ldr	r3, [r7, #8]
2000af0c:	6899      	ldr	r1, [r3, #8]
2000af0e:	68bb      	ldr	r3, [r7, #8]
2000af10:	68db      	ldr	r3, [r3, #12]
2000af12:	430b      	orrs	r3, r1
2000af14:	431a      	orrs	r2, r3
2000af16:	68fb      	ldr	r3, [r7, #12]
2000af18:	681b      	ldr	r3, [r3, #0]
2000af1a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
2000af1e:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000af20:	68fb      	ldr	r3, [r7, #12]
2000af22:	68db      	ldr	r3, [r3, #12]
2000af24:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000af28:	d104      	bne.n	2000af34 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
2000af2a:	68fb      	ldr	r3, [r7, #12]
2000af2c:	681b      	ldr	r3, [r3, #0]
2000af2e:	697a      	ldr	r2, [r7, #20]
2000af30:	649a      	str	r2, [r3, #72]	@ 0x48
2000af32:	e011      	b.n	2000af58 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000af34:	68fb      	ldr	r3, [r7, #12]
2000af36:	681b      	ldr	r3, [r3, #0]
2000af38:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000af3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000af40:	2b00      	cmp	r3, #0
2000af42:	d004      	beq.n	2000af4e <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
2000af44:	68fb      	ldr	r3, [r7, #12]
2000af46:	681b      	ldr	r3, [r3, #0]
2000af48:	697a      	ldr	r2, [r7, #20]
2000af4a:	649a      	str	r2, [r3, #72]	@ 0x48
2000af4c:	e004      	b.n	2000af58 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
2000af4e:	68fb      	ldr	r3, [r7, #12]
2000af50:	681b      	ldr	r3, [r3, #0]
2000af52:	693a      	ldr	r2, [r7, #16]
2000af54:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
2000af58:	687b      	ldr	r3, [r7, #4]
2000af5a:	9300      	str	r3, [sp, #0]
2000af5c:	69bb      	ldr	r3, [r7, #24]
2000af5e:	2201      	movs	r2, #1
2000af60:	2108      	movs	r1, #8
2000af62:	68f8      	ldr	r0, [r7, #12]
2000af64:	f001 f830 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000af68:	4603      	mov	r3, r0
2000af6a:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
2000af6c:	7ffb      	ldrb	r3, [r7, #31]
2000af6e:	2b00      	cmp	r3, #0
2000af70:	d10d      	bne.n	2000af8e <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
2000af72:	68fb      	ldr	r3, [r7, #12]
2000af74:	681b      	ldr	r3, [r3, #0]
2000af76:	2208      	movs	r2, #8
2000af78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000af7a:	68fb      	ldr	r3, [r7, #12]
2000af7c:	2202      	movs	r2, #2
2000af7e:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000af80:	e005      	b.n	2000af8e <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000af82:	2301      	movs	r3, #1
2000af84:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000af86:	68fb      	ldr	r3, [r7, #12]
2000af88:	2210      	movs	r2, #16
2000af8a:	655a      	str	r2, [r3, #84]	@ 0x54
2000af8c:	e000      	b.n	2000af90 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
2000af8e:	bf00      	nop
  }

  /* Return function status */
  return status;
2000af90:	7ffb      	ldrb	r3, [r7, #31]
}
2000af92:	4618      	mov	r0, r3
2000af94:	3720      	adds	r7, #32
2000af96:	46bd      	mov	sp, r7
2000af98:	bd80      	pop	{r7, pc}

2000af9a <HAL_OSPI_AutoPolling_IT>:
  * @param  cfg   : structure that contains the polling configuration information.
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling_IT(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg)
{
2000af9a:	b580      	push	{r7, lr}
2000af9c:	b088      	sub	sp, #32
2000af9e:	af02      	add	r7, sp, #8
2000afa0:	6078      	str	r0, [r7, #4]
2000afa2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000afa4:	f7f7 fcae 	bl	20002904 <HAL_GetTick>
2000afa8:	6138      	str	r0, [r7, #16]
  uint32_t addr_reg = hospi->Instance->AR;
2000afaa:	687b      	ldr	r3, [r7, #4]
2000afac:	681b      	ldr	r3, [r3, #0]
2000afae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000afb0:	60fb      	str	r3, [r7, #12]
  uint32_t ir_reg = hospi->Instance->IR;
2000afb2:	687b      	ldr	r3, [r7, #4]
2000afb4:	681b      	ldr	r3, [r3, #0]
2000afb6:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000afba:	60bb      	str	r3, [r7, #8]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000afbc:	687b      	ldr	r3, [r7, #4]
2000afbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000afc0:	2b04      	cmp	r3, #4
2000afc2:	d15b      	bne.n	2000b07c <HAL_OSPI_AutoPolling_IT+0xe2>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
2000afc4:	687b      	ldr	r3, [r7, #4]
2000afc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000afc8:	9300      	str	r3, [sp, #0]
2000afca:	693b      	ldr	r3, [r7, #16]
2000afcc:	2200      	movs	r2, #0
2000afce:	2120      	movs	r1, #32
2000afd0:	6878      	ldr	r0, [r7, #4]
2000afd2:	f000 fff9 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000afd6:	4603      	mov	r3, r0
2000afd8:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
2000afda:	7dfb      	ldrb	r3, [r7, #23]
2000afdc:	2b00      	cmp	r3, #0
2000afde:	d152      	bne.n	2000b086 <HAL_OSPI_AutoPolling_IT+0xec>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
2000afe0:	687b      	ldr	r3, [r7, #4]
2000afe2:	681b      	ldr	r3, [r3, #0]
2000afe4:	683a      	ldr	r2, [r7, #0]
2000afe6:	6812      	ldr	r2, [r2, #0]
2000afe8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
2000afec:	687b      	ldr	r3, [r7, #4]
2000afee:	681b      	ldr	r3, [r3, #0]
2000aff0:	683a      	ldr	r2, [r7, #0]
2000aff2:	6852      	ldr	r2, [r2, #4]
2000aff4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
2000aff8:	687b      	ldr	r3, [r7, #4]
2000affa:	681b      	ldr	r3, [r3, #0]
2000affc:	683a      	ldr	r2, [r7, #0]
2000affe:	6912      	ldr	r2, [r2, #16]
2000b000:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
2000b004:	687b      	ldr	r3, [r7, #4]
2000b006:	681b      	ldr	r3, [r3, #0]
2000b008:	681b      	ldr	r3, [r3, #0]
2000b00a:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
2000b00e:	683b      	ldr	r3, [r7, #0]
2000b010:	6899      	ldr	r1, [r3, #8]
2000b012:	683b      	ldr	r3, [r7, #0]
2000b014:	68db      	ldr	r3, [r3, #12]
2000b016:	430b      	orrs	r3, r1
2000b018:	431a      	orrs	r2, r3
2000b01a:	687b      	ldr	r3, [r7, #4]
2000b01c:	681b      	ldr	r3, [r3, #0]
2000b01e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
2000b022:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Clear flags related to interrupt */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_SM);
2000b024:	687b      	ldr	r3, [r7, #4]
2000b026:	681b      	ldr	r3, [r3, #0]
2000b028:	2209      	movs	r2, #9
2000b02a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update state */
      hospi->State = HAL_OSPI_STATE_BUSY_AUTO_POLLING;
2000b02c:	687b      	ldr	r3, [r7, #4]
2000b02e:	2248      	movs	r2, #72	@ 0x48
2000b030:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the status match and transfer error interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
2000b032:	687b      	ldr	r3, [r7, #4]
2000b034:	681b      	ldr	r3, [r3, #0]
2000b036:	681a      	ldr	r2, [r3, #0]
2000b038:	687b      	ldr	r3, [r7, #4]
2000b03a:	681b      	ldr	r3, [r3, #0]
2000b03c:	f442 2210 	orr.w	r2, r2, #589824	@ 0x90000
2000b040:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000b042:	687b      	ldr	r3, [r7, #4]
2000b044:	68db      	ldr	r3, [r3, #12]
2000b046:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000b04a:	d104      	bne.n	2000b056 <HAL_OSPI_AutoPolling_IT+0xbc>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
2000b04c:	687b      	ldr	r3, [r7, #4]
2000b04e:	681b      	ldr	r3, [r3, #0]
2000b050:	68fa      	ldr	r2, [r7, #12]
2000b052:	649a      	str	r2, [r3, #72]	@ 0x48
2000b054:	e017      	b.n	2000b086 <HAL_OSPI_AutoPolling_IT+0xec>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000b056:	687b      	ldr	r3, [r7, #4]
2000b058:	681b      	ldr	r3, [r3, #0]
2000b05a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000b05e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000b062:	2b00      	cmp	r3, #0
2000b064:	d004      	beq.n	2000b070 <HAL_OSPI_AutoPolling_IT+0xd6>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
2000b066:	687b      	ldr	r3, [r7, #4]
2000b068:	681b      	ldr	r3, [r3, #0]
2000b06a:	68fa      	ldr	r2, [r7, #12]
2000b06c:	649a      	str	r2, [r3, #72]	@ 0x48
2000b06e:	e00a      	b.n	2000b086 <HAL_OSPI_AutoPolling_IT+0xec>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
2000b070:	687b      	ldr	r3, [r7, #4]
2000b072:	681b      	ldr	r3, [r3, #0]
2000b074:	68ba      	ldr	r2, [r7, #8]
2000b076:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
2000b07a:	e004      	b.n	2000b086 <HAL_OSPI_AutoPolling_IT+0xec>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000b07c:	2301      	movs	r3, #1
2000b07e:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b080:	687b      	ldr	r3, [r7, #4]
2000b082:	2210      	movs	r2, #16
2000b084:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000b086:	7dfb      	ldrb	r3, [r7, #23]
}
2000b088:	4618      	mov	r0, r3
2000b08a:	3718      	adds	r7, #24
2000b08c:	46bd      	mov	sp, r7
2000b08e:	bd80      	pop	{r7, pc}

2000b090 <HAL_OSPI_MemoryMapped>:
  * @param  cfg   : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_MemoryMapped(OSPI_HandleTypeDef *hospi, OSPI_MemoryMappedTypeDef *cfg)
{
2000b090:	b580      	push	{r7, lr}
2000b092:	b086      	sub	sp, #24
2000b094:	af02      	add	r7, sp, #8
2000b096:	6078      	str	r0, [r7, #4]
2000b098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000b09a:	f7f7 fc33 	bl	20002904 <HAL_GetTick>
2000b09e:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_OSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000b0a0:	687b      	ldr	r3, [r7, #4]
2000b0a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000b0a4:	2b04      	cmp	r3, #4
2000b0a6:	d136      	bne.n	2000b116 <HAL_OSPI_MemoryMapped+0x86>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
2000b0a8:	687b      	ldr	r3, [r7, #4]
2000b0aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000b0ac:	9300      	str	r3, [sp, #0]
2000b0ae:	68bb      	ldr	r3, [r7, #8]
2000b0b0:	2200      	movs	r2, #0
2000b0b2:	2120      	movs	r1, #32
2000b0b4:	6878      	ldr	r0, [r7, #4]
2000b0b6:	f000 ff87 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000b0ba:	4603      	mov	r3, r0
2000b0bc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
2000b0be:	7bfb      	ldrb	r3, [r7, #15]
2000b0c0:	2b00      	cmp	r3, #0
2000b0c2:	d12d      	bne.n	2000b120 <HAL_OSPI_MemoryMapped+0x90>
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_BUSY_MEM_MAPPED;
2000b0c4:	687b      	ldr	r3, [r7, #4]
2000b0c6:	2288      	movs	r2, #136	@ 0x88
2000b0c8:	651a      	str	r2, [r3, #80]	@ 0x50

      if (cfg->TimeOutActivation == HAL_OSPI_TIMEOUT_COUNTER_ENABLE)
2000b0ca:	683b      	ldr	r3, [r7, #0]
2000b0cc:	681b      	ldr	r3, [r3, #0]
2000b0ce:	2b08      	cmp	r3, #8
2000b0d0:	d111      	bne.n	2000b0f6 <HAL_OSPI_MemoryMapped+0x66>
      {
        assert_param(IS_OSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure register */
        WRITE_REG(hospi->Instance->LPTR, cfg->TimeOutPeriod);
2000b0d2:	687b      	ldr	r3, [r7, #4]
2000b0d4:	681b      	ldr	r3, [r3, #0]
2000b0d6:	683a      	ldr	r2, [r7, #0]
2000b0d8:	6852      	ldr	r2, [r2, #4]
2000b0da:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TO);
2000b0de:	687b      	ldr	r3, [r7, #4]
2000b0e0:	681b      	ldr	r3, [r3, #0]
2000b0e2:	2210      	movs	r2, #16
2000b0e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TO);
2000b0e6:	687b      	ldr	r3, [r7, #4]
2000b0e8:	681b      	ldr	r3, [r3, #0]
2000b0ea:	681a      	ldr	r2, [r3, #0]
2000b0ec:	687b      	ldr	r3, [r7, #4]
2000b0ee:	681b      	ldr	r3, [r3, #0]
2000b0f0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
2000b0f4:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_TCEN | OCTOSPI_CR_FMODE),
2000b0f6:	687b      	ldr	r3, [r7, #4]
2000b0f8:	681b      	ldr	r3, [r3, #0]
2000b0fa:	681b      	ldr	r3, [r3, #0]
2000b0fc:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
2000b100:	f023 0308 	bic.w	r3, r3, #8
2000b104:	683a      	ldr	r2, [r7, #0]
2000b106:	6812      	ldr	r2, [r2, #0]
2000b108:	431a      	orrs	r2, r3
2000b10a:	687b      	ldr	r3, [r7, #4]
2000b10c:	681b      	ldr	r3, [r3, #0]
2000b10e:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
2000b112:	601a      	str	r2, [r3, #0]
2000b114:	e004      	b.n	2000b120 <HAL_OSPI_MemoryMapped+0x90>
                 (cfg->TimeOutActivation | OSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
2000b116:	2301      	movs	r3, #1
2000b118:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b11a:	687b      	ldr	r3, [r7, #4]
2000b11c:	2210      	movs	r2, #16
2000b11e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000b120:	7bfb      	ldrb	r3, [r7, #15]
}
2000b122:	4618      	mov	r0, r3
2000b124:	3710      	adds	r7, #16
2000b126:	46bd      	mov	sp, r7
2000b128:	bd80      	pop	{r7, pc}

2000b12a <HAL_OSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_ErrorCallback(OSPI_HandleTypeDef *hospi)
{
2000b12a:	b480      	push	{r7}
2000b12c:	b083      	sub	sp, #12
2000b12e:	af00      	add	r7, sp, #0
2000b130:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_ErrorCallback could be implemented in the user file
   */
}
2000b132:	bf00      	nop
2000b134:	370c      	adds	r7, #12
2000b136:	46bd      	mov	sp, r7
2000b138:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b13c:	4770      	bx	lr

2000b13e <HAL_OSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_AbortCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000b13e:	b480      	push	{r7}
2000b140:	b083      	sub	sp, #12
2000b142:	af00      	add	r7, sp, #0
2000b144:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_AbortCpltCallback could be implemented in the user file
   */
}
2000b146:	bf00      	nop
2000b148:	370c      	adds	r7, #12
2000b14a:	46bd      	mov	sp, r7
2000b14c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b150:	4770      	bx	lr

2000b152 <HAL_OSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_FifoThresholdCallback(OSPI_HandleTypeDef *hospi)
{
2000b152:	b480      	push	{r7}
2000b154:	b083      	sub	sp, #12
2000b156:	af00      	add	r7, sp, #0
2000b158:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
2000b15a:	bf00      	nop
2000b15c:	370c      	adds	r7, #12
2000b15e:	46bd      	mov	sp, r7
2000b160:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b164:	4770      	bx	lr

2000b166 <HAL_OSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_CmdCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000b166:	b480      	push	{r7}
2000b168:	b083      	sub	sp, #12
2000b16a:	af00      	add	r7, sp, #0
2000b16c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_CmdCpltCallback could be implemented in the user file
   */
}
2000b16e:	bf00      	nop
2000b170:	370c      	adds	r7, #12
2000b172:	46bd      	mov	sp, r7
2000b174:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b178:	4770      	bx	lr

2000b17a <HAL_OSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_RxCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000b17a:	b480      	push	{r7}
2000b17c:	b083      	sub	sp, #12
2000b17e:	af00      	add	r7, sp, #0
2000b180:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_RxCpltCallback could be implemented in the user file
   */
}
2000b182:	bf00      	nop
2000b184:	370c      	adds	r7, #12
2000b186:	46bd      	mov	sp, r7
2000b188:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b18c:	4770      	bx	lr

2000b18e <HAL_OSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TxCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000b18e:	b480      	push	{r7}
2000b190:	b083      	sub	sp, #12
2000b192:	af00      	add	r7, sp, #0
2000b194:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_TxCpltCallback could be implemented in the user file
   */
}
2000b196:	bf00      	nop
2000b198:	370c      	adds	r7, #12
2000b19a:	46bd      	mov	sp, r7
2000b19c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b1a0:	4770      	bx	lr

2000b1a2 <HAL_OSPI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_RxHalfCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000b1a2:	b480      	push	{r7}
2000b1a4:	b083      	sub	sp, #12
2000b1a6:	af00      	add	r7, sp, #0
2000b1a8:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_RxHalfCpltCallback could be implemented in the user file
   */
}
2000b1aa:	bf00      	nop
2000b1ac:	370c      	adds	r7, #12
2000b1ae:	46bd      	mov	sp, r7
2000b1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b1b4:	4770      	bx	lr

2000b1b6 <HAL_OSPI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TxHalfCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000b1b6:	b480      	push	{r7}
2000b1b8:	b083      	sub	sp, #12
2000b1ba:	af00      	add	r7, sp, #0
2000b1bc:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_TxHalfCpltCallback could be implemented in the user file
   */
}
2000b1be:	bf00      	nop
2000b1c0:	370c      	adds	r7, #12
2000b1c2:	46bd      	mov	sp, r7
2000b1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b1c8:	4770      	bx	lr

2000b1ca <HAL_OSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_StatusMatchCallback(OSPI_HandleTypeDef *hospi)
{
2000b1ca:	b480      	push	{r7}
2000b1cc:	b083      	sub	sp, #12
2000b1ce:	af00      	add	r7, sp, #0
2000b1d0:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_StatusMatchCallback could be implemented in the user file
   */
}
2000b1d2:	bf00      	nop
2000b1d4:	370c      	adds	r7, #12
2000b1d6:	46bd      	mov	sp, r7
2000b1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b1dc:	4770      	bx	lr

2000b1de <HAL_OSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TimeOutCallback(OSPI_HandleTypeDef *hospi)
{
2000b1de:	b480      	push	{r7}
2000b1e0:	b083      	sub	sp, #12
2000b1e2:	af00      	add	r7, sp, #0
2000b1e4:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_TimeOutCallback could be implemented in the user file
   */
}
2000b1e6:	bf00      	nop
2000b1e8:	370c      	adds	r7, #12
2000b1ea:	46bd      	mov	sp, r7
2000b1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b1f0:	4770      	bx	lr

2000b1f2 <HAL_OSPI_Abort>:
  * @brief  Abort the current transmission.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi)
{
2000b1f2:	b580      	push	{r7, lr}
2000b1f4:	b088      	sub	sp, #32
2000b1f6:	af02      	add	r7, sp, #8
2000b1f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
2000b1fa:	2300      	movs	r3, #0
2000b1fc:	75fb      	strb	r3, [r7, #23]
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
2000b1fe:	f7f7 fb81 	bl	20002904 <HAL_GetTick>
2000b202:	6138      	str	r0, [r7, #16]

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
2000b204:	687b      	ldr	r3, [r7, #4]
2000b206:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000b208:	60fb      	str	r3, [r7, #12]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
2000b20a:	68fb      	ldr	r3, [r7, #12]
2000b20c:	f003 0308 	and.w	r3, r3, #8
2000b210:	2b00      	cmp	r3, #0
2000b212:	d104      	bne.n	2000b21e <HAL_OSPI_Abort+0x2c>
2000b214:	68fb      	ldr	r3, [r7, #12]
2000b216:	f003 0304 	and.w	r3, r3, #4
2000b21a:	2b00      	cmp	r3, #0
2000b21c:	d052      	beq.n	2000b2c4 <HAL_OSPI_Abort+0xd2>
  {
    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b21e:	687b      	ldr	r3, [r7, #4]
2000b220:	681b      	ldr	r3, [r3, #0]
2000b222:	681b      	ldr	r3, [r3, #0]
2000b224:	f003 0304 	and.w	r3, r3, #4
2000b228:	2b00      	cmp	r3, #0
2000b22a:	d014      	beq.n	2000b256 <HAL_OSPI_Abort+0x64>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000b22c:	687b      	ldr	r3, [r7, #4]
2000b22e:	681b      	ldr	r3, [r3, #0]
2000b230:	681a      	ldr	r2, [r3, #0]
2000b232:	687b      	ldr	r3, [r7, #4]
2000b234:	681b      	ldr	r3, [r3, #0]
2000b236:	f022 0204 	bic.w	r2, r2, #4
2000b23a:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      status = HAL_DMA_Abort(hospi->hdma);
2000b23c:	687b      	ldr	r3, [r7, #4]
2000b23e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000b240:	4618      	mov	r0, r3
2000b242:	f7f8 fc6b 	bl	20003b1c <HAL_DMA_Abort>
2000b246:	4603      	mov	r3, r0
2000b248:	75fb      	strb	r3, [r7, #23]
      if (status != HAL_OK)
2000b24a:	7dfb      	ldrb	r3, [r7, #23]
2000b24c:	2b00      	cmp	r3, #0
2000b24e:	d002      	beq.n	2000b256 <HAL_OSPI_Abort+0x64>
      {
        hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000b250:	687b      	ldr	r3, [r7, #4]
2000b252:	2204      	movs	r2, #4
2000b254:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b256:	687b      	ldr	r3, [r7, #4]
2000b258:	681b      	ldr	r3, [r3, #0]
2000b25a:	6a1b      	ldr	r3, [r3, #32]
2000b25c:	f003 0320 	and.w	r3, r3, #32
2000b260:	2b00      	cmp	r3, #0
2000b262:	d02b      	beq.n	2000b2bc <HAL_OSPI_Abort+0xca>
    {
      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
2000b264:	687b      	ldr	r3, [r7, #4]
2000b266:	681b      	ldr	r3, [r3, #0]
2000b268:	681a      	ldr	r2, [r3, #0]
2000b26a:	687b      	ldr	r3, [r7, #4]
2000b26c:	681b      	ldr	r3, [r3, #0]
2000b26e:	f042 0202 	orr.w	r2, r2, #2
2000b272:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout);
2000b274:	687b      	ldr	r3, [r7, #4]
2000b276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000b278:	9300      	str	r3, [sp, #0]
2000b27a:	693b      	ldr	r3, [r7, #16]
2000b27c:	2201      	movs	r2, #1
2000b27e:	2102      	movs	r1, #2
2000b280:	6878      	ldr	r0, [r7, #4]
2000b282:	f000 fea1 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000b286:	4603      	mov	r3, r0
2000b288:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
2000b28a:	7dfb      	ldrb	r3, [r7, #23]
2000b28c:	2b00      	cmp	r3, #0
2000b28e:	d11f      	bne.n	2000b2d0 <HAL_OSPI_Abort+0xde>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000b290:	687b      	ldr	r3, [r7, #4]
2000b292:	681b      	ldr	r3, [r3, #0]
2000b294:	2202      	movs	r2, #2
2000b296:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
2000b298:	687b      	ldr	r3, [r7, #4]
2000b29a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000b29c:	9300      	str	r3, [sp, #0]
2000b29e:	693b      	ldr	r3, [r7, #16]
2000b2a0:	2200      	movs	r2, #0
2000b2a2:	2120      	movs	r1, #32
2000b2a4:	6878      	ldr	r0, [r7, #4]
2000b2a6:	f000 fe8f 	bl	2000bfc8 <OSPI_WaitFlagStateUntilTimeout>
2000b2aa:	4603      	mov	r3, r0
2000b2ac:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
2000b2ae:	7dfb      	ldrb	r3, [r7, #23]
2000b2b0:	2b00      	cmp	r3, #0
2000b2b2:	d10d      	bne.n	2000b2d0 <HAL_OSPI_Abort+0xde>
        {
          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
2000b2b4:	687b      	ldr	r3, [r7, #4]
2000b2b6:	2202      	movs	r2, #2
2000b2b8:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b2ba:	e009      	b.n	2000b2d0 <HAL_OSPI_Abort+0xde>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
2000b2bc:	687b      	ldr	r3, [r7, #4]
2000b2be:	2202      	movs	r2, #2
2000b2c0:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b2c2:	e005      	b.n	2000b2d0 <HAL_OSPI_Abort+0xde>
    }
  }
  else
  {
    status = HAL_ERROR;
2000b2c4:	2301      	movs	r3, #1
2000b2c6:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b2c8:	687b      	ldr	r3, [r7, #4]
2000b2ca:	2210      	movs	r2, #16
2000b2cc:	655a      	str	r2, [r3, #84]	@ 0x54
2000b2ce:	e000      	b.n	2000b2d2 <HAL_OSPI_Abort+0xe0>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b2d0:	bf00      	nop
  }

  /* Return function status */
  return status;
2000b2d2:	7dfb      	ldrb	r3, [r7, #23]
}
2000b2d4:	4618      	mov	r0, r3
2000b2d6:	3718      	adds	r7, #24
2000b2d8:	46bd      	mov	sp, r7
2000b2da:	bd80      	pop	{r7, pc}

2000b2dc <HAL_OSPI_Abort_IT>:
  * @brief  Abort the current transmission (non-blocking function)
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort_IT(OSPI_HandleTypeDef *hospi)
{
2000b2dc:	b580      	push	{r7, lr}
2000b2de:	b084      	sub	sp, #16
2000b2e0:	af00      	add	r7, sp, #0
2000b2e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
2000b2e4:	2300      	movs	r3, #0
2000b2e6:	73fb      	strb	r3, [r7, #15]
  uint32_t state;

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
2000b2e8:	687b      	ldr	r3, [r7, #4]
2000b2ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000b2ec:	60bb      	str	r3, [r7, #8]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
2000b2ee:	68bb      	ldr	r3, [r7, #8]
2000b2f0:	f003 0308 	and.w	r3, r3, #8
2000b2f4:	2b00      	cmp	r3, #0
2000b2f6:	d104      	bne.n	2000b302 <HAL_OSPI_Abort_IT+0x26>
2000b2f8:	68bb      	ldr	r3, [r7, #8]
2000b2fa:	f003 0304 	and.w	r3, r3, #4
2000b2fe:	2b00      	cmp	r3, #0
2000b300:	d050      	beq.n	2000b3a4 <HAL_OSPI_Abort_IT+0xc8>
  {
    /* Disable all interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
2000b302:	687b      	ldr	r3, [r7, #4]
2000b304:	681b      	ldr	r3, [r3, #0]
2000b306:	681a      	ldr	r2, [r3, #0]
2000b308:	687b      	ldr	r3, [r7, #4]
2000b30a:	681b      	ldr	r3, [r3, #0]
2000b30c:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
2000b310:	601a      	str	r2, [r3, #0]

    /* Update state */
    hospi->State = HAL_OSPI_STATE_ABORT;
2000b312:	687b      	ldr	r3, [r7, #4]
2000b314:	f44f 7280 	mov.w	r2, #256	@ 0x100
2000b318:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b31a:	687b      	ldr	r3, [r7, #4]
2000b31c:	681b      	ldr	r3, [r3, #0]
2000b31e:	681b      	ldr	r3, [r3, #0]
2000b320:	f003 0304 	and.w	r3, r3, #4
2000b324:	2b00      	cmp	r3, #0
2000b326:	d01a      	beq.n	2000b35e <HAL_OSPI_Abort_IT+0x82>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000b328:	687b      	ldr	r3, [r7, #4]
2000b32a:	681b      	ldr	r3, [r3, #0]
2000b32c:	681a      	ldr	r2, [r3, #0]
2000b32e:	687b      	ldr	r3, [r7, #4]
2000b330:	681b      	ldr	r3, [r3, #0]
2000b332:	f022 0204 	bic.w	r2, r2, #4
2000b336:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      hospi->hdma->XferAbortCallback = OSPI_DMAAbortCplt;
2000b338:	687b      	ldr	r3, [r7, #4]
2000b33a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000b33c:	4a1f      	ldr	r2, [pc, #124]	@ (2000b3bc <HAL_OSPI_Abort_IT+0xe0>)
2000b33e:	66da      	str	r2, [r3, #108]	@ 0x6c
      if (HAL_DMA_Abort_IT(hospi->hdma) != HAL_OK)
2000b340:	687b      	ldr	r3, [r7, #4]
2000b342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000b344:	4618      	mov	r0, r3
2000b346:	f7f8 fc65 	bl	20003c14 <HAL_DMA_Abort_IT>
2000b34a:	4603      	mov	r3, r0
2000b34c:	2b00      	cmp	r3, #0
2000b34e:	d02f      	beq.n	2000b3b0 <HAL_OSPI_Abort_IT+0xd4>
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000b350:	687b      	ldr	r3, [r7, #4]
2000b352:	2202      	movs	r2, #2
2000b354:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->AbortCpltCallback(hospi);
#else
        HAL_OSPI_AbortCpltCallback(hospi);
2000b356:	6878      	ldr	r0, [r7, #4]
2000b358:	f7ff fef1 	bl	2000b13e <HAL_OSPI_AbortCpltCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b35c:	e028      	b.n	2000b3b0 <HAL_OSPI_Abort_IT+0xd4>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
      }
    }
    else
    {
      if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b35e:	687b      	ldr	r3, [r7, #4]
2000b360:	681b      	ldr	r3, [r3, #0]
2000b362:	6a1b      	ldr	r3, [r3, #32]
2000b364:	f003 0320 	and.w	r3, r3, #32
2000b368:	2b00      	cmp	r3, #0
2000b36a:	d014      	beq.n	2000b396 <HAL_OSPI_Abort_IT+0xba>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000b36c:	687b      	ldr	r3, [r7, #4]
2000b36e:	681b      	ldr	r3, [r3, #0]
2000b370:	2202      	movs	r2, #2
2000b372:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the transfer complete interrupts */
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
2000b374:	687b      	ldr	r3, [r7, #4]
2000b376:	681b      	ldr	r3, [r3, #0]
2000b378:	681a      	ldr	r2, [r3, #0]
2000b37a:	687b      	ldr	r3, [r7, #4]
2000b37c:	681b      	ldr	r3, [r3, #0]
2000b37e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
2000b382:	601a      	str	r2, [r3, #0]

        /* Perform an abort of the OctoSPI */
        SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
2000b384:	687b      	ldr	r3, [r7, #4]
2000b386:	681b      	ldr	r3, [r3, #0]
2000b388:	681a      	ldr	r2, [r3, #0]
2000b38a:	687b      	ldr	r3, [r7, #4]
2000b38c:	681b      	ldr	r3, [r3, #0]
2000b38e:	f042 0202 	orr.w	r2, r2, #2
2000b392:	601a      	str	r2, [r3, #0]
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b394:	e00c      	b.n	2000b3b0 <HAL_OSPI_Abort_IT+0xd4>
      }
      else
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000b396:	687b      	ldr	r3, [r7, #4]
2000b398:	2202      	movs	r2, #2
2000b39a:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->AbortCpltCallback(hospi);
#else
        HAL_OSPI_AbortCpltCallback(hospi);
2000b39c:	6878      	ldr	r0, [r7, #4]
2000b39e:	f7ff fece 	bl	2000b13e <HAL_OSPI_AbortCpltCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b3a2:	e005      	b.n	2000b3b0 <HAL_OSPI_Abort_IT+0xd4>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000b3a4:	2301      	movs	r3, #1
2000b3a6:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b3a8:	687b      	ldr	r3, [r7, #4]
2000b3aa:	2210      	movs	r2, #16
2000b3ac:	655a      	str	r2, [r3, #84]	@ 0x54
2000b3ae:	e000      	b.n	2000b3b2 <HAL_OSPI_Abort_IT+0xd6>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b3b0:	bf00      	nop
  }

  /* Return function status */
  return status;
2000b3b2:	7bfb      	ldrb	r3, [r7, #15]
}
2000b3b4:	4618      	mov	r0, r3
2000b3b6:	3710      	adds	r7, #16
2000b3b8:	46bd      	mov	sp, r7
2000b3ba:	bd80      	pop	{r7, pc}
2000b3bc:	2000bf51 	.word	0x2000bf51

2000b3c0 <HAL_OSPI_SetFifoThreshold>:
  * @param  hospi     : OSPI handle.
  * @param  Threshold : Threshold of the Fifo.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_SetFifoThreshold(OSPI_HandleTypeDef *hospi, uint32_t Threshold)
{
2000b3c0:	b480      	push	{r7}
2000b3c2:	b085      	sub	sp, #20
2000b3c4:	af00      	add	r7, sp, #0
2000b3c6:	6078      	str	r0, [r7, #4]
2000b3c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000b3ca:	2300      	movs	r3, #0
2000b3cc:	73fb      	strb	r3, [r7, #15]

  /* Check the state */
  if ((hospi->State & OSPI_BUSY_STATE_MASK) == 0U)
2000b3ce:	687b      	ldr	r3, [r7, #4]
2000b3d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000b3d2:	f003 0308 	and.w	r3, r3, #8
2000b3d6:	2b00      	cmp	r3, #0
2000b3d8:	d110      	bne.n	2000b3fc <HAL_OSPI_SetFifoThreshold+0x3c>
  {
    /* Synchronize initialization structure with the new fifo threshold value */
    hospi->Init.FifoThreshold = Threshold;
2000b3da:	687b      	ldr	r3, [r7, #4]
2000b3dc:	683a      	ldr	r2, [r7, #0]
2000b3de:	605a      	str	r2, [r3, #4]

    /* Configure new fifo threshold */
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
2000b3e0:	687b      	ldr	r3, [r7, #4]
2000b3e2:	681b      	ldr	r3, [r3, #0]
2000b3e4:	681b      	ldr	r3, [r3, #0]
2000b3e6:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
2000b3ea:	687b      	ldr	r3, [r7, #4]
2000b3ec:	685b      	ldr	r3, [r3, #4]
2000b3ee:	3b01      	subs	r3, #1
2000b3f0:	021a      	lsls	r2, r3, #8
2000b3f2:	687b      	ldr	r3, [r7, #4]
2000b3f4:	681b      	ldr	r3, [r3, #0]
2000b3f6:	430a      	orrs	r2, r1
2000b3f8:	601a      	str	r2, [r3, #0]
2000b3fa:	e004      	b.n	2000b406 <HAL_OSPI_SetFifoThreshold+0x46>

  }
  else
  {
    status = HAL_ERROR;
2000b3fc:	2301      	movs	r3, #1
2000b3fe:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b400:	687b      	ldr	r3, [r7, #4]
2000b402:	2210      	movs	r2, #16
2000b404:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000b406:	7bfb      	ldrb	r3, [r7, #15]
}
2000b408:	4618      	mov	r0, r3
2000b40a:	3714      	adds	r7, #20
2000b40c:	46bd      	mov	sp, r7
2000b40e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b412:	4770      	bx	lr

2000b414 <HAL_OSPI_GetFifoThreshold>:
/** @brief  Get OSPI Fifo threshold.
  * @param  hospi : OSPI handle.
  * @retval Fifo threshold
  */
uint32_t HAL_OSPI_GetFifoThreshold(const OSPI_HandleTypeDef *hospi)
{
2000b414:	b480      	push	{r7}
2000b416:	b083      	sub	sp, #12
2000b418:	af00      	add	r7, sp, #0
2000b41a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(hospi->Instance->CR, OCTOSPI_CR_FTHRES) >> OCTOSPI_CR_FTHRES_Pos) + 1U);
2000b41c:	687b      	ldr	r3, [r7, #4]
2000b41e:	681b      	ldr	r3, [r3, #0]
2000b420:	681b      	ldr	r3, [r3, #0]
2000b422:	0a1b      	lsrs	r3, r3, #8
2000b424:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
2000b428:	3301      	adds	r3, #1
}
2000b42a:	4618      	mov	r0, r3
2000b42c:	370c      	adds	r7, #12
2000b42e:	46bd      	mov	sp, r7
2000b430:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b434:	4770      	bx	lr

2000b436 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
2000b436:	b480      	push	{r7}
2000b438:	b083      	sub	sp, #12
2000b43a:	af00      	add	r7, sp, #0
2000b43c:	6078      	str	r0, [r7, #4]
2000b43e:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
2000b440:	687b      	ldr	r3, [r7, #4]
2000b442:	683a      	ldr	r2, [r7, #0]
2000b444:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
2000b446:	2300      	movs	r3, #0
}
2000b448:	4618      	mov	r0, r3
2000b44a:	370c      	adds	r7, #12
2000b44c:	46bd      	mov	sp, r7
2000b44e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b452:	4770      	bx	lr

2000b454 <HAL_OSPI_GetError>:
  * @brief  Return the OSPI error code.
  * @param  hospi : OSPI handle
  * @retval OSPI Error Code
  */
uint32_t HAL_OSPI_GetError(const OSPI_HandleTypeDef *hospi)
{
2000b454:	b480      	push	{r7}
2000b456:	b083      	sub	sp, #12
2000b458:	af00      	add	r7, sp, #0
2000b45a:	6078      	str	r0, [r7, #4]
  return hospi->ErrorCode;
2000b45c:	687b      	ldr	r3, [r7, #4]
2000b45e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
2000b460:	4618      	mov	r0, r3
2000b462:	370c      	adds	r7, #12
2000b464:	46bd      	mov	sp, r7
2000b466:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b46a:	4770      	bx	lr

2000b46c <HAL_OSPI_GetState>:
  * @brief  Return the OSPI handle state.
  * @param  hospi : OSPI handle
  * @retval HAL state
  */
uint32_t HAL_OSPI_GetState(const OSPI_HandleTypeDef *hospi)
{
2000b46c:	b480      	push	{r7}
2000b46e:	b083      	sub	sp, #12
2000b470:	af00      	add	r7, sp, #0
2000b472:	6078      	str	r0, [r7, #4]
  /* Return OSPI handle state */
  return hospi->State;
2000b474:	687b      	ldr	r3, [r7, #4]
2000b476:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
}
2000b478:	4618      	mov	r0, r3
2000b47a:	370c      	adds	r7, #12
2000b47c:	46bd      	mov	sp, r7
2000b47e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b482:	4770      	bx	lr

2000b484 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
2000b484:	b580      	push	{r7, lr}
2000b486:	b094      	sub	sp, #80	@ 0x50
2000b488:	af00      	add	r7, sp, #0
2000b48a:	60f8      	str	r0, [r7, #12]
2000b48c:	60b9      	str	r1, [r7, #8]
2000b48e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
2000b490:	2300      	movs	r3, #0
2000b492:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
2000b496:	2300      	movs	r3, #0
2000b498:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort));
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));

  if (hospi->Instance == (OCTOSPI_TypeDef *)OCTOSPI1)
2000b49c:	68fb      	ldr	r3, [r7, #12]
2000b49e:	681b      	ldr	r3, [r3, #0]
2000b4a0:	4a9d      	ldr	r2, [pc, #628]	@ (2000b718 <HAL_OSPIM_Config+0x294>)
2000b4a2:	4293      	cmp	r3, r2
2000b4a4:	d105      	bne.n	2000b4b2 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
2000b4a6:	2300      	movs	r3, #0
2000b4a8:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
2000b4aa:	2301      	movs	r3, #1
2000b4ac:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
2000b4b0:	e004      	b.n	2000b4bc <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
2000b4b2:	2301      	movs	r3, #1
2000b4b4:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
2000b4b6:	2300      	movs	r3, #0
2000b4b8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
2000b4bc:	2300      	movs	r3, #0
2000b4be:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
2000b4c2:	e01d      	b.n	2000b500 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
2000b4c4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
2000b4c8:	3301      	adds	r3, #1
2000b4ca:	b2d8      	uxtb	r0, r3
2000b4cc:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
2000b4d0:	f107 0114 	add.w	r1, r7, #20
2000b4d4:	4613      	mov	r3, r2
2000b4d6:	005b      	lsls	r3, r3, #1
2000b4d8:	4413      	add	r3, r2
2000b4da:	00db      	lsls	r3, r3, #3
2000b4dc:	440b      	add	r3, r1
2000b4de:	4619      	mov	r1, r3
2000b4e0:	f000 ff2c 	bl	2000c33c <OSPIM_GetConfig>
2000b4e4:	4603      	mov	r3, r0
2000b4e6:	2b00      	cmp	r3, #0
2000b4e8:	d005      	beq.n	2000b4f6 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
2000b4ea:	2301      	movs	r3, #1
2000b4ec:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000b4f0:	68fb      	ldr	r3, [r7, #12]
2000b4f2:	2208      	movs	r2, #8
2000b4f4:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
2000b4f6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
2000b4fa:	3301      	adds	r3, #1
2000b4fc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
2000b500:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
2000b504:	2b01      	cmp	r3, #1
2000b506:	d9dd      	bls.n	2000b4c4 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
2000b508:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
2000b50c:	2b00      	cmp	r3, #0
2000b50e:	f040 84a2 	bne.w	2000be56 <HAL_OSPIM_Config+0x9d2>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
2000b512:	4b81      	ldr	r3, [pc, #516]	@ (2000b718 <HAL_OSPIM_Config+0x294>)
2000b514:	681b      	ldr	r3, [r3, #0]
2000b516:	f003 0301 	and.w	r3, r3, #1
2000b51a:	2b00      	cmp	r3, #0
2000b51c:	d00b      	beq.n	2000b536 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
2000b51e:	4b7e      	ldr	r3, [pc, #504]	@ (2000b718 <HAL_OSPIM_Config+0x294>)
2000b520:	681b      	ldr	r3, [r3, #0]
2000b522:	4a7d      	ldr	r2, [pc, #500]	@ (2000b718 <HAL_OSPIM_Config+0x294>)
2000b524:	f023 0301 	bic.w	r3, r3, #1
2000b528:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
2000b52a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
2000b52e:	f043 0301 	orr.w	r3, r3, #1
2000b532:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
2000b536:	4b79      	ldr	r3, [pc, #484]	@ (2000b71c <HAL_OSPIM_Config+0x298>)
2000b538:	681b      	ldr	r3, [r3, #0]
2000b53a:	f003 0301 	and.w	r3, r3, #1
2000b53e:	2b00      	cmp	r3, #0
2000b540:	d00b      	beq.n	2000b55a <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
2000b542:	4b76      	ldr	r3, [pc, #472]	@ (2000b71c <HAL_OSPIM_Config+0x298>)
2000b544:	681b      	ldr	r3, [r3, #0]
2000b546:	4a75      	ldr	r2, [pc, #468]	@ (2000b71c <HAL_OSPIM_Config+0x298>)
2000b548:	f023 0301 	bic.w	r3, r3, #1
2000b54c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
2000b54e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
2000b552:	f043 0302 	orr.w	r3, r3, #2
2000b556:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
2000b55a:	4971      	ldr	r1, [pc, #452]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b55c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b55e:	4613      	mov	r3, r2
2000b560:	005b      	lsls	r3, r3, #1
2000b562:	4413      	add	r3, r2
2000b564:	00db      	lsls	r3, r3, #3
2000b566:	3350      	adds	r3, #80	@ 0x50
2000b568:	443b      	add	r3, r7
2000b56a:	3b34      	subs	r3, #52	@ 0x34
2000b56c:	681b      	ldr	r3, [r3, #0]
2000b56e:	3b01      	subs	r3, #1
2000b570:	009b      	lsls	r3, r3, #2
2000b572:	440b      	add	r3, r1
2000b574:	6859      	ldr	r1, [r3, #4]
2000b576:	486a      	ldr	r0, [pc, #424]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b578:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b57a:	4613      	mov	r3, r2
2000b57c:	005b      	lsls	r3, r3, #1
2000b57e:	4413      	add	r3, r2
2000b580:	00db      	lsls	r3, r3, #3
2000b582:	3350      	adds	r3, #80	@ 0x50
2000b584:	443b      	add	r3, r7
2000b586:	3b34      	subs	r3, #52	@ 0x34
2000b588:	681b      	ldr	r3, [r3, #0]
2000b58a:	3b01      	subs	r3, #1
2000b58c:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
2000b590:	009b      	lsls	r3, r3, #2
2000b592:	4403      	add	r3, r0
2000b594:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
2000b596:	4b62      	ldr	r3, [pc, #392]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b598:	681b      	ldr	r3, [r3, #0]
2000b59a:	f003 0301 	and.w	r3, r3, #1
2000b59e:	2b00      	cmp	r3, #0
2000b5a0:	f000 80c0 	beq.w	2000b724 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
2000b5a4:	4b5e      	ldr	r3, [pc, #376]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b5a6:	681b      	ldr	r3, [r3, #0]
2000b5a8:	4a5d      	ldr	r2, [pc, #372]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b5aa:	f023 0301 	bic.w	r3, r3, #1
2000b5ae:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
2000b5b0:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
2000b5b4:	2b01      	cmp	r3, #1
2000b5b6:	f040 8162 	bne.w	2000b87e <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
2000b5ba:	4959      	ldr	r1, [pc, #356]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b5bc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b5c0:	4613      	mov	r3, r2
2000b5c2:	005b      	lsls	r3, r3, #1
2000b5c4:	4413      	add	r3, r2
2000b5c6:	00db      	lsls	r3, r3, #3
2000b5c8:	3350      	adds	r3, #80	@ 0x50
2000b5ca:	443b      	add	r3, r7
2000b5cc:	3b3c      	subs	r3, #60	@ 0x3c
2000b5ce:	681b      	ldr	r3, [r3, #0]
2000b5d0:	3b01      	subs	r3, #1
2000b5d2:	009b      	lsls	r3, r3, #2
2000b5d4:	440b      	add	r3, r1
2000b5d6:	6859      	ldr	r1, [r3, #4]
2000b5d8:	4851      	ldr	r0, [pc, #324]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b5da:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b5de:	4613      	mov	r3, r2
2000b5e0:	005b      	lsls	r3, r3, #1
2000b5e2:	4413      	add	r3, r2
2000b5e4:	00db      	lsls	r3, r3, #3
2000b5e6:	3350      	adds	r3, #80	@ 0x50
2000b5e8:	443b      	add	r3, r7
2000b5ea:	3b3c      	subs	r3, #60	@ 0x3c
2000b5ec:	681b      	ldr	r3, [r3, #0]
2000b5ee:	3b01      	subs	r3, #1
2000b5f0:	f041 0202 	orr.w	r2, r1, #2
2000b5f4:	009b      	lsls	r3, r3, #2
2000b5f6:	4403      	add	r3, r0
2000b5f8:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
2000b5fa:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b5fe:	4613      	mov	r3, r2
2000b600:	005b      	lsls	r3, r3, #1
2000b602:	4413      	add	r3, r2
2000b604:	00db      	lsls	r3, r3, #3
2000b606:	3350      	adds	r3, #80	@ 0x50
2000b608:	443b      	add	r3, r7
2000b60a:	3b38      	subs	r3, #56	@ 0x38
2000b60c:	681b      	ldr	r3, [r3, #0]
2000b60e:	2b00      	cmp	r3, #0
2000b610:	d01f      	beq.n	2000b652 <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
2000b612:	4943      	ldr	r1, [pc, #268]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b614:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b618:	4613      	mov	r3, r2
2000b61a:	005b      	lsls	r3, r3, #1
2000b61c:	4413      	add	r3, r2
2000b61e:	00db      	lsls	r3, r3, #3
2000b620:	3350      	adds	r3, #80	@ 0x50
2000b622:	443b      	add	r3, r7
2000b624:	3b38      	subs	r3, #56	@ 0x38
2000b626:	681b      	ldr	r3, [r3, #0]
2000b628:	3b01      	subs	r3, #1
2000b62a:	009b      	lsls	r3, r3, #2
2000b62c:	440b      	add	r3, r1
2000b62e:	6859      	ldr	r1, [r3, #4]
2000b630:	483b      	ldr	r0, [pc, #236]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b632:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b636:	4613      	mov	r3, r2
2000b638:	005b      	lsls	r3, r3, #1
2000b63a:	4413      	add	r3, r2
2000b63c:	00db      	lsls	r3, r3, #3
2000b63e:	3350      	adds	r3, #80	@ 0x50
2000b640:	443b      	add	r3, r7
2000b642:	3b38      	subs	r3, #56	@ 0x38
2000b644:	681b      	ldr	r3, [r3, #0]
2000b646:	3b01      	subs	r3, #1
2000b648:	f041 0220 	orr.w	r2, r1, #32
2000b64c:	009b      	lsls	r3, r3, #2
2000b64e:	4403      	add	r3, r0
2000b650:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000b652:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b656:	4613      	mov	r3, r2
2000b658:	005b      	lsls	r3, r3, #1
2000b65a:	4413      	add	r3, r2
2000b65c:	00db      	lsls	r3, r3, #3
2000b65e:	3350      	adds	r3, #80	@ 0x50
2000b660:	443b      	add	r3, r7
2000b662:	3b30      	subs	r3, #48	@ 0x30
2000b664:	681b      	ldr	r3, [r3, #0]
2000b666:	2b00      	cmp	r3, #0
2000b668:	d023      	beq.n	2000b6b2 <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
2000b66a:	492d      	ldr	r1, [pc, #180]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b66c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b670:	4613      	mov	r3, r2
2000b672:	005b      	lsls	r3, r3, #1
2000b674:	4413      	add	r3, r2
2000b676:	00db      	lsls	r3, r3, #3
2000b678:	3350      	adds	r3, #80	@ 0x50
2000b67a:	443b      	add	r3, r7
2000b67c:	3b30      	subs	r3, #48	@ 0x30
2000b67e:	681b      	ldr	r3, [r3, #0]
2000b680:	3b01      	subs	r3, #1
2000b682:	f003 0301 	and.w	r3, r3, #1
2000b686:	009b      	lsls	r3, r3, #2
2000b688:	440b      	add	r3, r1
2000b68a:	6859      	ldr	r1, [r3, #4]
2000b68c:	4824      	ldr	r0, [pc, #144]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b68e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b692:	4613      	mov	r3, r2
2000b694:	005b      	lsls	r3, r3, #1
2000b696:	4413      	add	r3, r2
2000b698:	00db      	lsls	r3, r3, #3
2000b69a:	3350      	adds	r3, #80	@ 0x50
2000b69c:	443b      	add	r3, r7
2000b69e:	3b30      	subs	r3, #48	@ 0x30
2000b6a0:	681b      	ldr	r3, [r3, #0]
2000b6a2:	3b01      	subs	r3, #1
2000b6a4:	f003 0301 	and.w	r3, r3, #1
2000b6a8:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
2000b6ac:	009b      	lsls	r3, r3, #2
2000b6ae:	4403      	add	r3, r0
2000b6b0:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000b6b2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b6b6:	4613      	mov	r3, r2
2000b6b8:	005b      	lsls	r3, r3, #1
2000b6ba:	4413      	add	r3, r2
2000b6bc:	00db      	lsls	r3, r3, #3
2000b6be:	3350      	adds	r3, #80	@ 0x50
2000b6c0:	443b      	add	r3, r7
2000b6c2:	3b2c      	subs	r3, #44	@ 0x2c
2000b6c4:	681b      	ldr	r3, [r3, #0]
2000b6c6:	2b00      	cmp	r3, #0
2000b6c8:	f000 80d9 	beq.w	2000b87e <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
2000b6cc:	4914      	ldr	r1, [pc, #80]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b6ce:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b6d2:	4613      	mov	r3, r2
2000b6d4:	005b      	lsls	r3, r3, #1
2000b6d6:	4413      	add	r3, r2
2000b6d8:	00db      	lsls	r3, r3, #3
2000b6da:	3350      	adds	r3, #80	@ 0x50
2000b6dc:	443b      	add	r3, r7
2000b6de:	3b2c      	subs	r3, #44	@ 0x2c
2000b6e0:	681b      	ldr	r3, [r3, #0]
2000b6e2:	3b01      	subs	r3, #1
2000b6e4:	f003 0301 	and.w	r3, r3, #1
2000b6e8:	009b      	lsls	r3, r3, #2
2000b6ea:	440b      	add	r3, r1
2000b6ec:	6859      	ldr	r1, [r3, #4]
2000b6ee:	480c      	ldr	r0, [pc, #48]	@ (2000b720 <HAL_OSPIM_Config+0x29c>)
2000b6f0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b6f4:	4613      	mov	r3, r2
2000b6f6:	005b      	lsls	r3, r3, #1
2000b6f8:	4413      	add	r3, r2
2000b6fa:	00db      	lsls	r3, r3, #3
2000b6fc:	3350      	adds	r3, #80	@ 0x50
2000b6fe:	443b      	add	r3, r7
2000b700:	3b2c      	subs	r3, #44	@ 0x2c
2000b702:	681b      	ldr	r3, [r3, #0]
2000b704:	3b01      	subs	r3, #1
2000b706:	f003 0301 	and.w	r3, r3, #1
2000b70a:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
2000b70e:	009b      	lsls	r3, r3, #2
2000b710:	4403      	add	r3, r0
2000b712:	605a      	str	r2, [r3, #4]
2000b714:	e0b3      	b.n	2000b87e <HAL_OSPIM_Config+0x3fa>
2000b716:	bf00      	nop
2000b718:	420d1400 	.word	0x420d1400
2000b71c:	420d2400 	.word	0x420d2400
2000b720:	420c4000 	.word	0x420c4000
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
2000b724:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b726:	4613      	mov	r3, r2
2000b728:	005b      	lsls	r3, r3, #1
2000b72a:	4413      	add	r3, r2
2000b72c:	00db      	lsls	r3, r3, #3
2000b72e:	3350      	adds	r3, #80	@ 0x50
2000b730:	443b      	add	r3, r7
2000b732:	3b3c      	subs	r3, #60	@ 0x3c
2000b734:	681b      	ldr	r3, [r3, #0]
2000b736:	2b00      	cmp	r3, #0
2000b738:	f000 80a1 	beq.w	2000b87e <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
2000b73c:	4995      	ldr	r1, [pc, #596]	@ (2000b994 <HAL_OSPIM_Config+0x510>)
2000b73e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b740:	4613      	mov	r3, r2
2000b742:	005b      	lsls	r3, r3, #1
2000b744:	4413      	add	r3, r2
2000b746:	00db      	lsls	r3, r3, #3
2000b748:	3350      	adds	r3, #80	@ 0x50
2000b74a:	443b      	add	r3, r7
2000b74c:	3b3c      	subs	r3, #60	@ 0x3c
2000b74e:	681b      	ldr	r3, [r3, #0]
2000b750:	3b01      	subs	r3, #1
2000b752:	009b      	lsls	r3, r3, #2
2000b754:	440b      	add	r3, r1
2000b756:	6859      	ldr	r1, [r3, #4]
2000b758:	488e      	ldr	r0, [pc, #568]	@ (2000b994 <HAL_OSPIM_Config+0x510>)
2000b75a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b75c:	4613      	mov	r3, r2
2000b75e:	005b      	lsls	r3, r3, #1
2000b760:	4413      	add	r3, r2
2000b762:	00db      	lsls	r3, r3, #3
2000b764:	3350      	adds	r3, #80	@ 0x50
2000b766:	443b      	add	r3, r7
2000b768:	3b3c      	subs	r3, #60	@ 0x3c
2000b76a:	681b      	ldr	r3, [r3, #0]
2000b76c:	3b01      	subs	r3, #1
2000b76e:	f021 0201 	bic.w	r2, r1, #1
2000b772:	009b      	lsls	r3, r3, #2
2000b774:	4403      	add	r3, r0
2000b776:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
2000b778:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b77a:	4613      	mov	r3, r2
2000b77c:	005b      	lsls	r3, r3, #1
2000b77e:	4413      	add	r3, r2
2000b780:	00db      	lsls	r3, r3, #3
2000b782:	3350      	adds	r3, #80	@ 0x50
2000b784:	443b      	add	r3, r7
2000b786:	3b38      	subs	r3, #56	@ 0x38
2000b788:	681b      	ldr	r3, [r3, #0]
2000b78a:	2b00      	cmp	r3, #0
2000b78c:	d01d      	beq.n	2000b7ca <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
2000b78e:	4981      	ldr	r1, [pc, #516]	@ (2000b994 <HAL_OSPIM_Config+0x510>)
2000b790:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b792:	4613      	mov	r3, r2
2000b794:	005b      	lsls	r3, r3, #1
2000b796:	4413      	add	r3, r2
2000b798:	00db      	lsls	r3, r3, #3
2000b79a:	3350      	adds	r3, #80	@ 0x50
2000b79c:	443b      	add	r3, r7
2000b79e:	3b38      	subs	r3, #56	@ 0x38
2000b7a0:	681b      	ldr	r3, [r3, #0]
2000b7a2:	3b01      	subs	r3, #1
2000b7a4:	009b      	lsls	r3, r3, #2
2000b7a6:	440b      	add	r3, r1
2000b7a8:	6859      	ldr	r1, [r3, #4]
2000b7aa:	487a      	ldr	r0, [pc, #488]	@ (2000b994 <HAL_OSPIM_Config+0x510>)
2000b7ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b7ae:	4613      	mov	r3, r2
2000b7b0:	005b      	lsls	r3, r3, #1
2000b7b2:	4413      	add	r3, r2
2000b7b4:	00db      	lsls	r3, r3, #3
2000b7b6:	3350      	adds	r3, #80	@ 0x50
2000b7b8:	443b      	add	r3, r7
2000b7ba:	3b38      	subs	r3, #56	@ 0x38
2000b7bc:	681b      	ldr	r3, [r3, #0]
2000b7be:	3b01      	subs	r3, #1
2000b7c0:	f021 0210 	bic.w	r2, r1, #16
2000b7c4:	009b      	lsls	r3, r3, #2
2000b7c6:	4403      	add	r3, r0
2000b7c8:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000b7ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b7cc:	4613      	mov	r3, r2
2000b7ce:	005b      	lsls	r3, r3, #1
2000b7d0:	4413      	add	r3, r2
2000b7d2:	00db      	lsls	r3, r3, #3
2000b7d4:	3350      	adds	r3, #80	@ 0x50
2000b7d6:	443b      	add	r3, r7
2000b7d8:	3b30      	subs	r3, #48	@ 0x30
2000b7da:	681b      	ldr	r3, [r3, #0]
2000b7dc:	2b00      	cmp	r3, #0
2000b7de:	d021      	beq.n	2000b824 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
2000b7e0:	496c      	ldr	r1, [pc, #432]	@ (2000b994 <HAL_OSPIM_Config+0x510>)
2000b7e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b7e4:	4613      	mov	r3, r2
2000b7e6:	005b      	lsls	r3, r3, #1
2000b7e8:	4413      	add	r3, r2
2000b7ea:	00db      	lsls	r3, r3, #3
2000b7ec:	3350      	adds	r3, #80	@ 0x50
2000b7ee:	443b      	add	r3, r7
2000b7f0:	3b30      	subs	r3, #48	@ 0x30
2000b7f2:	681b      	ldr	r3, [r3, #0]
2000b7f4:	3b01      	subs	r3, #1
2000b7f6:	f003 0301 	and.w	r3, r3, #1
2000b7fa:	009b      	lsls	r3, r3, #2
2000b7fc:	440b      	add	r3, r1
2000b7fe:	6859      	ldr	r1, [r3, #4]
2000b800:	4864      	ldr	r0, [pc, #400]	@ (2000b994 <HAL_OSPIM_Config+0x510>)
2000b802:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b804:	4613      	mov	r3, r2
2000b806:	005b      	lsls	r3, r3, #1
2000b808:	4413      	add	r3, r2
2000b80a:	00db      	lsls	r3, r3, #3
2000b80c:	3350      	adds	r3, #80	@ 0x50
2000b80e:	443b      	add	r3, r7
2000b810:	3b30      	subs	r3, #48	@ 0x30
2000b812:	681b      	ldr	r3, [r3, #0]
2000b814:	3b01      	subs	r3, #1
2000b816:	f003 0301 	and.w	r3, r3, #1
2000b81a:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
2000b81e:	009b      	lsls	r3, r3, #2
2000b820:	4403      	add	r3, r0
2000b822:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000b824:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b826:	4613      	mov	r3, r2
2000b828:	005b      	lsls	r3, r3, #1
2000b82a:	4413      	add	r3, r2
2000b82c:	00db      	lsls	r3, r3, #3
2000b82e:	3350      	adds	r3, #80	@ 0x50
2000b830:	443b      	add	r3, r7
2000b832:	3b2c      	subs	r3, #44	@ 0x2c
2000b834:	681b      	ldr	r3, [r3, #0]
2000b836:	2b00      	cmp	r3, #0
2000b838:	d021      	beq.n	2000b87e <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
2000b83a:	4956      	ldr	r1, [pc, #344]	@ (2000b994 <HAL_OSPIM_Config+0x510>)
2000b83c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b83e:	4613      	mov	r3, r2
2000b840:	005b      	lsls	r3, r3, #1
2000b842:	4413      	add	r3, r2
2000b844:	00db      	lsls	r3, r3, #3
2000b846:	3350      	adds	r3, #80	@ 0x50
2000b848:	443b      	add	r3, r7
2000b84a:	3b2c      	subs	r3, #44	@ 0x2c
2000b84c:	681b      	ldr	r3, [r3, #0]
2000b84e:	3b01      	subs	r3, #1
2000b850:	f003 0301 	and.w	r3, r3, #1
2000b854:	009b      	lsls	r3, r3, #2
2000b856:	440b      	add	r3, r1
2000b858:	6859      	ldr	r1, [r3, #4]
2000b85a:	484e      	ldr	r0, [pc, #312]	@ (2000b994 <HAL_OSPIM_Config+0x510>)
2000b85c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b85e:	4613      	mov	r3, r2
2000b860:	005b      	lsls	r3, r3, #1
2000b862:	4413      	add	r3, r2
2000b864:	00db      	lsls	r3, r3, #3
2000b866:	3350      	adds	r3, #80	@ 0x50
2000b868:	443b      	add	r3, r7
2000b86a:	3b2c      	subs	r3, #44	@ 0x2c
2000b86c:	681b      	ldr	r3, [r3, #0]
2000b86e:	3b01      	subs	r3, #1
2000b870:	f003 0301 	and.w	r3, r3, #1
2000b874:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
2000b878:	009b      	lsls	r3, r3, #2
2000b87a:	4403      	add	r3, r0
2000b87c:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
2000b87e:	68bb      	ldr	r3, [r7, #8]
2000b880:	6819      	ldr	r1, [r3, #0]
2000b882:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b886:	4613      	mov	r3, r2
2000b888:	005b      	lsls	r3, r3, #1
2000b88a:	4413      	add	r3, r2
2000b88c:	00db      	lsls	r3, r3, #3
2000b88e:	3350      	adds	r3, #80	@ 0x50
2000b890:	443b      	add	r3, r7
2000b892:	3b3c      	subs	r3, #60	@ 0x3c
2000b894:	681b      	ldr	r3, [r3, #0]
2000b896:	4299      	cmp	r1, r3
2000b898:	d03c      	beq.n	2000b914 <HAL_OSPIM_Config+0x490>
2000b89a:	68bb      	ldr	r3, [r7, #8]
2000b89c:	6899      	ldr	r1, [r3, #8]
2000b89e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b8a2:	4613      	mov	r3, r2
2000b8a4:	005b      	lsls	r3, r3, #1
2000b8a6:	4413      	add	r3, r2
2000b8a8:	00db      	lsls	r3, r3, #3
2000b8aa:	3350      	adds	r3, #80	@ 0x50
2000b8ac:	443b      	add	r3, r7
2000b8ae:	3b34      	subs	r3, #52	@ 0x34
2000b8b0:	681b      	ldr	r3, [r3, #0]
2000b8b2:	4299      	cmp	r1, r3
2000b8b4:	d02e      	beq.n	2000b914 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
2000b8b6:	68bb      	ldr	r3, [r7, #8]
2000b8b8:	6859      	ldr	r1, [r3, #4]
2000b8ba:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b8be:	4613      	mov	r3, r2
2000b8c0:	005b      	lsls	r3, r3, #1
2000b8c2:	4413      	add	r3, r2
2000b8c4:	00db      	lsls	r3, r3, #3
2000b8c6:	3350      	adds	r3, #80	@ 0x50
2000b8c8:	443b      	add	r3, r7
2000b8ca:	3b38      	subs	r3, #56	@ 0x38
2000b8cc:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
2000b8ce:	4299      	cmp	r1, r3
2000b8d0:	d103      	bne.n	2000b8da <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
2000b8d2:	68bb      	ldr	r3, [r7, #8]
2000b8d4:	685b      	ldr	r3, [r3, #4]
2000b8d6:	2b00      	cmp	r3, #0
2000b8d8:	d11c      	bne.n	2000b914 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
2000b8da:	68bb      	ldr	r3, [r7, #8]
2000b8dc:	68d9      	ldr	r1, [r3, #12]
2000b8de:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b8e2:	4613      	mov	r3, r2
2000b8e4:	005b      	lsls	r3, r3, #1
2000b8e6:	4413      	add	r3, r2
2000b8e8:	00db      	lsls	r3, r3, #3
2000b8ea:	3350      	adds	r3, #80	@ 0x50
2000b8ec:	443b      	add	r3, r7
2000b8ee:	3b30      	subs	r3, #48	@ 0x30
2000b8f0:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
2000b8f2:	4299      	cmp	r1, r3
2000b8f4:	d00e      	beq.n	2000b914 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
2000b8f6:	68bb      	ldr	r3, [r7, #8]
2000b8f8:	6919      	ldr	r1, [r3, #16]
2000b8fa:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b8fe:	4613      	mov	r3, r2
2000b900:	005b      	lsls	r3, r3, #1
2000b902:	4413      	add	r3, r2
2000b904:	00db      	lsls	r3, r3, #3
2000b906:	3350      	adds	r3, #80	@ 0x50
2000b908:	443b      	add	r3, r7
2000b90a:	3b2c      	subs	r3, #44	@ 0x2c
2000b90c:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
2000b90e:	4299      	cmp	r1, r3
2000b910:	f040 810e 	bne.w	2000bb30 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
2000b914:	68bb      	ldr	r3, [r7, #8]
2000b916:	6819      	ldr	r1, [r3, #0]
2000b918:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b91c:	4613      	mov	r3, r2
2000b91e:	005b      	lsls	r3, r3, #1
2000b920:	4413      	add	r3, r2
2000b922:	00db      	lsls	r3, r3, #3
2000b924:	3350      	adds	r3, #80	@ 0x50
2000b926:	443b      	add	r3, r7
2000b928:	3b3c      	subs	r3, #60	@ 0x3c
2000b92a:	681b      	ldr	r3, [r3, #0]
2000b92c:	4299      	cmp	r1, r3
2000b92e:	d133      	bne.n	2000b998 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
2000b930:	68bb      	ldr	r3, [r7, #8]
2000b932:	6859      	ldr	r1, [r3, #4]
2000b934:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b938:	4613      	mov	r3, r2
2000b93a:	005b      	lsls	r3, r3, #1
2000b93c:	4413      	add	r3, r2
2000b93e:	00db      	lsls	r3, r3, #3
2000b940:	3350      	adds	r3, #80	@ 0x50
2000b942:	443b      	add	r3, r7
2000b944:	3b38      	subs	r3, #56	@ 0x38
2000b946:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
2000b948:	4299      	cmp	r1, r3
2000b94a:	d125      	bne.n	2000b998 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
2000b94c:	68bb      	ldr	r3, [r7, #8]
2000b94e:	68d9      	ldr	r1, [r3, #12]
2000b950:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b954:	4613      	mov	r3, r2
2000b956:	005b      	lsls	r3, r3, #1
2000b958:	4413      	add	r3, r2
2000b95a:	00db      	lsls	r3, r3, #3
2000b95c:	3350      	adds	r3, #80	@ 0x50
2000b95e:	443b      	add	r3, r7
2000b960:	3b30      	subs	r3, #48	@ 0x30
2000b962:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
2000b964:	4299      	cmp	r1, r3
2000b966:	d117      	bne.n	2000b998 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
2000b968:	68bb      	ldr	r3, [r7, #8]
2000b96a:	6919      	ldr	r1, [r3, #16]
2000b96c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b970:	4613      	mov	r3, r2
2000b972:	005b      	lsls	r3, r3, #1
2000b974:	4413      	add	r3, r2
2000b976:	00db      	lsls	r3, r3, #3
2000b978:	3350      	adds	r3, #80	@ 0x50
2000b97a:	443b      	add	r3, r7
2000b97c:	3b2c      	subs	r3, #44	@ 0x2c
2000b97e:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
2000b980:	4299      	cmp	r1, r3
2000b982:	d109      	bne.n	2000b998 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
2000b984:	4b03      	ldr	r3, [pc, #12]	@ (2000b994 <HAL_OSPIM_Config+0x510>)
2000b986:	681b      	ldr	r3, [r3, #0]
2000b988:	4a02      	ldr	r2, [pc, #8]	@ (2000b994 <HAL_OSPIM_Config+0x510>)
2000b98a:	f043 0301 	orr.w	r3, r3, #1
2000b98e:	6013      	str	r3, [r2, #0]
2000b990:	e0ce      	b.n	2000bb30 <HAL_OSPIM_Config+0x6ac>
2000b992:	bf00      	nop
2000b994:	420c4000 	.word	0x420c4000
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
2000b998:	49a4      	ldr	r1, [pc, #656]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000b99a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b99e:	4613      	mov	r3, r2
2000b9a0:	005b      	lsls	r3, r3, #1
2000b9a2:	4413      	add	r3, r2
2000b9a4:	00db      	lsls	r3, r3, #3
2000b9a6:	3350      	adds	r3, #80	@ 0x50
2000b9a8:	443b      	add	r3, r7
2000b9aa:	3b3c      	subs	r3, #60	@ 0x3c
2000b9ac:	681b      	ldr	r3, [r3, #0]
2000b9ae:	3b01      	subs	r3, #1
2000b9b0:	009b      	lsls	r3, r3, #2
2000b9b2:	440b      	add	r3, r1
2000b9b4:	6859      	ldr	r1, [r3, #4]
2000b9b6:	489d      	ldr	r0, [pc, #628]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000b9b8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b9bc:	4613      	mov	r3, r2
2000b9be:	005b      	lsls	r3, r3, #1
2000b9c0:	4413      	add	r3, r2
2000b9c2:	00db      	lsls	r3, r3, #3
2000b9c4:	3350      	adds	r3, #80	@ 0x50
2000b9c6:	443b      	add	r3, r7
2000b9c8:	3b3c      	subs	r3, #60	@ 0x3c
2000b9ca:	681b      	ldr	r3, [r3, #0]
2000b9cc:	3b01      	subs	r3, #1
2000b9ce:	f021 0201 	bic.w	r2, r1, #1
2000b9d2:	009b      	lsls	r3, r3, #2
2000b9d4:	4403      	add	r3, r0
2000b9d6:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
2000b9d8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b9dc:	4613      	mov	r3, r2
2000b9de:	005b      	lsls	r3, r3, #1
2000b9e0:	4413      	add	r3, r2
2000b9e2:	00db      	lsls	r3, r3, #3
2000b9e4:	3350      	adds	r3, #80	@ 0x50
2000b9e6:	443b      	add	r3, r7
2000b9e8:	3b38      	subs	r3, #56	@ 0x38
2000b9ea:	681b      	ldr	r3, [r3, #0]
2000b9ec:	2b00      	cmp	r3, #0
2000b9ee:	d01f      	beq.n	2000ba30 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
2000b9f0:	498e      	ldr	r1, [pc, #568]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000b9f2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b9f6:	4613      	mov	r3, r2
2000b9f8:	005b      	lsls	r3, r3, #1
2000b9fa:	4413      	add	r3, r2
2000b9fc:	00db      	lsls	r3, r3, #3
2000b9fe:	3350      	adds	r3, #80	@ 0x50
2000ba00:	443b      	add	r3, r7
2000ba02:	3b38      	subs	r3, #56	@ 0x38
2000ba04:	681b      	ldr	r3, [r3, #0]
2000ba06:	3b01      	subs	r3, #1
2000ba08:	009b      	lsls	r3, r3, #2
2000ba0a:	440b      	add	r3, r1
2000ba0c:	6859      	ldr	r1, [r3, #4]
2000ba0e:	4887      	ldr	r0, [pc, #540]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000ba10:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000ba14:	4613      	mov	r3, r2
2000ba16:	005b      	lsls	r3, r3, #1
2000ba18:	4413      	add	r3, r2
2000ba1a:	00db      	lsls	r3, r3, #3
2000ba1c:	3350      	adds	r3, #80	@ 0x50
2000ba1e:	443b      	add	r3, r7
2000ba20:	3b38      	subs	r3, #56	@ 0x38
2000ba22:	681b      	ldr	r3, [r3, #0]
2000ba24:	3b01      	subs	r3, #1
2000ba26:	f021 0210 	bic.w	r2, r1, #16
2000ba2a:	009b      	lsls	r3, r3, #2
2000ba2c:	4403      	add	r3, r0
2000ba2e:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
2000ba30:	497e      	ldr	r1, [pc, #504]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000ba32:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000ba36:	4613      	mov	r3, r2
2000ba38:	005b      	lsls	r3, r3, #1
2000ba3a:	4413      	add	r3, r2
2000ba3c:	00db      	lsls	r3, r3, #3
2000ba3e:	3350      	adds	r3, #80	@ 0x50
2000ba40:	443b      	add	r3, r7
2000ba42:	3b34      	subs	r3, #52	@ 0x34
2000ba44:	681b      	ldr	r3, [r3, #0]
2000ba46:	3b01      	subs	r3, #1
2000ba48:	009b      	lsls	r3, r3, #2
2000ba4a:	440b      	add	r3, r1
2000ba4c:	6859      	ldr	r1, [r3, #4]
2000ba4e:	4877      	ldr	r0, [pc, #476]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000ba50:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000ba54:	4613      	mov	r3, r2
2000ba56:	005b      	lsls	r3, r3, #1
2000ba58:	4413      	add	r3, r2
2000ba5a:	00db      	lsls	r3, r3, #3
2000ba5c:	3350      	adds	r3, #80	@ 0x50
2000ba5e:	443b      	add	r3, r7
2000ba60:	3b34      	subs	r3, #52	@ 0x34
2000ba62:	681b      	ldr	r3, [r3, #0]
2000ba64:	3b01      	subs	r3, #1
2000ba66:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
2000ba6a:	009b      	lsls	r3, r3, #2
2000ba6c:	4403      	add	r3, r0
2000ba6e:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000ba70:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000ba74:	4613      	mov	r3, r2
2000ba76:	005b      	lsls	r3, r3, #1
2000ba78:	4413      	add	r3, r2
2000ba7a:	00db      	lsls	r3, r3, #3
2000ba7c:	3350      	adds	r3, #80	@ 0x50
2000ba7e:	443b      	add	r3, r7
2000ba80:	3b30      	subs	r3, #48	@ 0x30
2000ba82:	681b      	ldr	r3, [r3, #0]
2000ba84:	2b00      	cmp	r3, #0
2000ba86:	d023      	beq.n	2000bad0 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000ba88:	4968      	ldr	r1, [pc, #416]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000ba8a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000ba8e:	4613      	mov	r3, r2
2000ba90:	005b      	lsls	r3, r3, #1
2000ba92:	4413      	add	r3, r2
2000ba94:	00db      	lsls	r3, r3, #3
2000ba96:	3350      	adds	r3, #80	@ 0x50
2000ba98:	443b      	add	r3, r7
2000ba9a:	3b30      	subs	r3, #48	@ 0x30
2000ba9c:	681b      	ldr	r3, [r3, #0]
2000ba9e:	3b01      	subs	r3, #1
2000baa0:	f003 0301 	and.w	r3, r3, #1
2000baa4:	009b      	lsls	r3, r3, #2
2000baa6:	440b      	add	r3, r1
2000baa8:	6859      	ldr	r1, [r3, #4]
2000baaa:	4860      	ldr	r0, [pc, #384]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000baac:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000bab0:	4613      	mov	r3, r2
2000bab2:	005b      	lsls	r3, r3, #1
2000bab4:	4413      	add	r3, r2
2000bab6:	00db      	lsls	r3, r3, #3
2000bab8:	3350      	adds	r3, #80	@ 0x50
2000baba:	443b      	add	r3, r7
2000babc:	3b30      	subs	r3, #48	@ 0x30
2000babe:	681b      	ldr	r3, [r3, #0]
2000bac0:	3b01      	subs	r3, #1
2000bac2:	f003 0301 	and.w	r3, r3, #1
2000bac6:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
2000baca:	009b      	lsls	r3, r3, #2
2000bacc:	4403      	add	r3, r0
2000bace:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000bad0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000bad4:	4613      	mov	r3, r2
2000bad6:	005b      	lsls	r3, r3, #1
2000bad8:	4413      	add	r3, r2
2000bada:	00db      	lsls	r3, r3, #3
2000badc:	3350      	adds	r3, #80	@ 0x50
2000bade:	443b      	add	r3, r7
2000bae0:	3b2c      	subs	r3, #44	@ 0x2c
2000bae2:	681b      	ldr	r3, [r3, #0]
2000bae4:	2b00      	cmp	r3, #0
2000bae6:	d023      	beq.n	2000bb30 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bae8:	4950      	ldr	r1, [pc, #320]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000baea:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000baee:	4613      	mov	r3, r2
2000baf0:	005b      	lsls	r3, r3, #1
2000baf2:	4413      	add	r3, r2
2000baf4:	00db      	lsls	r3, r3, #3
2000baf6:	3350      	adds	r3, #80	@ 0x50
2000baf8:	443b      	add	r3, r7
2000bafa:	3b2c      	subs	r3, #44	@ 0x2c
2000bafc:	681b      	ldr	r3, [r3, #0]
2000bafe:	3b01      	subs	r3, #1
2000bb00:	f003 0301 	and.w	r3, r3, #1
2000bb04:	009b      	lsls	r3, r3, #2
2000bb06:	440b      	add	r3, r1
2000bb08:	6859      	ldr	r1, [r3, #4]
2000bb0a:	4848      	ldr	r0, [pc, #288]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bb0c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000bb10:	4613      	mov	r3, r2
2000bb12:	005b      	lsls	r3, r3, #1
2000bb14:	4413      	add	r3, r2
2000bb16:	00db      	lsls	r3, r3, #3
2000bb18:	3350      	adds	r3, #80	@ 0x50
2000bb1a:	443b      	add	r3, r7
2000bb1c:	3b2c      	subs	r3, #44	@ 0x2c
2000bb1e:	681b      	ldr	r3, [r3, #0]
2000bb20:	3b01      	subs	r3, #1
2000bb22:	f003 0301 	and.w	r3, r3, #1
2000bb26:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
2000bb2a:	009b      	lsls	r3, r3, #2
2000bb2c:	4403      	add	r3, r0
2000bb2e:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
2000bb30:	4a3e      	ldr	r2, [pc, #248]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bb32:	68bb      	ldr	r3, [r7, #8]
2000bb34:	689b      	ldr	r3, [r3, #8]
2000bb36:	3b01      	subs	r3, #1
2000bb38:	009b      	lsls	r3, r3, #2
2000bb3a:	4413      	add	r3, r2
2000bb3c:	685b      	ldr	r3, [r3, #4]
2000bb3e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
2000bb42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bb44:	025b      	lsls	r3, r3, #9
2000bb46:	431a      	orrs	r2, r3
2000bb48:	4938      	ldr	r1, [pc, #224]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bb4a:	68bb      	ldr	r3, [r7, #8]
2000bb4c:	689b      	ldr	r3, [r3, #8]
2000bb4e:	3b01      	subs	r3, #1
2000bb50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
2000bb54:	009b      	lsls	r3, r3, #2
2000bb56:	440b      	add	r3, r1
2000bb58:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if (((cfg->Req2AckTime) >= 1U) && ((cfg->Req2AckTime) <= 256U))
2000bb5a:	68bb      	ldr	r3, [r7, #8]
2000bb5c:	695b      	ldr	r3, [r3, #20]
2000bb5e:	2b00      	cmp	r3, #0
2000bb60:	d018      	beq.n	2000bb94 <HAL_OSPIM_Config+0x710>
2000bb62:	68bb      	ldr	r3, [r7, #8]
2000bb64:	695b      	ldr	r3, [r3, #20]
2000bb66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000bb6a:	d813      	bhi.n	2000bb94 <HAL_OSPIM_Config+0x710>
    {
      if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
2000bb6c:	68bb      	ldr	r3, [r7, #8]
2000bb6e:	695b      	ldr	r3, [r3, #20]
2000bb70:	1e5a      	subs	r2, r3, #1
2000bb72:	4b2e      	ldr	r3, [pc, #184]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bb74:	681b      	ldr	r3, [r3, #0]
2000bb76:	0c1b      	lsrs	r3, r3, #16
2000bb78:	b2db      	uxtb	r3, r3
2000bb7a:	429a      	cmp	r2, r3
2000bb7c:	d90a      	bls.n	2000bb94 <HAL_OSPIM_Config+0x710>
      {
        MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
2000bb7e:	4b2b      	ldr	r3, [pc, #172]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bb80:	681b      	ldr	r3, [r3, #0]
2000bb82:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
2000bb86:	68bb      	ldr	r3, [r7, #8]
2000bb88:	695b      	ldr	r3, [r3, #20]
2000bb8a:	3b01      	subs	r3, #1
2000bb8c:	041b      	lsls	r3, r3, #16
2000bb8e:	4927      	ldr	r1, [pc, #156]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bb90:	4313      	orrs	r3, r2
2000bb92:	600b      	str	r3, [r1, #0]
      {
        /* Nothing to do */
      }
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
2000bb94:	4b25      	ldr	r3, [pc, #148]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bb96:	681b      	ldr	r3, [r3, #0]
2000bb98:	f003 0301 	and.w	r3, r3, #1
2000bb9c:	2b00      	cmp	r3, #0
2000bb9e:	f000 809a 	beq.w	2000bcd6 <HAL_OSPIM_Config+0x852>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
2000bba2:	4a22      	ldr	r2, [pc, #136]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bba4:	68bb      	ldr	r3, [r7, #8]
2000bba6:	681b      	ldr	r3, [r3, #0]
2000bba8:	3b01      	subs	r3, #1
2000bbaa:	009b      	lsls	r3, r3, #2
2000bbac:	4413      	add	r3, r2
2000bbae:	685b      	ldr	r3, [r3, #4]
2000bbb0:	f023 0203 	bic.w	r2, r3, #3
2000bbb4:	491d      	ldr	r1, [pc, #116]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bbb6:	68bb      	ldr	r3, [r7, #8]
2000bbb8:	681b      	ldr	r3, [r3, #0]
2000bbba:	3b01      	subs	r3, #1
2000bbbc:	f042 0201 	orr.w	r2, r2, #1
2000bbc0:	009b      	lsls	r3, r3, #2
2000bbc2:	440b      	add	r3, r1
2000bbc4:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
2000bbc6:	68bb      	ldr	r3, [r7, #8]
2000bbc8:	685b      	ldr	r3, [r3, #4]
2000bbca:	2b00      	cmp	r3, #0
2000bbcc:	d011      	beq.n	2000bbf2 <HAL_OSPIM_Config+0x76e>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
2000bbce:	4a17      	ldr	r2, [pc, #92]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bbd0:	68bb      	ldr	r3, [r7, #8]
2000bbd2:	685b      	ldr	r3, [r3, #4]
2000bbd4:	3b01      	subs	r3, #1
2000bbd6:	009b      	lsls	r3, r3, #2
2000bbd8:	4413      	add	r3, r2
2000bbda:	685b      	ldr	r3, [r3, #4]
2000bbdc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
2000bbe0:	4912      	ldr	r1, [pc, #72]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bbe2:	68bb      	ldr	r3, [r7, #8]
2000bbe4:	685b      	ldr	r3, [r3, #4]
2000bbe6:	3b01      	subs	r3, #1
2000bbe8:	f042 0210 	orr.w	r2, r2, #16
2000bbec:	009b      	lsls	r3, r3, #2
2000bbee:	440b      	add	r3, r1
2000bbf0:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
2000bbf2:	68bb      	ldr	r3, [r7, #8]
2000bbf4:	68db      	ldr	r3, [r3, #12]
2000bbf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000bbfa:	2b00      	cmp	r3, #0
2000bbfc:	d018      	beq.n	2000bc30 <HAL_OSPIM_Config+0x7ac>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bbfe:	4a0b      	ldr	r2, [pc, #44]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bc00:	68bb      	ldr	r3, [r7, #8]
2000bc02:	68db      	ldr	r3, [r3, #12]
2000bc04:	3b01      	subs	r3, #1
2000bc06:	f003 0301 	and.w	r3, r3, #1
2000bc0a:	009b      	lsls	r3, r3, #2
2000bc0c:	4413      	add	r3, r2
2000bc0e:	685b      	ldr	r3, [r3, #4]
2000bc10:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000bc14:	4905      	ldr	r1, [pc, #20]	@ (2000bc2c <HAL_OSPIM_Config+0x7a8>)
2000bc16:	68bb      	ldr	r3, [r7, #8]
2000bc18:	68db      	ldr	r3, [r3, #12]
2000bc1a:	3b01      	subs	r3, #1
2000bc1c:	f003 0301 	and.w	r3, r3, #1
2000bc20:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
2000bc24:	009b      	lsls	r3, r3, #2
2000bc26:	440b      	add	r3, r1
2000bc28:	605a      	str	r2, [r3, #4]
2000bc2a:	e01b      	b.n	2000bc64 <HAL_OSPIM_Config+0x7e0>
2000bc2c:	420c4000 	.word	0x420c4000
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000bc30:	68bb      	ldr	r3, [r7, #8]
2000bc32:	68db      	ldr	r3, [r3, #12]
2000bc34:	2b00      	cmp	r3, #0
2000bc36:	d015      	beq.n	2000bc64 <HAL_OSPIM_Config+0x7e0>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bc38:	4a8a      	ldr	r2, [pc, #552]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bc3a:	68bb      	ldr	r3, [r7, #8]
2000bc3c:	68db      	ldr	r3, [r3, #12]
2000bc3e:	3b01      	subs	r3, #1
2000bc40:	f003 0301 	and.w	r3, r3, #1
2000bc44:	009b      	lsls	r3, r3, #2
2000bc46:	4413      	add	r3, r2
2000bc48:	685b      	ldr	r3, [r3, #4]
2000bc4a:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
2000bc4e:	4985      	ldr	r1, [pc, #532]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bc50:	68bb      	ldr	r3, [r7, #8]
2000bc52:	68db      	ldr	r3, [r3, #12]
2000bc54:	3b01      	subs	r3, #1
2000bc56:	f003 0301 	and.w	r3, r3, #1
2000bc5a:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
2000bc5e:	009b      	lsls	r3, r3, #2
2000bc60:	440b      	add	r3, r1
2000bc62:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
2000bc64:	68bb      	ldr	r3, [r7, #8]
2000bc66:	691b      	ldr	r3, [r3, #16]
2000bc68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000bc6c:	2b00      	cmp	r3, #0
2000bc6e:	d016      	beq.n	2000bc9e <HAL_OSPIM_Config+0x81a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bc70:	4a7c      	ldr	r2, [pc, #496]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bc72:	68bb      	ldr	r3, [r7, #8]
2000bc74:	691b      	ldr	r3, [r3, #16]
2000bc76:	3b01      	subs	r3, #1
2000bc78:	f003 0301 	and.w	r3, r3, #1
2000bc7c:	009b      	lsls	r3, r3, #2
2000bc7e:	4413      	add	r3, r2
2000bc80:	685b      	ldr	r3, [r3, #4]
2000bc82:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000bc86:	4977      	ldr	r1, [pc, #476]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bc88:	68bb      	ldr	r3, [r7, #8]
2000bc8a:	691b      	ldr	r3, [r3, #16]
2000bc8c:	3b01      	subs	r3, #1
2000bc8e:	f003 0301 	and.w	r3, r3, #1
2000bc92:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
2000bc96:	009b      	lsls	r3, r3, #2
2000bc98:	440b      	add	r3, r1
2000bc9a:	605a      	str	r2, [r3, #4]
2000bc9c:	e0c3      	b.n	2000be26 <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000bc9e:	68bb      	ldr	r3, [r7, #8]
2000bca0:	691b      	ldr	r3, [r3, #16]
2000bca2:	2b00      	cmp	r3, #0
2000bca4:	f000 80bf 	beq.w	2000be26 <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bca8:	4a6e      	ldr	r2, [pc, #440]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bcaa:	68bb      	ldr	r3, [r7, #8]
2000bcac:	691b      	ldr	r3, [r3, #16]
2000bcae:	3b01      	subs	r3, #1
2000bcb0:	f003 0301 	and.w	r3, r3, #1
2000bcb4:	009b      	lsls	r3, r3, #2
2000bcb6:	4413      	add	r3, r2
2000bcb8:	685b      	ldr	r3, [r3, #4]
2000bcba:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
2000bcbe:	4969      	ldr	r1, [pc, #420]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bcc0:	68bb      	ldr	r3, [r7, #8]
2000bcc2:	691b      	ldr	r3, [r3, #16]
2000bcc4:	3b01      	subs	r3, #1
2000bcc6:	f003 0301 	and.w	r3, r3, #1
2000bcca:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
2000bcce:	009b      	lsls	r3, r3, #2
2000bcd0:	440b      	add	r3, r1
2000bcd2:	605a      	str	r2, [r3, #4]
2000bcd4:	e0a7      	b.n	2000be26 <HAL_OSPIM_Config+0x9a2>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
2000bcd6:	4a63      	ldr	r2, [pc, #396]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bcd8:	68bb      	ldr	r3, [r7, #8]
2000bcda:	681b      	ldr	r3, [r3, #0]
2000bcdc:	3b01      	subs	r3, #1
2000bcde:	009b      	lsls	r3, r3, #2
2000bce0:	4413      	add	r3, r2
2000bce2:	685b      	ldr	r3, [r3, #4]
2000bce4:	f023 0203 	bic.w	r2, r3, #3
2000bce8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bcea:	005b      	lsls	r3, r3, #1
2000bcec:	431a      	orrs	r2, r3
2000bcee:	495d      	ldr	r1, [pc, #372]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bcf0:	68bb      	ldr	r3, [r7, #8]
2000bcf2:	681b      	ldr	r3, [r3, #0]
2000bcf4:	3b01      	subs	r3, #1
2000bcf6:	f042 0201 	orr.w	r2, r2, #1
2000bcfa:	009b      	lsls	r3, r3, #2
2000bcfc:	440b      	add	r3, r1
2000bcfe:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
2000bd00:	68bb      	ldr	r3, [r7, #8]
2000bd02:	685b      	ldr	r3, [r3, #4]
2000bd04:	2b00      	cmp	r3, #0
2000bd06:	d014      	beq.n	2000bd32 <HAL_OSPIM_Config+0x8ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
2000bd08:	4a56      	ldr	r2, [pc, #344]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bd0a:	68bb      	ldr	r3, [r7, #8]
2000bd0c:	685b      	ldr	r3, [r3, #4]
2000bd0e:	3b01      	subs	r3, #1
2000bd10:	009b      	lsls	r3, r3, #2
2000bd12:	4413      	add	r3, r2
2000bd14:	685b      	ldr	r3, [r3, #4]
2000bd16:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
2000bd1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bd1c:	015b      	lsls	r3, r3, #5
2000bd1e:	431a      	orrs	r2, r3
2000bd20:	4950      	ldr	r1, [pc, #320]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bd22:	68bb      	ldr	r3, [r7, #8]
2000bd24:	685b      	ldr	r3, [r3, #4]
2000bd26:	3b01      	subs	r3, #1
2000bd28:	f042 0210 	orr.w	r2, r2, #16
2000bd2c:	009b      	lsls	r3, r3, #2
2000bd2e:	440b      	add	r3, r1
2000bd30:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
2000bd32:	68bb      	ldr	r3, [r7, #8]
2000bd34:	68db      	ldr	r3, [r3, #12]
2000bd36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000bd3a:	2b00      	cmp	r3, #0
2000bd3c:	d019      	beq.n	2000bd72 <HAL_OSPIM_Config+0x8ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bd3e:	4a49      	ldr	r2, [pc, #292]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bd40:	68bb      	ldr	r3, [r7, #8]
2000bd42:	68db      	ldr	r3, [r3, #12]
2000bd44:	3b01      	subs	r3, #1
2000bd46:	f003 0301 	and.w	r3, r3, #1
2000bd4a:	009b      	lsls	r3, r3, #2
2000bd4c:	4413      	add	r3, r2
2000bd4e:	685b      	ldr	r3, [r3, #4]
2000bd50:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000bd54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bd56:	049b      	lsls	r3, r3, #18
2000bd58:	431a      	orrs	r2, r3
2000bd5a:	4942      	ldr	r1, [pc, #264]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bd5c:	68bb      	ldr	r3, [r7, #8]
2000bd5e:	68db      	ldr	r3, [r3, #12]
2000bd60:	3b01      	subs	r3, #1
2000bd62:	f003 0301 	and.w	r3, r3, #1
2000bd66:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
2000bd6a:	009b      	lsls	r3, r3, #2
2000bd6c:	440b      	add	r3, r1
2000bd6e:	605a      	str	r2, [r3, #4]
2000bd70:	e01c      	b.n	2000bdac <HAL_OSPIM_Config+0x928>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000bd72:	68bb      	ldr	r3, [r7, #8]
2000bd74:	68db      	ldr	r3, [r3, #12]
2000bd76:	2b00      	cmp	r3, #0
2000bd78:	d018      	beq.n	2000bdac <HAL_OSPIM_Config+0x928>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bd7a:	4a3a      	ldr	r2, [pc, #232]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bd7c:	68bb      	ldr	r3, [r7, #8]
2000bd7e:	68db      	ldr	r3, [r3, #12]
2000bd80:	3b01      	subs	r3, #1
2000bd82:	f003 0301 	and.w	r3, r3, #1
2000bd86:	009b      	lsls	r3, r3, #2
2000bd88:	4413      	add	r3, r2
2000bd8a:	685b      	ldr	r3, [r3, #4]
2000bd8c:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
2000bd90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bd92:	069b      	lsls	r3, r3, #26
2000bd94:	431a      	orrs	r2, r3
2000bd96:	4933      	ldr	r1, [pc, #204]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bd98:	68bb      	ldr	r3, [r7, #8]
2000bd9a:	68db      	ldr	r3, [r3, #12]
2000bd9c:	3b01      	subs	r3, #1
2000bd9e:	f003 0301 	and.w	r3, r3, #1
2000bda2:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
2000bda6:	009b      	lsls	r3, r3, #2
2000bda8:	440b      	add	r3, r1
2000bdaa:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
2000bdac:	68bb      	ldr	r3, [r7, #8]
2000bdae:	691b      	ldr	r3, [r3, #16]
2000bdb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000bdb4:	2b00      	cmp	r3, #0
2000bdb6:	d019      	beq.n	2000bdec <HAL_OSPIM_Config+0x968>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bdb8:	4a2a      	ldr	r2, [pc, #168]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bdba:	68bb      	ldr	r3, [r7, #8]
2000bdbc:	691b      	ldr	r3, [r3, #16]
2000bdbe:	3b01      	subs	r3, #1
2000bdc0:	f003 0301 	and.w	r3, r3, #1
2000bdc4:	009b      	lsls	r3, r3, #2
2000bdc6:	4413      	add	r3, r2
2000bdc8:	685b      	ldr	r3, [r3, #4]
2000bdca:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000bdce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bdd0:	049b      	lsls	r3, r3, #18
2000bdd2:	431a      	orrs	r2, r3
2000bdd4:	4923      	ldr	r1, [pc, #140]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bdd6:	68bb      	ldr	r3, [r7, #8]
2000bdd8:	691b      	ldr	r3, [r3, #16]
2000bdda:	3b01      	subs	r3, #1
2000bddc:	f003 0301 	and.w	r3, r3, #1
2000bde0:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
2000bde4:	009b      	lsls	r3, r3, #2
2000bde6:	440b      	add	r3, r1
2000bde8:	605a      	str	r2, [r3, #4]
2000bdea:	e01c      	b.n	2000be26 <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000bdec:	68bb      	ldr	r3, [r7, #8]
2000bdee:	691b      	ldr	r3, [r3, #16]
2000bdf0:	2b00      	cmp	r3, #0
2000bdf2:	d018      	beq.n	2000be26 <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bdf4:	4a1b      	ldr	r2, [pc, #108]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000bdf6:	68bb      	ldr	r3, [r7, #8]
2000bdf8:	691b      	ldr	r3, [r3, #16]
2000bdfa:	3b01      	subs	r3, #1
2000bdfc:	f003 0301 	and.w	r3, r3, #1
2000be00:	009b      	lsls	r3, r3, #2
2000be02:	4413      	add	r3, r2
2000be04:	685b      	ldr	r3, [r3, #4]
2000be06:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
2000be0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000be0c:	069b      	lsls	r3, r3, #26
2000be0e:	431a      	orrs	r2, r3
2000be10:	4914      	ldr	r1, [pc, #80]	@ (2000be64 <HAL_OSPIM_Config+0x9e0>)
2000be12:	68bb      	ldr	r3, [r7, #8]
2000be14:	691b      	ldr	r3, [r3, #16]
2000be16:	3b01      	subs	r3, #1
2000be18:	f003 0301 	and.w	r3, r3, #1
2000be1c:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
2000be20:	009b      	lsls	r3, r3, #2
2000be22:	440b      	add	r3, r1
2000be24:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
2000be26:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
2000be2a:	f003 0301 	and.w	r3, r3, #1
2000be2e:	2b00      	cmp	r3, #0
2000be30:	d005      	beq.n	2000be3e <HAL_OSPIM_Config+0x9ba>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
2000be32:	4b0d      	ldr	r3, [pc, #52]	@ (2000be68 <HAL_OSPIM_Config+0x9e4>)
2000be34:	681b      	ldr	r3, [r3, #0]
2000be36:	4a0c      	ldr	r2, [pc, #48]	@ (2000be68 <HAL_OSPIM_Config+0x9e4>)
2000be38:	f043 0301 	orr.w	r3, r3, #1
2000be3c:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
2000be3e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
2000be42:	f003 0302 	and.w	r3, r3, #2
2000be46:	2b00      	cmp	r3, #0
2000be48:	d005      	beq.n	2000be56 <HAL_OSPIM_Config+0x9d2>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
2000be4a:	4b08      	ldr	r3, [pc, #32]	@ (2000be6c <HAL_OSPIM_Config+0x9e8>)
2000be4c:	681b      	ldr	r3, [r3, #0]
2000be4e:	4a07      	ldr	r2, [pc, #28]	@ (2000be6c <HAL_OSPIM_Config+0x9e8>)
2000be50:	f043 0301 	orr.w	r3, r3, #1
2000be54:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
2000be56:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
2000be5a:	4618      	mov	r0, r3
2000be5c:	3750      	adds	r7, #80	@ 0x50
2000be5e:	46bd      	mov	sp, r7
2000be60:	bd80      	pop	{r7, pc}
2000be62:	bf00      	nop
2000be64:	420c4000 	.word	0x420c4000
2000be68:	420d1400 	.word	0x420d1400
2000be6c:	420d2400 	.word	0x420d2400

2000be70 <OSPI_DMACplt>:
  * @brief  DMA OSPI process complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMACplt(DMA_HandleTypeDef *hdma)
{
2000be70:	b480      	push	{r7}
2000be72:	b085      	sub	sp, #20
2000be74:	af00      	add	r7, sp, #0
2000be76:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
2000be78:	687b      	ldr	r3, [r7, #4]
2000be7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000be7c:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
2000be7e:	68fb      	ldr	r3, [r7, #12]
2000be80:	2200      	movs	r2, #0
2000be82:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable the DMA transfer on the OctoSPI side */
  CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000be84:	68fb      	ldr	r3, [r7, #12]
2000be86:	681b      	ldr	r3, [r3, #0]
2000be88:	681a      	ldr	r2, [r3, #0]
2000be8a:	68fb      	ldr	r3, [r7, #12]
2000be8c:	681b      	ldr	r3, [r3, #0]
2000be8e:	f022 0204 	bic.w	r2, r2, #4
2000be92:	601a      	str	r2, [r3, #0]

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
2000be94:	687b      	ldr	r3, [r7, #4]
2000be96:	681b      	ldr	r3, [r3, #0]
2000be98:	695a      	ldr	r2, [r3, #20]
2000be9a:	687b      	ldr	r3, [r7, #4]
2000be9c:	681b      	ldr	r3, [r3, #0]
2000be9e:	f042 0206 	orr.w	r2, r2, #6
2000bea2:	615a      	str	r2, [r3, #20]

  /* Enable the OSPI transfer complete Interrupt */
  __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
2000bea4:	68fb      	ldr	r3, [r7, #12]
2000bea6:	681b      	ldr	r3, [r3, #0]
2000bea8:	681a      	ldr	r2, [r3, #0]
2000beaa:	68fb      	ldr	r3, [r7, #12]
2000beac:	681b      	ldr	r3, [r3, #0]
2000beae:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
2000beb2:	601a      	str	r2, [r3, #0]
}
2000beb4:	bf00      	nop
2000beb6:	3714      	adds	r7, #20
2000beb8:	46bd      	mov	sp, r7
2000beba:	f85d 7b04 	ldr.w	r7, [sp], #4
2000bebe:	4770      	bx	lr

2000bec0 <OSPI_DMAHalfCplt>:
  * @brief  DMA OSPI process half complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAHalfCplt(DMA_HandleTypeDef *hdma)
{
2000bec0:	b580      	push	{r7, lr}
2000bec2:	b084      	sub	sp, #16
2000bec4:	af00      	add	r7, sp, #0
2000bec6:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
2000bec8:	687b      	ldr	r3, [r7, #4]
2000beca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000becc:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = (hospi->XferCount >> 1);
2000bece:	68fb      	ldr	r3, [r7, #12]
2000bed0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000bed2:	085a      	lsrs	r2, r3, #1
2000bed4:	68fb      	ldr	r3, [r7, #12]
2000bed6:	649a      	str	r2, [r3, #72]	@ 0x48

  if (hospi->State == HAL_OSPI_STATE_BUSY_RX)
2000bed8:	68fb      	ldr	r3, [r7, #12]
2000beda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000bedc:	2b28      	cmp	r3, #40	@ 0x28
2000bede:	d103      	bne.n	2000bee8 <OSPI_DMAHalfCplt+0x28>
  {
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->RxHalfCpltCallback(hospi);
#else
    HAL_OSPI_RxHalfCpltCallback(hospi);
2000bee0:	68f8      	ldr	r0, [r7, #12]
2000bee2:	f7ff f95e 	bl	2000b1a2 <HAL_OSPI_RxHalfCpltCallback>
    hospi->TxHalfCpltCallback(hospi);
#else
    HAL_OSPI_TxHalfCpltCallback(hospi);
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
}
2000bee6:	e002      	b.n	2000beee <OSPI_DMAHalfCplt+0x2e>
    HAL_OSPI_TxHalfCpltCallback(hospi);
2000bee8:	68f8      	ldr	r0, [r7, #12]
2000beea:	f7ff f964 	bl	2000b1b6 <HAL_OSPI_TxHalfCpltCallback>
}
2000beee:	bf00      	nop
2000bef0:	3710      	adds	r7, #16
2000bef2:	46bd      	mov	sp, r7
2000bef4:	bd80      	pop	{r7, pc}

2000bef6 <OSPI_DMAError>:
  * @brief  DMA OSPI communication error callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAError(DMA_HandleTypeDef *hdma)
{
2000bef6:	b580      	push	{r7, lr}
2000bef8:	b084      	sub	sp, #16
2000befa:	af00      	add	r7, sp, #0
2000befc:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
2000befe:	687b      	ldr	r3, [r7, #4]
2000bf00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000bf02:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
2000bf04:	68fb      	ldr	r3, [r7, #12]
2000bf06:	2200      	movs	r2, #0
2000bf08:	649a      	str	r2, [r3, #72]	@ 0x48
  hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000bf0a:	68fb      	ldr	r3, [r7, #12]
2000bf0c:	2204      	movs	r2, #4
2000bf0e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Disable the DMA transfer on the OctoSPI side */
  CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000bf10:	68fb      	ldr	r3, [r7, #12]
2000bf12:	681b      	ldr	r3, [r3, #0]
2000bf14:	681a      	ldr	r2, [r3, #0]
2000bf16:	68fb      	ldr	r3, [r7, #12]
2000bf18:	681b      	ldr	r3, [r3, #0]
2000bf1a:	f022 0204 	bic.w	r2, r2, #4
2000bf1e:	601a      	str	r2, [r3, #0]

  /* Abort the OctoSPI */
  if (HAL_OSPI_Abort_IT(hospi) != HAL_OK)
2000bf20:	68f8      	ldr	r0, [r7, #12]
2000bf22:	f7ff f9db 	bl	2000b2dc <HAL_OSPI_Abort_IT>
2000bf26:	4603      	mov	r3, r0
2000bf28:	2b00      	cmp	r3, #0
2000bf2a:	d00d      	beq.n	2000bf48 <OSPI_DMAError+0x52>
  {
    /* Disable the interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000bf2c:	68fb      	ldr	r3, [r7, #12]
2000bf2e:	681b      	ldr	r3, [r3, #0]
2000bf30:	681a      	ldr	r2, [r3, #0]
2000bf32:	68fb      	ldr	r3, [r7, #12]
2000bf34:	681b      	ldr	r3, [r3, #0]
2000bf36:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
2000bf3a:	601a      	str	r2, [r3, #0]

    /* Update state */
    hospi->State = HAL_OSPI_STATE_READY;
2000bf3c:	68fb      	ldr	r3, [r7, #12]
2000bf3e:	2202      	movs	r2, #2
2000bf40:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->ErrorCallback(hospi);
#else
    HAL_OSPI_ErrorCallback(hospi);
2000bf42:	68f8      	ldr	r0, [r7, #12]
2000bf44:	f7ff f8f1 	bl	2000b12a <HAL_OSPI_ErrorCallback>
#endif /*(USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
  }
}
2000bf48:	bf00      	nop
2000bf4a:	3710      	adds	r7, #16
2000bf4c:	46bd      	mov	sp, r7
2000bf4e:	bd80      	pop	{r7, pc}

2000bf50 <OSPI_DMAAbortCplt>:
  * @brief  DMA OSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
2000bf50:	b580      	push	{r7, lr}
2000bf52:	b084      	sub	sp, #16
2000bf54:	af00      	add	r7, sp, #0
2000bf56:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
2000bf58:	687b      	ldr	r3, [r7, #4]
2000bf5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000bf5c:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
2000bf5e:	68fb      	ldr	r3, [r7, #12]
2000bf60:	2200      	movs	r2, #0
2000bf62:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_ABORT)
2000bf64:	68fb      	ldr	r3, [r7, #12]
2000bf66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000bf68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000bf6c:	d122      	bne.n	2000bfb4 <OSPI_DMAAbortCplt+0x64>
  {
    /* DMA abort called by OctoSPI abort */
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000bf6e:	68fb      	ldr	r3, [r7, #12]
2000bf70:	681b      	ldr	r3, [r3, #0]
2000bf72:	6a1b      	ldr	r3, [r3, #32]
2000bf74:	f003 0320 	and.w	r3, r3, #32
2000bf78:	2b00      	cmp	r3, #0
2000bf7a:	d014      	beq.n	2000bfa6 <OSPI_DMAAbortCplt+0x56>
    {
      /* Clear transfer complete flag */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000bf7c:	68fb      	ldr	r3, [r7, #12]
2000bf7e:	681b      	ldr	r3, [r3, #0]
2000bf80:	2202      	movs	r2, #2
2000bf82:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enable the transfer complete interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
2000bf84:	68fb      	ldr	r3, [r7, #12]
2000bf86:	681b      	ldr	r3, [r3, #0]
2000bf88:	681a      	ldr	r2, [r3, #0]
2000bf8a:	68fb      	ldr	r3, [r7, #12]
2000bf8c:	681b      	ldr	r3, [r3, #0]
2000bf8e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
2000bf92:	601a      	str	r2, [r3, #0]

      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
2000bf94:	68fb      	ldr	r3, [r7, #12]
2000bf96:	681b      	ldr	r3, [r3, #0]
2000bf98:	681a      	ldr	r2, [r3, #0]
2000bf9a:	68fb      	ldr	r3, [r7, #12]
2000bf9c:	681b      	ldr	r3, [r3, #0]
2000bf9e:	f042 0202 	orr.w	r2, r2, #2
2000bfa2:	601a      	str	r2, [r3, #0]
    hospi->ErrorCallback(hospi);
#else
    HAL_OSPI_ErrorCallback(hospi);
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
}
2000bfa4:	e00c      	b.n	2000bfc0 <OSPI_DMAAbortCplt+0x70>
      hospi->State = HAL_OSPI_STATE_READY;
2000bfa6:	68fb      	ldr	r3, [r7, #12]
2000bfa8:	2202      	movs	r2, #2
2000bfaa:	651a      	str	r2, [r3, #80]	@ 0x50
      HAL_OSPI_AbortCpltCallback(hospi);
2000bfac:	68f8      	ldr	r0, [r7, #12]
2000bfae:	f7ff f8c6 	bl	2000b13e <HAL_OSPI_AbortCpltCallback>
}
2000bfb2:	e005      	b.n	2000bfc0 <OSPI_DMAAbortCplt+0x70>
    hospi->State = HAL_OSPI_STATE_READY;
2000bfb4:	68fb      	ldr	r3, [r7, #12]
2000bfb6:	2202      	movs	r2, #2
2000bfb8:	651a      	str	r2, [r3, #80]	@ 0x50
    HAL_OSPI_ErrorCallback(hospi);
2000bfba:	68f8      	ldr	r0, [r7, #12]
2000bfbc:	f7ff f8b5 	bl	2000b12a <HAL_OSPI_ErrorCallback>
}
2000bfc0:	bf00      	nop
2000bfc2:	3710      	adds	r7, #16
2000bfc4:	46bd      	mov	sp, r7
2000bfc6:	bd80      	pop	{r7, pc}

2000bfc8 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
2000bfc8:	b580      	push	{r7, lr}
2000bfca:	b084      	sub	sp, #16
2000bfcc:	af00      	add	r7, sp, #0
2000bfce:	60f8      	str	r0, [r7, #12]
2000bfd0:	60b9      	str	r1, [r7, #8]
2000bfd2:	603b      	str	r3, [r7, #0]
2000bfd4:	4613      	mov	r3, r2
2000bfd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
2000bfd8:	e022      	b.n	2000c020 <OSPI_WaitFlagStateUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
2000bfda:	69bb      	ldr	r3, [r7, #24]
2000bfdc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
2000bfe0:	d01e      	beq.n	2000c020 <OSPI_WaitFlagStateUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
2000bfe2:	f7f6 fc8f 	bl	20002904 <HAL_GetTick>
2000bfe6:	4602      	mov	r2, r0
2000bfe8:	683b      	ldr	r3, [r7, #0]
2000bfea:	1ad3      	subs	r3, r2, r3
2000bfec:	69ba      	ldr	r2, [r7, #24]
2000bfee:	429a      	cmp	r2, r3
2000bff0:	d302      	bcc.n	2000bff8 <OSPI_WaitFlagStateUntilTimeout+0x30>
2000bff2:	69bb      	ldr	r3, [r7, #24]
2000bff4:	2b00      	cmp	r3, #0
2000bff6:	d113      	bne.n	2000c020 <OSPI_WaitFlagStateUntilTimeout+0x58>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hospi->Instance->SR & Flag) != (uint32_t)State)
2000bff8:	68fb      	ldr	r3, [r7, #12]
2000bffa:	681b      	ldr	r3, [r3, #0]
2000bffc:	6a1a      	ldr	r2, [r3, #32]
2000bffe:	68bb      	ldr	r3, [r7, #8]
2000c000:	401a      	ands	r2, r3
2000c002:	79fb      	ldrb	r3, [r7, #7]
2000c004:	429a      	cmp	r2, r3
2000c006:	d00b      	beq.n	2000c020 <OSPI_WaitFlagStateUntilTimeout+0x58>
        {
          hospi->State     = HAL_OSPI_STATE_ERROR;
2000c008:	68fb      	ldr	r3, [r7, #12]
2000c00a:	f44f 7200 	mov.w	r2, #512	@ 0x200
2000c00e:	651a      	str	r2, [r3, #80]	@ 0x50
          hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
2000c010:	68fb      	ldr	r3, [r7, #12]
2000c012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000c014:	f043 0201 	orr.w	r2, r3, #1
2000c018:	68fb      	ldr	r3, [r7, #12]
2000c01a:	655a      	str	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
2000c01c:	2301      	movs	r3, #1
2000c01e:	e00e      	b.n	2000c03e <OSPI_WaitFlagStateUntilTimeout+0x76>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
2000c020:	68fb      	ldr	r3, [r7, #12]
2000c022:	681b      	ldr	r3, [r3, #0]
2000c024:	6a1a      	ldr	r2, [r3, #32]
2000c026:	68bb      	ldr	r3, [r7, #8]
2000c028:	4013      	ands	r3, r2
2000c02a:	2b00      	cmp	r3, #0
2000c02c:	bf14      	ite	ne
2000c02e:	2301      	movne	r3, #1
2000c030:	2300      	moveq	r3, #0
2000c032:	b2db      	uxtb	r3, r3
2000c034:	461a      	mov	r2, r3
2000c036:	79fb      	ldrb	r3, [r7, #7]
2000c038:	429a      	cmp	r2, r3
2000c03a:	d1ce      	bne.n	2000bfda <OSPI_WaitFlagStateUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
2000c03c:	2300      	movs	r3, #0
}
2000c03e:	4618      	mov	r0, r3
2000c040:	3710      	adds	r7, #16
2000c042:	46bd      	mov	sp, r7
2000c044:	bd80      	pop	{r7, pc}
	...

2000c048 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
2000c048:	b480      	push	{r7}
2000c04a:	b089      	sub	sp, #36	@ 0x24
2000c04c:	af00      	add	r7, sp, #0
2000c04e:	6078      	str	r0, [r7, #4]
2000c050:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000c052:	2300      	movs	r3, #0
2000c054:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
2000c056:	687b      	ldr	r3, [r7, #4]
2000c058:	681b      	ldr	r3, [r3, #0]
2000c05a:	681a      	ldr	r2, [r3, #0]
2000c05c:	687b      	ldr	r3, [r7, #4]
2000c05e:	681b      	ldr	r3, [r3, #0]
2000c060:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000c064:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
2000c066:	687b      	ldr	r3, [r7, #4]
2000c068:	689b      	ldr	r3, [r3, #8]
2000c06a:	2b00      	cmp	r3, #0
2000c06c:	d10a      	bne.n	2000c084 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_MSEL, cmd->FlashId);
2000c06e:	687b      	ldr	r3, [r7, #4]
2000c070:	681b      	ldr	r3, [r3, #0]
2000c072:	681b      	ldr	r3, [r3, #0]
2000c074:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
2000c078:	683b      	ldr	r3, [r7, #0]
2000c07a:	685a      	ldr	r2, [r3, #4]
2000c07c:	687b      	ldr	r3, [r7, #4]
2000c07e:	681b      	ldr	r3, [r3, #0]
2000c080:	430a      	orrs	r2, r1
2000c082:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
2000c084:	683b      	ldr	r3, [r7, #0]
2000c086:	681b      	ldr	r3, [r3, #0]
2000c088:	2b02      	cmp	r3, #2
2000c08a:	d114      	bne.n	2000c0b6 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
2000c08c:	687b      	ldr	r3, [r7, #4]
2000c08e:	681b      	ldr	r3, [r3, #0]
2000c090:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
2000c094:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
2000c096:	687b      	ldr	r3, [r7, #4]
2000c098:	681b      	ldr	r3, [r3, #0]
2000c09a:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
2000c09e:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
2000c0a0:	687b      	ldr	r3, [r7, #4]
2000c0a2:	681b      	ldr	r3, [r3, #0]
2000c0a4:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
2000c0a8:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
2000c0aa:	687b      	ldr	r3, [r7, #4]
2000c0ac:	681b      	ldr	r3, [r3, #0]
2000c0ae:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
2000c0b2:	60fb      	str	r3, [r7, #12]
2000c0b4:	e02c      	b.n	2000c110 <OSPI_ConfigCmd+0xc8>
  }
  else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG)
2000c0b6:	683b      	ldr	r3, [r7, #0]
2000c0b8:	681b      	ldr	r3, [r3, #0]
2000c0ba:	2b03      	cmp	r3, #3
2000c0bc:	d114      	bne.n	2000c0e8 <OSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hospi->Instance->WPCCR);
2000c0be:	687b      	ldr	r3, [r7, #4]
2000c0c0:	681b      	ldr	r3, [r3, #0]
2000c0c2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
2000c0c6:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WPTCR);
2000c0c8:	687b      	ldr	r3, [r7, #4]
2000c0ca:	681b      	ldr	r3, [r3, #0]
2000c0cc:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
2000c0d0:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WPIR);
2000c0d2:	687b      	ldr	r3, [r7, #4]
2000c0d4:	681b      	ldr	r3, [r3, #0]
2000c0d6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
2000c0da:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WPABR);
2000c0dc:	687b      	ldr	r3, [r7, #4]
2000c0de:	681b      	ldr	r3, [r3, #0]
2000c0e0:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
2000c0e4:	60fb      	str	r3, [r7, #12]
2000c0e6:	e013      	b.n	2000c110 <OSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
2000c0e8:	687b      	ldr	r3, [r7, #4]
2000c0ea:	681b      	ldr	r3, [r3, #0]
2000c0ec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
2000c0f0:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
2000c0f2:	687b      	ldr	r3, [r7, #4]
2000c0f4:	681b      	ldr	r3, [r3, #0]
2000c0f6:	f503 7384 	add.w	r3, r3, #264	@ 0x108
2000c0fa:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
2000c0fc:	687b      	ldr	r3, [r7, #4]
2000c0fe:	681b      	ldr	r3, [r3, #0]
2000c100:	f503 7388 	add.w	r3, r3, #272	@ 0x110
2000c104:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
2000c106:	687b      	ldr	r3, [r7, #4]
2000c108:	681b      	ldr	r3, [r3, #0]
2000c10a:	f503 7390 	add.w	r3, r3, #288	@ 0x120
2000c10e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
2000c110:	683b      	ldr	r3, [r7, #0]
2000c112:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000c114:	683b      	ldr	r3, [r7, #0]
2000c116:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000c118:	431a      	orrs	r2, r3
2000c11a:	69bb      	ldr	r3, [r7, #24]
2000c11c:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
2000c11e:	683b      	ldr	r3, [r7, #0]
2000c120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000c122:	2b00      	cmp	r3, #0
2000c124:	d012      	beq.n	2000c14c <OSPI_ConfigCmd+0x104>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
2000c126:	683b      	ldr	r3, [r7, #0]
2000c128:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
2000c12a:	68fb      	ldr	r3, [r7, #12]
2000c12c:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
2000c12e:	69bb      	ldr	r3, [r7, #24]
2000c130:	681b      	ldr	r3, [r3, #0]
2000c132:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
2000c136:	683b      	ldr	r3, [r7, #0]
2000c138:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
2000c13a:	683b      	ldr	r3, [r7, #0]
2000c13c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000c13e:	4319      	orrs	r1, r3
2000c140:	683b      	ldr	r3, [r7, #0]
2000c142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2000c144:	430b      	orrs	r3, r1
2000c146:	431a      	orrs	r2, r3
2000c148:	69bb      	ldr	r3, [r7, #24]
2000c14a:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
2000c14c:	697b      	ldr	r3, [r7, #20]
2000c14e:	681b      	ldr	r3, [r3, #0]
2000c150:	f023 021f 	bic.w	r2, r3, #31
2000c154:	683b      	ldr	r3, [r7, #0]
2000c156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000c158:	431a      	orrs	r2, r3
2000c15a:	697b      	ldr	r3, [r7, #20]
2000c15c:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000c15e:	683b      	ldr	r3, [r7, #0]
2000c160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000c162:	2b00      	cmp	r3, #0
2000c164:	d009      	beq.n	2000c17a <OSPI_ConfigCmd+0x132>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
2000c166:	683b      	ldr	r3, [r7, #0]
2000c168:	681b      	ldr	r3, [r3, #0]
2000c16a:	2b00      	cmp	r3, #0
2000c16c:	d105      	bne.n	2000c17a <OSPI_ConfigCmd+0x132>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
2000c16e:	683b      	ldr	r3, [r7, #0]
2000c170:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
2000c172:	687b      	ldr	r3, [r7, #4]
2000c174:	681b      	ldr	r3, [r3, #0]
2000c176:	3a01      	subs	r2, #1
2000c178:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
2000c17a:	683b      	ldr	r3, [r7, #0]
2000c17c:	68db      	ldr	r3, [r3, #12]
2000c17e:	2b00      	cmp	r3, #0
2000c180:	f000 8099 	beq.w	2000c2b6 <OSPI_ConfigCmd+0x26e>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
2000c184:	683b      	ldr	r3, [r7, #0]
2000c186:	69db      	ldr	r3, [r3, #28]
2000c188:	2b00      	cmp	r3, #0
2000c18a:	d055      	beq.n	2000c238 <OSPI_ConfigCmd+0x1f0>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000c18c:	683b      	ldr	r3, [r7, #0]
2000c18e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000c190:	2b00      	cmp	r3, #0
2000c192:	d01e      	beq.n	2000c1d2 <OSPI_ConfigCmd+0x18a>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
2000c194:	69bb      	ldr	r3, [r7, #24]
2000c196:	681a      	ldr	r2, [r3, #0]
2000c198:	4b67      	ldr	r3, [pc, #412]	@ (2000c338 <OSPI_ConfigCmd+0x2f0>)
2000c19a:	4013      	ands	r3, r2
2000c19c:	683a      	ldr	r2, [r7, #0]
2000c19e:	68d1      	ldr	r1, [r2, #12]
2000c1a0:	683a      	ldr	r2, [r7, #0]
2000c1a2:	6952      	ldr	r2, [r2, #20]
2000c1a4:	4311      	orrs	r1, r2
2000c1a6:	683a      	ldr	r2, [r7, #0]
2000c1a8:	6912      	ldr	r2, [r2, #16]
2000c1aa:	4311      	orrs	r1, r2
2000c1ac:	683a      	ldr	r2, [r7, #0]
2000c1ae:	69d2      	ldr	r2, [r2, #28]
2000c1b0:	4311      	orrs	r1, r2
2000c1b2:	683a      	ldr	r2, [r7, #0]
2000c1b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
2000c1b6:	4311      	orrs	r1, r2
2000c1b8:	683a      	ldr	r2, [r7, #0]
2000c1ba:	6a12      	ldr	r2, [r2, #32]
2000c1bc:	4311      	orrs	r1, r2
2000c1be:	683a      	ldr	r2, [r7, #0]
2000c1c0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
2000c1c2:	4311      	orrs	r1, r2
2000c1c4:	683a      	ldr	r2, [r7, #0]
2000c1c6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000c1c8:	430a      	orrs	r2, r1
2000c1ca:	431a      	orrs	r2, r3
2000c1cc:	69bb      	ldr	r3, [r7, #24]
2000c1ce:	601a      	str	r2, [r3, #0]
2000c1d0:	e028      	b.n	2000c224 <OSPI_ConfigCmd+0x1dc>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
2000c1d2:	69bb      	ldr	r3, [r7, #24]
2000c1d4:	681b      	ldr	r3, [r3, #0]
2000c1d6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
2000c1da:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
2000c1de:	683a      	ldr	r2, [r7, #0]
2000c1e0:	68d1      	ldr	r1, [r2, #12]
2000c1e2:	683a      	ldr	r2, [r7, #0]
2000c1e4:	6952      	ldr	r2, [r2, #20]
2000c1e6:	4311      	orrs	r1, r2
2000c1e8:	683a      	ldr	r2, [r7, #0]
2000c1ea:	6912      	ldr	r2, [r2, #16]
2000c1ec:	4311      	orrs	r1, r2
2000c1ee:	683a      	ldr	r2, [r7, #0]
2000c1f0:	69d2      	ldr	r2, [r2, #28]
2000c1f2:	4311      	orrs	r1, r2
2000c1f4:	683a      	ldr	r2, [r7, #0]
2000c1f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
2000c1f8:	4311      	orrs	r1, r2
2000c1fa:	683a      	ldr	r2, [r7, #0]
2000c1fc:	6a12      	ldr	r2, [r2, #32]
2000c1fe:	430a      	orrs	r2, r1
2000c200:	431a      	orrs	r2, r3
2000c202:	69bb      	ldr	r3, [r7, #24]
2000c204:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
2000c206:	687b      	ldr	r3, [r7, #4]
2000c208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000c20a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000c20e:	d109      	bne.n	2000c224 <OSPI_ConfigCmd+0x1dc>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
2000c210:	683b      	ldr	r3, [r7, #0]
2000c212:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
2000c214:	2b08      	cmp	r3, #8
2000c216:	d105      	bne.n	2000c224 <OSPI_ConfigCmd+0x1dc>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
2000c218:	69bb      	ldr	r3, [r7, #24]
2000c21a:	681b      	ldr	r3, [r3, #0]
2000c21c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
2000c220:	69bb      	ldr	r3, [r7, #24]
2000c222:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
2000c224:	683b      	ldr	r3, [r7, #0]
2000c226:	689a      	ldr	r2, [r3, #8]
2000c228:	693b      	ldr	r3, [r7, #16]
2000c22a:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
2000c22c:	687b      	ldr	r3, [r7, #4]
2000c22e:	681b      	ldr	r3, [r3, #0]
2000c230:	683a      	ldr	r2, [r7, #0]
2000c232:	6992      	ldr	r2, [r2, #24]
2000c234:	649a      	str	r2, [r3, #72]	@ 0x48
2000c236:	e078      	b.n	2000c32a <OSPI_ConfigCmd+0x2e2>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000c238:	683b      	ldr	r3, [r7, #0]
2000c23a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000c23c:	2b00      	cmp	r3, #0
2000c23e:	d017      	beq.n	2000c270 <OSPI_ConfigCmd+0x228>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
2000c240:	69bb      	ldr	r3, [r7, #24]
2000c242:	681b      	ldr	r3, [r3, #0]
2000c244:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
2000c248:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
2000c24c:	683a      	ldr	r2, [r7, #0]
2000c24e:	68d1      	ldr	r1, [r2, #12]
2000c250:	683a      	ldr	r2, [r7, #0]
2000c252:	6952      	ldr	r2, [r2, #20]
2000c254:	4311      	orrs	r1, r2
2000c256:	683a      	ldr	r2, [r7, #0]
2000c258:	6912      	ldr	r2, [r2, #16]
2000c25a:	4311      	orrs	r1, r2
2000c25c:	683a      	ldr	r2, [r7, #0]
2000c25e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
2000c260:	4311      	orrs	r1, r2
2000c262:	683a      	ldr	r2, [r7, #0]
2000c264:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000c266:	430a      	orrs	r2, r1
2000c268:	431a      	orrs	r2, r3
2000c26a:	69bb      	ldr	r3, [r7, #24]
2000c26c:	601a      	str	r2, [r3, #0]
2000c26e:	e01d      	b.n	2000c2ac <OSPI_ConfigCmd+0x264>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
2000c270:	69bb      	ldr	r3, [r7, #24]
2000c272:	681b      	ldr	r3, [r3, #0]
2000c274:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
2000c278:	683b      	ldr	r3, [r7, #0]
2000c27a:	68d9      	ldr	r1, [r3, #12]
2000c27c:	683b      	ldr	r3, [r7, #0]
2000c27e:	695b      	ldr	r3, [r3, #20]
2000c280:	4319      	orrs	r1, r3
2000c282:	683b      	ldr	r3, [r7, #0]
2000c284:	691b      	ldr	r3, [r3, #16]
2000c286:	430b      	orrs	r3, r1
2000c288:	431a      	orrs	r2, r3
2000c28a:	69bb      	ldr	r3, [r7, #24]
2000c28c:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
2000c28e:	687b      	ldr	r3, [r7, #4]
2000c290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000c292:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000c296:	d109      	bne.n	2000c2ac <OSPI_ConfigCmd+0x264>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
2000c298:	683b      	ldr	r3, [r7, #0]
2000c29a:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
2000c29c:	2b08      	cmp	r3, #8
2000c29e:	d105      	bne.n	2000c2ac <OSPI_ConfigCmd+0x264>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
2000c2a0:	69bb      	ldr	r3, [r7, #24]
2000c2a2:	681b      	ldr	r3, [r3, #0]
2000c2a4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
2000c2a8:	69bb      	ldr	r3, [r7, #24]
2000c2aa:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
2000c2ac:	683b      	ldr	r3, [r7, #0]
2000c2ae:	689a      	ldr	r2, [r3, #8]
2000c2b0:	693b      	ldr	r3, [r7, #16]
2000c2b2:	601a      	str	r2, [r3, #0]
2000c2b4:	e039      	b.n	2000c32a <OSPI_ConfigCmd+0x2e2>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
2000c2b6:	683b      	ldr	r3, [r7, #0]
2000c2b8:	69db      	ldr	r3, [r3, #28]
2000c2ba:	2b00      	cmp	r3, #0
2000c2bc:	d030      	beq.n	2000c320 <OSPI_ConfigCmd+0x2d8>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000c2be:	683b      	ldr	r3, [r7, #0]
2000c2c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000c2c2:	2b00      	cmp	r3, #0
2000c2c4:	d017      	beq.n	2000c2f6 <OSPI_ConfigCmd+0x2ae>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
2000c2c6:	69bb      	ldr	r3, [r7, #24]
2000c2c8:	681b      	ldr	r3, [r3, #0]
2000c2ca:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
2000c2ce:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
2000c2d2:	683a      	ldr	r2, [r7, #0]
2000c2d4:	69d1      	ldr	r1, [r2, #28]
2000c2d6:	683a      	ldr	r2, [r7, #0]
2000c2d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
2000c2da:	4311      	orrs	r1, r2
2000c2dc:	683a      	ldr	r2, [r7, #0]
2000c2de:	6a12      	ldr	r2, [r2, #32]
2000c2e0:	4311      	orrs	r1, r2
2000c2e2:	683a      	ldr	r2, [r7, #0]
2000c2e4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
2000c2e6:	4311      	orrs	r1, r2
2000c2e8:	683a      	ldr	r2, [r7, #0]
2000c2ea:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000c2ec:	430a      	orrs	r2, r1
2000c2ee:	431a      	orrs	r2, r3
2000c2f0:	69bb      	ldr	r3, [r7, #24]
2000c2f2:	601a      	str	r2, [r3, #0]
2000c2f4:	e00e      	b.n	2000c314 <OSPI_ConfigCmd+0x2cc>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
2000c2f6:	69bb      	ldr	r3, [r7, #24]
2000c2f8:	681b      	ldr	r3, [r3, #0]
2000c2fa:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
2000c2fe:	683b      	ldr	r3, [r7, #0]
2000c300:	69d9      	ldr	r1, [r3, #28]
2000c302:	683b      	ldr	r3, [r7, #0]
2000c304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000c306:	4319      	orrs	r1, r3
2000c308:	683b      	ldr	r3, [r7, #0]
2000c30a:	6a1b      	ldr	r3, [r3, #32]
2000c30c:	430b      	orrs	r3, r1
2000c30e:	431a      	orrs	r2, r3
2000c310:	69bb      	ldr	r3, [r7, #24]
2000c312:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
2000c314:	687b      	ldr	r3, [r7, #4]
2000c316:	681b      	ldr	r3, [r3, #0]
2000c318:	683a      	ldr	r2, [r7, #0]
2000c31a:	6992      	ldr	r2, [r2, #24]
2000c31c:	649a      	str	r2, [r3, #72]	@ 0x48
2000c31e:	e004      	b.n	2000c32a <OSPI_ConfigCmd+0x2e2>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
2000c320:	2301      	movs	r3, #1
2000c322:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000c324:	687b      	ldr	r3, [r7, #4]
2000c326:	2208      	movs	r2, #8
2000c328:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000c32a:	7ffb      	ldrb	r3, [r7, #31]
}
2000c32c:	4618      	mov	r0, r3
2000c32e:	3724      	adds	r7, #36	@ 0x24
2000c330:	46bd      	mov	sp, r7
2000c332:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c336:	4770      	bx	lr
2000c338:	f0ffc0c0 	.word	0xf0ffc0c0

2000c33c <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
2000c33c:	b480      	push	{r7}
2000c33e:	b087      	sub	sp, #28
2000c340:	af00      	add	r7, sp, #0
2000c342:	4603      	mov	r3, r0
2000c344:	6039      	str	r1, [r7, #0]
2000c346:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
2000c348:	2300      	movs	r3, #0
2000c34a:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
2000c34c:	2300      	movs	r3, #0
2000c34e:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
2000c350:	79fb      	ldrb	r3, [r7, #7]
2000c352:	2b00      	cmp	r3, #0
2000c354:	d005      	beq.n	2000c362 <OSPIM_GetConfig+0x26>
2000c356:	79fb      	ldrb	r3, [r7, #7]
2000c358:	2b02      	cmp	r3, #2
2000c35a:	d802      	bhi.n	2000c362 <OSPIM_GetConfig+0x26>
2000c35c:	683b      	ldr	r3, [r7, #0]
2000c35e:	2b00      	cmp	r3, #0
2000c360:	d102      	bne.n	2000c368 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
2000c362:	2301      	movs	r3, #1
2000c364:	75fb      	strb	r3, [r7, #23]
2000c366:	e098      	b.n	2000c49a <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
2000c368:	683b      	ldr	r3, [r7, #0]
2000c36a:	2200      	movs	r2, #0
2000c36c:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
2000c36e:	683b      	ldr	r3, [r7, #0]
2000c370:	2200      	movs	r2, #0
2000c372:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
2000c374:	683b      	ldr	r3, [r7, #0]
2000c376:	2200      	movs	r2, #0
2000c378:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
2000c37a:	683b      	ldr	r3, [r7, #0]
2000c37c:	2200      	movs	r2, #0
2000c37e:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
2000c380:	683b      	ldr	r3, [r7, #0]
2000c382:	2200      	movs	r2, #0
2000c384:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
2000c386:	79fb      	ldrb	r3, [r7, #7]
2000c388:	2b02      	cmp	r3, #2
2000c38a:	d10b      	bne.n	2000c3a4 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
2000c38c:	4b46      	ldr	r3, [pc, #280]	@ (2000c4a8 <OSPIM_GetConfig+0x16c>)
2000c38e:	681b      	ldr	r3, [r3, #0]
2000c390:	f003 0301 	and.w	r3, r3, #1
2000c394:	2b00      	cmp	r3, #0
2000c396:	d102      	bne.n	2000c39e <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
2000c398:	4b44      	ldr	r3, [pc, #272]	@ (2000c4ac <OSPIM_GetConfig+0x170>)
2000c39a:	613b      	str	r3, [r7, #16]
2000c39c:	e002      	b.n	2000c3a4 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
2000c39e:	f44f 7300 	mov.w	r3, #512	@ 0x200
2000c3a2:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
2000c3a4:	2300      	movs	r3, #0
2000c3a6:	60fb      	str	r3, [r7, #12]
2000c3a8:	e074      	b.n	2000c494 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
2000c3aa:	4a3f      	ldr	r2, [pc, #252]	@ (2000c4a8 <OSPIM_GetConfig+0x16c>)
2000c3ac:	68fb      	ldr	r3, [r7, #12]
2000c3ae:	009b      	lsls	r3, r3, #2
2000c3b0:	4413      	add	r3, r2
2000c3b2:	685b      	ldr	r3, [r3, #4]
2000c3b4:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
2000c3b6:	68bb      	ldr	r3, [r7, #8]
2000c3b8:	f003 0301 	and.w	r3, r3, #1
2000c3bc:	2b00      	cmp	r3, #0
2000c3be:	d00a      	beq.n	2000c3d6 <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
2000c3c0:	68ba      	ldr	r2, [r7, #8]
2000c3c2:	693b      	ldr	r3, [r7, #16]
2000c3c4:	4053      	eors	r3, r2
2000c3c6:	f003 0302 	and.w	r3, r3, #2
2000c3ca:	2b00      	cmp	r3, #0
2000c3cc:	d103      	bne.n	2000c3d6 <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
2000c3ce:	68fb      	ldr	r3, [r7, #12]
2000c3d0:	1c5a      	adds	r2, r3, #1
2000c3d2:	683b      	ldr	r3, [r7, #0]
2000c3d4:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
2000c3d6:	68bb      	ldr	r3, [r7, #8]
2000c3d8:	f003 0310 	and.w	r3, r3, #16
2000c3dc:	2b00      	cmp	r3, #0
2000c3de:	d00a      	beq.n	2000c3f6 <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
2000c3e0:	68ba      	ldr	r2, [r7, #8]
2000c3e2:	693b      	ldr	r3, [r7, #16]
2000c3e4:	4053      	eors	r3, r2
2000c3e6:	f003 0320 	and.w	r3, r3, #32
2000c3ea:	2b00      	cmp	r3, #0
2000c3ec:	d103      	bne.n	2000c3f6 <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
2000c3ee:	68fb      	ldr	r3, [r7, #12]
2000c3f0:	1c5a      	adds	r2, r3, #1
2000c3f2:	683b      	ldr	r3, [r7, #0]
2000c3f4:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
2000c3f6:	68bb      	ldr	r3, [r7, #8]
2000c3f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
2000c3fc:	2b00      	cmp	r3, #0
2000c3fe:	d00a      	beq.n	2000c416 <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
2000c400:	68ba      	ldr	r2, [r7, #8]
2000c402:	693b      	ldr	r3, [r7, #16]
2000c404:	4053      	eors	r3, r2
2000c406:	f403 7300 	and.w	r3, r3, #512	@ 0x200
2000c40a:	2b00      	cmp	r3, #0
2000c40c:	d103      	bne.n	2000c416 <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
2000c40e:	68fb      	ldr	r3, [r7, #12]
2000c410:	1c5a      	adds	r2, r3, #1
2000c412:	683b      	ldr	r3, [r7, #0]
2000c414:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
2000c416:	68bb      	ldr	r3, [r7, #8]
2000c418:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000c41c:	2b00      	cmp	r3, #0
2000c41e:	d018      	beq.n	2000c452 <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
2000c420:	68ba      	ldr	r2, [r7, #8]
2000c422:	693b      	ldr	r3, [r7, #16]
2000c424:	4053      	eors	r3, r2
2000c426:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000c42a:	2b00      	cmp	r3, #0
2000c42c:	d111      	bne.n	2000c452 <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
2000c42e:	68bb      	ldr	r3, [r7, #8]
2000c430:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000c434:	2b00      	cmp	r3, #0
2000c436:	d106      	bne.n	2000c446 <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
2000c438:	68fb      	ldr	r3, [r7, #12]
2000c43a:	3301      	adds	r3, #1
2000c43c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
2000c440:	683b      	ldr	r3, [r7, #0]
2000c442:	60da      	str	r2, [r3, #12]
2000c444:	e005      	b.n	2000c452 <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
2000c446:	68fb      	ldr	r3, [r7, #12]
2000c448:	3301      	adds	r3, #1
2000c44a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
2000c44e:	683b      	ldr	r3, [r7, #0]
2000c450:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
2000c452:	68bb      	ldr	r3, [r7, #8]
2000c454:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
2000c458:	2b00      	cmp	r3, #0
2000c45a:	d018      	beq.n	2000c48e <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
2000c45c:	68ba      	ldr	r2, [r7, #8]
2000c45e:	693b      	ldr	r3, [r7, #16]
2000c460:	4053      	eors	r3, r2
2000c462:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
2000c466:	2b00      	cmp	r3, #0
2000c468:	d111      	bne.n	2000c48e <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
2000c46a:	68bb      	ldr	r3, [r7, #8]
2000c46c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000c470:	2b00      	cmp	r3, #0
2000c472:	d106      	bne.n	2000c482 <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
2000c474:	68fb      	ldr	r3, [r7, #12]
2000c476:	3301      	adds	r3, #1
2000c478:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
2000c47c:	683b      	ldr	r3, [r7, #0]
2000c47e:	611a      	str	r2, [r3, #16]
2000c480:	e005      	b.n	2000c48e <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
2000c482:	68fb      	ldr	r3, [r7, #12]
2000c484:	3301      	adds	r3, #1
2000c486:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
2000c48a:	683b      	ldr	r3, [r7, #0]
2000c48c:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
2000c48e:	68fb      	ldr	r3, [r7, #12]
2000c490:	3301      	adds	r3, #1
2000c492:	60fb      	str	r3, [r7, #12]
2000c494:	68fb      	ldr	r3, [r7, #12]
2000c496:	2b01      	cmp	r3, #1
2000c498:	d987      	bls.n	2000c3aa <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
2000c49a:	7dfb      	ldrb	r3, [r7, #23]
}
2000c49c:	4618      	mov	r0, r3
2000c49e:	371c      	adds	r7, #28
2000c4a0:	46bd      	mov	sp, r7
2000c4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c4a6:	4770      	bx	lr
2000c4a8:	420c4000 	.word	0x420c4000
2000c4ac:	04040222 	.word	0x04040222

2000c4b0 <HAL_OSPI_DLYB_SetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_SetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
2000c4b0:	b580      	push	{r7, lr}
2000c4b2:	b084      	sub	sp, #16
2000c4b4:	af00      	add	r7, sp, #0
2000c4b6:	6078      	str	r0, [r7, #4]
2000c4b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
2000c4ba:	2301      	movs	r3, #1
2000c4bc:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000c4be:	687b      	ldr	r3, [r7, #4]
2000c4c0:	681b      	ldr	r3, [r3, #0]
2000c4c2:	689a      	ldr	r2, [r3, #8]
2000c4c4:	687b      	ldr	r3, [r7, #4]
2000c4c6:	681b      	ldr	r3, [r3, #0]
2000c4c8:	f042 0202 	orr.w	r2, r2, #2
2000c4cc:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
2000c4ce:	687b      	ldr	r3, [r7, #4]
2000c4d0:	2208      	movs	r2, #8
2000c4d2:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hospi->Instance == OCTOSPI1)
2000c4d4:	687b      	ldr	r3, [r7, #4]
2000c4d6:	681b      	ldr	r3, [r3, #0]
2000c4d8:	4a15      	ldr	r2, [pc, #84]	@ (2000c530 <HAL_OSPI_DLYB_SetConfig+0x80>)
2000c4da:	4293      	cmp	r3, r2
2000c4dc:	d109      	bne.n	2000c4f2 <HAL_OSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
2000c4de:	4815      	ldr	r0, [pc, #84]	@ (2000c534 <HAL_OSPI_DLYB_SetConfig+0x84>)
2000c4e0:	f7fd fcaa 	bl	20009e38 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
2000c4e4:	6839      	ldr	r1, [r7, #0]
2000c4e6:	4813      	ldr	r0, [pc, #76]	@ (2000c534 <HAL_OSPI_DLYB_SetConfig+0x84>)
2000c4e8:	f00b fbb4 	bl	20017c54 <LL_DLYB_SetDelay>
    status = HAL_OK;
2000c4ec:	2300      	movs	r3, #0
2000c4ee:	73fb      	strb	r3, [r7, #15]
2000c4f0:	e00d      	b.n	2000c50e <HAL_OSPI_DLYB_SetConfig+0x5e>
  }

#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
2000c4f2:	687b      	ldr	r3, [r7, #4]
2000c4f4:	681b      	ldr	r3, [r3, #0]
2000c4f6:	4a10      	ldr	r2, [pc, #64]	@ (2000c538 <HAL_OSPI_DLYB_SetConfig+0x88>)
2000c4f8:	4293      	cmp	r3, r2
2000c4fa:	d108      	bne.n	2000c50e <HAL_OSPI_DLYB_SetConfig+0x5e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
2000c4fc:	480f      	ldr	r0, [pc, #60]	@ (2000c53c <HAL_OSPI_DLYB_SetConfig+0x8c>)
2000c4fe:	f7fd fc9b 	bl	20009e38 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
2000c502:	6839      	ldr	r1, [r7, #0]
2000c504:	480d      	ldr	r0, [pc, #52]	@ (2000c53c <HAL_OSPI_DLYB_SetConfig+0x8c>)
2000c506:	f00b fba5 	bl	20017c54 <LL_DLYB_SetDelay>
    status = HAL_OK;
2000c50a:	2300      	movs	r3, #0
2000c50c:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Abort the current OCTOSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
2000c50e:	6878      	ldr	r0, [r7, #4]
2000c510:	f7fe fe6f 	bl	2000b1f2 <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000c514:	687b      	ldr	r3, [r7, #4]
2000c516:	681b      	ldr	r3, [r3, #0]
2000c518:	689a      	ldr	r2, [r3, #8]
2000c51a:	687b      	ldr	r3, [r7, #4]
2000c51c:	681b      	ldr	r3, [r3, #0]
2000c51e:	f022 0202 	bic.w	r2, r2, #2
2000c522:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
2000c524:	7bfb      	ldrb	r3, [r7, #15]
}
2000c526:	4618      	mov	r0, r3
2000c528:	3710      	adds	r7, #16
2000c52a:	46bd      	mov	sp, r7
2000c52c:	bd80      	pop	{r7, pc}
2000c52e:	bf00      	nop
2000c530:	420d1400 	.word	0x420d1400
2000c534:	420cf000 	.word	0x420cf000
2000c538:	420d2400 	.word	0x420d2400
2000c53c:	420cf400 	.word	0x420cf400

2000c540 <HAL_OSPI_DLYB_GetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_GetConfig(const OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
2000c540:	b580      	push	{r7, lr}
2000c542:	b084      	sub	sp, #16
2000c544:	af00      	add	r7, sp, #0
2000c546:	6078      	str	r0, [r7, #4]
2000c548:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
2000c54a:	2301      	movs	r3, #1
2000c54c:	73fb      	strb	r3, [r7, #15]

  if (hospi->Instance == OCTOSPI1)
2000c54e:	687b      	ldr	r3, [r7, #4]
2000c550:	681b      	ldr	r3, [r3, #0]
2000c552:	4a0d      	ldr	r2, [pc, #52]	@ (2000c588 <HAL_OSPI_DLYB_GetConfig+0x48>)
2000c554:	4293      	cmp	r3, r2
2000c556:	d106      	bne.n	2000c566 <HAL_OSPI_DLYB_GetConfig+0x26>
  {
    LL_DLYB_GetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
2000c558:	6839      	ldr	r1, [r7, #0]
2000c55a:	480c      	ldr	r0, [pc, #48]	@ (2000c58c <HAL_OSPI_DLYB_GetConfig+0x4c>)
2000c55c:	f00b fb99 	bl	20017c92 <LL_DLYB_GetDelay>
    status = HAL_OK;
2000c560:	2300      	movs	r3, #0
2000c562:	73fb      	strb	r3, [r7, #15]
2000c564:	e00a      	b.n	2000c57c <HAL_OSPI_DLYB_GetConfig+0x3c>
  }
#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
2000c566:	687b      	ldr	r3, [r7, #4]
2000c568:	681b      	ldr	r3, [r3, #0]
2000c56a:	4a09      	ldr	r2, [pc, #36]	@ (2000c590 <HAL_OSPI_DLYB_GetConfig+0x50>)
2000c56c:	4293      	cmp	r3, r2
2000c56e:	d105      	bne.n	2000c57c <HAL_OSPI_DLYB_GetConfig+0x3c>
  {
    LL_DLYB_GetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
2000c570:	6839      	ldr	r1, [r7, #0]
2000c572:	4808      	ldr	r0, [pc, #32]	@ (2000c594 <HAL_OSPI_DLYB_GetConfig+0x54>)
2000c574:	f00b fb8d 	bl	20017c92 <LL_DLYB_GetDelay>
    status = HAL_OK;
2000c578:	2300      	movs	r3, #0
2000c57a:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Return function status */
  return status;
2000c57c:	7bfb      	ldrb	r3, [r7, #15]
}
2000c57e:	4618      	mov	r0, r3
2000c580:	3710      	adds	r7, #16
2000c582:	46bd      	mov	sp, r7
2000c584:	bd80      	pop	{r7, pc}
2000c586:	bf00      	nop
2000c588:	420d1400 	.word	0x420d1400
2000c58c:	420cf000 	.word	0x420cf000
2000c590:	420d2400 	.word	0x420d2400
2000c594:	420cf400 	.word	0x420cf400

2000c598 <HAL_OSPI_DLYB_GetClockPeriod>:
  * @brief  Get the Delay line length value.
  * @param  hospi   : OSPI handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_GetClockPeriod(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
2000c598:	b580      	push	{r7, lr}
2000c59a:	b084      	sub	sp, #16
2000c59c:	af00      	add	r7, sp, #0
2000c59e:	6078      	str	r0, [r7, #4]
2000c5a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
2000c5a2:	2301      	movs	r3, #1
2000c5a4:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000c5a6:	687b      	ldr	r3, [r7, #4]
2000c5a8:	681b      	ldr	r3, [r3, #0]
2000c5aa:	689a      	ldr	r2, [r3, #8]
2000c5ac:	687b      	ldr	r3, [r7, #4]
2000c5ae:	681b      	ldr	r3, [r3, #0]
2000c5b0:	f042 0202 	orr.w	r2, r2, #2
2000c5b4:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
2000c5b6:	687b      	ldr	r3, [r7, #4]
2000c5b8:	2208      	movs	r2, #8
2000c5ba:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hospi->Instance == OCTOSPI1)
2000c5bc:	687b      	ldr	r3, [r7, #4]
2000c5be:	681b      	ldr	r3, [r3, #0]
2000c5c0:	4a1b      	ldr	r2, [pc, #108]	@ (2000c630 <HAL_OSPI_DLYB_GetClockPeriod+0x98>)
2000c5c2:	4293      	cmp	r3, r2
2000c5c4:	d10f      	bne.n	2000c5e6 <HAL_OSPI_DLYB_GetClockPeriod+0x4e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
2000c5c6:	481b      	ldr	r0, [pc, #108]	@ (2000c634 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
2000c5c8:	f7fd fc36 	bl	20009e38 <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI1, pdlyb_cfg) == (uint32_t)SUCCESS)
2000c5cc:	6839      	ldr	r1, [r7, #0]
2000c5ce:	4819      	ldr	r0, [pc, #100]	@ (2000c634 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
2000c5d0:	f00b fb78 	bl	20017cc4 <LL_DLYB_GetClockPeriod>
2000c5d4:	4603      	mov	r3, r0
2000c5d6:	2b00      	cmp	r3, #0
2000c5d8:	d101      	bne.n	2000c5de <HAL_OSPI_DLYB_GetClockPeriod+0x46>
    {
      status = HAL_OK;
2000c5da:	2300      	movs	r3, #0
2000c5dc:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI1);
2000c5de:	4815      	ldr	r0, [pc, #84]	@ (2000c634 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
2000c5e0:	f7fd fc3a 	bl	20009e58 <LL_DLYB_Disable>
2000c5e4:	e013      	b.n	2000c60e <HAL_OSPI_DLYB_GetClockPeriod+0x76>
  }

#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
2000c5e6:	687b      	ldr	r3, [r7, #4]
2000c5e8:	681b      	ldr	r3, [r3, #0]
2000c5ea:	4a13      	ldr	r2, [pc, #76]	@ (2000c638 <HAL_OSPI_DLYB_GetClockPeriod+0xa0>)
2000c5ec:	4293      	cmp	r3, r2
2000c5ee:	d10e      	bne.n	2000c60e <HAL_OSPI_DLYB_GetClockPeriod+0x76>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
2000c5f0:	4812      	ldr	r0, [pc, #72]	@ (2000c63c <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
2000c5f2:	f7fd fc21 	bl	20009e38 <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI2, pdlyb_cfg) == (uint32_t)SUCCESS)
2000c5f6:	6839      	ldr	r1, [r7, #0]
2000c5f8:	4810      	ldr	r0, [pc, #64]	@ (2000c63c <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
2000c5fa:	f00b fb63 	bl	20017cc4 <LL_DLYB_GetClockPeriod>
2000c5fe:	4603      	mov	r3, r0
2000c600:	2b00      	cmp	r3, #0
2000c602:	d101      	bne.n	2000c608 <HAL_OSPI_DLYB_GetClockPeriod+0x70>
    {
      status = HAL_OK;
2000c604:	2300      	movs	r3, #0
2000c606:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI2);
2000c608:	480c      	ldr	r0, [pc, #48]	@ (2000c63c <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
2000c60a:	f7fd fc25 	bl	20009e58 <LL_DLYB_Disable>
  {
    /* Nothing to do */
  }

  /* Abort the current OctoSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
2000c60e:	6878      	ldr	r0, [r7, #4]
2000c610:	f7fe fdef 	bl	2000b1f2 <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000c614:	687b      	ldr	r3, [r7, #4]
2000c616:	681b      	ldr	r3, [r3, #0]
2000c618:	689a      	ldr	r2, [r3, #8]
2000c61a:	687b      	ldr	r3, [r7, #4]
2000c61c:	681b      	ldr	r3, [r3, #0]
2000c61e:	f022 0202 	bic.w	r2, r2, #2
2000c622:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
2000c624:	7bfb      	ldrb	r3, [r7, #15]
}
2000c626:	4618      	mov	r0, r3
2000c628:	3710      	adds	r7, #16
2000c62a:	46bd      	mov	sp, r7
2000c62c:	bd80      	pop	{r7, pc}
2000c62e:	bf00      	nop
2000c630:	420d1400 	.word	0x420d1400
2000c634:	420cf000 	.word	0x420cf000
2000c638:	420d2400 	.word	0x420d2400
2000c63c:	420cf400 	.word	0x420cf400

2000c640 <HAL_PWR_DeInit>:
  *         The prototype is kept just to maintain compatibility with other
  *         products.
  * @retval None.
  */
void HAL_PWR_DeInit(void)
{
2000c640:	b480      	push	{r7}
2000c642:	af00      	add	r7, sp, #0
}
2000c644:	bf00      	nop
2000c646:	46bd      	mov	sp, r7
2000c648:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c64c:	4770      	bx	lr
	...

2000c650 <HAL_PWR_EnableBkUpAccess>:
  * @note   After a system reset, the backup domain is protected against
  *         possible unwanted write accesses.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess(void)
{
2000c650:	b480      	push	{r7}
2000c652:	af00      	add	r7, sp, #0
  SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000c654:	4b05      	ldr	r3, [pc, #20]	@ (2000c66c <HAL_PWR_EnableBkUpAccess+0x1c>)
2000c656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000c658:	4a04      	ldr	r2, [pc, #16]	@ (2000c66c <HAL_PWR_EnableBkUpAccess+0x1c>)
2000c65a:	f043 0301 	orr.w	r3, r3, #1
2000c65e:	6293      	str	r3, [r2, #40]	@ 0x28
}
2000c660:	bf00      	nop
2000c662:	46bd      	mov	sp, r7
2000c664:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c668:	4770      	bx	lr
2000c66a:	bf00      	nop
2000c66c:	46020800 	.word	0x46020800

2000c670 <HAL_PWR_DisableBkUpAccess>:
  *         register RCC_BDCR, RTC registers, TAMP registers, backup registers
  *         and backup SRAM).
  * @retval None.
  */
void HAL_PWR_DisableBkUpAccess(void)
{
2000c670:	b480      	push	{r7}
2000c672:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000c674:	4b05      	ldr	r3, [pc, #20]	@ (2000c68c <HAL_PWR_DisableBkUpAccess+0x1c>)
2000c676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000c678:	4a04      	ldr	r2, [pc, #16]	@ (2000c68c <HAL_PWR_DisableBkUpAccess+0x1c>)
2000c67a:	f023 0301 	bic.w	r3, r3, #1
2000c67e:	6293      	str	r3, [r2, #40]	@ 0x28
}
2000c680:	bf00      	nop
2000c682:	46bd      	mov	sp, r7
2000c684:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c688:	4770      	bx	lr
2000c68a:	bf00      	nop
2000c68c:	46020800 	.word	0x46020800

2000c690 <HAL_PWR_ConfigPVD>:
  * @param  pConfigPVD : Pointer to a PWR_PVDTypeDef structure that contains the
  *                      PVD configuration information (PVDLevel and EventMode).
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *pConfigPVD)
{
2000c690:	b480      	push	{r7}
2000c692:	b083      	sub	sp, #12
2000c694:	af00      	add	r7, sp, #0
2000c696:	6078      	str	r0, [r7, #4]
  /* Check the PVD parameter */
  if (pConfigPVD == NULL)
2000c698:	687b      	ldr	r3, [r7, #4]
2000c69a:	2b00      	cmp	r3, #0
2000c69c:	d101      	bne.n	2000c6a2 <HAL_PWR_ConfigPVD+0x12>
  {
    return HAL_ERROR;
2000c69e:	2301      	movs	r3, #1
2000c6a0:	e059      	b.n	2000c756 <HAL_PWR_ConfigPVD+0xc6>
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(pConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(pConfigPVD->Mode));

  /* Set PVDLS[2:0] bits according to PVDLevel value */
  MODIFY_REG(PWR->SVMCR, PWR_SVMCR_PVDLS, pConfigPVD->PVDLevel);
2000c6a2:	4b30      	ldr	r3, [pc, #192]	@ (2000c764 <HAL_PWR_ConfigPVD+0xd4>)
2000c6a4:	691b      	ldr	r3, [r3, #16]
2000c6a6:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
2000c6aa:	687b      	ldr	r3, [r7, #4]
2000c6ac:	681b      	ldr	r3, [r3, #0]
2000c6ae:	492d      	ldr	r1, [pc, #180]	@ (2000c764 <HAL_PWR_ConfigPVD+0xd4>)
2000c6b0:	4313      	orrs	r3, r2
2000c6b2:	610b      	str	r3, [r1, #16]

  /* Disable PVD Event/Interrupt */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
2000c6b4:	4b2c      	ldr	r3, [pc, #176]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c6b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000c6ba:	4a2b      	ldr	r2, [pc, #172]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c6bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000c6c0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
2000c6c4:	4b28      	ldr	r3, [pc, #160]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c6c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000c6ca:	4a27      	ldr	r2, [pc, #156]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c6cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000c6d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
2000c6d4:	4b24      	ldr	r3, [pc, #144]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c6d6:	681b      	ldr	r3, [r3, #0]
2000c6d8:	4a23      	ldr	r2, [pc, #140]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c6da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000c6de:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
2000c6e0:	4b21      	ldr	r3, [pc, #132]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c6e2:	685b      	ldr	r3, [r3, #4]
2000c6e4:	4a20      	ldr	r2, [pc, #128]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c6e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000c6ea:	6053      	str	r3, [r2, #4]

  /* Configure the PVD in interrupt mode */
  if ((pConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
2000c6ec:	687b      	ldr	r3, [r7, #4]
2000c6ee:	685b      	ldr	r3, [r3, #4]
2000c6f0:	f003 0304 	and.w	r3, r3, #4
2000c6f4:	2b00      	cmp	r3, #0
2000c6f6:	d007      	beq.n	2000c708 <HAL_PWR_ConfigPVD+0x78>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
2000c6f8:	4b1b      	ldr	r3, [pc, #108]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c6fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000c6fe:	4a1a      	ldr	r2, [pc, #104]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c700:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000c704:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Configure the PVD in event mode */
  if ((pConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
2000c708:	687b      	ldr	r3, [r7, #4]
2000c70a:	685b      	ldr	r3, [r3, #4]
2000c70c:	f003 0308 	and.w	r3, r3, #8
2000c710:	2b00      	cmp	r3, #0
2000c712:	d007      	beq.n	2000c724 <HAL_PWR_ConfigPVD+0x94>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
2000c714:	4b14      	ldr	r3, [pc, #80]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c716:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000c71a:	4a13      	ldr	r2, [pc, #76]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c71c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000c720:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  }

  /* Configure the PVD in rising edge */
  if ((pConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
2000c724:	687b      	ldr	r3, [r7, #4]
2000c726:	685b      	ldr	r3, [r3, #4]
2000c728:	f003 0301 	and.w	r3, r3, #1
2000c72c:	2b00      	cmp	r3, #0
2000c72e:	d005      	beq.n	2000c73c <HAL_PWR_ConfigPVD+0xac>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
2000c730:	4b0d      	ldr	r3, [pc, #52]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c732:	681b      	ldr	r3, [r3, #0]
2000c734:	4a0c      	ldr	r2, [pc, #48]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c736:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000c73a:	6013      	str	r3, [r2, #0]
  }

  /* Configure the PVD in falling edge */
  if ((pConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
2000c73c:	687b      	ldr	r3, [r7, #4]
2000c73e:	685b      	ldr	r3, [r3, #4]
2000c740:	f003 0302 	and.w	r3, r3, #2
2000c744:	2b00      	cmp	r3, #0
2000c746:	d005      	beq.n	2000c754 <HAL_PWR_ConfigPVD+0xc4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
2000c748:	4b07      	ldr	r3, [pc, #28]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c74a:	685b      	ldr	r3, [r3, #4]
2000c74c:	4a06      	ldr	r2, [pc, #24]	@ (2000c768 <HAL_PWR_ConfigPVD+0xd8>)
2000c74e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000c752:	6053      	str	r3, [r2, #4]
  }

  return HAL_OK;
2000c754:	2300      	movs	r3, #0
}
2000c756:	4618      	mov	r0, r3
2000c758:	370c      	adds	r7, #12
2000c75a:	46bd      	mov	sp, r7
2000c75c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c760:	4770      	bx	lr
2000c762:	bf00      	nop
2000c764:	46020800 	.word	0x46020800
2000c768:	46022000 	.word	0x46022000

2000c76c <HAL_PWR_EnablePVD>:
/**
  * @brief  Enable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_EnablePVD(void)
{
2000c76c:	b480      	push	{r7}
2000c76e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
2000c770:	4b05      	ldr	r3, [pc, #20]	@ (2000c788 <HAL_PWR_EnablePVD+0x1c>)
2000c772:	691b      	ldr	r3, [r3, #16]
2000c774:	4a04      	ldr	r2, [pc, #16]	@ (2000c788 <HAL_PWR_EnablePVD+0x1c>)
2000c776:	f043 0310 	orr.w	r3, r3, #16
2000c77a:	6113      	str	r3, [r2, #16]
}
2000c77c:	bf00      	nop
2000c77e:	46bd      	mov	sp, r7
2000c780:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c784:	4770      	bx	lr
2000c786:	bf00      	nop
2000c788:	46020800 	.word	0x46020800

2000c78c <HAL_PWR_DisablePVD>:
/**
  * @brief  Disable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_DisablePVD(void)
{
2000c78c:	b480      	push	{r7}
2000c78e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
2000c790:	4b05      	ldr	r3, [pc, #20]	@ (2000c7a8 <HAL_PWR_DisablePVD+0x1c>)
2000c792:	691b      	ldr	r3, [r3, #16]
2000c794:	4a04      	ldr	r2, [pc, #16]	@ (2000c7a8 <HAL_PWR_DisablePVD+0x1c>)
2000c796:	f023 0310 	bic.w	r3, r3, #16
2000c79a:	6113      	str	r3, [r2, #16]
}
2000c79c:	bf00      	nop
2000c79e:	46bd      	mov	sp, r7
2000c7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c7a4:	4770      	bx	lr
2000c7a6:	bf00      	nop
2000c7a8:	46020800 	.word	0x46020800

2000c7ac <HAL_PWR_EnableWakeUpPin>:
  *                     the wake up line, the wake up source with
  *                     high polarity and the first wake up I/O.
  * @retval None.
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
{
2000c7ac:	b480      	push	{r7}
2000c7ae:	b087      	sub	sp, #28
2000c7b0:	af00      	add	r7, sp, #0
2000c7b2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));

  /* Specifies the wake up line polarity for the event detection (rising or falling edge) */
  MODIFY_REG(PWR->WUCR2, (PWR_EWUP_MASK & WakeUpPin), (WakeUpPin >> PWR_WUP_POLARITY_SHIFT));
2000c7b4:	4b1b      	ldr	r3, [pc, #108]	@ (2000c824 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c7b6:	699a      	ldr	r2, [r3, #24]
2000c7b8:	687b      	ldr	r3, [r7, #4]
2000c7ba:	b2db      	uxtb	r3, r3
2000c7bc:	43db      	mvns	r3, r3
2000c7be:	401a      	ands	r2, r3
2000c7c0:	687b      	ldr	r3, [r7, #4]
2000c7c2:	0a1b      	lsrs	r3, r3, #8
2000c7c4:	4917      	ldr	r1, [pc, #92]	@ (2000c824 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c7c6:	4313      	orrs	r3, r2
2000c7c8:	618b      	str	r3, [r1, #24]

  /* Specifies the wake up line I/O selection */
  MODIFY_REG(PWR->WUCR3, (3UL << (POSITION_VAL(PWR_EWUP_MASK & WakeUpPin) * 2U)),
2000c7ca:	4b16      	ldr	r3, [pc, #88]	@ (2000c824 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c7cc:	69da      	ldr	r2, [r3, #28]
2000c7ce:	687b      	ldr	r3, [r7, #4]
2000c7d0:	b2db      	uxtb	r3, r3
2000c7d2:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
2000c7d4:	693b      	ldr	r3, [r7, #16]
2000c7d6:	fa93 f3a3 	rbit	r3, r3
2000c7da:	60fb      	str	r3, [r7, #12]
  return result;
2000c7dc:	68fb      	ldr	r3, [r7, #12]
2000c7de:	617b      	str	r3, [r7, #20]
  if (value == 0U)
2000c7e0:	697b      	ldr	r3, [r7, #20]
2000c7e2:	2b00      	cmp	r3, #0
2000c7e4:	d101      	bne.n	2000c7ea <HAL_PWR_EnableWakeUpPin+0x3e>
    return 32U;
2000c7e6:	2320      	movs	r3, #32
2000c7e8:	e003      	b.n	2000c7f2 <HAL_PWR_EnableWakeUpPin+0x46>
  return __builtin_clz(value);
2000c7ea:	697b      	ldr	r3, [r7, #20]
2000c7ec:	fab3 f383 	clz	r3, r3
2000c7f0:	b2db      	uxtb	r3, r3
2000c7f2:	005b      	lsls	r3, r3, #1
2000c7f4:	2103      	movs	r1, #3
2000c7f6:	fa01 f303 	lsl.w	r3, r1, r3
2000c7fa:	43db      	mvns	r3, r3
2000c7fc:	401a      	ands	r2, r3
2000c7fe:	687b      	ldr	r3, [r7, #4]
2000c800:	0c1b      	lsrs	r3, r3, #16
2000c802:	4908      	ldr	r1, [pc, #32]	@ (2000c824 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c804:	4313      	orrs	r3, r2
2000c806:	61cb      	str	r3, [r1, #28]
             (WakeUpPin >> PWR_WUP_SELECT_SIGNAL_SHIFT));

  /* Enable wake-up line */
  SET_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
2000c808:	4b06      	ldr	r3, [pc, #24]	@ (2000c824 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c80a:	695a      	ldr	r2, [r3, #20]
2000c80c:	687b      	ldr	r3, [r7, #4]
2000c80e:	b2db      	uxtb	r3, r3
2000c810:	4904      	ldr	r1, [pc, #16]	@ (2000c824 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c812:	4313      	orrs	r3, r2
2000c814:	614b      	str	r3, [r1, #20]
}
2000c816:	bf00      	nop
2000c818:	371c      	adds	r7, #28
2000c81a:	46bd      	mov	sp, r7
2000c81c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c820:	4770      	bx	lr
2000c822:	bf00      	nop
2000c824:	46020800 	.word	0x46020800

2000c828 <HAL_PWR_DisableWakeUpPin>:
  *                     @arg @ref PWR_WAKEUP_PIN7
  *                     @arg @ref PWR_WAKEUP_PIN8
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
{
2000c828:	b480      	push	{r7}
2000c82a:	b083      	sub	sp, #12
2000c82c:	af00      	add	r7, sp, #0
2000c82e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));

  /* Disable wake-up pin */
  CLEAR_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
2000c830:	4b06      	ldr	r3, [pc, #24]	@ (2000c84c <HAL_PWR_DisableWakeUpPin+0x24>)
2000c832:	695a      	ldr	r2, [r3, #20]
2000c834:	687b      	ldr	r3, [r7, #4]
2000c836:	b2db      	uxtb	r3, r3
2000c838:	43db      	mvns	r3, r3
2000c83a:	4904      	ldr	r1, [pc, #16]	@ (2000c84c <HAL_PWR_DisableWakeUpPin+0x24>)
2000c83c:	4013      	ands	r3, r2
2000c83e:	614b      	str	r3, [r1, #20]
}
2000c840:	bf00      	nop
2000c842:	370c      	adds	r7, #12
2000c844:	46bd      	mov	sp, r7
2000c846:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c84a:	4770      	bx	lr
2000c84c:	46020800 	.word	0x46020800

2000c850 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR : Enter SLEEP mode with WFE instruction and
  *                                                   no clear of pending event before.
  * @retval None.
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SleepEntry)
{
2000c850:	b480      	push	{r7}
2000c852:	b083      	sub	sp, #12
2000c854:	af00      	add	r7, sp, #0
2000c856:	6078      	str	r0, [r7, #4]
2000c858:	460b      	mov	r3, r1
2000c85a:	70fb      	strb	r3, [r7, #3]

  /* Check the parameter */
  assert_param(IS_PWR_SLEEP_ENTRY(SleepEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c85c:	4b0b      	ldr	r3, [pc, #44]	@ (2000c88c <HAL_PWR_EnterSLEEPMode+0x3c>)
2000c85e:	691b      	ldr	r3, [r3, #16]
2000c860:	4a0a      	ldr	r2, [pc, #40]	@ (2000c88c <HAL_PWR_EnterSLEEPMode+0x3c>)
2000c862:	f023 0304 	bic.w	r3, r3, #4
2000c866:	6113      	str	r3, [r2, #16]

  /* Select Sleep mode entry */
  if (SleepEntry == PWR_SLEEPENTRY_WFI)
2000c868:	78fb      	ldrb	r3, [r7, #3]
2000c86a:	2b01      	cmp	r3, #1
2000c86c:	d101      	bne.n	2000c872 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Wait For Interrupt Request */
    __WFI();
2000c86e:	bf30      	wfi
    }

    /* Request Wait For Event */
    __WFE();
  }
}
2000c870:	e005      	b.n	2000c87e <HAL_PWR_EnterSLEEPMode+0x2e>
    if (SleepEntry != PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR)
2000c872:	78fb      	ldrb	r3, [r7, #3]
2000c874:	2b03      	cmp	r3, #3
2000c876:	d001      	beq.n	2000c87c <HAL_PWR_EnterSLEEPMode+0x2c>
      __SEV();
2000c878:	bf40      	sev
      __WFE();
2000c87a:	bf20      	wfe
    __WFE();
2000c87c:	bf20      	wfe
}
2000c87e:	bf00      	nop
2000c880:	370c      	adds	r7, #12
2000c882:	46bd      	mov	sp, r7
2000c884:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c888:	4770      	bx	lr
2000c88a:	bf00      	nop
2000c88c:	e000ed00 	.word	0xe000ed00

2000c890 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFE_NO_EVT_CLEAR : Enter STOP mode with WFE instruction and
  *                                                  no clear of pending event before.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t StopEntry)
{
2000c890:	b480      	push	{r7}
2000c892:	b083      	sub	sp, #12
2000c894:	af00      	add	r7, sp, #0
2000c896:	6078      	str	r0, [r7, #4]
2000c898:	460b      	mov	r3, r1
2000c89a:	70fb      	strb	r3, [r7, #3]

  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(StopEntry));

  /* Select Stop 0 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, 0U);
2000c89c:	4b11      	ldr	r3, [pc, #68]	@ (2000c8e4 <HAL_PWR_EnterSTOPMode+0x54>)
2000c89e:	681b      	ldr	r3, [r3, #0]
2000c8a0:	4a10      	ldr	r2, [pc, #64]	@ (2000c8e4 <HAL_PWR_EnterSTOPMode+0x54>)
2000c8a2:	f023 0307 	bic.w	r3, r3, #7
2000c8a6:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c8a8:	4b0f      	ldr	r3, [pc, #60]	@ (2000c8e8 <HAL_PWR_EnterSTOPMode+0x58>)
2000c8aa:	691b      	ldr	r3, [r3, #16]
2000c8ac:	4a0e      	ldr	r2, [pc, #56]	@ (2000c8e8 <HAL_PWR_EnterSTOPMode+0x58>)
2000c8ae:	f043 0304 	orr.w	r3, r3, #4
2000c8b2:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (StopEntry == PWR_STOPENTRY_WFI)
2000c8b4:	78fb      	ldrb	r3, [r7, #3]
2000c8b6:	2b01      	cmp	r3, #1
2000c8b8:	d101      	bne.n	2000c8be <HAL_PWR_EnterSTOPMode+0x2e>
  {
    /* Wait For Interrupt Request */
    __WFI();
2000c8ba:	bf30      	wfi
2000c8bc:	e005      	b.n	2000c8ca <HAL_PWR_EnterSTOPMode+0x3a>
  }
  else
  {
    if (StopEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
2000c8be:	78fb      	ldrb	r3, [r7, #3]
2000c8c0:	2b03      	cmp	r3, #3
2000c8c2:	d001      	beq.n	2000c8c8 <HAL_PWR_EnterSTOPMode+0x38>
    {
      /* Clear all pending event */
      __SEV();
2000c8c4:	bf40      	sev
      __WFE();
2000c8c6:	bf20      	wfe
    }

    /* Request Wait For Event */
    __WFE();
2000c8c8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c8ca:	4b07      	ldr	r3, [pc, #28]	@ (2000c8e8 <HAL_PWR_EnterSTOPMode+0x58>)
2000c8cc:	691b      	ldr	r3, [r3, #16]
2000c8ce:	4a06      	ldr	r2, [pc, #24]	@ (2000c8e8 <HAL_PWR_EnterSTOPMode+0x58>)
2000c8d0:	f023 0304 	bic.w	r3, r3, #4
2000c8d4:	6113      	str	r3, [r2, #16]
}
2000c8d6:	bf00      	nop
2000c8d8:	370c      	adds	r7, #12
2000c8da:	46bd      	mov	sp, r7
2000c8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c8e0:	4770      	bx	lr
2000c8e2:	bf00      	nop
2000c8e4:	46020800 	.word	0x46020800
2000c8e8:	e000ed00 	.word	0xe000ed00

2000c8ec <HAL_PWR_EnterSTANDBYMode>:
  *         HAL_PWREx_EnableGPIOPullUp() and internal pull-down through
  *         HAL_PWREx_EnableGPIOPullDown().
  * @retval None.
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
2000c8ec:	b480      	push	{r7}
2000c8ee:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_2);
2000c8f0:	4b09      	ldr	r3, [pc, #36]	@ (2000c918 <HAL_PWR_EnterSTANDBYMode+0x2c>)
2000c8f2:	681b      	ldr	r3, [r3, #0]
2000c8f4:	f023 0307 	bic.w	r3, r3, #7
2000c8f8:	4a07      	ldr	r2, [pc, #28]	@ (2000c918 <HAL_PWR_EnterSTANDBYMode+0x2c>)
2000c8fa:	f043 0304 	orr.w	r3, r3, #4
2000c8fe:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c900:	4b06      	ldr	r3, [pc, #24]	@ (2000c91c <HAL_PWR_EnterSTANDBYMode+0x30>)
2000c902:	691b      	ldr	r3, [r3, #16]
2000c904:	4a05      	ldr	r2, [pc, #20]	@ (2000c91c <HAL_PWR_EnterSTANDBYMode+0x30>)
2000c906:	f043 0304 	orr.w	r3, r3, #4
2000c90a:	6113      	str	r3, [r2, #16]

  /* Wait For Interrupt Request */
  __WFI();
2000c90c:	bf30      	wfi
}
2000c90e:	bf00      	nop
2000c910:	46bd      	mov	sp, r7
2000c912:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c916:	4770      	bx	lr
2000c918:	46020800 	.word	0x46020800
2000c91c:	e000ed00 	.word	0xe000ed00

2000c920 <HAL_PWR_EnableSleepOnExit>:
  *         Setting this bit is useful when the processor is expected to run
  *         only on interruptions handling.
  * @retval None.
  */
void HAL_PWR_EnableSleepOnExit(void)
{
2000c920:	b480      	push	{r7}
2000c922:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex-M33 System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
2000c924:	4b05      	ldr	r3, [pc, #20]	@ (2000c93c <HAL_PWR_EnableSleepOnExit+0x1c>)
2000c926:	691b      	ldr	r3, [r3, #16]
2000c928:	4a04      	ldr	r2, [pc, #16]	@ (2000c93c <HAL_PWR_EnableSleepOnExit+0x1c>)
2000c92a:	f043 0302 	orr.w	r3, r3, #2
2000c92e:	6113      	str	r3, [r2, #16]
}
2000c930:	bf00      	nop
2000c932:	46bd      	mov	sp, r7
2000c934:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c938:	4770      	bx	lr
2000c93a:	bf00      	nop
2000c93c:	e000ed00 	.word	0xe000ed00

2000c940 <HAL_PWR_DisableSleepOnExit>:
  * @note   Clears SLEEPONEXIT bit of SCR register. When this bit is set, the
  *         processor re-enters Sleep mode when an interruption handling is over.
  * @retval None.
  */
void HAL_PWR_DisableSleepOnExit(void)
{
2000c940:	b480      	push	{r7}
2000c942:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex-M33 System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
2000c944:	4b05      	ldr	r3, [pc, #20]	@ (2000c95c <HAL_PWR_DisableSleepOnExit+0x1c>)
2000c946:	691b      	ldr	r3, [r3, #16]
2000c948:	4a04      	ldr	r2, [pc, #16]	@ (2000c95c <HAL_PWR_DisableSleepOnExit+0x1c>)
2000c94a:	f023 0302 	bic.w	r3, r3, #2
2000c94e:	6113      	str	r3, [r2, #16]
}
2000c950:	bf00      	nop
2000c952:	46bd      	mov	sp, r7
2000c954:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c958:	4770      	bx	lr
2000c95a:	bf00      	nop
2000c95c:	e000ed00 	.word	0xe000ed00

2000c960 <HAL_PWR_EnableSEVOnPend>:
  *         pending event / interrupt even if it's disabled or has insufficient
  *         priority to cause exception entry wakes up the Cortex-M33.
  * @retval None.
  */
void HAL_PWR_EnableSEVOnPend(void)
{
2000c960:	b480      	push	{r7}
2000c962:	af00      	add	r7, sp, #0
  /* Set SEVONPEND bit of Cortex-M33 System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk);
2000c964:	4b05      	ldr	r3, [pc, #20]	@ (2000c97c <HAL_PWR_EnableSEVOnPend+0x1c>)
2000c966:	691b      	ldr	r3, [r3, #16]
2000c968:	4a04      	ldr	r2, [pc, #16]	@ (2000c97c <HAL_PWR_EnableSEVOnPend+0x1c>)
2000c96a:	f043 0310 	orr.w	r3, r3, #16
2000c96e:	6113      	str	r3, [r2, #16]
}
2000c970:	bf00      	nop
2000c972:	46bd      	mov	sp, r7
2000c974:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c978:	4770      	bx	lr
2000c97a:	bf00      	nop
2000c97c:	e000ed00 	.word	0xe000ed00

2000c980 <HAL_PWR_DisableSEVOnPend>:
  * @note   Resets SEVONPEND bit of SCR register. When this bit is reset, only enabled
  *         pending event / interrupt to cause exception entry wakes up the Cortex-M33.
  * @retval None.
  */
void HAL_PWR_DisableSEVOnPend(void)
{
2000c980:	b480      	push	{r7}
2000c982:	af00      	add	r7, sp, #0
  /* Clear SEVONPEND bit of Cortex-M33 System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk);
2000c984:	4b05      	ldr	r3, [pc, #20]	@ (2000c99c <HAL_PWR_DisableSEVOnPend+0x1c>)
2000c986:	691b      	ldr	r3, [r3, #16]
2000c988:	4a04      	ldr	r2, [pc, #16]	@ (2000c99c <HAL_PWR_DisableSEVOnPend+0x1c>)
2000c98a:	f023 0310 	bic.w	r3, r3, #16
2000c98e:	6113      	str	r3, [r2, #16]
}
2000c990:	bf00      	nop
2000c992:	46bd      	mov	sp, r7
2000c994:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c998:	4770      	bx	lr
2000c99a:	bf00      	nop
2000c99c:	e000ed00 	.word	0xe000ed00

2000c9a0 <HAL_PWR_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_AVD_IRQHandler().
  * @retval None.
  */
void HAL_PWR_PVD_IRQHandler(void)
{
2000c9a0:	b580      	push	{r7, lr}
2000c9a2:	b082      	sub	sp, #8
2000c9a4:	af00      	add	r7, sp, #0
  uint32_t  rising_flag;
  uint32_t  falling_flag;

  /* Get pending flags */
  rising_flag  = READ_REG(EXTI->RPR1);
2000c9a6:	4b0d      	ldr	r3, [pc, #52]	@ (2000c9dc <HAL_PWR_PVD_IRQHandler+0x3c>)
2000c9a8:	68db      	ldr	r3, [r3, #12]
2000c9aa:	607b      	str	r3, [r7, #4]
  falling_flag = READ_REG(EXTI->FPR1);
2000c9ac:	4b0b      	ldr	r3, [pc, #44]	@ (2000c9dc <HAL_PWR_PVD_IRQHandler+0x3c>)
2000c9ae:	691b      	ldr	r3, [r3, #16]
2000c9b0:	603b      	str	r3, [r7, #0]

  /* Check PWR EXTI flags for PVD */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVD) != 0U)
2000c9b2:	687a      	ldr	r2, [r7, #4]
2000c9b4:	683b      	ldr	r3, [r7, #0]
2000c9b6:	4313      	orrs	r3, r2
2000c9b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000c9bc:	2b00      	cmp	r3, #0
2000c9be:	d009      	beq.n	2000c9d4 <HAL_PWR_PVD_IRQHandler+0x34>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
2000c9c0:	f000 f80e 	bl	2000c9e0 <HAL_PWR_PVDCallback>

    /* Clear PVD EXTI pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_PVD);
2000c9c4:	4b05      	ldr	r3, [pc, #20]	@ (2000c9dc <HAL_PWR_PVD_IRQHandler+0x3c>)
2000c9c6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000c9ca:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD);
2000c9cc:	4b03      	ldr	r3, [pc, #12]	@ (2000c9dc <HAL_PWR_PVD_IRQHandler+0x3c>)
2000c9ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000c9d2:	611a      	str	r2, [r3, #16]
  }
}
2000c9d4:	bf00      	nop
2000c9d6:	3708      	adds	r7, #8
2000c9d8:	46bd      	mov	sp, r7
2000c9da:	bd80      	pop	{r7, pc}
2000c9dc:	46022000 	.word	0x46022000

2000c9e0 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback.
  * @retval None.
  */
__weak void HAL_PWR_PVDCallback(void)
{
2000c9e0:	b480      	push	{r7}
2000c9e2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
  */
}
2000c9e4:	bf00      	nop
2000c9e6:	46bd      	mov	sp, r7
2000c9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c9ec:	4770      	bx	lr
	...

2000c9f0 <HAL_PWR_ConfigAttributes>:
  * @param  Attributes : Specifies the available attribute(s).
  *                      This parameter can be one of @ref PWR_Attributes.
  * @retval None.
  */
void HAL_PWR_ConfigAttributes(uint32_t Item, uint32_t Attributes)
{
2000c9f0:	b480      	push	{r7}
2000c9f2:	b083      	sub	sp, #12
2000c9f4:	af00      	add	r7, sp, #0
2000c9f6:	6078      	str	r0, [r7, #4]
2000c9f8:	6039      	str	r1, [r7, #0]
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Item);

  /* NSecure item management (TZEN = 0) */
  if ((Attributes & PWR_ITEM_ATTR_NSEC_PRIV_MASK) == PWR_ITEM_ATTR_NSEC_PRIV_MASK)
2000c9fa:	683b      	ldr	r3, [r7, #0]
2000c9fc:	f003 0310 	and.w	r3, r3, #16
2000ca00:	2b00      	cmp	r3, #0
2000ca02:	d011      	beq.n	2000ca28 <HAL_PWR_ConfigAttributes+0x38>
  {
    /* Privilege item management */
    if ((Attributes & PWR_NSEC_PRIV) == PWR_NSEC_PRIV)
2000ca04:	683b      	ldr	r3, [r7, #0]
2000ca06:	f003 0311 	and.w	r3, r3, #17
2000ca0a:	2b11      	cmp	r3, #17
2000ca0c:	d106      	bne.n	2000ca1c <HAL_PWR_ConfigAttributes+0x2c>
    {
      SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
2000ca0e:	4b09      	ldr	r3, [pc, #36]	@ (2000ca34 <HAL_PWR_ConfigAttributes+0x44>)
2000ca10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000ca12:	4a08      	ldr	r2, [pc, #32]	@ (2000ca34 <HAL_PWR_ConfigAttributes+0x44>)
2000ca14:	f043 0302 	orr.w	r3, r3, #2
2000ca18:	6353      	str	r3, [r2, #52]	@ 0x34
    {
      CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
    }
  }
#endif /* __ARM_FEATURE_CMSE */
}
2000ca1a:	e005      	b.n	2000ca28 <HAL_PWR_ConfigAttributes+0x38>
      CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
2000ca1c:	4b05      	ldr	r3, [pc, #20]	@ (2000ca34 <HAL_PWR_ConfigAttributes+0x44>)
2000ca1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000ca20:	4a04      	ldr	r2, [pc, #16]	@ (2000ca34 <HAL_PWR_ConfigAttributes+0x44>)
2000ca22:	f023 0302 	bic.w	r3, r3, #2
2000ca26:	6353      	str	r3, [r2, #52]	@ 0x34
}
2000ca28:	bf00      	nop
2000ca2a:	370c      	adds	r7, #12
2000ca2c:	46bd      	mov	sp, r7
2000ca2e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ca32:	4770      	bx	lr
2000ca34:	46020800 	.word	0x46020800

2000ca38 <HAL_PWR_GetConfigAttributes>:
  * @param  pAttributes : Pointer to return attribute(s).
  *                       Returned value could be one of @ref PWR_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWR_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
{
2000ca38:	b480      	push	{r7}
2000ca3a:	b085      	sub	sp, #20
2000ca3c:	af00      	add	r7, sp, #0
2000ca3e:	6078      	str	r0, [r7, #4]
2000ca40:	6039      	str	r1, [r7, #0]
  uint32_t attributes;

  /* Check attribute pointer */
  if (pAttributes == NULL)
2000ca42:	683b      	ldr	r3, [r7, #0]
2000ca44:	2b00      	cmp	r3, #0
2000ca46:	d101      	bne.n	2000ca4c <HAL_PWR_GetConfigAttributes+0x14>
  {
    return HAL_ERROR;
2000ca48:	2301      	movs	r3, #1
2000ca4a:	e00d      	b.n	2000ca68 <HAL_PWR_GetConfigAttributes+0x30>
  }
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Item);
  /* Get Non-Secure privileges attribute */
  attributes = ((PWR->PRIVCFGR & PWR_PRIVCFGR_NSPRIV) == 0U) ? PWR_NSEC_NPRIV : PWR_NSEC_PRIV;
2000ca4c:	4b09      	ldr	r3, [pc, #36]	@ (2000ca74 <HAL_PWR_GetConfigAttributes+0x3c>)
2000ca4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000ca50:	f003 0302 	and.w	r3, r3, #2
2000ca54:	2b00      	cmp	r3, #0
2000ca56:	d101      	bne.n	2000ca5c <HAL_PWR_GetConfigAttributes+0x24>
2000ca58:	2310      	movs	r3, #16
2000ca5a:	e000      	b.n	2000ca5e <HAL_PWR_GetConfigAttributes+0x26>
2000ca5c:	2311      	movs	r3, #17
2000ca5e:	60fb      	str	r3, [r7, #12]
#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pAttributes = attributes;
2000ca60:	683b      	ldr	r3, [r7, #0]
2000ca62:	68fa      	ldr	r2, [r7, #12]
2000ca64:	601a      	str	r2, [r3, #0]

  return HAL_OK;
2000ca66:	2300      	movs	r3, #0
}
2000ca68:	4618      	mov	r0, r3
2000ca6a:	3714      	adds	r7, #20
2000ca6c:	46bd      	mov	sp, r7
2000ca6e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ca72:	4770      	bx	lr
2000ca74:	46020800 	.word	0x46020800

2000ca78 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
2000ca78:	b480      	push	{r7}
2000ca7a:	b085      	sub	sp, #20
2000ca7c:	af00      	add	r7, sp, #0
2000ca7e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
2000ca80:	4b39      	ldr	r3, [pc, #228]	@ (2000cb68 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000ca82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000ca84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
2000ca88:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
2000ca8a:	68ba      	ldr	r2, [r7, #8]
2000ca8c:	687b      	ldr	r3, [r7, #4]
2000ca8e:	429a      	cmp	r2, r3
2000ca90:	d10b      	bne.n	2000caaa <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
2000ca92:	687b      	ldr	r3, [r7, #4]
2000ca94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000ca98:	d905      	bls.n	2000caa6 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
2000ca9a:	4b33      	ldr	r3, [pc, #204]	@ (2000cb68 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000ca9c:	68db      	ldr	r3, [r3, #12]
2000ca9e:	4a32      	ldr	r2, [pc, #200]	@ (2000cb68 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000caa0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000caa4:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
2000caa6:	2300      	movs	r3, #0
2000caa8:	e057      	b.n	2000cb5a <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
2000caaa:	687b      	ldr	r3, [r7, #4]
2000caac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000cab0:	d90a      	bls.n	2000cac8 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
2000cab2:	4b2d      	ldr	r3, [pc, #180]	@ (2000cb68 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000cab4:	68db      	ldr	r3, [r3, #12]
2000cab6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000caba:	687b      	ldr	r3, [r7, #4]
2000cabc:	4313      	orrs	r3, r2
2000cabe:	4a2a      	ldr	r2, [pc, #168]	@ (2000cb68 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000cac0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000cac4:	60d3      	str	r3, [r2, #12]
2000cac6:	e007      	b.n	2000cad8 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
2000cac8:	4b27      	ldr	r3, [pc, #156]	@ (2000cb68 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000caca:	68db      	ldr	r3, [r3, #12]
2000cacc:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000cad0:	4925      	ldr	r1, [pc, #148]	@ (2000cb68 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000cad2:	687b      	ldr	r3, [r7, #4]
2000cad4:	4313      	orrs	r3, r2
2000cad6:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
2000cad8:	4b24      	ldr	r3, [pc, #144]	@ (2000cb6c <HAL_PWREx_ControlVoltageScaling+0xf4>)
2000cada:	681b      	ldr	r3, [r3, #0]
2000cadc:	4a24      	ldr	r2, [pc, #144]	@ (2000cb70 <HAL_PWREx_ControlVoltageScaling+0xf8>)
2000cade:	fba2 2303 	umull	r2, r3, r2, r3
2000cae2:	099b      	lsrs	r3, r3, #6
2000cae4:	2232      	movs	r2, #50	@ 0x32
2000cae6:	fb02 f303 	mul.w	r3, r2, r3
2000caea:	4a21      	ldr	r2, [pc, #132]	@ (2000cb70 <HAL_PWREx_ControlVoltageScaling+0xf8>)
2000caec:	fba2 2303 	umull	r2, r3, r2, r3
2000caf0:	099b      	lsrs	r3, r3, #6
2000caf2:	3301      	adds	r3, #1
2000caf4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
2000caf6:	e002      	b.n	2000cafe <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
2000caf8:	68fb      	ldr	r3, [r7, #12]
2000cafa:	3b01      	subs	r3, #1
2000cafc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
2000cafe:	4b1a      	ldr	r3, [pc, #104]	@ (2000cb68 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000cb00:	68db      	ldr	r3, [r3, #12]
2000cb02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000cb06:	2b00      	cmp	r3, #0
2000cb08:	d102      	bne.n	2000cb10 <HAL_PWREx_ControlVoltageScaling+0x98>
2000cb0a:	68fb      	ldr	r3, [r7, #12]
2000cb0c:	2b00      	cmp	r3, #0
2000cb0e:	d1f3      	bne.n	2000caf8 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
2000cb10:	68fb      	ldr	r3, [r7, #12]
2000cb12:	2b00      	cmp	r3, #0
2000cb14:	d01b      	beq.n	2000cb4e <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
2000cb16:	4b15      	ldr	r3, [pc, #84]	@ (2000cb6c <HAL_PWREx_ControlVoltageScaling+0xf4>)
2000cb18:	681b      	ldr	r3, [r3, #0]
2000cb1a:	4a15      	ldr	r2, [pc, #84]	@ (2000cb70 <HAL_PWREx_ControlVoltageScaling+0xf8>)
2000cb1c:	fba2 2303 	umull	r2, r3, r2, r3
2000cb20:	099b      	lsrs	r3, r3, #6
2000cb22:	2232      	movs	r2, #50	@ 0x32
2000cb24:	fb02 f303 	mul.w	r3, r2, r3
2000cb28:	4a11      	ldr	r2, [pc, #68]	@ (2000cb70 <HAL_PWREx_ControlVoltageScaling+0xf8>)
2000cb2a:	fba2 2303 	umull	r2, r3, r2, r3
2000cb2e:	099b      	lsrs	r3, r3, #6
2000cb30:	3301      	adds	r3, #1
2000cb32:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
2000cb34:	e002      	b.n	2000cb3c <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
2000cb36:	68fb      	ldr	r3, [r7, #12]
2000cb38:	3b01      	subs	r3, #1
2000cb3a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
2000cb3c:	4b0a      	ldr	r3, [pc, #40]	@ (2000cb68 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000cb3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000cb40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000cb44:	2b00      	cmp	r3, #0
2000cb46:	d102      	bne.n	2000cb4e <HAL_PWREx_ControlVoltageScaling+0xd6>
2000cb48:	68fb      	ldr	r3, [r7, #12]
2000cb4a:	2b00      	cmp	r3, #0
2000cb4c:	d1f3      	bne.n	2000cb36 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
2000cb4e:	68fb      	ldr	r3, [r7, #12]
2000cb50:	2b00      	cmp	r3, #0
2000cb52:	d101      	bne.n	2000cb58 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
2000cb54:	2303      	movs	r3, #3
2000cb56:	e000      	b.n	2000cb5a <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
2000cb58:	2300      	movs	r3, #0
}
2000cb5a:	4618      	mov	r0, r3
2000cb5c:	3714      	adds	r7, #20
2000cb5e:	46bd      	mov	sp, r7
2000cb60:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cb64:	4770      	bx	lr
2000cb66:	bf00      	nop
2000cb68:	46020800 	.word	0x46020800
2000cb6c:	2000045c 	.word	0x2000045c
2000cb70:	10624dd3 	.word	0x10624dd3

2000cb74 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
2000cb74:	b480      	push	{r7}
2000cb76:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
2000cb78:	4b04      	ldr	r3, [pc, #16]	@ (2000cb8c <HAL_PWREx_GetVoltageRange+0x18>)
2000cb7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000cb7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
2000cb80:	4618      	mov	r0, r3
2000cb82:	46bd      	mov	sp, r7
2000cb84:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cb88:	4770      	bx	lr
2000cb8a:	bf00      	nop
2000cb8c:	46020800 	.word	0x46020800

2000cb90 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
2000cb90:	b480      	push	{r7}
2000cb92:	b085      	sub	sp, #20
2000cb94:	af00      	add	r7, sp, #0
2000cb96:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
2000cb98:	4b22      	ldr	r3, [pc, #136]	@ (2000cc24 <HAL_PWREx_ConfigSupply+0x94>)
2000cb9a:	681b      	ldr	r3, [r3, #0]
2000cb9c:	4a22      	ldr	r2, [pc, #136]	@ (2000cc28 <HAL_PWREx_ConfigSupply+0x98>)
2000cb9e:	fba2 2303 	umull	r2, r3, r2, r3
2000cba2:	099b      	lsrs	r3, r3, #6
2000cba4:	2232      	movs	r2, #50	@ 0x32
2000cba6:	fb02 f303 	mul.w	r3, r2, r3
2000cbaa:	4a1f      	ldr	r2, [pc, #124]	@ (2000cc28 <HAL_PWREx_ConfigSupply+0x98>)
2000cbac:	fba2 2303 	umull	r2, r3, r2, r3
2000cbb0:	099b      	lsrs	r3, r3, #6
2000cbb2:	3301      	adds	r3, #1
2000cbb4:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
2000cbb6:	687b      	ldr	r3, [r7, #4]
2000cbb8:	2b00      	cmp	r3, #0
2000cbba:	d113      	bne.n	2000cbe4 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
2000cbbc:	4b1b      	ldr	r3, [pc, #108]	@ (2000cc2c <HAL_PWREx_ConfigSupply+0x9c>)
2000cbbe:	689b      	ldr	r3, [r3, #8]
2000cbc0:	4a1a      	ldr	r2, [pc, #104]	@ (2000cc2c <HAL_PWREx_ConfigSupply+0x9c>)
2000cbc2:	f023 0302 	bic.w	r3, r3, #2
2000cbc6:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
2000cbc8:	e002      	b.n	2000cbd0 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
2000cbca:	68fb      	ldr	r3, [r7, #12]
2000cbcc:	3b01      	subs	r3, #1
2000cbce:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
2000cbd0:	4b16      	ldr	r3, [pc, #88]	@ (2000cc2c <HAL_PWREx_ConfigSupply+0x9c>)
2000cbd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000cbd4:	f003 0302 	and.w	r3, r3, #2
2000cbd8:	2b02      	cmp	r3, #2
2000cbda:	d116      	bne.n	2000cc0a <HAL_PWREx_ConfigSupply+0x7a>
2000cbdc:	68fb      	ldr	r3, [r7, #12]
2000cbde:	2b00      	cmp	r3, #0
2000cbe0:	d1f3      	bne.n	2000cbca <HAL_PWREx_ConfigSupply+0x3a>
2000cbe2:	e012      	b.n	2000cc0a <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
2000cbe4:	4b11      	ldr	r3, [pc, #68]	@ (2000cc2c <HAL_PWREx_ConfigSupply+0x9c>)
2000cbe6:	689b      	ldr	r3, [r3, #8]
2000cbe8:	4a10      	ldr	r2, [pc, #64]	@ (2000cc2c <HAL_PWREx_ConfigSupply+0x9c>)
2000cbea:	f043 0302 	orr.w	r3, r3, #2
2000cbee:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
2000cbf0:	e002      	b.n	2000cbf8 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
2000cbf2:	68fb      	ldr	r3, [r7, #12]
2000cbf4:	3b01      	subs	r3, #1
2000cbf6:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
2000cbf8:	4b0c      	ldr	r3, [pc, #48]	@ (2000cc2c <HAL_PWREx_ConfigSupply+0x9c>)
2000cbfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000cbfc:	f003 0302 	and.w	r3, r3, #2
2000cc00:	2b00      	cmp	r3, #0
2000cc02:	d102      	bne.n	2000cc0a <HAL_PWREx_ConfigSupply+0x7a>
2000cc04:	68fb      	ldr	r3, [r7, #12]
2000cc06:	2b00      	cmp	r3, #0
2000cc08:	d1f3      	bne.n	2000cbf2 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
2000cc0a:	68fb      	ldr	r3, [r7, #12]
2000cc0c:	2b00      	cmp	r3, #0
2000cc0e:	d101      	bne.n	2000cc14 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
2000cc10:	2303      	movs	r3, #3
2000cc12:	e000      	b.n	2000cc16 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
2000cc14:	2300      	movs	r3, #0
}
2000cc16:	4618      	mov	r0, r3
2000cc18:	3714      	adds	r7, #20
2000cc1a:	46bd      	mov	sp, r7
2000cc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cc20:	4770      	bx	lr
2000cc22:	bf00      	nop
2000cc24:	2000045c 	.word	0x2000045c
2000cc28:	10624dd3 	.word	0x10624dd3
2000cc2c:	46020800 	.word	0x46020800

2000cc30 <HAL_PWREx_GetSupplyConfig>:
/**
  * @brief  Get the power supply configuration.
  * @retval The supply configured.
  */
uint32_t  HAL_PWREx_GetSupplyConfig(void)
{
2000cc30:	b480      	push	{r7}
2000cc32:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_REGS);
2000cc34:	4b04      	ldr	r3, [pc, #16]	@ (2000cc48 <HAL_PWREx_GetSupplyConfig+0x18>)
2000cc36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000cc38:	f003 0302 	and.w	r3, r3, #2
}
2000cc3c:	4618      	mov	r0, r3
2000cc3e:	46bd      	mov	sp, r7
2000cc40:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cc44:	4770      	bx	lr
2000cc46:	bf00      	nop
2000cc48:	46020800 	.word	0x46020800

2000cc4c <HAL_PWREx_EnableFastSoftStart>:
/**
  * @brief  Enable fast soft start for the current regulator.
  * @retval None.
  */
void HAL_PWREx_EnableFastSoftStart(void)
{
2000cc4c:	b480      	push	{r7}
2000cc4e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_FSTEN);
2000cc50:	4b05      	ldr	r3, [pc, #20]	@ (2000cc68 <HAL_PWREx_EnableFastSoftStart+0x1c>)
2000cc52:	689b      	ldr	r3, [r3, #8]
2000cc54:	4a04      	ldr	r2, [pc, #16]	@ (2000cc68 <HAL_PWREx_EnableFastSoftStart+0x1c>)
2000cc56:	f043 0304 	orr.w	r3, r3, #4
2000cc5a:	6093      	str	r3, [r2, #8]
}
2000cc5c:	bf00      	nop
2000cc5e:	46bd      	mov	sp, r7
2000cc60:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cc64:	4770      	bx	lr
2000cc66:	bf00      	nop
2000cc68:	46020800 	.word	0x46020800

2000cc6c <HAL_PWREx_DisableFastSoftStart>:
/**
  * @brief  Disable fast soft start for the current regulator.
  * @retval None.
  */
void HAL_PWREx_DisableFastSoftStart(void)
{
2000cc6c:	b480      	push	{r7}
2000cc6e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_FSTEN);
2000cc70:	4b05      	ldr	r3, [pc, #20]	@ (2000cc88 <HAL_PWREx_DisableFastSoftStart+0x1c>)
2000cc72:	689b      	ldr	r3, [r3, #8]
2000cc74:	4a04      	ldr	r2, [pc, #16]	@ (2000cc88 <HAL_PWREx_DisableFastSoftStart+0x1c>)
2000cc76:	f023 0304 	bic.w	r3, r3, #4
2000cc7a:	6093      	str	r3, [r2, #8]
}
2000cc7c:	bf00      	nop
2000cc7e:	46bd      	mov	sp, r7
2000cc80:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cc84:	4770      	bx	lr
2000cc86:	bf00      	nop
2000cc88:	46020800 	.word	0x46020800

2000cc8c <HAL_PWREx_EnterSTOP1Mode>:
  *                     @arg @ref PWR_STOPENTRY_WFE enter Stop mode with Wait
  *                               For Event request.
  * @retval None.
  */
void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
{
2000cc8c:	b480      	push	{r7}
2000cc8e:	b083      	sub	sp, #12
2000cc90:	af00      	add	r7, sp, #0
2000cc92:	4603      	mov	r3, r0
2000cc94:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_0);
2000cc96:	4b11      	ldr	r3, [pc, #68]	@ (2000ccdc <HAL_PWREx_EnterSTOP1Mode+0x50>)
2000cc98:	681b      	ldr	r3, [r3, #0]
2000cc9a:	f023 0307 	bic.w	r3, r3, #7
2000cc9e:	4a0f      	ldr	r2, [pc, #60]	@ (2000ccdc <HAL_PWREx_EnterSTOP1Mode+0x50>)
2000cca0:	f043 0301 	orr.w	r3, r3, #1
2000cca4:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000cca6:	4b0e      	ldr	r3, [pc, #56]	@ (2000cce0 <HAL_PWREx_EnterSTOP1Mode+0x54>)
2000cca8:	691b      	ldr	r3, [r3, #16]
2000ccaa:	4a0d      	ldr	r2, [pc, #52]	@ (2000cce0 <HAL_PWREx_EnterSTOP1Mode+0x54>)
2000ccac:	f043 0304 	orr.w	r3, r3, #4
2000ccb0:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
2000ccb2:	79fb      	ldrb	r3, [r7, #7]
2000ccb4:	2b01      	cmp	r3, #1
2000ccb6:	d101      	bne.n	2000ccbc <HAL_PWREx_EnterSTOP1Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
2000ccb8:	bf30      	wfi
2000ccba:	e002      	b.n	2000ccc2 <HAL_PWREx_EnterSTOP1Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
2000ccbc:	bf40      	sev
    __WFE();
2000ccbe:	bf20      	wfe
    __WFE();
2000ccc0:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000ccc2:	4b07      	ldr	r3, [pc, #28]	@ (2000cce0 <HAL_PWREx_EnterSTOP1Mode+0x54>)
2000ccc4:	691b      	ldr	r3, [r3, #16]
2000ccc6:	4a06      	ldr	r2, [pc, #24]	@ (2000cce0 <HAL_PWREx_EnterSTOP1Mode+0x54>)
2000ccc8:	f023 0304 	bic.w	r3, r3, #4
2000cccc:	6113      	str	r3, [r2, #16]
}
2000ccce:	bf00      	nop
2000ccd0:	370c      	adds	r7, #12
2000ccd2:	46bd      	mov	sp, r7
2000ccd4:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ccd8:	4770      	bx	lr
2000ccda:	bf00      	nop
2000ccdc:	46020800 	.word	0x46020800
2000cce0:	e000ed00 	.word	0xe000ed00

2000cce4 <HAL_PWREx_EnterSTOP2Mode>:
  *                     @arg @ref PWR_STOPENTRY_WFE enter Stop mode with Wait
  *                               For Event request.
  * @retval None.
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
2000cce4:	b480      	push	{r7}
2000cce6:	b083      	sub	sp, #12
2000cce8:	af00      	add	r7, sp, #0
2000ccea:	4603      	mov	r3, r0
2000ccec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 2 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_1);
2000ccee:	4b11      	ldr	r3, [pc, #68]	@ (2000cd34 <HAL_PWREx_EnterSTOP2Mode+0x50>)
2000ccf0:	681b      	ldr	r3, [r3, #0]
2000ccf2:	f023 0307 	bic.w	r3, r3, #7
2000ccf6:	4a0f      	ldr	r2, [pc, #60]	@ (2000cd34 <HAL_PWREx_EnterSTOP2Mode+0x50>)
2000ccf8:	f043 0302 	orr.w	r3, r3, #2
2000ccfc:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000ccfe:	4b0e      	ldr	r3, [pc, #56]	@ (2000cd38 <HAL_PWREx_EnterSTOP2Mode+0x54>)
2000cd00:	691b      	ldr	r3, [r3, #16]
2000cd02:	4a0d      	ldr	r2, [pc, #52]	@ (2000cd38 <HAL_PWREx_EnterSTOP2Mode+0x54>)
2000cd04:	f043 0304 	orr.w	r3, r3, #4
2000cd08:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
2000cd0a:	79fb      	ldrb	r3, [r7, #7]
2000cd0c:	2b01      	cmp	r3, #1
2000cd0e:	d101      	bne.n	2000cd14 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
2000cd10:	bf30      	wfi
2000cd12:	e002      	b.n	2000cd1a <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
2000cd14:	bf40      	sev
    __WFE();
2000cd16:	bf20      	wfe
    __WFE();
2000cd18:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000cd1a:	4b07      	ldr	r3, [pc, #28]	@ (2000cd38 <HAL_PWREx_EnterSTOP2Mode+0x54>)
2000cd1c:	691b      	ldr	r3, [r3, #16]
2000cd1e:	4a06      	ldr	r2, [pc, #24]	@ (2000cd38 <HAL_PWREx_EnterSTOP2Mode+0x54>)
2000cd20:	f023 0304 	bic.w	r3, r3, #4
2000cd24:	6113      	str	r3, [r2, #16]
}
2000cd26:	bf00      	nop
2000cd28:	370c      	adds	r7, #12
2000cd2a:	46bd      	mov	sp, r7
2000cd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cd30:	4770      	bx	lr
2000cd32:	bf00      	nop
2000cd34:	46020800 	.word	0x46020800
2000cd38:	e000ed00 	.word	0xe000ed00

2000cd3c <HAL_PWREx_EnterSTOP3Mode>:
  *                     @arg @ref PWR_STOPENTRY_WFE enter Stop mode with Wait
  *                               For Event request.
  * @retval None.
  */
void HAL_PWREx_EnterSTOP3Mode(uint8_t STOPEntry)
{
2000cd3c:	b480      	push	{r7}
2000cd3e:	b083      	sub	sp, #12
2000cd40:	af00      	add	r7, sp, #0
2000cd42:	4603      	mov	r3, r0
2000cd44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 3 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, (PWR_CR1_LPMS_0 | PWR_CR1_LPMS_1));
2000cd46:	4b11      	ldr	r3, [pc, #68]	@ (2000cd8c <HAL_PWREx_EnterSTOP3Mode+0x50>)
2000cd48:	681b      	ldr	r3, [r3, #0]
2000cd4a:	f023 0307 	bic.w	r3, r3, #7
2000cd4e:	4a0f      	ldr	r2, [pc, #60]	@ (2000cd8c <HAL_PWREx_EnterSTOP3Mode+0x50>)
2000cd50:	f043 0303 	orr.w	r3, r3, #3
2000cd54:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000cd56:	4b0e      	ldr	r3, [pc, #56]	@ (2000cd90 <HAL_PWREx_EnterSTOP3Mode+0x54>)
2000cd58:	691b      	ldr	r3, [r3, #16]
2000cd5a:	4a0d      	ldr	r2, [pc, #52]	@ (2000cd90 <HAL_PWREx_EnterSTOP3Mode+0x54>)
2000cd5c:	f043 0304 	orr.w	r3, r3, #4
2000cd60:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
2000cd62:	79fb      	ldrb	r3, [r7, #7]
2000cd64:	2b01      	cmp	r3, #1
2000cd66:	d101      	bne.n	2000cd6c <HAL_PWREx_EnterSTOP3Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
2000cd68:	bf30      	wfi
2000cd6a:	e002      	b.n	2000cd72 <HAL_PWREx_EnterSTOP3Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
2000cd6c:	bf40      	sev
    __WFE();
2000cd6e:	bf20      	wfe
    __WFE();
2000cd70:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000cd72:	4b07      	ldr	r3, [pc, #28]	@ (2000cd90 <HAL_PWREx_EnterSTOP3Mode+0x54>)
2000cd74:	691b      	ldr	r3, [r3, #16]
2000cd76:	4a06      	ldr	r2, [pc, #24]	@ (2000cd90 <HAL_PWREx_EnterSTOP3Mode+0x54>)
2000cd78:	f023 0304 	bic.w	r3, r3, #4
2000cd7c:	6113      	str	r3, [r2, #16]
}
2000cd7e:	bf00      	nop
2000cd80:	370c      	adds	r7, #12
2000cd82:	46bd      	mov	sp, r7
2000cd84:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cd88:	4770      	bx	lr
2000cd8a:	bf00      	nop
2000cd8c:	46020800 	.word	0x46020800
2000cd90:	e000ed00 	.word	0xe000ed00

2000cd94 <HAL_PWREx_EnterSHUTDOWNMode>:
  *         voltage monitoring is possible in this mode, therefore the switch to
  *         Backup domain is not supported.
  * @retval None.
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
2000cd94:	b480      	push	{r7}
2000cd96:	af00      	add	r7, sp, #0
  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, (PWR_CR1_LPMS_1 | PWR_CR1_LPMS_2));
2000cd98:	4b09      	ldr	r3, [pc, #36]	@ (2000cdc0 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
2000cd9a:	681b      	ldr	r3, [r3, #0]
2000cd9c:	f023 0307 	bic.w	r3, r3, #7
2000cda0:	4a07      	ldr	r2, [pc, #28]	@ (2000cdc0 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
2000cda2:	f043 0306 	orr.w	r3, r3, #6
2000cda6:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000cda8:	4b06      	ldr	r3, [pc, #24]	@ (2000cdc4 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
2000cdaa:	691b      	ldr	r3, [r3, #16]
2000cdac:	4a05      	ldr	r2, [pc, #20]	@ (2000cdc4 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
2000cdae:	f043 0304 	orr.w	r3, r3, #4
2000cdb2:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined (__CC_ARM)
  __force_stores();
#endif /* (__CC_ARM)*/
  /* Request Wait For Interrupt */
  __WFI();
2000cdb4:	bf30      	wfi
}
2000cdb6:	bf00      	nop
2000cdb8:	46bd      	mov	sp, r7
2000cdba:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cdbe:	4770      	bx	lr
2000cdc0:	46020800 	.word	0x46020800
2000cdc4:	e000ed00 	.word	0xe000ed00

2000cdc8 <HAL_PWREx_ConfigSRDDomain>:
  *                    @arg PWR_SRD_DOMAIN_RUN  : SRD in Run mode when system
  *                                               goes to Stop 0/1/2 mode
  * @retval None.
  */
void HAL_PWREx_ConfigSRDDomain(uint32_t SRDState)
{
2000cdc8:	b480      	push	{r7}
2000cdca:	b083      	sub	sp, #12
2000cdcc:	af00      	add	r7, sp, #0
2000cdce:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_SRD_STATE(SRDState));

  /* Config the SRD domain */
  MODIFY_REG(PWR->CR2, PWR_CR2_SRDRUN, SRDState);
2000cdd0:	4b06      	ldr	r3, [pc, #24]	@ (2000cdec <HAL_PWREx_ConfigSRDDomain+0x24>)
2000cdd2:	685b      	ldr	r3, [r3, #4]
2000cdd4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
2000cdd8:	4904      	ldr	r1, [pc, #16]	@ (2000cdec <HAL_PWREx_ConfigSRDDomain+0x24>)
2000cdda:	687b      	ldr	r3, [r7, #4]
2000cddc:	4313      	orrs	r3, r2
2000cdde:	604b      	str	r3, [r1, #4]
}
2000cde0:	bf00      	nop
2000cde2:	370c      	adds	r7, #12
2000cde4:	46bd      	mov	sp, r7
2000cde6:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cdea:	4770      	bx	lr
2000cdec:	46020800 	.word	0x46020800

2000cdf0 <HAL_PWREx_EnableUltraLowPowerMode>:
  *         Stop 1, Stop 2, Stop 3 and Standby modes and when the regulator is
  *         in Range 4 (Run, Sleep or Stop 0 mode).
  * @retval None.
  */
void HAL_PWREx_EnableUltraLowPowerMode(void)
{
2000cdf0:	b480      	push	{r7}
2000cdf2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_ULPMEN);
2000cdf4:	4b05      	ldr	r3, [pc, #20]	@ (2000ce0c <HAL_PWREx_EnableUltraLowPowerMode+0x1c>)
2000cdf6:	681b      	ldr	r3, [r3, #0]
2000cdf8:	4a04      	ldr	r2, [pc, #16]	@ (2000ce0c <HAL_PWREx_EnableUltraLowPowerMode+0x1c>)
2000cdfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
2000cdfe:	6013      	str	r3, [r2, #0]
}
2000ce00:	bf00      	nop
2000ce02:	46bd      	mov	sp, r7
2000ce04:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ce08:	4770      	bx	lr
2000ce0a:	bf00      	nop
2000ce0c:	46020800 	.word	0x46020800

2000ce10 <HAL_PWREx_DisableUltraLowPowerMode>:
/**
  * @brief  Disable BOR ultra-low power mode.
  * @retval None.
  */
void HAL_PWREx_DisableUltraLowPowerMode(void)
{
2000ce10:	b480      	push	{r7}
2000ce12:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_ULPMEN);
2000ce14:	4b05      	ldr	r3, [pc, #20]	@ (2000ce2c <HAL_PWREx_DisableUltraLowPowerMode+0x1c>)
2000ce16:	681b      	ldr	r3, [r3, #0]
2000ce18:	4a04      	ldr	r2, [pc, #16]	@ (2000ce2c <HAL_PWREx_DisableUltraLowPowerMode+0x1c>)
2000ce1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2000ce1e:	6013      	str	r3, [r2, #0]
}
2000ce20:	bf00      	nop
2000ce22:	46bd      	mov	sp, r7
2000ce24:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ce28:	4770      	bx	lr
2000ce2a:	bf00      	nop
2000ce2c:	46020800 	.word	0x46020800

2000ce30 <HAL_PWREx_S3WU_IRQHandler>:
  * @param  WakeUpPin : Specifies the wakeup pin interrupt to be handled.
  *                     This parameter can be a combination of @ref PWR_WakeUp_Pins.
  * @retval None.
  */
void HAL_PWREx_S3WU_IRQHandler(uint32_t WakeUpPin)
{
2000ce30:	b580      	push	{r7, lr}
2000ce32:	b082      	sub	sp, #8
2000ce34:	af00      	add	r7, sp, #0
2000ce36:	6078      	str	r0, [r7, #4]
  /* Check PWR wake up line 1 */
  if ((WakeUpPin & PWR_WAKEUP_PIN1) != 0U)
2000ce38:	687b      	ldr	r3, [r7, #4]
2000ce3a:	f003 0301 	and.w	r3, r3, #1
2000ce3e:	2b00      	cmp	r3, #0
2000ce40:	d00e      	beq.n	2000ce60 <HAL_PWREx_S3WU_IRQHandler+0x30>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF1) != 0U)
2000ce42:	4b4f      	ldr	r3, [pc, #316]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000ce46:	f003 0301 	and.w	r3, r3, #1
2000ce4a:	2b00      	cmp	r3, #0
2000ce4c:	d008      	beq.n	2000ce60 <HAL_PWREx_S3WU_IRQHandler+0x30>
    {
      /* Clear PWR wake up flag line 1 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF1);
2000ce4e:	4b4c      	ldr	r3, [pc, #304]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000ce52:	4a4b      	ldr	r2, [pc, #300]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce54:	f043 0301 	orr.w	r3, r3, #1
2000ce58:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN1);
2000ce5a:	2001      	movs	r0, #1
2000ce5c:	f000 f892 	bl	2000cf84 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 2 */
  if ((WakeUpPin & PWR_WAKEUP_PIN2) != 0U)
2000ce60:	687b      	ldr	r3, [r7, #4]
2000ce62:	f003 0302 	and.w	r3, r3, #2
2000ce66:	2b00      	cmp	r3, #0
2000ce68:	d00e      	beq.n	2000ce88 <HAL_PWREx_S3WU_IRQHandler+0x58>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF2) != 0U)
2000ce6a:	4b45      	ldr	r3, [pc, #276]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000ce6e:	f003 0302 	and.w	r3, r3, #2
2000ce72:	2b00      	cmp	r3, #0
2000ce74:	d008      	beq.n	2000ce88 <HAL_PWREx_S3WU_IRQHandler+0x58>
    {
      /* Clear PWR wake up flag line 2 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF2);
2000ce76:	4b42      	ldr	r3, [pc, #264]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000ce7a:	4a41      	ldr	r2, [pc, #260]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce7c:	f043 0302 	orr.w	r3, r3, #2
2000ce80:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN2);
2000ce82:	2002      	movs	r0, #2
2000ce84:	f000 f87e 	bl	2000cf84 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 3 */
  if ((WakeUpPin & PWR_WAKEUP_PIN3) != 0U)
2000ce88:	687b      	ldr	r3, [r7, #4]
2000ce8a:	f003 0304 	and.w	r3, r3, #4
2000ce8e:	2b00      	cmp	r3, #0
2000ce90:	d00e      	beq.n	2000ceb0 <HAL_PWREx_S3WU_IRQHandler+0x80>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF3) != 0U)
2000ce92:	4b3b      	ldr	r3, [pc, #236]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000ce96:	f003 0304 	and.w	r3, r3, #4
2000ce9a:	2b00      	cmp	r3, #0
2000ce9c:	d008      	beq.n	2000ceb0 <HAL_PWREx_S3WU_IRQHandler+0x80>
    {
      /* Clear PWR wake up flag line 3 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF3);
2000ce9e:	4b38      	ldr	r3, [pc, #224]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cea2:	4a37      	ldr	r2, [pc, #220]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cea4:	f043 0304 	orr.w	r3, r3, #4
2000cea8:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN3);
2000ceaa:	2004      	movs	r0, #4
2000ceac:	f000 f86a 	bl	2000cf84 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 4 */
  if ((WakeUpPin & PWR_WAKEUP_PIN4) != 0U)
2000ceb0:	687b      	ldr	r3, [r7, #4]
2000ceb2:	f003 0308 	and.w	r3, r3, #8
2000ceb6:	2b00      	cmp	r3, #0
2000ceb8:	d00e      	beq.n	2000ced8 <HAL_PWREx_S3WU_IRQHandler+0xa8>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF4) != 0U)
2000ceba:	4b31      	ldr	r3, [pc, #196]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cebe:	f003 0308 	and.w	r3, r3, #8
2000cec2:	2b00      	cmp	r3, #0
2000cec4:	d008      	beq.n	2000ced8 <HAL_PWREx_S3WU_IRQHandler+0xa8>
    {
      /* Clear PWR wake up flag line 4 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF4);
2000cec6:	4b2e      	ldr	r3, [pc, #184]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cec8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000ceca:	4a2d      	ldr	r2, [pc, #180]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cecc:	f043 0308 	orr.w	r3, r3, #8
2000ced0:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN4);
2000ced2:	2008      	movs	r0, #8
2000ced4:	f000 f856 	bl	2000cf84 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 5 */
  if ((WakeUpPin & PWR_WAKEUP_PIN5) != 0U)
2000ced8:	687b      	ldr	r3, [r7, #4]
2000ceda:	f003 0310 	and.w	r3, r3, #16
2000cede:	2b00      	cmp	r3, #0
2000cee0:	d00e      	beq.n	2000cf00 <HAL_PWREx_S3WU_IRQHandler+0xd0>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF5) != 0U)
2000cee2:	4b27      	ldr	r3, [pc, #156]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cee6:	f003 0310 	and.w	r3, r3, #16
2000ceea:	2b00      	cmp	r3, #0
2000ceec:	d008      	beq.n	2000cf00 <HAL_PWREx_S3WU_IRQHandler+0xd0>
    {
      /* Clear PWR wake up flag line 5 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF5);
2000ceee:	4b24      	ldr	r3, [pc, #144]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cef0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cef2:	4a23      	ldr	r2, [pc, #140]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cef4:	f043 0310 	orr.w	r3, r3, #16
2000cef8:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN5);
2000cefa:	2010      	movs	r0, #16
2000cefc:	f000 f842 	bl	2000cf84 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 6 */
  if ((WakeUpPin & PWR_WAKEUP_PIN6) != 0U)
2000cf00:	687b      	ldr	r3, [r7, #4]
2000cf02:	f003 0320 	and.w	r3, r3, #32
2000cf06:	2b00      	cmp	r3, #0
2000cf08:	d00e      	beq.n	2000cf28 <HAL_PWREx_S3WU_IRQHandler+0xf8>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF6) != 0U)
2000cf0a:	4b1d      	ldr	r3, [pc, #116]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cf0e:	f003 0320 	and.w	r3, r3, #32
2000cf12:	2b00      	cmp	r3, #0
2000cf14:	d008      	beq.n	2000cf28 <HAL_PWREx_S3WU_IRQHandler+0xf8>
    {
      /* Clear PWR wake up flag line 6 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF6);
2000cf16:	4b1a      	ldr	r3, [pc, #104]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cf1a:	4a19      	ldr	r2, [pc, #100]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf1c:	f043 0320 	orr.w	r3, r3, #32
2000cf20:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN6);
2000cf22:	2020      	movs	r0, #32
2000cf24:	f000 f82e 	bl	2000cf84 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 7 */
  if ((WakeUpPin & PWR_WAKEUP_PIN7) != 0U)
2000cf28:	687b      	ldr	r3, [r7, #4]
2000cf2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2000cf2e:	2b00      	cmp	r3, #0
2000cf30:	d00e      	beq.n	2000cf50 <HAL_PWREx_S3WU_IRQHandler+0x120>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF7) != 0U)
2000cf32:	4b13      	ldr	r3, [pc, #76]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cf36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2000cf3a:	2b00      	cmp	r3, #0
2000cf3c:	d008      	beq.n	2000cf50 <HAL_PWREx_S3WU_IRQHandler+0x120>
    {
      /* Clear PWR wake up flag line 7 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF7);
2000cf3e:	4b10      	ldr	r3, [pc, #64]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cf42:	4a0f      	ldr	r2, [pc, #60]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2000cf48:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN7);
2000cf4a:	2040      	movs	r0, #64	@ 0x40
2000cf4c:	f000 f81a 	bl	2000cf84 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 8 */
  if ((WakeUpPin & PWR_WAKEUP_PIN8) != 0U)
2000cf50:	687b      	ldr	r3, [r7, #4]
2000cf52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000cf56:	2b00      	cmp	r3, #0
2000cf58:	d00e      	beq.n	2000cf78 <HAL_PWREx_S3WU_IRQHandler+0x148>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF8) != 0U)
2000cf5a:	4b09      	ldr	r3, [pc, #36]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cf5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000cf62:	2b00      	cmp	r3, #0
2000cf64:	d008      	beq.n	2000cf78 <HAL_PWREx_S3WU_IRQHandler+0x148>
    {
      /* Clear PWR wake up flag line 8 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF8);
2000cf66:	4b06      	ldr	r3, [pc, #24]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cf6a:	4a05      	ldr	r2, [pc, #20]	@ (2000cf80 <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
2000cf70:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN8);
2000cf72:	2080      	movs	r0, #128	@ 0x80
2000cf74:	f000 f806 	bl	2000cf84 <HAL_PWREx_S3WUCallback>
    }
  }
}
2000cf78:	bf00      	nop
2000cf7a:	3708      	adds	r7, #8
2000cf7c:	46bd      	mov	sp, r7
2000cf7e:	bd80      	pop	{r7, pc}
2000cf80:	46020800 	.word	0x46020800

2000cf84 <HAL_PWREx_S3WUCallback>:
  * @param  WakeUpPin : Specifies the wakeup pin interrupt to be handled.
  *                     This parameter can be a combination of @ref PWR_WakeUp_Pins.
  * @retval None.
  */
__weak void HAL_PWREx_S3WUCallback(uint32_t WakeUpPin)
{
2000cf84:	b480      	push	{r7}
2000cf86:	b083      	sub	sp, #12
2000cf88:	af00      	add	r7, sp, #0
2000cf8a:	6078      	str	r0, [r7, #4]
  UNUSED(WakeUpPin);

  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_S3WU_IRQHandler() API can be implemented in the user file
   */
}
2000cf8c:	bf00      	nop
2000cf8e:	370c      	adds	r7, #12
2000cf90:	46bd      	mov	sp, r7
2000cf92:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cf96:	4770      	bx	lr

2000cf98 <HAL_PWREx_ConfigPVM>:
  * @param  pConfigPVM : Pointer to a PWR_PVMTypeDef structure that contains the
  *                      PVM configuration information (PVMType and EventMode).
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *pConfigPVM)
{
2000cf98:	b480      	push	{r7}
2000cf9a:	b083      	sub	sp, #12
2000cf9c:	af00      	add	r7, sp, #0
2000cf9e:	6078      	str	r0, [r7, #4]
  /* Check the PVM parameter */
  if (pConfigPVM == NULL)
2000cfa0:	687b      	ldr	r3, [r7, #4]
2000cfa2:	2b00      	cmp	r3, #0
2000cfa4:	d101      	bne.n	2000cfaa <HAL_PWREx_ConfigPVM+0x12>
  {
    return HAL_ERROR;
2000cfa6:	2301      	movs	r3, #1
2000cfa8:	e16a      	b.n	2000d280 <HAL_PWREx_ConfigPVM+0x2e8>
  /* Check the parameters */
  assert_param(IS_PWR_PVM_TYPE(pConfigPVM->PVMType));
  assert_param(IS_PWR_PVM_MODE(pConfigPVM->Mode));

  /* Check the peripheral voltage monitor type */
  switch (pConfigPVM->PVMType)
2000cfaa:	687b      	ldr	r3, [r7, #4]
2000cfac:	681b      	ldr	r3, [r3, #0]
2000cfae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000cfb2:	f000 8108 	beq.w	2000d1c6 <HAL_PWREx_ConfigPVM+0x22e>
2000cfb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000cfba:	f200 8155 	bhi.w	2000d268 <HAL_PWREx_ConfigPVM+0x2d0>
2000cfbe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000cfc2:	f000 80af 	beq.w	2000d124 <HAL_PWREx_ConfigPVM+0x18c>
2000cfc6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000cfca:	f200 814d 	bhi.w	2000d268 <HAL_PWREx_ConfigPVM+0x2d0>
2000cfce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
2000cfd2:	d003      	beq.n	2000cfdc <HAL_PWREx_ConfigPVM+0x44>
2000cfd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
2000cfd8:	d052      	beq.n	2000d080 <HAL_PWREx_ConfigPVM+0xe8>
2000cfda:	e145      	b.n	2000d268 <HAL_PWREx_ConfigPVM+0x2d0>
  {
    case PWR_UVM: /* Independent USB voltage monitor */

      /* Disable EXTI UVM event and interrupt */
      __HAL_PWR_UVM_EXTI_DISABLE_EVENT();
2000cfdc:	4ba6      	ldr	r3, [pc, #664]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cfde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000cfe2:	4aa5      	ldr	r2, [pc, #660]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cfe4:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
2000cfe8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_PWR_UVM_EXTI_DISABLE_IT();
2000cfec:	4ba2      	ldr	r3, [pc, #648]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cfee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000cff2:	4aa1      	ldr	r2, [pc, #644]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cff4:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
2000cff8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      __HAL_PWR_UVM_EXTI_DISABLE_RISING_EDGE();
2000cffc:	4b9e      	ldr	r3, [pc, #632]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cffe:	681b      	ldr	r3, [r3, #0]
2000d000:	4a9d      	ldr	r2, [pc, #628]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d002:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
2000d006:	6013      	str	r3, [r2, #0]
      __HAL_PWR_UVM_EXTI_DISABLE_FALLING_EDGE();
2000d008:	4b9b      	ldr	r3, [pc, #620]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d00a:	685b      	ldr	r3, [r3, #4]
2000d00c:	4a9a      	ldr	r2, [pc, #616]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d00e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
2000d012:	6053      	str	r3, [r2, #4]

      /* Configure the UVM in interrupt mode */
      if ((pConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
2000d014:	687b      	ldr	r3, [r7, #4]
2000d016:	685b      	ldr	r3, [r3, #4]
2000d018:	f003 0304 	and.w	r3, r3, #4
2000d01c:	2b00      	cmp	r3, #0
2000d01e:	d007      	beq.n	2000d030 <HAL_PWREx_ConfigPVM+0x98>
      {
        __HAL_PWR_UVM_EXTI_ENABLE_IT();
2000d020:	4b95      	ldr	r3, [pc, #596]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d022:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d026:	4a94      	ldr	r2, [pc, #592]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d028:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000d02c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }

      /* Configure the UVM in event mode */
      if ((pConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
2000d030:	687b      	ldr	r3, [r7, #4]
2000d032:	685b      	ldr	r3, [r3, #4]
2000d034:	f003 0308 	and.w	r3, r3, #8
2000d038:	2b00      	cmp	r3, #0
2000d03a:	d007      	beq.n	2000d04c <HAL_PWREx_ConfigPVM+0xb4>
      {
        __HAL_PWR_UVM_EXTI_ENABLE_EVENT();
2000d03c:	4b8e      	ldr	r3, [pc, #568]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d03e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d042:	4a8d      	ldr	r2, [pc, #564]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d044:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000d048:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }

      /* Configure the UVM in rising edge */
      if ((pConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
2000d04c:	687b      	ldr	r3, [r7, #4]
2000d04e:	685b      	ldr	r3, [r3, #4]
2000d050:	f003 0301 	and.w	r3, r3, #1
2000d054:	2b00      	cmp	r3, #0
2000d056:	d005      	beq.n	2000d064 <HAL_PWREx_ConfigPVM+0xcc>
      {
        __HAL_PWR_UVM_EXTI_ENABLE_RISING_EDGE();
2000d058:	4b87      	ldr	r3, [pc, #540]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d05a:	681b      	ldr	r3, [r3, #0]
2000d05c:	4a86      	ldr	r2, [pc, #536]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d05e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000d062:	6013      	str	r3, [r2, #0]
      }

      /* Configure the UVM in falling edge */
      if ((pConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
2000d064:	687b      	ldr	r3, [r7, #4]
2000d066:	685b      	ldr	r3, [r3, #4]
2000d068:	f003 0302 	and.w	r3, r3, #2
2000d06c:	2b00      	cmp	r3, #0
2000d06e:	f000 80fd 	beq.w	2000d26c <HAL_PWREx_ConfigPVM+0x2d4>
      {
        __HAL_PWR_UVM_EXTI_ENABLE_FALLING_EDGE();
2000d072:	4b81      	ldr	r3, [pc, #516]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d074:	685b      	ldr	r3, [r3, #4]
2000d076:	4a80      	ldr	r2, [pc, #512]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d078:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000d07c:	6053      	str	r3, [r2, #4]
      }

      break;
2000d07e:	e0f5      	b.n	2000d26c <HAL_PWREx_ConfigPVM+0x2d4>

    case PWR_IO2VM: /* Independent I/Os voltage monitor */

      /* Disable EXTI IO2VM event and interrupt */
      __HAL_PWR_IO2VM_EXTI_DISABLE_EVENT();
2000d080:	4b7d      	ldr	r3, [pc, #500]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d082:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d086:	4a7c      	ldr	r2, [pc, #496]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d088:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000d08c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_PWR_IO2VM_EXTI_DISABLE_IT();
2000d090:	4b79      	ldr	r3, [pc, #484]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d092:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d096:	4a78      	ldr	r2, [pc, #480]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d098:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000d09c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      __HAL_PWR_IO2VM_EXTI_DISABLE_RISING_EDGE();
2000d0a0:	4b75      	ldr	r3, [pc, #468]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0a2:	681b      	ldr	r3, [r3, #0]
2000d0a4:	4a74      	ldr	r2, [pc, #464]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0a6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000d0aa:	6013      	str	r3, [r2, #0]
      __HAL_PWR_IO2VM_EXTI_DISABLE_FALLING_EDGE();
2000d0ac:	4b72      	ldr	r3, [pc, #456]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0ae:	685b      	ldr	r3, [r3, #4]
2000d0b0:	4a71      	ldr	r2, [pc, #452]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0b2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000d0b6:	6053      	str	r3, [r2, #4]

      /* Configure the IO2VM in interrupt mode */
      if ((pConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
2000d0b8:	687b      	ldr	r3, [r7, #4]
2000d0ba:	685b      	ldr	r3, [r3, #4]
2000d0bc:	f003 0304 	and.w	r3, r3, #4
2000d0c0:	2b00      	cmp	r3, #0
2000d0c2:	d007      	beq.n	2000d0d4 <HAL_PWREx_ConfigPVM+0x13c>
      {
        __HAL_PWR_IO2VM_EXTI_ENABLE_IT();
2000d0c4:	4b6c      	ldr	r3, [pc, #432]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d0ca:	4a6b      	ldr	r2, [pc, #428]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000d0d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }

      /* Configure the IO2VM in event mode */
      if ((pConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
2000d0d4:	687b      	ldr	r3, [r7, #4]
2000d0d6:	685b      	ldr	r3, [r3, #4]
2000d0d8:	f003 0308 	and.w	r3, r3, #8
2000d0dc:	2b00      	cmp	r3, #0
2000d0de:	d007      	beq.n	2000d0f0 <HAL_PWREx_ConfigPVM+0x158>
      {
        __HAL_PWR_IO2VM_EXTI_ENABLE_EVENT();
2000d0e0:	4b65      	ldr	r3, [pc, #404]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d0e6:	4a64      	ldr	r2, [pc, #400]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000d0ec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }

      /* Configure the IO2VM in rising edge */
      if ((pConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
2000d0f0:	687b      	ldr	r3, [r7, #4]
2000d0f2:	685b      	ldr	r3, [r3, #4]
2000d0f4:	f003 0301 	and.w	r3, r3, #1
2000d0f8:	2b00      	cmp	r3, #0
2000d0fa:	d005      	beq.n	2000d108 <HAL_PWREx_ConfigPVM+0x170>
      {
        __HAL_PWR_IO2VM_EXTI_ENABLE_RISING_EDGE();
2000d0fc:	4b5e      	ldr	r3, [pc, #376]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0fe:	681b      	ldr	r3, [r3, #0]
2000d100:	4a5d      	ldr	r2, [pc, #372]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d102:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000d106:	6013      	str	r3, [r2, #0]
      }

      /* Configure the IO2VM in falling edge */
      if ((pConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
2000d108:	687b      	ldr	r3, [r7, #4]
2000d10a:	685b      	ldr	r3, [r3, #4]
2000d10c:	f003 0302 	and.w	r3, r3, #2
2000d110:	2b00      	cmp	r3, #0
2000d112:	f000 80ad 	beq.w	2000d270 <HAL_PWREx_ConfigPVM+0x2d8>
      {
        __HAL_PWR_IO2VM_EXTI_ENABLE_FALLING_EDGE();
2000d116:	4b58      	ldr	r3, [pc, #352]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d118:	685b      	ldr	r3, [r3, #4]
2000d11a:	4a57      	ldr	r2, [pc, #348]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d11c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000d120:	6053      	str	r3, [r2, #4]
      }

      break;
2000d122:	e0a5      	b.n	2000d270 <HAL_PWREx_ConfigPVM+0x2d8>

    case PWR_AVM1: /* VDDA Independent analog supply voltage monitor 1 (1.6V threshold) */

      /* Disable EXTI AVM1 event and interrupt */
      __HAL_PWR_AVM1_EXTI_DISABLE_EVENT();
2000d124:	4b54      	ldr	r3, [pc, #336]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d126:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d12a:	4a53      	ldr	r2, [pc, #332]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d12c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
2000d130:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_PWR_AVM1_EXTI_DISABLE_IT();
2000d134:	4b50      	ldr	r3, [pc, #320]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d136:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d13a:	4a4f      	ldr	r2, [pc, #316]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d13c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
2000d140:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      __HAL_PWR_AVM1_EXTI_DISABLE_RISING_EDGE();
2000d144:	4b4c      	ldr	r3, [pc, #304]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d146:	681b      	ldr	r3, [r3, #0]
2000d148:	4a4b      	ldr	r2, [pc, #300]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d14a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
2000d14e:	6013      	str	r3, [r2, #0]
      __HAL_PWR_AVM1_EXTI_DISABLE_FALLING_EDGE();
2000d150:	4b49      	ldr	r3, [pc, #292]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d152:	685b      	ldr	r3, [r3, #4]
2000d154:	4a48      	ldr	r2, [pc, #288]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d156:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
2000d15a:	6053      	str	r3, [r2, #4]

      /* Configure the AVM1 in interrupt mode */
      if ((pConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
2000d15c:	687b      	ldr	r3, [r7, #4]
2000d15e:	685b      	ldr	r3, [r3, #4]
2000d160:	f003 0304 	and.w	r3, r3, #4
2000d164:	2b00      	cmp	r3, #0
2000d166:	d007      	beq.n	2000d178 <HAL_PWREx_ConfigPVM+0x1e0>
      {
        __HAL_PWR_AVM1_EXTI_ENABLE_IT();
2000d168:	4b43      	ldr	r3, [pc, #268]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d16a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d16e:	4a42      	ldr	r2, [pc, #264]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d170:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
2000d174:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }

      /* Configure the AVM1 in event mode */
      if ((pConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
2000d178:	687b      	ldr	r3, [r7, #4]
2000d17a:	685b      	ldr	r3, [r3, #4]
2000d17c:	f003 0308 	and.w	r3, r3, #8
2000d180:	2b00      	cmp	r3, #0
2000d182:	d007      	beq.n	2000d194 <HAL_PWREx_ConfigPVM+0x1fc>
      {
        __HAL_PWR_AVM1_EXTI_ENABLE_EVENT();
2000d184:	4b3c      	ldr	r3, [pc, #240]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d186:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d18a:	4a3b      	ldr	r2, [pc, #236]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d18c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
2000d190:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }

      /* Configure the AVM1 in rising edge */
      if ((pConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
2000d194:	687b      	ldr	r3, [r7, #4]
2000d196:	685b      	ldr	r3, [r3, #4]
2000d198:	f003 0301 	and.w	r3, r3, #1
2000d19c:	2b00      	cmp	r3, #0
2000d19e:	d005      	beq.n	2000d1ac <HAL_PWREx_ConfigPVM+0x214>
      {
        __HAL_PWR_AVM1_EXTI_ENABLE_RISING_EDGE();
2000d1a0:	4b35      	ldr	r3, [pc, #212]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1a2:	681b      	ldr	r3, [r3, #0]
2000d1a4:	4a34      	ldr	r2, [pc, #208]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
2000d1aa:	6013      	str	r3, [r2, #0]
      }

      /* Configure the AVM1 in falling edge */
      if ((pConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
2000d1ac:	687b      	ldr	r3, [r7, #4]
2000d1ae:	685b      	ldr	r3, [r3, #4]
2000d1b0:	f003 0302 	and.w	r3, r3, #2
2000d1b4:	2b00      	cmp	r3, #0
2000d1b6:	d05d      	beq.n	2000d274 <HAL_PWREx_ConfigPVM+0x2dc>
      {
        __HAL_PWR_AVM1_EXTI_ENABLE_FALLING_EDGE();
2000d1b8:	4b2f      	ldr	r3, [pc, #188]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1ba:	685b      	ldr	r3, [r3, #4]
2000d1bc:	4a2e      	ldr	r2, [pc, #184]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
2000d1c2:	6053      	str	r3, [r2, #4]
      }

      break;
2000d1c4:	e056      	b.n	2000d274 <HAL_PWREx_ConfigPVM+0x2dc>

    case PWR_AVM2: /* VDDA Independent analog supply voltage monitor 2 (1.8V threshold) */

      /* Disable EXTI AVM2 event and interrupt */
      __HAL_PWR_AVM2_EXTI_DISABLE_EVENT();
2000d1c6:	4b2c      	ldr	r3, [pc, #176]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d1cc:	4a2a      	ldr	r2, [pc, #168]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1ce:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
2000d1d2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_PWR_AVM2_EXTI_DISABLE_IT();
2000d1d6:	4b28      	ldr	r3, [pc, #160]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d1dc:	4a26      	ldr	r2, [pc, #152]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1de:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
2000d1e2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      __HAL_PWR_AVM2_EXTI_DISABLE_RISING_EDGE();
2000d1e6:	4b24      	ldr	r3, [pc, #144]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1e8:	681b      	ldr	r3, [r3, #0]
2000d1ea:	4a23      	ldr	r2, [pc, #140]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1ec:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
2000d1f0:	6013      	str	r3, [r2, #0]
      __HAL_PWR_AVM2_EXTI_DISABLE_FALLING_EDGE();
2000d1f2:	4b21      	ldr	r3, [pc, #132]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1f4:	685b      	ldr	r3, [r3, #4]
2000d1f6:	4a20      	ldr	r2, [pc, #128]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1f8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
2000d1fc:	6053      	str	r3, [r2, #4]

      /* Configure the AVM2 in interrupt mode */
      if ((pConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
2000d1fe:	687b      	ldr	r3, [r7, #4]
2000d200:	685b      	ldr	r3, [r3, #4]
2000d202:	f003 0304 	and.w	r3, r3, #4
2000d206:	2b00      	cmp	r3, #0
2000d208:	d007      	beq.n	2000d21a <HAL_PWREx_ConfigPVM+0x282>
      {
        __HAL_PWR_AVM2_EXTI_ENABLE_IT();
2000d20a:	4b1b      	ldr	r3, [pc, #108]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d20c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d210:	4a19      	ldr	r2, [pc, #100]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d212:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
2000d216:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }

      /* Configure the AVM2 in event mode */
      if ((pConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
2000d21a:	687b      	ldr	r3, [r7, #4]
2000d21c:	685b      	ldr	r3, [r3, #4]
2000d21e:	f003 0308 	and.w	r3, r3, #8
2000d222:	2b00      	cmp	r3, #0
2000d224:	d007      	beq.n	2000d236 <HAL_PWREx_ConfigPVM+0x29e>
      {
        __HAL_PWR_AVM2_EXTI_ENABLE_EVENT();
2000d226:	4b14      	ldr	r3, [pc, #80]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d228:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d22c:	4a12      	ldr	r2, [pc, #72]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d22e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
2000d232:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }

      /* Configure the AVM2 in rising edge */
      if ((pConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
2000d236:	687b      	ldr	r3, [r7, #4]
2000d238:	685b      	ldr	r3, [r3, #4]
2000d23a:	f003 0301 	and.w	r3, r3, #1
2000d23e:	2b00      	cmp	r3, #0
2000d240:	d005      	beq.n	2000d24e <HAL_PWREx_ConfigPVM+0x2b6>
      {
        __HAL_PWR_AVM2_EXTI_ENABLE_RISING_EDGE();
2000d242:	4b0d      	ldr	r3, [pc, #52]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d244:	681b      	ldr	r3, [r3, #0]
2000d246:	4a0c      	ldr	r2, [pc, #48]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d248:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
2000d24c:	6013      	str	r3, [r2, #0]
      }

      /* Configure the AVM2 in falling edge */
      if ((pConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
2000d24e:	687b      	ldr	r3, [r7, #4]
2000d250:	685b      	ldr	r3, [r3, #4]
2000d252:	f003 0302 	and.w	r3, r3, #2
2000d256:	2b00      	cmp	r3, #0
2000d258:	d010      	beq.n	2000d27c <HAL_PWREx_ConfigPVM+0x2e4>
      {
        __HAL_PWR_AVM2_EXTI_ENABLE_FALLING_EDGE();
2000d25a:	4b07      	ldr	r3, [pc, #28]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d25c:	685b      	ldr	r3, [r3, #4]
2000d25e:	4a06      	ldr	r2, [pc, #24]	@ (2000d278 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d260:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
2000d264:	6053      	str	r3, [r2, #4]
      }

      break;
2000d266:	e009      	b.n	2000d27c <HAL_PWREx_ConfigPVM+0x2e4>

    default: /* No valid voltage monitor selected */
      return HAL_ERROR;
2000d268:	2301      	movs	r3, #1
2000d26a:	e009      	b.n	2000d280 <HAL_PWREx_ConfigPVM+0x2e8>
      break;
2000d26c:	bf00      	nop
2000d26e:	e006      	b.n	2000d27e <HAL_PWREx_ConfigPVM+0x2e6>
      break;
2000d270:	bf00      	nop
2000d272:	e004      	b.n	2000d27e <HAL_PWREx_ConfigPVM+0x2e6>
      break;
2000d274:	bf00      	nop
2000d276:	e002      	b.n	2000d27e <HAL_PWREx_ConfigPVM+0x2e6>
2000d278:	46022000 	.word	0x46022000
      break;
2000d27c:	bf00      	nop
      break;
  }

  return HAL_OK;
2000d27e:	2300      	movs	r3, #0
}
2000d280:	4618      	mov	r0, r3
2000d282:	370c      	adds	r7, #12
2000d284:	46bd      	mov	sp, r7
2000d286:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d28a:	4770      	bx	lr

2000d28c <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
2000d28c:	b480      	push	{r7}
2000d28e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
2000d290:	4b05      	ldr	r3, [pc, #20]	@ (2000d2a8 <HAL_PWREx_EnableVddUSB+0x1c>)
2000d292:	691b      	ldr	r3, [r3, #16]
2000d294:	4a04      	ldr	r2, [pc, #16]	@ (2000d2a8 <HAL_PWREx_EnableVddUSB+0x1c>)
2000d296:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
2000d29a:	6113      	str	r3, [r2, #16]
}
2000d29c:	bf00      	nop
2000d29e:	46bd      	mov	sp, r7
2000d2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d2a4:	4770      	bx	lr
2000d2a6:	bf00      	nop
2000d2a8:	46020800 	.word	0x46020800

2000d2ac <HAL_PWREx_DisableVddUSB>:
/**
  * @brief  Disable VDDUSB supply.
  * @retval None.
  */
void HAL_PWREx_DisableVddUSB(void)
{
2000d2ac:	b480      	push	{r7}
2000d2ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_USV);
2000d2b0:	4b05      	ldr	r3, [pc, #20]	@ (2000d2c8 <HAL_PWREx_DisableVddUSB+0x1c>)
2000d2b2:	691b      	ldr	r3, [r3, #16]
2000d2b4:	4a04      	ldr	r2, [pc, #16]	@ (2000d2c8 <HAL_PWREx_DisableVddUSB+0x1c>)
2000d2b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
2000d2ba:	6113      	str	r3, [r2, #16]
}
2000d2bc:	bf00      	nop
2000d2be:	46bd      	mov	sp, r7
2000d2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d2c4:	4770      	bx	lr
2000d2c6:	bf00      	nop
2000d2c8:	46020800 	.word	0x46020800

2000d2cc <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
2000d2cc:	b480      	push	{r7}
2000d2ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
2000d2d0:	4b05      	ldr	r3, [pc, #20]	@ (2000d2e8 <HAL_PWREx_EnableVddIO2+0x1c>)
2000d2d2:	691b      	ldr	r3, [r3, #16]
2000d2d4:	4a04      	ldr	r2, [pc, #16]	@ (2000d2e8 <HAL_PWREx_EnableVddIO2+0x1c>)
2000d2d6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
2000d2da:	6113      	str	r3, [r2, #16]
}
2000d2dc:	bf00      	nop
2000d2de:	46bd      	mov	sp, r7
2000d2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d2e4:	4770      	bx	lr
2000d2e6:	bf00      	nop
2000d2e8:	46020800 	.word	0x46020800

2000d2ec <HAL_PWREx_DisableVddIO2>:
/**
  * @brief  Disable VDDIO2 supply.
  * @retval None.
  */
void HAL_PWREx_DisableVddIO2(void)
{
2000d2ec:	b480      	push	{r7}
2000d2ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
2000d2f0:	4b05      	ldr	r3, [pc, #20]	@ (2000d308 <HAL_PWREx_DisableVddIO2+0x1c>)
2000d2f2:	691b      	ldr	r3, [r3, #16]
2000d2f4:	4a04      	ldr	r2, [pc, #16]	@ (2000d308 <HAL_PWREx_DisableVddIO2+0x1c>)
2000d2f6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
2000d2fa:	6113      	str	r3, [r2, #16]
}
2000d2fc:	bf00      	nop
2000d2fe:	46bd      	mov	sp, r7
2000d300:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d304:	4770      	bx	lr
2000d306:	bf00      	nop
2000d308:	46020800 	.word	0x46020800

2000d30c <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
2000d30c:	b480      	push	{r7}
2000d30e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
2000d310:	4b05      	ldr	r3, [pc, #20]	@ (2000d328 <HAL_PWREx_EnableVddA+0x1c>)
2000d312:	691b      	ldr	r3, [r3, #16]
2000d314:	4a04      	ldr	r2, [pc, #16]	@ (2000d328 <HAL_PWREx_EnableVddA+0x1c>)
2000d316:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
2000d31a:	6113      	str	r3, [r2, #16]
}
2000d31c:	bf00      	nop
2000d31e:	46bd      	mov	sp, r7
2000d320:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d324:	4770      	bx	lr
2000d326:	bf00      	nop
2000d328:	46020800 	.word	0x46020800

2000d32c <HAL_PWREx_DisableVddA>:
/**
  * @brief  Disable VDDA supply.
  * @retval None.
  */
void HAL_PWREx_DisableVddA(void)
{
2000d32c:	b480      	push	{r7}
2000d32e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
2000d330:	4b05      	ldr	r3, [pc, #20]	@ (2000d348 <HAL_PWREx_DisableVddA+0x1c>)
2000d332:	691b      	ldr	r3, [r3, #16]
2000d334:	4a04      	ldr	r2, [pc, #16]	@ (2000d348 <HAL_PWREx_DisableVddA+0x1c>)
2000d336:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
2000d33a:	6113      	str	r3, [r2, #16]
}
2000d33c:	bf00      	nop
2000d33e:	46bd      	mov	sp, r7
2000d340:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d344:	4770      	bx	lr
2000d346:	bf00      	nop
2000d348:	46020800 	.word	0x46020800

2000d34c <HAL_PWREx_EnableUVM>:
/**
  * @brief  Enable the UVM Voltage Monitoring : VDDUSB versus 1.2 V.
  * @retval None.
  */
void HAL_PWREx_EnableUVM(void)
{
2000d34c:	b480      	push	{r7}
2000d34e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_UVMEN);
2000d350:	4b05      	ldr	r3, [pc, #20]	@ (2000d368 <HAL_PWREx_EnableUVM+0x1c>)
2000d352:	691b      	ldr	r3, [r3, #16]
2000d354:	4a04      	ldr	r2, [pc, #16]	@ (2000d368 <HAL_PWREx_EnableUVM+0x1c>)
2000d356:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
2000d35a:	6113      	str	r3, [r2, #16]
}
2000d35c:	bf00      	nop
2000d35e:	46bd      	mov	sp, r7
2000d360:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d364:	4770      	bx	lr
2000d366:	bf00      	nop
2000d368:	46020800 	.word	0x46020800

2000d36c <HAL_PWREx_DisableUVM>:
/**
  * @brief  Disable the UVM Voltage Monitoring : VDDUSB versus 1.2 V.
  * @retval None.
  */
void HAL_PWREx_DisableUVM(void)
{
2000d36c:	b480      	push	{r7}
2000d36e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_UVMEN);
2000d370:	4b05      	ldr	r3, [pc, #20]	@ (2000d388 <HAL_PWREx_DisableUVM+0x1c>)
2000d372:	691b      	ldr	r3, [r3, #16]
2000d374:	4a04      	ldr	r2, [pc, #16]	@ (2000d388 <HAL_PWREx_DisableUVM+0x1c>)
2000d376:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2000d37a:	6113      	str	r3, [r2, #16]
}
2000d37c:	bf00      	nop
2000d37e:	46bd      	mov	sp, r7
2000d380:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d384:	4770      	bx	lr
2000d386:	bf00      	nop
2000d388:	46020800 	.word	0x46020800

2000d38c <HAL_PWREx_EnableIO2VM>:
/**
  * @brief  Enable the IO2VM Voltage Monitoring : VDDIO2 versus 0.9 V.
  * @retval None.
  */
void HAL_PWREx_EnableIO2VM(void)
{
2000d38c:	b480      	push	{r7}
2000d38e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2VMEN);
2000d390:	4b05      	ldr	r3, [pc, #20]	@ (2000d3a8 <HAL_PWREx_EnableIO2VM+0x1c>)
2000d392:	691b      	ldr	r3, [r3, #16]
2000d394:	4a04      	ldr	r2, [pc, #16]	@ (2000d3a8 <HAL_PWREx_EnableIO2VM+0x1c>)
2000d396:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
2000d39a:	6113      	str	r3, [r2, #16]
}
2000d39c:	bf00      	nop
2000d39e:	46bd      	mov	sp, r7
2000d3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d3a4:	4770      	bx	lr
2000d3a6:	bf00      	nop
2000d3a8:	46020800 	.word	0x46020800

2000d3ac <HAL_PWREx_DisableIO2VM>:
/**
  * @brief  Disable the IO2VM Voltage Monitoring : VDDIO2 versus 0.9 V.
  * @retval None.
  */
void HAL_PWREx_DisableIO2VM(void)
{
2000d3ac:	b480      	push	{r7}
2000d3ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_IO2VMEN);
2000d3b0:	4b05      	ldr	r3, [pc, #20]	@ (2000d3c8 <HAL_PWREx_DisableIO2VM+0x1c>)
2000d3b2:	691b      	ldr	r3, [r3, #16]
2000d3b4:	4a04      	ldr	r2, [pc, #16]	@ (2000d3c8 <HAL_PWREx_DisableIO2VM+0x1c>)
2000d3b6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
2000d3ba:	6113      	str	r3, [r2, #16]
}
2000d3bc:	bf00      	nop
2000d3be:	46bd      	mov	sp, r7
2000d3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d3c4:	4770      	bx	lr
2000d3c6:	bf00      	nop
2000d3c8:	46020800 	.word	0x46020800

2000d3cc <HAL_PWREx_EnableAVM1>:
/**
  * @brief  Enable the AVM1 Voltage Monitoring : VDDA versus 1.6 V.
  * @retval None.
  */
void HAL_PWREx_EnableAVM1(void)
{
2000d3cc:	b480      	push	{r7}
2000d3ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_AVM1EN);
2000d3d0:	4b05      	ldr	r3, [pc, #20]	@ (2000d3e8 <HAL_PWREx_EnableAVM1+0x1c>)
2000d3d2:	691b      	ldr	r3, [r3, #16]
2000d3d4:	4a04      	ldr	r2, [pc, #16]	@ (2000d3e8 <HAL_PWREx_EnableAVM1+0x1c>)
2000d3d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
2000d3da:	6113      	str	r3, [r2, #16]
}
2000d3dc:	bf00      	nop
2000d3de:	46bd      	mov	sp, r7
2000d3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d3e4:	4770      	bx	lr
2000d3e6:	bf00      	nop
2000d3e8:	46020800 	.word	0x46020800

2000d3ec <HAL_PWREx_DisableAVM1>:
/**
  * @brief  Disable the AVM1 Voltage Monitoring : VDDA versus 1.6 V.
  * @retval None.
  */
void HAL_PWREx_DisableAVM1(void)
{
2000d3ec:	b480      	push	{r7}
2000d3ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_AVM1EN);
2000d3f0:	4b05      	ldr	r3, [pc, #20]	@ (2000d408 <HAL_PWREx_DisableAVM1+0x1c>)
2000d3f2:	691b      	ldr	r3, [r3, #16]
2000d3f4:	4a04      	ldr	r2, [pc, #16]	@ (2000d408 <HAL_PWREx_DisableAVM1+0x1c>)
2000d3f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
2000d3fa:	6113      	str	r3, [r2, #16]
}
2000d3fc:	bf00      	nop
2000d3fe:	46bd      	mov	sp, r7
2000d400:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d404:	4770      	bx	lr
2000d406:	bf00      	nop
2000d408:	46020800 	.word	0x46020800

2000d40c <HAL_PWREx_EnableAVM2>:
/**
  * @brief  Enable the AVM2 Voltage Monitoring : VDDA versus 1.8 V.
  * @retval None.
  */
void HAL_PWREx_EnableAVM2(void)
{
2000d40c:	b480      	push	{r7}
2000d40e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_AVM2EN);
2000d410:	4b05      	ldr	r3, [pc, #20]	@ (2000d428 <HAL_PWREx_EnableAVM2+0x1c>)
2000d412:	691b      	ldr	r3, [r3, #16]
2000d414:	4a04      	ldr	r2, [pc, #16]	@ (2000d428 <HAL_PWREx_EnableAVM2+0x1c>)
2000d416:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
2000d41a:	6113      	str	r3, [r2, #16]
}
2000d41c:	bf00      	nop
2000d41e:	46bd      	mov	sp, r7
2000d420:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d424:	4770      	bx	lr
2000d426:	bf00      	nop
2000d428:	46020800 	.word	0x46020800

2000d42c <HAL_PWREx_DisableAVM2>:
/**
  * @brief  Disable the AVM2 Voltage Monitoring : VDDA versus 1.8 V.
  * @retval None.
  */
void HAL_PWREx_DisableAVM2(void)
{
2000d42c:	b480      	push	{r7}
2000d42e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_AVM2EN);
2000d430:	4b05      	ldr	r3, [pc, #20]	@ (2000d448 <HAL_PWREx_DisableAVM2+0x1c>)
2000d432:	691b      	ldr	r3, [r3, #16]
2000d434:	4a04      	ldr	r2, [pc, #16]	@ (2000d448 <HAL_PWREx_DisableAVM2+0x1c>)
2000d436:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
2000d43a:	6113      	str	r3, [r2, #16]
}
2000d43c:	bf00      	nop
2000d43e:	46bd      	mov	sp, r7
2000d440:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d444:	4770      	bx	lr
2000d446:	bf00      	nop
2000d448:	46020800 	.word	0x46020800

2000d44c <HAL_PWREx_EnableMonitoring>:
/**
  * @brief  Enable the VBAT and temperature monitoring.
  * @retval None.
  */
void HAL_PWREx_EnableMonitoring(void)
{
2000d44c:	b480      	push	{r7}
2000d44e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->BDCR1, PWR_BDCR1_MONEN);
2000d450:	4b05      	ldr	r3, [pc, #20]	@ (2000d468 <HAL_PWREx_EnableMonitoring+0x1c>)
2000d452:	6a1b      	ldr	r3, [r3, #32]
2000d454:	4a04      	ldr	r2, [pc, #16]	@ (2000d468 <HAL_PWREx_EnableMonitoring+0x1c>)
2000d456:	f043 0310 	orr.w	r3, r3, #16
2000d45a:	6213      	str	r3, [r2, #32]
}
2000d45c:	bf00      	nop
2000d45e:	46bd      	mov	sp, r7
2000d460:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d464:	4770      	bx	lr
2000d466:	bf00      	nop
2000d468:	46020800 	.word	0x46020800

2000d46c <HAL_PWREx_DisableMonitoring>:
/**
  * @brief  Disable the VBAT and temperature monitoring.
  * @retval None.
  */
void HAL_PWREx_DisableMonitoring(void)
{
2000d46c:	b480      	push	{r7}
2000d46e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->BDCR1, PWR_BDCR1_MONEN);
2000d470:	4b05      	ldr	r3, [pc, #20]	@ (2000d488 <HAL_PWREx_DisableMonitoring+0x1c>)
2000d472:	6a1b      	ldr	r3, [r3, #32]
2000d474:	4a04      	ldr	r2, [pc, #16]	@ (2000d488 <HAL_PWREx_DisableMonitoring+0x1c>)
2000d476:	f023 0310 	bic.w	r3, r3, #16
2000d47a:	6213      	str	r3, [r2, #32]
}
2000d47c:	bf00      	nop
2000d47e:	46bd      	mov	sp, r7
2000d480:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d484:	4770      	bx	lr
2000d486:	bf00      	nop
2000d488:	46020800 	.word	0x46020800

2000d48c <HAL_PWREx_EnableUCPDStandbyMode>:
/**
  * @brief  Enable UCPD configuration memorization in Standby mode.
  * @retval None.
  */
void HAL_PWREx_EnableUCPDStandbyMode(void)
{
2000d48c:	b480      	push	{r7}
2000d48e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_STDBY);
2000d490:	4b05      	ldr	r3, [pc, #20]	@ (2000d4a8 <HAL_PWREx_EnableUCPDStandbyMode+0x1c>)
2000d492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000d494:	4a04      	ldr	r2, [pc, #16]	@ (2000d4a8 <HAL_PWREx_EnableUCPDStandbyMode+0x1c>)
2000d496:	f043 0302 	orr.w	r3, r3, #2
2000d49a:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
2000d49c:	bf00      	nop
2000d49e:	46bd      	mov	sp, r7
2000d4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d4a4:	4770      	bx	lr
2000d4a6:	bf00      	nop
2000d4a8:	46020800 	.word	0x46020800

2000d4ac <HAL_PWREx_DisableUCPDStandbyMode>:
  * @note   This function must be called on exiting the Standby mode and before
  *         any UCPD configuration update.
  * @retval None.
  */
void HAL_PWREx_DisableUCPDStandbyMode(void)
{
2000d4ac:	b480      	push	{r7}
2000d4ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_STDBY);
2000d4b0:	4b05      	ldr	r3, [pc, #20]	@ (2000d4c8 <HAL_PWREx_DisableUCPDStandbyMode+0x1c>)
2000d4b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000d4b4:	4a04      	ldr	r2, [pc, #16]	@ (2000d4c8 <HAL_PWREx_DisableUCPDStandbyMode+0x1c>)
2000d4b6:	f023 0302 	bic.w	r3, r3, #2
2000d4ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
2000d4bc:	bf00      	nop
2000d4be:	46bd      	mov	sp, r7
2000d4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d4c4:	4770      	bx	lr
2000d4c6:	bf00      	nop
2000d4c8:	46020800 	.word	0x46020800

2000d4cc <HAL_PWREx_EnableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_EnableUCPDDeadBattery(void)
{
2000d4cc:	b480      	push	{r7}
2000d4ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
2000d4d0:	4b05      	ldr	r3, [pc, #20]	@ (2000d4e8 <HAL_PWREx_EnableUCPDDeadBattery+0x1c>)
2000d4d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000d4d4:	4a04      	ldr	r2, [pc, #16]	@ (2000d4e8 <HAL_PWREx_EnableUCPDDeadBattery+0x1c>)
2000d4d6:	f023 0301 	bic.w	r3, r3, #1
2000d4da:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
2000d4dc:	bf00      	nop
2000d4de:	46bd      	mov	sp, r7
2000d4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d4e4:	4770      	bx	lr
2000d4e6:	bf00      	nop
2000d4e8:	46020800 	.word	0x46020800

2000d4ec <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
2000d4ec:	b480      	push	{r7}
2000d4ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
2000d4f0:	4b05      	ldr	r3, [pc, #20]	@ (2000d508 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
2000d4f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000d4f4:	4a04      	ldr	r2, [pc, #16]	@ (2000d508 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
2000d4f6:	f043 0301 	orr.w	r3, r3, #1
2000d4fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
2000d4fc:	bf00      	nop
2000d4fe:	46bd      	mov	sp, r7
2000d500:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d504:	4770      	bx	lr
2000d506:	bf00      	nop
2000d508:	46020800 	.word	0x46020800

2000d50c <HAL_PWREx_EnableBatteryCharging>:
  *                         @arg PWR_BATTERY_CHARGING_RESISTOR_5   : 5 KOhm resistor.
  *                         @arg PWR_BATTERY_CHARGING_RESISTOR_1_5 : 1.5 KOhm resistor.
  * @retval None.
  */
void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorValue)
{
2000d50c:	b480      	push	{r7}
2000d50e:	b083      	sub	sp, #12
2000d510:	af00      	add	r7, sp, #0
2000d512:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorValue));

  /* Specify the charging resistor */
  MODIFY_REG(PWR->BDCR2, PWR_BDCR2_VBRS, ResistorValue);
2000d514:	4b09      	ldr	r3, [pc, #36]	@ (2000d53c <HAL_PWREx_EnableBatteryCharging+0x30>)
2000d516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000d518:	f023 0202 	bic.w	r2, r3, #2
2000d51c:	4907      	ldr	r1, [pc, #28]	@ (2000d53c <HAL_PWREx_EnableBatteryCharging+0x30>)
2000d51e:	687b      	ldr	r3, [r7, #4]
2000d520:	4313      	orrs	r3, r2
2000d522:	624b      	str	r3, [r1, #36]	@ 0x24

  /* Enable the Battery charging */
  SET_BIT(PWR->BDCR2, PWR_BDCR2_VBE);
2000d524:	4b05      	ldr	r3, [pc, #20]	@ (2000d53c <HAL_PWREx_EnableBatteryCharging+0x30>)
2000d526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000d528:	4a04      	ldr	r2, [pc, #16]	@ (2000d53c <HAL_PWREx_EnableBatteryCharging+0x30>)
2000d52a:	f043 0301 	orr.w	r3, r3, #1
2000d52e:	6253      	str	r3, [r2, #36]	@ 0x24
}
2000d530:	bf00      	nop
2000d532:	370c      	adds	r7, #12
2000d534:	46bd      	mov	sp, r7
2000d536:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d53a:	4770      	bx	lr
2000d53c:	46020800 	.word	0x46020800

2000d540 <HAL_PWREx_DisableBatteryCharging>:
/**
  * @brief  Disable the Battery charging.
  * @retval None.
  */
void HAL_PWREx_DisableBatteryCharging(void)
{
2000d540:	b480      	push	{r7}
2000d542:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->BDCR2, PWR_BDCR2_VBE);
2000d544:	4b05      	ldr	r3, [pc, #20]	@ (2000d55c <HAL_PWREx_DisableBatteryCharging+0x1c>)
2000d546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000d548:	4a04      	ldr	r2, [pc, #16]	@ (2000d55c <HAL_PWREx_DisableBatteryCharging+0x1c>)
2000d54a:	f023 0301 	bic.w	r3, r3, #1
2000d54e:	6253      	str	r3, [r2, #36]	@ 0x24
}
2000d550:	bf00      	nop
2000d552:	46bd      	mov	sp, r7
2000d554:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d558:	4770      	bx	lr
2000d55a:	bf00      	nop
2000d55c:	46020800 	.word	0x46020800

2000d560 <HAL_PWREx_PVD_PVM_IRQHandler>:
  * @brief  This function handles the PWR PVD/PVM interrupt request.
  * @note   This API should be called under the PVD_PVM_IRQHandler().
  * @retval None.
  */
void HAL_PWREx_PVD_PVM_IRQHandler(void)
{
2000d560:	b580      	push	{r7, lr}
2000d562:	b082      	sub	sp, #8
2000d564:	af00      	add	r7, sp, #0
  uint32_t  rising_flag;
  uint32_t  falling_flag;

  /* Get pending flags */
  rising_flag = READ_REG(EXTI->RPR1);
2000d566:	4b2f      	ldr	r3, [pc, #188]	@ (2000d624 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d568:	68db      	ldr	r3, [r3, #12]
2000d56a:	607b      	str	r3, [r7, #4]
  falling_flag = READ_REG(EXTI->FPR1);
2000d56c:	4b2d      	ldr	r3, [pc, #180]	@ (2000d624 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d56e:	691b      	ldr	r3, [r3, #16]
2000d570:	603b      	str	r3, [r7, #0]

  /* Check PWR exti flags for PVD */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVD) != 0U)
2000d572:	687a      	ldr	r2, [r7, #4]
2000d574:	683b      	ldr	r3, [r7, #0]
2000d576:	4313      	orrs	r3, r2
2000d578:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000d57c:	2b00      	cmp	r3, #0
2000d57e:	d009      	beq.n	2000d594 <HAL_PWREx_PVD_PVM_IRQHandler+0x34>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
2000d580:	f7ff fa2e 	bl	2000c9e0 <HAL_PWR_PVDCallback>

    /* Clear PVD exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_PVD);
2000d584:	4b27      	ldr	r3, [pc, #156]	@ (2000d624 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d586:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000d58a:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD);
2000d58c:	4b25      	ldr	r3, [pc, #148]	@ (2000d624 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d58e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000d592:	611a      	str	r2, [r3, #16]
  }

  /* Check PWR exti flags for UVM */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_UVM) != 0U)
2000d594:	687a      	ldr	r2, [r7, #4]
2000d596:	683b      	ldr	r3, [r7, #0]
2000d598:	4313      	orrs	r3, r2
2000d59a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
2000d59e:	2b00      	cmp	r3, #0
2000d5a0:	d009      	beq.n	2000d5b6 <HAL_PWREx_PVD_PVM_IRQHandler+0x56>
  {
    /* PWR UVM interrupt user callback */
    HAL_PWREx_UVMCallback();
2000d5a2:	f000 f841 	bl	2000d628 <HAL_PWREx_UVMCallback>

    /* Clear UVM exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_UVM);
2000d5a6:	4b1f      	ldr	r3, [pc, #124]	@ (2000d624 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d5a8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
2000d5ac:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_UVM);
2000d5ae:	4b1d      	ldr	r3, [pc, #116]	@ (2000d624 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d5b0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
2000d5b4:	611a      	str	r2, [r3, #16]
  }

  /* Check PWR exti flags for IO2VM */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_IO2VM) != 0U)
2000d5b6:	687a      	ldr	r2, [r7, #4]
2000d5b8:	683b      	ldr	r3, [r7, #0]
2000d5ba:	4313      	orrs	r3, r2
2000d5bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
2000d5c0:	2b00      	cmp	r3, #0
2000d5c2:	d009      	beq.n	2000d5d8 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>
  {
    /* PWR IO2VM interrupt user callback */
    HAL_PWREx_IO2VMCallback();
2000d5c4:	f000 f837 	bl	2000d636 <HAL_PWREx_IO2VMCallback>

    /* Clear IO2VM exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_IO2VM);
2000d5c8:	4b16      	ldr	r3, [pc, #88]	@ (2000d624 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d5ca:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
2000d5ce:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_IO2VM);
2000d5d0:	4b14      	ldr	r3, [pc, #80]	@ (2000d624 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d5d2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
2000d5d6:	611a      	str	r2, [r3, #16]
  }

  /* Check PWR exti flags for AVM1 */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_AVM1) != 0U)
2000d5d8:	687a      	ldr	r2, [r7, #4]
2000d5da:	683b      	ldr	r3, [r7, #0]
2000d5dc:	4313      	orrs	r3, r2
2000d5de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
2000d5e2:	2b00      	cmp	r3, #0
2000d5e4:	d009      	beq.n	2000d5fa <HAL_PWREx_PVD_PVM_IRQHandler+0x9a>
  {
    /* PWR AVM1 interrupt user callback */
    HAL_PWREx_AVM1Callback();
2000d5e6:	f000 f82d 	bl	2000d644 <HAL_PWREx_AVM1Callback>

    /* Clear AVM1 exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_AVM1);
2000d5ea:	4b0e      	ldr	r3, [pc, #56]	@ (2000d624 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d5ec:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
2000d5f0:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_AVM1);
2000d5f2:	4b0c      	ldr	r3, [pc, #48]	@ (2000d624 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d5f4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
2000d5f8:	611a      	str	r2, [r3, #16]
  }

  /* Check PWR exti flags for AVM2 */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_AVM2) != 0U)
2000d5fa:	687a      	ldr	r2, [r7, #4]
2000d5fc:	683b      	ldr	r3, [r7, #0]
2000d5fe:	4313      	orrs	r3, r2
2000d600:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
2000d604:	2b00      	cmp	r3, #0
2000d606:	d009      	beq.n	2000d61c <HAL_PWREx_PVD_PVM_IRQHandler+0xbc>
  {
    /* PWR AVM2 interrupt user callback */
    HAL_PWREx_AVM2Callback();
2000d608:	f000 f823 	bl	2000d652 <HAL_PWREx_AVM2Callback>

    /* Clear AVM2 exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_AVM2);
2000d60c:	4b05      	ldr	r3, [pc, #20]	@ (2000d624 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d60e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
2000d612:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_AVM2);
2000d614:	4b03      	ldr	r3, [pc, #12]	@ (2000d624 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d616:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
2000d61a:	611a      	str	r2, [r3, #16]
  }
}
2000d61c:	bf00      	nop
2000d61e:	3708      	adds	r7, #8
2000d620:	46bd      	mov	sp, r7
2000d622:	bd80      	pop	{r7, pc}
2000d624:	46022000 	.word	0x46022000

2000d628 <HAL_PWREx_UVMCallback>:
/**
  * @brief  PWR UVM interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_UVMCallback(void)
{
2000d628:	b480      	push	{r7}
2000d62a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_UVMCallback() API can be implemented in the user file
   */
}
2000d62c:	bf00      	nop
2000d62e:	46bd      	mov	sp, r7
2000d630:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d634:	4770      	bx	lr

2000d636 <HAL_PWREx_IO2VMCallback>:
/**
  * @brief  PWR IO2VM interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_IO2VMCallback(void)
{
2000d636:	b480      	push	{r7}
2000d638:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_IO2VMCallback() API can be implemented in the user file
   */
}
2000d63a:	bf00      	nop
2000d63c:	46bd      	mov	sp, r7
2000d63e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d642:	4770      	bx	lr

2000d644 <HAL_PWREx_AVM1Callback>:
/**
  * @brief  PWR AVM1 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_AVM1Callback(void)
{
2000d644:	b480      	push	{r7}
2000d646:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_AVM1Callback() API can be implemented in the user file
   */
}
2000d648:	bf00      	nop
2000d64a:	46bd      	mov	sp, r7
2000d64c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d650:	4770      	bx	lr

2000d652 <HAL_PWREx_AVM2Callback>:
/**
  * @brief  PWR AVM2 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_AVM2Callback(void)
{
2000d652:	b480      	push	{r7}
2000d654:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_AVM2Callback() API can be implemented in the user file
   */
}
2000d656:	bf00      	nop
2000d658:	46bd      	mov	sp, r7
2000d65a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d65e:	4770      	bx	lr

2000d660 <HAL_PWREx_EnableSRAM2ContentStandbyRetention>:
  *                      @arg PWR_SRAM2_PAGE2_STANDBY : SRAM2 page 2 retention.
  *                      @arg PWR_SRAM2_FULL_STANDBY  : SRAM2 page 1 and page 2 retention.
  * @retval None.
  */
void HAL_PWREx_EnableSRAM2ContentStandbyRetention(uint32_t SRAM2Pages)
{
2000d660:	b480      	push	{r7}
2000d662:	b083      	sub	sp, #12
2000d664:	af00      	add	r7, sp, #0
2000d666:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_SRAM2_STANDBY_RETENTION(SRAM2Pages));

  /* Set RRSx bit(s) */
  SET_BIT(PWR->CR1, SRAM2Pages);
2000d668:	4b05      	ldr	r3, [pc, #20]	@ (2000d680 <HAL_PWREx_EnableSRAM2ContentStandbyRetention+0x20>)
2000d66a:	681a      	ldr	r2, [r3, #0]
2000d66c:	4904      	ldr	r1, [pc, #16]	@ (2000d680 <HAL_PWREx_EnableSRAM2ContentStandbyRetention+0x20>)
2000d66e:	687b      	ldr	r3, [r7, #4]
2000d670:	4313      	orrs	r3, r2
2000d672:	600b      	str	r3, [r1, #0]
}
2000d674:	bf00      	nop
2000d676:	370c      	adds	r7, #12
2000d678:	46bd      	mov	sp, r7
2000d67a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d67e:	4770      	bx	lr
2000d680:	46020800 	.word	0x46020800

2000d684 <HAL_PWREx_DisableSRAM2ContentStandbyRetention>:
  *                      @arg PWR_SRAM2_PAGE2_STANDBY : SRAM2 page 2 retention.
  *                      @arg PWR_SRAM2_FULL_STANDBY  : SRAM2 page 1 and page 2 retention.
  * @retval None.
  */
void HAL_PWREx_DisableSRAM2ContentStandbyRetention(uint32_t SRAM2Pages)
{
2000d684:	b480      	push	{r7}
2000d686:	b083      	sub	sp, #12
2000d688:	af00      	add	r7, sp, #0
2000d68a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_SRAM2_STANDBY_RETENTION(SRAM2Pages));

  /* Clear RRSx bit(s) */
  CLEAR_BIT(PWR->CR1, SRAM2Pages);
2000d68c:	4b06      	ldr	r3, [pc, #24]	@ (2000d6a8 <HAL_PWREx_DisableSRAM2ContentStandbyRetention+0x24>)
2000d68e:	681a      	ldr	r2, [r3, #0]
2000d690:	687b      	ldr	r3, [r7, #4]
2000d692:	43db      	mvns	r3, r3
2000d694:	4904      	ldr	r1, [pc, #16]	@ (2000d6a8 <HAL_PWREx_DisableSRAM2ContentStandbyRetention+0x24>)
2000d696:	4013      	ands	r3, r2
2000d698:	600b      	str	r3, [r1, #0]
}
2000d69a:	bf00      	nop
2000d69c:	370c      	adds	r7, #12
2000d69e:	46bd      	mov	sp, r7
2000d6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d6a4:	4770      	bx	lr
2000d6a6:	bf00      	nop
2000d6a8:	46020800 	.word	0x46020800

2000d6ac <HAL_PWREx_EnableRAMsContentStopRetention>:
  *                      This parameter can be one or a combination of the same
  *                      memory @ref PWREx_RAM_Contents_Stop_Retention.
  * @retval None.
  */
void HAL_PWREx_EnableRAMsContentStopRetention(uint32_t RAMSelection)
{
2000d6ac:	b480      	push	{r7}
2000d6ae:	b085      	sub	sp, #20
2000d6b0:	af00      	add	r7, sp, #0
2000d6b2:	6078      	str	r0, [r7, #4]
  uint32_t dummy;

  /* Check RAM ID */
  switch (RAMSelection & SRAM_ID_MASK)
2000d6b4:	687b      	ldr	r3, [r7, #4]
2000d6b6:	0c1b      	lsrs	r3, r3, #16
2000d6b8:	041b      	lsls	r3, r3, #16
2000d6ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000d6be:	f000 8083 	beq.w	2000d7c8 <HAL_PWREx_EnableRAMsContentStopRetention+0x11c>
2000d6c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000d6c6:	f200 808c 	bhi.w	2000d7e2 <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d6ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000d6ce:	d06e      	beq.n	2000d7ae <HAL_PWREx_EnableRAMsContentStopRetention+0x102>
2000d6d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000d6d4:	f200 8085 	bhi.w	2000d7e2 <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d6d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000d6dc:	d05a      	beq.n	2000d794 <HAL_PWREx_EnableRAMsContentStopRetention+0xe8>
2000d6de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000d6e2:	d87e      	bhi.n	2000d7e2 <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d6e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000d6e8:	d047      	beq.n	2000d77a <HAL_PWREx_EnableRAMsContentStopRetention+0xce>
2000d6ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000d6ee:	d878      	bhi.n	2000d7e2 <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d6f0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
2000d6f4:	d034      	beq.n	2000d760 <HAL_PWREx_EnableRAMsContentStopRetention+0xb4>
2000d6f6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
2000d6fa:	d872      	bhi.n	2000d7e2 <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d6fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000d700:	d022      	beq.n	2000d748 <HAL_PWREx_EnableRAMsContentStopRetention+0x9c>
2000d702:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000d706:	d86c      	bhi.n	2000d7e2 <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d708:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000d70c:	d003      	beq.n	2000d716 <HAL_PWREx_EnableRAMsContentStopRetention+0x6a>
2000d70e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000d712:	d00c      	beq.n	2000d72e <HAL_PWREx_EnableRAMsContentStopRetention+0x82>
    }
#endif /* defined (PWR_CR5_SRAM6PDS1) */

    default:
    {
      return;
2000d714:	e065      	b.n	2000d7e2 <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
      dummy = (RAMSelection & ~SRAM_ID_MASK) & (PAGE01_ID | PAGE02_ID | PAGE03_ID);
2000d716:	687b      	ldr	r3, [r7, #4]
2000d718:	f003 0307 	and.w	r3, r3, #7
2000d71c:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, dummy);
2000d71e:	4b34      	ldr	r3, [pc, #208]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d720:	685a      	ldr	r2, [r3, #4]
2000d722:	68fb      	ldr	r3, [r7, #12]
2000d724:	43db      	mvns	r3, r3
2000d726:	4932      	ldr	r1, [pc, #200]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d728:	4013      	ands	r3, r2
2000d72a:	604b      	str	r3, [r1, #4]
      break;
2000d72c:	e05a      	b.n	2000d7e4 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_SRAM2_FULL_STOP) & ~SRAM_ID_MASK;
2000d72e:	687b      	ldr	r3, [r7, #4]
2000d730:	f003 0303 	and.w	r3, r3, #3
2000d734:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM2PDS1_Pos));
2000d736:	4b2e      	ldr	r3, [pc, #184]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d738:	685a      	ldr	r2, [r3, #4]
2000d73a:	68fb      	ldr	r3, [r7, #12]
2000d73c:	011b      	lsls	r3, r3, #4
2000d73e:	43db      	mvns	r3, r3
2000d740:	492b      	ldr	r1, [pc, #172]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d742:	4013      	ands	r3, r2
2000d744:	604b      	str	r3, [r1, #4]
      break;
2000d746:	e04d      	b.n	2000d7e4 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & ~SRAM_ID_MASK) & (PAGE01_ID | PAGE02_ID | PAGE03_ID | PAGE04_ID |
2000d748:	687b      	ldr	r3, [r7, #4]
2000d74a:	b2db      	uxtb	r3, r3
2000d74c:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM3PDS1_Pos));
2000d74e:	4b28      	ldr	r3, [pc, #160]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d750:	685a      	ldr	r2, [r3, #4]
2000d752:	68fb      	ldr	r3, [r7, #12]
2000d754:	041b      	lsls	r3, r3, #16
2000d756:	43db      	mvns	r3, r3
2000d758:	4925      	ldr	r1, [pc, #148]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d75a:	4013      	ands	r3, r2
2000d75c:	604b      	str	r3, [r1, #4]
      break;
2000d75e:	e041      	b.n	2000d7e4 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_SRAM4_FULL_STOP) & ~SRAM_ID_MASK;
2000d760:	687b      	ldr	r3, [r7, #4]
2000d762:	f003 0301 	and.w	r3, r3, #1
2000d766:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM4PDS_Pos));
2000d768:	4b21      	ldr	r3, [pc, #132]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d76a:	685a      	ldr	r2, [r3, #4]
2000d76c:	68fb      	ldr	r3, [r7, #12]
2000d76e:	019b      	lsls	r3, r3, #6
2000d770:	43db      	mvns	r3, r3
2000d772:	491f      	ldr	r1, [pc, #124]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d774:	4013      	ands	r3, r2
2000d776:	604b      	str	r3, [r1, #4]
      break;
2000d778:	e034      	b.n	2000d7e4 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_ICACHE_FULL_STOP) & ~SRAM_ID_MASK;
2000d77a:	687b      	ldr	r3, [r7, #4]
2000d77c:	f003 0301 	and.w	r3, r3, #1
2000d780:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, dummy << PWR_CR2_ICRAMPDS_Pos);
2000d782:	4b1b      	ldr	r3, [pc, #108]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d784:	685a      	ldr	r2, [r3, #4]
2000d786:	68fb      	ldr	r3, [r7, #12]
2000d788:	021b      	lsls	r3, r3, #8
2000d78a:	43db      	mvns	r3, r3
2000d78c:	4918      	ldr	r1, [pc, #96]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d78e:	4013      	ands	r3, r2
2000d790:	604b      	str	r3, [r1, #4]
      break;
2000d792:	e027      	b.n	2000d7e4 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_DCACHE1_FULL_STOP) & ~SRAM_ID_MASK;
2000d794:	687b      	ldr	r3, [r7, #4]
2000d796:	f003 0301 	and.w	r3, r3, #1
2000d79a:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, dummy << PWR_CR2_DC1RAMPDS_Pos);
2000d79c:	4b14      	ldr	r3, [pc, #80]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d79e:	685a      	ldr	r2, [r3, #4]
2000d7a0:	68fb      	ldr	r3, [r7, #12]
2000d7a2:	025b      	lsls	r3, r3, #9
2000d7a4:	43db      	mvns	r3, r3
2000d7a6:	4912      	ldr	r1, [pc, #72]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d7a8:	4013      	ands	r3, r2
2000d7aa:	604b      	str	r3, [r1, #4]
      break;
2000d7ac:	e01a      	b.n	2000d7e4 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_DMA2DRAM_FULL_STOP) & ~SRAM_ID_MASK;
2000d7ae:	687b      	ldr	r3, [r7, #4]
2000d7b0:	f003 0301 	and.w	r3, r3, #1
2000d7b4:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_DMA2DRAMPDS_Pos));
2000d7b6:	4b0e      	ldr	r3, [pc, #56]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d7b8:	685a      	ldr	r2, [r3, #4]
2000d7ba:	68fb      	ldr	r3, [r7, #12]
2000d7bc:	029b      	lsls	r3, r3, #10
2000d7be:	43db      	mvns	r3, r3
2000d7c0:	490b      	ldr	r1, [pc, #44]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d7c2:	4013      	ands	r3, r2
2000d7c4:	604b      	str	r3, [r1, #4]
      break;
2000d7c6:	e00d      	b.n	2000d7e4 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_PERIPHRAM_FULL_STOP) & ~SRAM_ID_MASK;
2000d7c8:	687b      	ldr	r3, [r7, #4]
2000d7ca:	f003 0301 	and.w	r3, r3, #1
2000d7ce:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_PRAMPDS_Pos));
2000d7d0:	4b07      	ldr	r3, [pc, #28]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d7d2:	685a      	ldr	r2, [r3, #4]
2000d7d4:	68fb      	ldr	r3, [r7, #12]
2000d7d6:	02db      	lsls	r3, r3, #11
2000d7d8:	43db      	mvns	r3, r3
2000d7da:	4905      	ldr	r1, [pc, #20]	@ (2000d7f0 <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d7dc:	4013      	ands	r3, r2
2000d7de:	604b      	str	r3, [r1, #4]
      break;
2000d7e0:	e000      	b.n	2000d7e4 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      return;
2000d7e2:	bf00      	nop
      break;
    }
  }
}
2000d7e4:	3714      	adds	r7, #20
2000d7e6:	46bd      	mov	sp, r7
2000d7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d7ec:	4770      	bx	lr
2000d7ee:	bf00      	nop
2000d7f0:	46020800 	.word	0x46020800

2000d7f4 <HAL_PWREx_DisableRAMsContentStopRetention>:
  *                      This parameter can be one or a combination of the same
  *                      memory @ref PWREx_RAM_Contents_Stop_Retention.
  * @retval None.
  */
void HAL_PWREx_DisableRAMsContentStopRetention(uint32_t RAMSelection)
{
2000d7f4:	b480      	push	{r7}
2000d7f6:	b085      	sub	sp, #20
2000d7f8:	af00      	add	r7, sp, #0
2000d7fa:	6078      	str	r0, [r7, #4]
  uint32_t dummy;

  /* Check RAM ID */
  switch (RAMSelection & SRAM_ID_MASK)
2000d7fc:	687b      	ldr	r3, [r7, #4]
2000d7fe:	0c1b      	lsrs	r3, r3, #16
2000d800:	041b      	lsls	r3, r3, #16
2000d802:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000d806:	d07a      	beq.n	2000d8fe <HAL_PWREx_DisableRAMsContentStopRetention+0x10a>
2000d808:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000d80c:	f200 8083 	bhi.w	2000d916 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d810:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000d814:	d067      	beq.n	2000d8e6 <HAL_PWREx_DisableRAMsContentStopRetention+0xf2>
2000d816:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000d81a:	d87c      	bhi.n	2000d916 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d81c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000d820:	d055      	beq.n	2000d8ce <HAL_PWREx_DisableRAMsContentStopRetention+0xda>
2000d822:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000d826:	d876      	bhi.n	2000d916 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d828:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000d82c:	d043      	beq.n	2000d8b6 <HAL_PWREx_DisableRAMsContentStopRetention+0xc2>
2000d82e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000d832:	d870      	bhi.n	2000d916 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d834:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
2000d838:	d031      	beq.n	2000d89e <HAL_PWREx_DisableRAMsContentStopRetention+0xaa>
2000d83a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
2000d83e:	d86a      	bhi.n	2000d916 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d840:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000d844:	d020      	beq.n	2000d888 <HAL_PWREx_DisableRAMsContentStopRetention+0x94>
2000d846:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000d84a:	d864      	bhi.n	2000d916 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d84c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000d850:	d003      	beq.n	2000d85a <HAL_PWREx_DisableRAMsContentStopRetention+0x66>
2000d852:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000d856:	d00b      	beq.n	2000d870 <HAL_PWREx_DisableRAMsContentStopRetention+0x7c>
    }
#endif /* defined (PWR_CR5_SRAM6PDS1) */

    default:
    {
      return;
2000d858:	e05d      	b.n	2000d916 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
      dummy   = (RAMSelection & ~SRAM_ID_MASK) & (PAGE01_ID | PAGE02_ID | PAGE03_ID);
2000d85a:	687b      	ldr	r3, [r7, #4]
2000d85c:	f003 0307 	and.w	r3, r3, #7
2000d860:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, dummy);
2000d862:	4b30      	ldr	r3, [pc, #192]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d864:	685a      	ldr	r2, [r3, #4]
2000d866:	492f      	ldr	r1, [pc, #188]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d868:	68fb      	ldr	r3, [r7, #12]
2000d86a:	4313      	orrs	r3, r2
2000d86c:	604b      	str	r3, [r1, #4]
      break;
2000d86e:	e053      	b.n	2000d918 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_SRAM2_FULL_STOP) & ~SRAM_ID_MASK;
2000d870:	687b      	ldr	r3, [r7, #4]
2000d872:	f003 0303 	and.w	r3, r3, #3
2000d876:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM2PDS1_Pos));
2000d878:	4b2a      	ldr	r3, [pc, #168]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d87a:	685a      	ldr	r2, [r3, #4]
2000d87c:	68fb      	ldr	r3, [r7, #12]
2000d87e:	011b      	lsls	r3, r3, #4
2000d880:	4928      	ldr	r1, [pc, #160]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d882:	4313      	orrs	r3, r2
2000d884:	604b      	str	r3, [r1, #4]
      break;
2000d886:	e047      	b.n	2000d918 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & ~SRAM_ID_MASK) & (PAGE01_ID | PAGE02_ID | PAGE03_ID | PAGE04_ID |
2000d888:	687b      	ldr	r3, [r7, #4]
2000d88a:	b2db      	uxtb	r3, r3
2000d88c:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM3PDS1_Pos));
2000d88e:	4b25      	ldr	r3, [pc, #148]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d890:	685a      	ldr	r2, [r3, #4]
2000d892:	68fb      	ldr	r3, [r7, #12]
2000d894:	041b      	lsls	r3, r3, #16
2000d896:	4923      	ldr	r1, [pc, #140]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d898:	4313      	orrs	r3, r2
2000d89a:	604b      	str	r3, [r1, #4]
      break;
2000d89c:	e03c      	b.n	2000d918 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_SRAM4_FULL_STOP) & ~SRAM_ID_MASK;
2000d89e:	687b      	ldr	r3, [r7, #4]
2000d8a0:	f003 0301 	and.w	r3, r3, #1
2000d8a4:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM4PDS_Pos));
2000d8a6:	4b1f      	ldr	r3, [pc, #124]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8a8:	685a      	ldr	r2, [r3, #4]
2000d8aa:	68fb      	ldr	r3, [r7, #12]
2000d8ac:	019b      	lsls	r3, r3, #6
2000d8ae:	491d      	ldr	r1, [pc, #116]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8b0:	4313      	orrs	r3, r2
2000d8b2:	604b      	str	r3, [r1, #4]
      break;
2000d8b4:	e030      	b.n	2000d918 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_ICACHE_FULL_STOP) & ~SRAM_ID_MASK;
2000d8b6:	687b      	ldr	r3, [r7, #4]
2000d8b8:	f003 0301 	and.w	r3, r3, #1
2000d8bc:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_ICRAMPDS_Pos));
2000d8be:	4b19      	ldr	r3, [pc, #100]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8c0:	685a      	ldr	r2, [r3, #4]
2000d8c2:	68fb      	ldr	r3, [r7, #12]
2000d8c4:	021b      	lsls	r3, r3, #8
2000d8c6:	4917      	ldr	r1, [pc, #92]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8c8:	4313      	orrs	r3, r2
2000d8ca:	604b      	str	r3, [r1, #4]
      break;
2000d8cc:	e024      	b.n	2000d918 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_DCACHE1_FULL_STOP) & ~SRAM_ID_MASK;
2000d8ce:	687b      	ldr	r3, [r7, #4]
2000d8d0:	f003 0301 	and.w	r3, r3, #1
2000d8d4:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_DC1RAMPDS_Pos));
2000d8d6:	4b13      	ldr	r3, [pc, #76]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8d8:	685a      	ldr	r2, [r3, #4]
2000d8da:	68fb      	ldr	r3, [r7, #12]
2000d8dc:	025b      	lsls	r3, r3, #9
2000d8de:	4911      	ldr	r1, [pc, #68]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8e0:	4313      	orrs	r3, r2
2000d8e2:	604b      	str	r3, [r1, #4]
      break;
2000d8e4:	e018      	b.n	2000d918 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_DMA2DRAM_FULL_STOP) & ~SRAM_ID_MASK;
2000d8e6:	687b      	ldr	r3, [r7, #4]
2000d8e8:	f003 0301 	and.w	r3, r3, #1
2000d8ec:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_DMA2DRAMPDS_Pos));
2000d8ee:	4b0d      	ldr	r3, [pc, #52]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8f0:	685a      	ldr	r2, [r3, #4]
2000d8f2:	68fb      	ldr	r3, [r7, #12]
2000d8f4:	029b      	lsls	r3, r3, #10
2000d8f6:	490b      	ldr	r1, [pc, #44]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8f8:	4313      	orrs	r3, r2
2000d8fa:	604b      	str	r3, [r1, #4]
      break;
2000d8fc:	e00c      	b.n	2000d918 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_PERIPHRAM_FULL_STOP) & ~SRAM_ID_MASK;
2000d8fe:	687b      	ldr	r3, [r7, #4]
2000d900:	f003 0301 	and.w	r3, r3, #1
2000d904:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_PRAMPDS_Pos));
2000d906:	4b07      	ldr	r3, [pc, #28]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d908:	685a      	ldr	r2, [r3, #4]
2000d90a:	68fb      	ldr	r3, [r7, #12]
2000d90c:	02db      	lsls	r3, r3, #11
2000d90e:	4905      	ldr	r1, [pc, #20]	@ (2000d924 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d910:	4313      	orrs	r3, r2
2000d912:	604b      	str	r3, [r1, #4]
      break;
2000d914:	e000      	b.n	2000d918 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      return;
2000d916:	bf00      	nop
      break;
    }
  }
}
2000d918:	3714      	adds	r7, #20
2000d91a:	46bd      	mov	sp, r7
2000d91c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d920:	4770      	bx	lr
2000d922:	bf00      	nop
2000d924:	46020800 	.word	0x46020800

2000d928 <HAL_PWREx_EnableRAMsContentRunRetention>:
  *                        @arg PWR_SRAM6_FULL_RUN : SRAM6 full content retention (available only for
  *                                                            STM32U5Fxxx and STM32U5Gxxx devices).
  * @retval None.
  */
void HAL_PWREx_EnableRAMsContentRunRetention(uint32_t RAMSelection)
{
2000d928:	b480      	push	{r7}
2000d92a:	b083      	sub	sp, #12
2000d92c:	af00      	add	r7, sp, #0
2000d92e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_RAM_RUN_RETENTION(RAMSelection));

  /* Enable RAM retention in Run mode */
  CLEAR_BIT(PWR->CR1, RAMSelection);
2000d930:	4b06      	ldr	r3, [pc, #24]	@ (2000d94c <HAL_PWREx_EnableRAMsContentRunRetention+0x24>)
2000d932:	681a      	ldr	r2, [r3, #0]
2000d934:	687b      	ldr	r3, [r7, #4]
2000d936:	43db      	mvns	r3, r3
2000d938:	4904      	ldr	r1, [pc, #16]	@ (2000d94c <HAL_PWREx_EnableRAMsContentRunRetention+0x24>)
2000d93a:	4013      	ands	r3, r2
2000d93c:	600b      	str	r3, [r1, #0]
}
2000d93e:	bf00      	nop
2000d940:	370c      	adds	r7, #12
2000d942:	46bd      	mov	sp, r7
2000d944:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d948:	4770      	bx	lr
2000d94a:	bf00      	nop
2000d94c:	46020800 	.word	0x46020800

2000d950 <HAL_PWREx_DisableRAMsContentRunRetention>:
  *                        @arg PWR_SRAM6_FULL_RUN : SRAM6 full content retention (available only for
  *                                                            STM32U5Fxxx and STM32U5Gxxx devices).
  * @retval None.
  */
void HAL_PWREx_DisableRAMsContentRunRetention(uint32_t RAMSelection)
{
2000d950:	b480      	push	{r7}
2000d952:	b083      	sub	sp, #12
2000d954:	af00      	add	r7, sp, #0
2000d956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_RAM_RUN_RETENTION(RAMSelection));

  /* Disable RAM retention in Run mode */
  SET_BIT(PWR->CR1, RAMSelection);
2000d958:	4b05      	ldr	r3, [pc, #20]	@ (2000d970 <HAL_PWREx_DisableRAMsContentRunRetention+0x20>)
2000d95a:	681a      	ldr	r2, [r3, #0]
2000d95c:	4904      	ldr	r1, [pc, #16]	@ (2000d970 <HAL_PWREx_DisableRAMsContentRunRetention+0x20>)
2000d95e:	687b      	ldr	r3, [r7, #4]
2000d960:	4313      	orrs	r3, r2
2000d962:	600b      	str	r3, [r1, #0]
}
2000d964:	bf00      	nop
2000d966:	370c      	adds	r7, #12
2000d968:	46bd      	mov	sp, r7
2000d96a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d96e:	4770      	bx	lr
2000d970:	46020800 	.word	0x46020800

2000d974 <HAL_PWREx_EnableBkupRAMRetention>:
  * @note   This bit can be enabled only when LDO regulator is selected as
  *         source supply.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkupRAMRetention(void)
{
2000d974:	b580      	push	{r7, lr}
2000d976:	af00      	add	r7, sp, #0
  /*
    Backup RAM retention in Standby, Shutdown and VBAT should be enabled
    when the Vcore is alimented by the LDO regulator
  */
  if (HAL_PWREx_GetSupplyConfig() == PWR_LDO_SUPPLY)
2000d978:	f7ff f95a 	bl	2000cc30 <HAL_PWREx_GetSupplyConfig>
2000d97c:	4603      	mov	r3, r0
2000d97e:	2b00      	cmp	r3, #0
2000d980:	d107      	bne.n	2000d992 <HAL_PWREx_EnableBkupRAMRetention+0x1e>
  {
    SET_BIT(PWR->BDCR1, PWR_BDCR1_BREN);
2000d982:	4b05      	ldr	r3, [pc, #20]	@ (2000d998 <HAL_PWREx_EnableBkupRAMRetention+0x24>)
2000d984:	6a1b      	ldr	r3, [r3, #32]
2000d986:	4a04      	ldr	r2, [pc, #16]	@ (2000d998 <HAL_PWREx_EnableBkupRAMRetention+0x24>)
2000d988:	f043 0301 	orr.w	r3, r3, #1
2000d98c:	6213      	str	r3, [r2, #32]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
2000d98e:	2300      	movs	r3, #0
2000d990:	e000      	b.n	2000d994 <HAL_PWREx_EnableBkupRAMRetention+0x20>
    return HAL_ERROR;
2000d992:	2301      	movs	r3, #1
}
2000d994:	4618      	mov	r0, r3
2000d996:	bd80      	pop	{r7, pc}
2000d998:	46020800 	.word	0x46020800

2000d99c <HAL_PWREx_DisableBkupRAMRetention>:
  *         Stop modes. However, its content is lost in Standby, Shutdown and
  *         VBAT modes. This bit can be writte
  * @retval None.
  */
void HAL_PWREx_DisableBkupRAMRetention(void)
{
2000d99c:	b480      	push	{r7}
2000d99e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->BDCR1, PWR_BDCR1_BREN);
2000d9a0:	4b05      	ldr	r3, [pc, #20]	@ (2000d9b8 <HAL_PWREx_DisableBkupRAMRetention+0x1c>)
2000d9a2:	6a1b      	ldr	r3, [r3, #32]
2000d9a4:	4a04      	ldr	r2, [pc, #16]	@ (2000d9b8 <HAL_PWREx_DisableBkupRAMRetention+0x1c>)
2000d9a6:	f023 0301 	bic.w	r3, r3, #1
2000d9aa:	6213      	str	r3, [r2, #32]
}
2000d9ac:	bf00      	nop
2000d9ae:	46bd      	mov	sp, r7
2000d9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d9b4:	4770      	bx	lr
2000d9b6:	bf00      	nop
2000d9b8:	46020800 	.word	0x46020800

2000d9bc <HAL_PWREx_EnableFlashFastWakeUp>:
  *         mode in Stop 0 and Stop 1 modes, which offers a faster startup time
  *         with higher consumption.
  * @retval None.
  */
void HAL_PWREx_EnableFlashFastWakeUp(void)
{
2000d9bc:	b480      	push	{r7}
2000d9be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_FLASHFWU);
2000d9c0:	4b05      	ldr	r3, [pc, #20]	@ (2000d9d8 <HAL_PWREx_EnableFlashFastWakeUp+0x1c>)
2000d9c2:	685b      	ldr	r3, [r3, #4]
2000d9c4:	4a04      	ldr	r2, [pc, #16]	@ (2000d9d8 <HAL_PWREx_EnableFlashFastWakeUp+0x1c>)
2000d9c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
2000d9ca:	6053      	str	r3, [r2, #4]
}
2000d9cc:	bf00      	nop
2000d9ce:	46bd      	mov	sp, r7
2000d9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d9d4:	4770      	bx	lr
2000d9d6:	bf00      	nop
2000d9d8:	46020800 	.word	0x46020800

2000d9dc <HAL_PWREx_DisableFlashFastWakeUp>:
  *         mode in Stop 0 and Stop 1 modes, which causes a slower startup time
  *         with lower consumption.
  * @retval None.
  */
void HAL_PWREx_DisableFlashFastWakeUp(void)
{
2000d9dc:	b480      	push	{r7}
2000d9de:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_FLASHFWU);
2000d9e0:	4b05      	ldr	r3, [pc, #20]	@ (2000d9f8 <HAL_PWREx_DisableFlashFastWakeUp+0x1c>)
2000d9e2:	685b      	ldr	r3, [r3, #4]
2000d9e4:	4a04      	ldr	r2, [pc, #16]	@ (2000d9f8 <HAL_PWREx_DisableFlashFastWakeUp+0x1c>)
2000d9e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000d9ea:	6053      	str	r3, [r2, #4]
}
2000d9ec:	bf00      	nop
2000d9ee:	46bd      	mov	sp, r7
2000d9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d9f4:	4770      	bx	lr
2000d9f6:	bf00      	nop
2000d9f8:	46020800 	.word	0x46020800

2000d9fc <HAL_PWREx_EnableSRAM4FastWakeUp>:
  *         Stop 0, Stop 1 and Stop 2 modes, and also increases the LPDMA access time
  *         to SRAM4 during Stop modes.
  * @retval None.
  */
void HAL_PWREx_EnableSRAM4FastWakeUp(void)
{
2000d9fc:	b480      	push	{r7}
2000d9fe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_SRAM4FWU);
2000da00:	4b05      	ldr	r3, [pc, #20]	@ (2000da18 <HAL_PWREx_EnableSRAM4FastWakeUp+0x1c>)
2000da02:	685b      	ldr	r3, [r3, #4]
2000da04:	4a04      	ldr	r2, [pc, #16]	@ (2000da18 <HAL_PWREx_EnableSRAM4FastWakeUp+0x1c>)
2000da06:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
2000da0a:	6053      	str	r3, [r2, #4]
}
2000da0c:	bf00      	nop
2000da0e:	46bd      	mov	sp, r7
2000da10:	f85d 7b04 	ldr.w	r7, [sp], #4
2000da14:	4770      	bx	lr
2000da16:	bf00      	nop
2000da18:	46020800 	.word	0x46020800

2000da1c <HAL_PWREx_DisableSRAM4FastWakeUp>:
  *         Stop 0, Stop 1 and Stop 2 modes, and also increases the LPDMA access time
  *         to SRAM4 during Stop modes.
  * @retval None.
  */
void HAL_PWREx_DisableSRAM4FastWakeUp(void)
{
2000da1c:	b480      	push	{r7}
2000da1e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_SRAM4FWU);
2000da20:	4b05      	ldr	r3, [pc, #20]	@ (2000da38 <HAL_PWREx_DisableSRAM4FastWakeUp+0x1c>)
2000da22:	685b      	ldr	r3, [r3, #4]
2000da24:	4a04      	ldr	r2, [pc, #16]	@ (2000da38 <HAL_PWREx_DisableSRAM4FastWakeUp+0x1c>)
2000da26:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
2000da2a:	6053      	str	r3, [r2, #4]
}
2000da2c:	bf00      	nop
2000da2e:	46bd      	mov	sp, r7
2000da30:	f85d 7b04 	ldr.w	r7, [sp], #4
2000da34:	4770      	bx	lr
2000da36:	bf00      	nop
2000da38:	46020800 	.word	0x46020800

2000da3c <HAL_PWREx_EnablePullUpPullDownConfig>:
  *         HAL_PWREx_EnableGPIOPullDown() API's ensure there is no conflict
  *         when setting PUy or PDy bit.
  * @retval None.
  */
void HAL_PWREx_EnablePullUpPullDownConfig(void)
{
2000da3c:	b480      	push	{r7}
2000da3e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->APCR, PWR_APCR_APC);
2000da40:	4b05      	ldr	r3, [pc, #20]	@ (2000da58 <HAL_PWREx_EnablePullUpPullDownConfig+0x1c>)
2000da42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000da44:	4a04      	ldr	r2, [pc, #16]	@ (2000da58 <HAL_PWREx_EnablePullUpPullDownConfig+0x1c>)
2000da46:	f043 0301 	orr.w	r3, r3, #1
2000da4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
2000da4c:	bf00      	nop
2000da4e:	46bd      	mov	sp, r7
2000da50:	f85d 7b04 	ldr.w	r7, [sp], #4
2000da54:	4770      	bx	lr
2000da56:	bf00      	nop
2000da58:	46020800 	.word	0x46020800

2000da5c <HAL_PWREx_DisablePullUpPullDownConfig>:
  *         defined in PWR_PUCRx and PWR_PDCRx registers are not applied in
  *         Standby and Shutdown modes.
  * @retval None.
  */
void HAL_PWREx_DisablePullUpPullDownConfig(void)
{
2000da5c:	b480      	push	{r7}
2000da5e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->APCR, PWR_APCR_APC);
2000da60:	4b05      	ldr	r3, [pc, #20]	@ (2000da78 <HAL_PWREx_DisablePullUpPullDownConfig+0x1c>)
2000da62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000da64:	4a04      	ldr	r2, [pc, #16]	@ (2000da78 <HAL_PWREx_DisablePullUpPullDownConfig+0x1c>)
2000da66:	f023 0301 	bic.w	r3, r3, #1
2000da6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
2000da6c:	bf00      	nop
2000da6e:	46bd      	mov	sp, r7
2000da70:	f85d 7b04 	ldr.w	r7, [sp], #4
2000da74:	4770      	bx	lr
2000da76:	bf00      	nop
2000da78:	46020800 	.word	0x46020800

2000da7c <HAL_PWREx_EnableGPIOPullUp>:
  *                     This parameter can be a value of
  *                     @ref PWREx_GPIO_Pin_Mask.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO_Port, uint32_t GPIO_Pin)
{
2000da7c:	b480      	push	{r7}
2000da7e:	b083      	sub	sp, #12
2000da80:	af00      	add	r7, sp, #0
2000da82:	6078      	str	r0, [r7, #4]
2000da84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_GPIO_PORT(GPIO_Port));
  assert_param(IS_PWR_GPIO_PIN_MASK(GPIO_Pin));

  /* Check GPIO port */
  switch (GPIO_Port)
2000da86:	687b      	ldr	r3, [r7, #4]
2000da88:	2b08      	cmp	r3, #8
2000da8a:	f200 80a7 	bhi.w	2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x160>
2000da8e:	a201      	add	r2, pc, #4	@ (adr r2, 2000da94 <HAL_PWREx_EnableGPIOPullUp+0x18>)
2000da90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000da94:	2000dab9 	.word	0x2000dab9
2000da98:	2000dadd 	.word	0x2000dadd
2000da9c:	2000dafd 	.word	0x2000dafd
2000daa0:	2000db19 	.word	0x2000db19
2000daa4:	2000db35 	.word	0x2000db35
2000daa8:	2000db51 	.word	0x2000db51
2000daac:	2000db6d 	.word	0x2000db6d
2000dab0:	2000db91 	.word	0x2000db91
2000dab4:	2000dbb5 	.word	0x2000dbb5
  {
    case PWR_GPIO_A: /* Apply Pull Up to GPIO port A */
      SET_BIT(PWR->PUCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_14))));
2000dab8:	4b4d      	ldr	r3, [pc, #308]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000daba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
2000dabc:	683b      	ldr	r3, [r7, #0]
2000dabe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000dac2:	494b      	ldr	r1, [pc, #300]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dac4:	4313      	orrs	r3, r2
2000dac6:	650b      	str	r3, [r1, #80]	@ 0x50
      CLEAR_BIT(PWR->PDCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
2000dac8:	4b49      	ldr	r3, [pc, #292]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000daca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
2000dacc:	683b      	ldr	r3, [r7, #0]
2000dace:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
2000dad2:	43db      	mvns	r3, r3
2000dad4:	4946      	ldr	r1, [pc, #280]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dad6:	4013      	ands	r3, r2
2000dad8:	654b      	str	r3, [r1, #84]	@ 0x54
      break;
2000dada:	e081      	b.n	2000dbe0 <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_B: /* Apply Pull Up to GPIO port B */
      SET_BIT(PWR->PUCRB, GPIO_Pin);
2000dadc:	4b44      	ldr	r3, [pc, #272]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dade:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
2000dae0:	4943      	ldr	r1, [pc, #268]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dae2:	683b      	ldr	r3, [r7, #0]
2000dae4:	4313      	orrs	r3, r2
2000dae6:	658b      	str	r3, [r1, #88]	@ 0x58
      CLEAR_BIT(PWR->PDCRB, (GPIO_Pin & (~(PWR_GPIO_BIT_4))));
2000dae8:	4b41      	ldr	r3, [pc, #260]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000daea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
2000daec:	683b      	ldr	r3, [r7, #0]
2000daee:	f023 0310 	bic.w	r3, r3, #16
2000daf2:	43db      	mvns	r3, r3
2000daf4:	493e      	ldr	r1, [pc, #248]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000daf6:	4013      	ands	r3, r2
2000daf8:	65cb      	str	r3, [r1, #92]	@ 0x5c
      break;
2000dafa:	e071      	b.n	2000dbe0 <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_C: /* Apply Pull Up to GPIO port C */
      SET_BIT(PWR->PUCRC, GPIO_Pin);
2000dafc:	4b3c      	ldr	r3, [pc, #240]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dafe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
2000db00:	493b      	ldr	r1, [pc, #236]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db02:	683b      	ldr	r3, [r7, #0]
2000db04:	4313      	orrs	r3, r2
2000db06:	660b      	str	r3, [r1, #96]	@ 0x60
      CLEAR_BIT(PWR->PDCRC, GPIO_Pin);
2000db08:	4b39      	ldr	r3, [pc, #228]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db0a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
2000db0c:	683b      	ldr	r3, [r7, #0]
2000db0e:	43db      	mvns	r3, r3
2000db10:	4937      	ldr	r1, [pc, #220]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db12:	4013      	ands	r3, r2
2000db14:	664b      	str	r3, [r1, #100]	@ 0x64
      break;
2000db16:	e063      	b.n	2000dbe0 <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_D: /* Apply Pull Up to GPIO port D */
      SET_BIT(PWR->PUCRD, GPIO_Pin);
2000db18:	4b35      	ldr	r3, [pc, #212]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db1a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
2000db1c:	4934      	ldr	r1, [pc, #208]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db1e:	683b      	ldr	r3, [r7, #0]
2000db20:	4313      	orrs	r3, r2
2000db22:	668b      	str	r3, [r1, #104]	@ 0x68
      CLEAR_BIT(PWR->PDCRD, GPIO_Pin);
2000db24:	4b32      	ldr	r3, [pc, #200]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db26:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
2000db28:	683b      	ldr	r3, [r7, #0]
2000db2a:	43db      	mvns	r3, r3
2000db2c:	4930      	ldr	r1, [pc, #192]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db2e:	4013      	ands	r3, r2
2000db30:	66cb      	str	r3, [r1, #108]	@ 0x6c
      break;
2000db32:	e055      	b.n	2000dbe0 <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_E: /* Apply Pull Up to GPIO port E */
      SET_BIT(PWR->PUCRE, GPIO_Pin);
2000db34:	4b2e      	ldr	r3, [pc, #184]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db36:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
2000db38:	492d      	ldr	r1, [pc, #180]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db3a:	683b      	ldr	r3, [r7, #0]
2000db3c:	4313      	orrs	r3, r2
2000db3e:	670b      	str	r3, [r1, #112]	@ 0x70
      CLEAR_BIT(PWR->PDCRE, GPIO_Pin);
2000db40:	4b2b      	ldr	r3, [pc, #172]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db42:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
2000db44:	683b      	ldr	r3, [r7, #0]
2000db46:	43db      	mvns	r3, r3
2000db48:	4929      	ldr	r1, [pc, #164]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db4a:	4013      	ands	r3, r2
2000db4c:	674b      	str	r3, [r1, #116]	@ 0x74
      break;
2000db4e:	e047      	b.n	2000dbe0 <HAL_PWREx_EnableGPIOPullUp+0x164>

#ifdef PWR_PUCRF_PU0
    case PWR_GPIO_F: /* Apply Pull Up to GPIO port F */
      SET_BIT(PWR->PUCRF, GPIO_Pin);
2000db50:	4b27      	ldr	r3, [pc, #156]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db52:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
2000db54:	4926      	ldr	r1, [pc, #152]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db56:	683b      	ldr	r3, [r7, #0]
2000db58:	4313      	orrs	r3, r2
2000db5a:	678b      	str	r3, [r1, #120]	@ 0x78
      CLEAR_BIT(PWR->PDCRF, GPIO_Pin);
2000db5c:	4b24      	ldr	r3, [pc, #144]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db5e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
2000db60:	683b      	ldr	r3, [r7, #0]
2000db62:	43db      	mvns	r3, r3
2000db64:	4922      	ldr	r1, [pc, #136]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db66:	4013      	ands	r3, r2
2000db68:	67cb      	str	r3, [r1, #124]	@ 0x7c
      break;
2000db6a:	e039      	b.n	2000dbe0 <HAL_PWREx_EnableGPIOPullUp+0x164>
#endif /* PWR_PUCRF_PU0 */

    case PWR_GPIO_G: /* Apply Pull Up to GPIO port G */
      SET_BIT(PWR->PUCRG, GPIO_Pin);
2000db6c:	4b20      	ldr	r3, [pc, #128]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db6e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
2000db72:	491f      	ldr	r1, [pc, #124]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db74:	683b      	ldr	r3, [r7, #0]
2000db76:	4313      	orrs	r3, r2
2000db78:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
      CLEAR_BIT(PWR->PDCRG, GPIO_Pin);
2000db7c:	4b1c      	ldr	r3, [pc, #112]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db7e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
2000db82:	683b      	ldr	r3, [r7, #0]
2000db84:	43db      	mvns	r3, r3
2000db86:	491a      	ldr	r1, [pc, #104]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db88:	4013      	ands	r3, r2
2000db8a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      break;
2000db8e:	e027      	b.n	2000dbe0 <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_H: /* Apply Pull Up to GPIO port H */
      SET_BIT(PWR->PUCRH, GPIO_Pin);
2000db90:	4b17      	ldr	r3, [pc, #92]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db92:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
2000db96:	4916      	ldr	r1, [pc, #88]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db98:	683b      	ldr	r3, [r7, #0]
2000db9a:	4313      	orrs	r3, r2
2000db9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      CLEAR_BIT(PWR->PDCRH, GPIO_Pin);
2000dba0:	4b13      	ldr	r3, [pc, #76]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dba2:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
2000dba6:	683b      	ldr	r3, [r7, #0]
2000dba8:	43db      	mvns	r3, r3
2000dbaa:	4911      	ldr	r1, [pc, #68]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dbac:	4013      	ands	r3, r2
2000dbae:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
      break;
2000dbb2:	e015      	b.n	2000dbe0 <HAL_PWREx_EnableGPIOPullUp+0x164>

#ifdef PWR_PUCRI_PU0
    case PWR_GPIO_I: /* Apply Pull Up to GPIO port I */
      SET_BIT(PWR->PUCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000dbb4:	4b0e      	ldr	r3, [pc, #56]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dbb6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
2000dbba:	683b      	ldr	r3, [r7, #0]
2000dbbc:	b2db      	uxtb	r3, r3
2000dbbe:	490c      	ldr	r1, [pc, #48]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dbc0:	4313      	orrs	r3, r2
2000dbc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      CLEAR_BIT(PWR->PDCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000dbc6:	4b0a      	ldr	r3, [pc, #40]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dbc8:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
2000dbcc:	683b      	ldr	r3, [r7, #0]
2000dbce:	b2db      	uxtb	r3, r3
2000dbd0:	43db      	mvns	r3, r3
2000dbd2:	4907      	ldr	r1, [pc, #28]	@ (2000dbf0 <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dbd4:	4013      	ands	r3, r2
2000dbd6:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      break;
2000dbda:	e001      	b.n	2000dbe0 <HAL_PWREx_EnableGPIOPullUp+0x164>
      CLEAR_BIT(PWR->PDCRJ, (GPIO_Pin & PWR_PORTJ_AVAILABLE_PINS));
      break;
#endif /* defined (PWR_PUCRJ_PU0) */

    default:
      return HAL_ERROR;
2000dbdc:	2301      	movs	r3, #1
2000dbde:	e000      	b.n	2000dbe2 <HAL_PWREx_EnableGPIOPullUp+0x166>
      break;
  }

  return HAL_OK;
2000dbe0:	2300      	movs	r3, #0
}
2000dbe2:	4618      	mov	r0, r3
2000dbe4:	370c      	adds	r7, #12
2000dbe6:	46bd      	mov	sp, r7
2000dbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
2000dbec:	4770      	bx	lr
2000dbee:	bf00      	nop
2000dbf0:	46020800 	.word	0x46020800

2000dbf4 <HAL_PWREx_DisableGPIOPullUp>:
  *                     This parameter can be a value of
  *                     @ref PWREx_GPIO_Pin_Mask.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO_Port, uint32_t GPIO_Pin)
{
2000dbf4:	b480      	push	{r7}
2000dbf6:	b083      	sub	sp, #12
2000dbf8:	af00      	add	r7, sp, #0
2000dbfa:	6078      	str	r0, [r7, #4]
2000dbfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_GPIO_PORT(GPIO_Port));
  assert_param(IS_PWR_GPIO_PIN_MASK(GPIO_Pin));

  /* Check GPIO port */
  switch (GPIO_Port)
2000dbfe:	687b      	ldr	r3, [r7, #4]
2000dc00:	2b08      	cmp	r3, #8
2000dc02:	d866      	bhi.n	2000dcd2 <HAL_PWREx_DisableGPIOPullUp+0xde>
2000dc04:	a201      	add	r2, pc, #4	@ (adr r2, 2000dc0c <HAL_PWREx_DisableGPIOPullUp+0x18>)
2000dc06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000dc0a:	bf00      	nop
2000dc0c:	2000dc31 	.word	0x2000dc31
2000dc10:	2000dc45 	.word	0x2000dc45
2000dc14:	2000dc55 	.word	0x2000dc55
2000dc18:	2000dc65 	.word	0x2000dc65
2000dc1c:	2000dc75 	.word	0x2000dc75
2000dc20:	2000dc85 	.word	0x2000dc85
2000dc24:	2000dc95 	.word	0x2000dc95
2000dc28:	2000dca9 	.word	0x2000dca9
2000dc2c:	2000dcbd 	.word	0x2000dcbd
  {
    case PWR_GPIO_A: /* Disable Pull Up for GPIO port A */
      CLEAR_BIT(PWR->PUCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_14))));
2000dc30:	4b2c      	ldr	r3, [pc, #176]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc32:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
2000dc34:	683b      	ldr	r3, [r7, #0]
2000dc36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000dc3a:	43db      	mvns	r3, r3
2000dc3c:	4929      	ldr	r1, [pc, #164]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc3e:	4013      	ands	r3, r2
2000dc40:	650b      	str	r3, [r1, #80]	@ 0x50
      break;
2000dc42:	e048      	b.n	2000dcd6 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_B: /* Disable Pull Up for GPIO port B */
      CLEAR_BIT(PWR->PUCRB, GPIO_Pin);
2000dc44:	4b27      	ldr	r3, [pc, #156]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc46:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
2000dc48:	683b      	ldr	r3, [r7, #0]
2000dc4a:	43db      	mvns	r3, r3
2000dc4c:	4925      	ldr	r1, [pc, #148]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc4e:	4013      	ands	r3, r2
2000dc50:	658b      	str	r3, [r1, #88]	@ 0x58
      break;
2000dc52:	e040      	b.n	2000dcd6 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_C: /* Disable Pull Up for GPIO port C */
      CLEAR_BIT(PWR->PUCRC, GPIO_Pin);
2000dc54:	4b23      	ldr	r3, [pc, #140]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc56:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
2000dc58:	683b      	ldr	r3, [r7, #0]
2000dc5a:	43db      	mvns	r3, r3
2000dc5c:	4921      	ldr	r1, [pc, #132]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc5e:	4013      	ands	r3, r2
2000dc60:	660b      	str	r3, [r1, #96]	@ 0x60
      break;
2000dc62:	e038      	b.n	2000dcd6 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_D: /* Disable Pull Up for GPIO port D */
      CLEAR_BIT(PWR->PUCRD, GPIO_Pin);
2000dc64:	4b1f      	ldr	r3, [pc, #124]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc66:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
2000dc68:	683b      	ldr	r3, [r7, #0]
2000dc6a:	43db      	mvns	r3, r3
2000dc6c:	491d      	ldr	r1, [pc, #116]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc6e:	4013      	ands	r3, r2
2000dc70:	668b      	str	r3, [r1, #104]	@ 0x68
      break;
2000dc72:	e030      	b.n	2000dcd6 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_E: /* Disable Pull Up for GPIO port E */
      CLEAR_BIT(PWR->PUCRE, GPIO_Pin);
2000dc74:	4b1b      	ldr	r3, [pc, #108]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc76:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
2000dc78:	683b      	ldr	r3, [r7, #0]
2000dc7a:	43db      	mvns	r3, r3
2000dc7c:	4919      	ldr	r1, [pc, #100]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc7e:	4013      	ands	r3, r2
2000dc80:	670b      	str	r3, [r1, #112]	@ 0x70
      break;
2000dc82:	e028      	b.n	2000dcd6 <HAL_PWREx_DisableGPIOPullUp+0xe2>

#ifdef PWR_PUCRF_PU0
    case PWR_GPIO_F: /* Disable Pull Up for GPIO port F */
      CLEAR_BIT(PWR->PUCRF, GPIO_Pin);
2000dc84:	4b17      	ldr	r3, [pc, #92]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc86:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
2000dc88:	683b      	ldr	r3, [r7, #0]
2000dc8a:	43db      	mvns	r3, r3
2000dc8c:	4915      	ldr	r1, [pc, #84]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc8e:	4013      	ands	r3, r2
2000dc90:	678b      	str	r3, [r1, #120]	@ 0x78
      break;
2000dc92:	e020      	b.n	2000dcd6 <HAL_PWREx_DisableGPIOPullUp+0xe2>
#endif /* PWR_PUCRF_PU0 */

    case PWR_GPIO_G: /* Disable Pull Up for GPIO port G */
      CLEAR_BIT(PWR->PUCRG, GPIO_Pin);
2000dc94:	4b13      	ldr	r3, [pc, #76]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc96:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
2000dc9a:	683b      	ldr	r3, [r7, #0]
2000dc9c:	43db      	mvns	r3, r3
2000dc9e:	4911      	ldr	r1, [pc, #68]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dca0:	4013      	ands	r3, r2
2000dca2:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
      break;
2000dca6:	e016      	b.n	2000dcd6 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_H: /* Disable Pull Up for GPIO port H */
      CLEAR_BIT(PWR->PUCRH, GPIO_Pin);
2000dca8:	4b0e      	ldr	r3, [pc, #56]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dcaa:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
2000dcae:	683b      	ldr	r3, [r7, #0]
2000dcb0:	43db      	mvns	r3, r3
2000dcb2:	490c      	ldr	r1, [pc, #48]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dcb4:	4013      	ands	r3, r2
2000dcb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      break;
2000dcba:	e00c      	b.n	2000dcd6 <HAL_PWREx_DisableGPIOPullUp+0xe2>

#ifdef PWR_PUCRI_PU0
    case PWR_GPIO_I: /* Disable Pull Up for GPIO port I */
      CLEAR_BIT(PWR->PUCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000dcbc:	4b09      	ldr	r3, [pc, #36]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dcbe:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
2000dcc2:	683b      	ldr	r3, [r7, #0]
2000dcc4:	b2db      	uxtb	r3, r3
2000dcc6:	43db      	mvns	r3, r3
2000dcc8:	4906      	ldr	r1, [pc, #24]	@ (2000dce4 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dcca:	4013      	ands	r3, r2
2000dccc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      break;
2000dcd0:	e001      	b.n	2000dcd6 <HAL_PWREx_DisableGPIOPullUp+0xe2>
      CLEAR_BIT(PWR->PUCRJ, (GPIO_Pin & PWR_PORTJ_AVAILABLE_PINS));
      break;
#endif /* defined (PWR_PUCRJ_PU0) */

    default:
      return HAL_ERROR;
2000dcd2:	2301      	movs	r3, #1
2000dcd4:	e000      	b.n	2000dcd8 <HAL_PWREx_DisableGPIOPullUp+0xe4>
      break;
  }

  return HAL_OK;
2000dcd6:	2300      	movs	r3, #0
}
2000dcd8:	4618      	mov	r0, r3
2000dcda:	370c      	adds	r7, #12
2000dcdc:	46bd      	mov	sp, r7
2000dcde:	f85d 7b04 	ldr.w	r7, [sp], #4
2000dce2:	4770      	bx	lr
2000dce4:	46020800 	.word	0x46020800

2000dce8 <HAL_PWREx_EnableGPIOPullDown>:
  *                     This parameter can be a value of
  *                     @ref PWREx_GPIO_Pin_Mask.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO_Port, uint32_t GPIO_Pin)
{
2000dce8:	b480      	push	{r7}
2000dcea:	b083      	sub	sp, #12
2000dcec:	af00      	add	r7, sp, #0
2000dcee:	6078      	str	r0, [r7, #4]
2000dcf0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_GPIO_PORT(GPIO_Port));
  assert_param(IS_PWR_GPIO_PIN_MASK(GPIO_Pin));

  /* Check GPIO port */
  switch (GPIO_Port)
2000dcf2:	687b      	ldr	r3, [r7, #4]
2000dcf4:	2b08      	cmp	r3, #8
2000dcf6:	f200 80a7 	bhi.w	2000de48 <HAL_PWREx_EnableGPIOPullDown+0x160>
2000dcfa:	a201      	add	r2, pc, #4	@ (adr r2, 2000dd00 <HAL_PWREx_EnableGPIOPullDown+0x18>)
2000dcfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000dd00:	2000dd25 	.word	0x2000dd25
2000dd04:	2000dd49 	.word	0x2000dd49
2000dd08:	2000dd69 	.word	0x2000dd69
2000dd0c:	2000dd85 	.word	0x2000dd85
2000dd10:	2000dda1 	.word	0x2000dda1
2000dd14:	2000ddbd 	.word	0x2000ddbd
2000dd18:	2000ddd9 	.word	0x2000ddd9
2000dd1c:	2000ddfd 	.word	0x2000ddfd
2000dd20:	2000de21 	.word	0x2000de21
  {
    case PWR_GPIO_A: /* Apply Pull Down to GPIO port A */
      SET_BIT(PWR->PDCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
2000dd24:	4b4d      	ldr	r3, [pc, #308]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd26:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
2000dd28:	683b      	ldr	r3, [r7, #0]
2000dd2a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
2000dd2e:	494b      	ldr	r1, [pc, #300]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd30:	4313      	orrs	r3, r2
2000dd32:	654b      	str	r3, [r1, #84]	@ 0x54
      CLEAR_BIT(PWR->PUCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_14))));
2000dd34:	4b49      	ldr	r3, [pc, #292]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd36:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
2000dd38:	683b      	ldr	r3, [r7, #0]
2000dd3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000dd3e:	43db      	mvns	r3, r3
2000dd40:	4946      	ldr	r1, [pc, #280]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd42:	4013      	ands	r3, r2
2000dd44:	650b      	str	r3, [r1, #80]	@ 0x50
      break;
2000dd46:	e081      	b.n	2000de4c <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_B: /* Apply Pull Down to GPIO port B */
      SET_BIT(PWR->PDCRB, (GPIO_Pin & (~(PWR_GPIO_BIT_4))));
2000dd48:	4b44      	ldr	r3, [pc, #272]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd4a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
2000dd4c:	683b      	ldr	r3, [r7, #0]
2000dd4e:	f023 0310 	bic.w	r3, r3, #16
2000dd52:	4942      	ldr	r1, [pc, #264]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd54:	4313      	orrs	r3, r2
2000dd56:	65cb      	str	r3, [r1, #92]	@ 0x5c
      CLEAR_BIT(PWR->PUCRB, GPIO_Pin);
2000dd58:	4b40      	ldr	r3, [pc, #256]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd5a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
2000dd5c:	683b      	ldr	r3, [r7, #0]
2000dd5e:	43db      	mvns	r3, r3
2000dd60:	493e      	ldr	r1, [pc, #248]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd62:	4013      	ands	r3, r2
2000dd64:	658b      	str	r3, [r1, #88]	@ 0x58
      break;
2000dd66:	e071      	b.n	2000de4c <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_C: /* Apply Pull Down to GPIO port C */
      SET_BIT(PWR->PDCRC, GPIO_Pin);
2000dd68:	4b3c      	ldr	r3, [pc, #240]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd6a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
2000dd6c:	493b      	ldr	r1, [pc, #236]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd6e:	683b      	ldr	r3, [r7, #0]
2000dd70:	4313      	orrs	r3, r2
2000dd72:	664b      	str	r3, [r1, #100]	@ 0x64
      CLEAR_BIT(PWR->PUCRC, GPIO_Pin);
2000dd74:	4b39      	ldr	r3, [pc, #228]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd76:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
2000dd78:	683b      	ldr	r3, [r7, #0]
2000dd7a:	43db      	mvns	r3, r3
2000dd7c:	4937      	ldr	r1, [pc, #220]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd7e:	4013      	ands	r3, r2
2000dd80:	660b      	str	r3, [r1, #96]	@ 0x60
      break;
2000dd82:	e063      	b.n	2000de4c <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_D: /* Apply Pull Down to GPIO port D */
      SET_BIT(PWR->PDCRD, GPIO_Pin);
2000dd84:	4b35      	ldr	r3, [pc, #212]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd86:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
2000dd88:	4934      	ldr	r1, [pc, #208]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd8a:	683b      	ldr	r3, [r7, #0]
2000dd8c:	4313      	orrs	r3, r2
2000dd8e:	66cb      	str	r3, [r1, #108]	@ 0x6c
      CLEAR_BIT(PWR->PUCRD, GPIO_Pin);
2000dd90:	4b32      	ldr	r3, [pc, #200]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd92:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
2000dd94:	683b      	ldr	r3, [r7, #0]
2000dd96:	43db      	mvns	r3, r3
2000dd98:	4930      	ldr	r1, [pc, #192]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd9a:	4013      	ands	r3, r2
2000dd9c:	668b      	str	r3, [r1, #104]	@ 0x68
      break;
2000dd9e:	e055      	b.n	2000de4c <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_E: /* Apply Pull Down to GPIO port E */
      SET_BIT(PWR->PDCRE, GPIO_Pin);
2000dda0:	4b2e      	ldr	r3, [pc, #184]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dda2:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
2000dda4:	492d      	ldr	r1, [pc, #180]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dda6:	683b      	ldr	r3, [r7, #0]
2000dda8:	4313      	orrs	r3, r2
2000ddaa:	674b      	str	r3, [r1, #116]	@ 0x74
      CLEAR_BIT(PWR->PUCRE, GPIO_Pin);
2000ddac:	4b2b      	ldr	r3, [pc, #172]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
2000ddb0:	683b      	ldr	r3, [r7, #0]
2000ddb2:	43db      	mvns	r3, r3
2000ddb4:	4929      	ldr	r1, [pc, #164]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddb6:	4013      	ands	r3, r2
2000ddb8:	670b      	str	r3, [r1, #112]	@ 0x70
      break;
2000ddba:	e047      	b.n	2000de4c <HAL_PWREx_EnableGPIOPullDown+0x164>

#ifdef PWR_PUCRF_PU0
    case PWR_GPIO_F: /* Apply Pull Down to GPIO port F */
      SET_BIT(PWR->PDCRF, GPIO_Pin);
2000ddbc:	4b27      	ldr	r3, [pc, #156]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddbe:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
2000ddc0:	4926      	ldr	r1, [pc, #152]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddc2:	683b      	ldr	r3, [r7, #0]
2000ddc4:	4313      	orrs	r3, r2
2000ddc6:	67cb      	str	r3, [r1, #124]	@ 0x7c
      CLEAR_BIT(PWR->PUCRF, GPIO_Pin);
2000ddc8:	4b24      	ldr	r3, [pc, #144]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddca:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
2000ddcc:	683b      	ldr	r3, [r7, #0]
2000ddce:	43db      	mvns	r3, r3
2000ddd0:	4922      	ldr	r1, [pc, #136]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddd2:	4013      	ands	r3, r2
2000ddd4:	678b      	str	r3, [r1, #120]	@ 0x78
      break;
2000ddd6:	e039      	b.n	2000de4c <HAL_PWREx_EnableGPIOPullDown+0x164>
#endif /* PWR_PUCRF_PU0 */

    case PWR_GPIO_G: /* Apply Pull Down to GPIO port G */
      SET_BIT(PWR->PDCRG, GPIO_Pin);
2000ddd8:	4b20      	ldr	r3, [pc, #128]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddda:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
2000ddde:	491f      	ldr	r1, [pc, #124]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dde0:	683b      	ldr	r3, [r7, #0]
2000dde2:	4313      	orrs	r3, r2
2000dde4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      CLEAR_BIT(PWR->PUCRG, GPIO_Pin);
2000dde8:	4b1c      	ldr	r3, [pc, #112]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddea:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
2000ddee:	683b      	ldr	r3, [r7, #0]
2000ddf0:	43db      	mvns	r3, r3
2000ddf2:	491a      	ldr	r1, [pc, #104]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddf4:	4013      	ands	r3, r2
2000ddf6:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
      break;
2000ddfa:	e027      	b.n	2000de4c <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_H: /* Apply Pull Down to GPIO port H */
      SET_BIT(PWR->PDCRH, GPIO_Pin);
2000ddfc:	4b17      	ldr	r3, [pc, #92]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddfe:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
2000de02:	4916      	ldr	r1, [pc, #88]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000de04:	683b      	ldr	r3, [r7, #0]
2000de06:	4313      	orrs	r3, r2
2000de08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
      CLEAR_BIT(PWR->PUCRH, GPIO_Pin);
2000de0c:	4b13      	ldr	r3, [pc, #76]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000de0e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
2000de12:	683b      	ldr	r3, [r7, #0]
2000de14:	43db      	mvns	r3, r3
2000de16:	4911      	ldr	r1, [pc, #68]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000de18:	4013      	ands	r3, r2
2000de1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      break;
2000de1e:	e015      	b.n	2000de4c <HAL_PWREx_EnableGPIOPullDown+0x164>

#ifdef PWR_PUCRI_PU0
    case PWR_GPIO_I: /* Apply Pull Down to GPIO port I */
      SET_BIT(PWR->PDCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000de20:	4b0e      	ldr	r3, [pc, #56]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000de22:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
2000de26:	683b      	ldr	r3, [r7, #0]
2000de28:	b2db      	uxtb	r3, r3
2000de2a:	490c      	ldr	r1, [pc, #48]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000de2c:	4313      	orrs	r3, r2
2000de2e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      CLEAR_BIT(PWR->PUCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000de32:	4b0a      	ldr	r3, [pc, #40]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000de34:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
2000de38:	683b      	ldr	r3, [r7, #0]
2000de3a:	b2db      	uxtb	r3, r3
2000de3c:	43db      	mvns	r3, r3
2000de3e:	4907      	ldr	r1, [pc, #28]	@ (2000de5c <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000de40:	4013      	ands	r3, r2
2000de42:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      break;
2000de46:	e001      	b.n	2000de4c <HAL_PWREx_EnableGPIOPullDown+0x164>
      CLEAR_BIT(PWR->PUCRJ, (GPIO_Pin & PWR_PORTJ_AVAILABLE_PINS));
      break;
#endif /* defined (PWR_PUCRJ_PU0) */

    default:
      return HAL_ERROR;
2000de48:	2301      	movs	r3, #1
2000de4a:	e000      	b.n	2000de4e <HAL_PWREx_EnableGPIOPullDown+0x166>
      break;
  }

  return HAL_OK;
2000de4c:	2300      	movs	r3, #0
}
2000de4e:	4618      	mov	r0, r3
2000de50:	370c      	adds	r7, #12
2000de52:	46bd      	mov	sp, r7
2000de54:	f85d 7b04 	ldr.w	r7, [sp], #4
2000de58:	4770      	bx	lr
2000de5a:	bf00      	nop
2000de5c:	46020800 	.word	0x46020800

2000de60 <HAL_PWREx_DisableGPIOPullDown>:
  *                     This parameter can be a value of
  *                     @ref PWREx_GPIO_Pin_Mask.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO_Port, uint32_t GPIO_Pin)
{
2000de60:	b480      	push	{r7}
2000de62:	b083      	sub	sp, #12
2000de64:	af00      	add	r7, sp, #0
2000de66:	6078      	str	r0, [r7, #4]
2000de68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_GPIO_PORT(GPIO_Port));
  assert_param(IS_PWR_GPIO_PIN_MASK(GPIO_Pin));

  /* Check GPIO port */
  switch (GPIO_Port)
2000de6a:	687b      	ldr	r3, [r7, #4]
2000de6c:	2b08      	cmp	r3, #8
2000de6e:	d868      	bhi.n	2000df42 <HAL_PWREx_DisableGPIOPullDown+0xe2>
2000de70:	a201      	add	r2, pc, #4	@ (adr r2, 2000de78 <HAL_PWREx_DisableGPIOPullDown+0x18>)
2000de72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000de76:	bf00      	nop
2000de78:	2000de9d 	.word	0x2000de9d
2000de7c:	2000deb1 	.word	0x2000deb1
2000de80:	2000dec5 	.word	0x2000dec5
2000de84:	2000ded5 	.word	0x2000ded5
2000de88:	2000dee5 	.word	0x2000dee5
2000de8c:	2000def5 	.word	0x2000def5
2000de90:	2000df05 	.word	0x2000df05
2000de94:	2000df19 	.word	0x2000df19
2000de98:	2000df2d 	.word	0x2000df2d
  {
    case PWR_GPIO_A: /* Disable Pull Down for GPIO port A */
      CLEAR_BIT(PWR->PDCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
2000de9c:	4b2d      	ldr	r3, [pc, #180]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000de9e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
2000dea0:	683b      	ldr	r3, [r7, #0]
2000dea2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
2000dea6:	43db      	mvns	r3, r3
2000dea8:	492a      	ldr	r1, [pc, #168]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000deaa:	4013      	ands	r3, r2
2000deac:	654b      	str	r3, [r1, #84]	@ 0x54
      break;
2000deae:	e04a      	b.n	2000df46 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_B: /* Disable Pull Down for GPIO port B */
      CLEAR_BIT(PWR->PDCRB, (GPIO_Pin & (~(PWR_GPIO_BIT_4))));
2000deb0:	4b28      	ldr	r3, [pc, #160]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000deb2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
2000deb4:	683b      	ldr	r3, [r7, #0]
2000deb6:	f023 0310 	bic.w	r3, r3, #16
2000deba:	43db      	mvns	r3, r3
2000debc:	4925      	ldr	r1, [pc, #148]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000debe:	4013      	ands	r3, r2
2000dec0:	65cb      	str	r3, [r1, #92]	@ 0x5c
      break;
2000dec2:	e040      	b.n	2000df46 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_C: /* Disable Pull Down for GPIO port C */
      CLEAR_BIT(PWR->PDCRC, GPIO_Pin);
2000dec4:	4b23      	ldr	r3, [pc, #140]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dec6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
2000dec8:	683b      	ldr	r3, [r7, #0]
2000deca:	43db      	mvns	r3, r3
2000decc:	4921      	ldr	r1, [pc, #132]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dece:	4013      	ands	r3, r2
2000ded0:	664b      	str	r3, [r1, #100]	@ 0x64
      break;
2000ded2:	e038      	b.n	2000df46 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_D: /* Disable Pull Down for GPIO port D */
      CLEAR_BIT(PWR->PDCRD, GPIO_Pin);
2000ded4:	4b1f      	ldr	r3, [pc, #124]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000ded6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
2000ded8:	683b      	ldr	r3, [r7, #0]
2000deda:	43db      	mvns	r3, r3
2000dedc:	491d      	ldr	r1, [pc, #116]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dede:	4013      	ands	r3, r2
2000dee0:	66cb      	str	r3, [r1, #108]	@ 0x6c
      break;
2000dee2:	e030      	b.n	2000df46 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_E: /* Disable Pull Down for GPIO port E */
      CLEAR_BIT(PWR->PDCRE, GPIO_Pin);
2000dee4:	4b1b      	ldr	r3, [pc, #108]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dee6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
2000dee8:	683b      	ldr	r3, [r7, #0]
2000deea:	43db      	mvns	r3, r3
2000deec:	4919      	ldr	r1, [pc, #100]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000deee:	4013      	ands	r3, r2
2000def0:	674b      	str	r3, [r1, #116]	@ 0x74
      break;
2000def2:	e028      	b.n	2000df46 <HAL_PWREx_DisableGPIOPullDown+0xe6>

#ifdef PWR_PUCRF_PU0
    case PWR_GPIO_F: /* Disable Pull Down for GPIO port F */
      CLEAR_BIT(PWR->PDCRF, GPIO_Pin);
2000def4:	4b17      	ldr	r3, [pc, #92]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000def6:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
2000def8:	683b      	ldr	r3, [r7, #0]
2000defa:	43db      	mvns	r3, r3
2000defc:	4915      	ldr	r1, [pc, #84]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000defe:	4013      	ands	r3, r2
2000df00:	67cb      	str	r3, [r1, #124]	@ 0x7c
      break;
2000df02:	e020      	b.n	2000df46 <HAL_PWREx_DisableGPIOPullDown+0xe6>
#endif /* PWR_PUCRF_PU0 */

    case PWR_GPIO_G: /* Disable Pull Down for GPIO port G */
      CLEAR_BIT(PWR->PDCRG, GPIO_Pin);
2000df04:	4b13      	ldr	r3, [pc, #76]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000df06:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
2000df0a:	683b      	ldr	r3, [r7, #0]
2000df0c:	43db      	mvns	r3, r3
2000df0e:	4911      	ldr	r1, [pc, #68]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000df10:	4013      	ands	r3, r2
2000df12:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      break;
2000df16:	e016      	b.n	2000df46 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_H: /* Disable Pull Down for GPIO port H */
      CLEAR_BIT(PWR->PDCRH, GPIO_Pin);
2000df18:	4b0e      	ldr	r3, [pc, #56]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000df1a:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
2000df1e:	683b      	ldr	r3, [r7, #0]
2000df20:	43db      	mvns	r3, r3
2000df22:	490c      	ldr	r1, [pc, #48]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000df24:	4013      	ands	r3, r2
2000df26:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
      break;
2000df2a:	e00c      	b.n	2000df46 <HAL_PWREx_DisableGPIOPullDown+0xe6>

#ifdef PWR_PUCRI_PU0
    case PWR_GPIO_I: /* Disable Pull Down for GPIO port I */
      CLEAR_BIT(PWR->PDCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000df2c:	4b09      	ldr	r3, [pc, #36]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000df2e:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
2000df32:	683b      	ldr	r3, [r7, #0]
2000df34:	b2db      	uxtb	r3, r3
2000df36:	43db      	mvns	r3, r3
2000df38:	4906      	ldr	r1, [pc, #24]	@ (2000df54 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000df3a:	4013      	ands	r3, r2
2000df3c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      break;
2000df40:	e001      	b.n	2000df46 <HAL_PWREx_DisableGPIOPullDown+0xe6>
      CLEAR_BIT(PWR->PDCRJ, (GPIO_Pin & PWR_PORTJ_AVAILABLE_PINS));
      break;
#endif /* defined (PWR_PUCRJ_PU0) */

    default:
      return HAL_ERROR;
2000df42:	2301      	movs	r3, #1
2000df44:	e000      	b.n	2000df48 <HAL_PWREx_DisableGPIOPullDown+0xe8>
      break;
  }

  return HAL_OK;
2000df46:	2300      	movs	r3, #0
}
2000df48:	4618      	mov	r0, r3
2000df4a:	370c      	adds	r7, #12
2000df4c:	46bd      	mov	sp, r7
2000df4e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000df52:	4770      	bx	lr
2000df54:	46020800 	.word	0x46020800

2000df58 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
2000df58:	b580      	push	{r7, lr}
2000df5a:	b082      	sub	sp, #8
2000df5c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  tickstart = HAL_GetTick();
2000df5e:	f7f4 fcd1 	bl	20002904 <HAL_GetTick>
2000df62:	6078      	str	r0, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSISON);
2000df64:	4b71      	ldr	r3, [pc, #452]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000df66:	681b      	ldr	r3, [r3, #0]
2000df68:	4a70      	ldr	r2, [pc, #448]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000df6a:	f043 0301 	orr.w	r3, r3, #1
2000df6e:	6013      	str	r3, [r2, #0]

  /* Insure MSIRDY bit is set before writing default MSIRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000df70:	e008      	b.n	2000df84 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
2000df72:	f7f4 fcc7 	bl	20002904 <HAL_GetTick>
2000df76:	4602      	mov	r2, r0
2000df78:	687b      	ldr	r3, [r7, #4]
2000df7a:	1ad3      	subs	r3, r2, r3
2000df7c:	2b02      	cmp	r3, #2
2000df7e:	d901      	bls.n	2000df84 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
2000df80:	2303      	movs	r3, #3
2000df82:	e0cf      	b.n	2000e124 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000df84:	4b69      	ldr	r3, [pc, #420]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000df86:	681b      	ldr	r3, [r3, #0]
2000df88:	f003 0304 	and.w	r3, r3, #4
2000df8c:	2b00      	cmp	r3, #0
2000df8e:	d0f0      	beq.n	2000df72 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSISRANGE, RCC_MSIRANGE_4);
2000df90:	4b66      	ldr	r3, [pc, #408]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000df92:	689b      	ldr	r3, [r3, #8]
2000df94:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
2000df98:	4a64      	ldr	r2, [pc, #400]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000df9a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
2000df9e:	6093      	str	r3, [r2, #8]

  /* Set MSITRIM default value */
  WRITE_REG(RCC->ICSCR2, 0x00084210U);
2000dfa0:	4b62      	ldr	r3, [pc, #392]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000dfa2:	4a63      	ldr	r2, [pc, #396]	@ (2000e130 <HAL_RCC_DeInit+0x1d8>)
2000dfa4:	60da      	str	r2, [r3, #12]

  /* Set MSIKRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIKRANGE, RCC_MSIKRANGE_4);
2000dfa6:	4b61      	ldr	r3, [pc, #388]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000dfa8:	689b      	ldr	r3, [r3, #8]
2000dfaa:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
2000dfae:	4a5f      	ldr	r2, [pc, #380]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000dfb0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
2000dfb4:	6093      	str	r3, [r2, #8]

  /* Set MSIRGSEL default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL, 0x0U);
2000dfb6:	4b5d      	ldr	r3, [pc, #372]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000dfb8:	689b      	ldr	r3, [r3, #8]
2000dfba:	4a5c      	ldr	r2, [pc, #368]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000dfbc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
2000dfc0:	6093      	str	r3, [r2, #8]

  tickstart = HAL_GetTick();
2000dfc2:	f7f4 fc9f 	bl	20002904 <HAL_GetTick>
2000dfc6:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR1);
2000dfc8:	4b58      	ldr	r3, [pc, #352]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000dfca:	2200      	movs	r2, #0
2000dfcc:	61da      	str	r2, [r3, #28]
  CLEAR_REG(RCC->CFGR2);
2000dfce:	4b57      	ldr	r3, [pc, #348]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000dfd0:	2200      	movs	r2, #0
2000dfd2:	621a      	str	r2, [r3, #32]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
2000dfd4:	e00a      	b.n	2000dfec <HAL_RCC_DeInit+0x94>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000dfd6:	f7f4 fc95 	bl	20002904 <HAL_GetTick>
2000dfda:	4602      	mov	r2, r0
2000dfdc:	687b      	ldr	r3, [r7, #4]
2000dfde:	1ad3      	subs	r3, r2, r3
2000dfe0:	f241 3288 	movw	r2, #5000	@ 0x1388
2000dfe4:	4293      	cmp	r3, r2
2000dfe6:	d901      	bls.n	2000dfec <HAL_RCC_DeInit+0x94>
    {
      return HAL_TIMEOUT;
2000dfe8:	2303      	movs	r3, #3
2000dfea:	e09b      	b.n	2000e124 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
2000dfec:	4b4f      	ldr	r3, [pc, #316]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000dfee:	69db      	ldr	r3, [r3, #28]
2000dff0:	f003 030c 	and.w	r3, r3, #12
2000dff4:	2b00      	cmp	r3, #0
2000dff6:	d1ee      	bne.n	2000dfd6 <HAL_RCC_DeInit+0x7e>
    }
  }

  /* Reset MSIKON, HSECSSON , HSEON, HSEBYP, HSION, HSIKERON, PLL1ON, PLL2ON, PLL3ON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_MSIKON | RCC_CR_MSIPLLSEL | RCC_CR_MSIPLLFAST | RCC_CR_MSIKERON | RCC_CR_CSSON | \
2000dff8:	4b4c      	ldr	r3, [pc, #304]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000dffa:	681a      	ldr	r2, [r3, #0]
2000dffc:	494b      	ldr	r1, [pc, #300]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000dffe:	4b4d      	ldr	r3, [pc, #308]	@ (2000e134 <HAL_RCC_DeInit+0x1dc>)
2000e000:	4013      	ands	r3, r2
2000e002:	600b      	str	r3, [r1, #0]
            RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON | RCC_CR_HSI48ON | \
            RCC_CR_HSEON | RCC_CR_SHSION);

  /* Reset HSEBYP & HSEEXT bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP | RCC_CR_HSEEXT);
2000e004:	4b49      	ldr	r3, [pc, #292]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e006:	681b      	ldr	r3, [r3, #0]
2000e008:	4a48      	ldr	r2, [pc, #288]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e00a:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
2000e00e:	6013      	str	r3, [r2, #0]

  tickstart = HAL_GetTick();
2000e010:	f7f4 fc78 	bl	20002904 <HAL_GetTick>
2000e014:	6078      	str	r0, [r7, #4]

  /* Clear PLL1ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
2000e016:	4b45      	ldr	r3, [pc, #276]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e018:	681b      	ldr	r3, [r3, #0]
2000e01a:	4a44      	ldr	r2, [pc, #272]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e01c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2000e020:	6013      	str	r3, [r2, #0]

  /* Wait till PLL1 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000e022:	e008      	b.n	2000e036 <HAL_RCC_DeInit+0xde>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000e024:	f7f4 fc6e 	bl	20002904 <HAL_GetTick>
2000e028:	4602      	mov	r2, r0
2000e02a:	687b      	ldr	r3, [r7, #4]
2000e02c:	1ad3      	subs	r3, r2, r3
2000e02e:	2b02      	cmp	r3, #2
2000e030:	d901      	bls.n	2000e036 <HAL_RCC_DeInit+0xde>
    {
      return HAL_TIMEOUT;
2000e032:	2303      	movs	r3, #3
2000e034:	e076      	b.n	2000e124 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000e036:	4b3d      	ldr	r3, [pc, #244]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e038:	681b      	ldr	r3, [r3, #0]
2000e03a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000e03e:	2b00      	cmp	r3, #0
2000e040:	d1f0      	bne.n	2000e024 <HAL_RCC_DeInit+0xcc>
    }
  }

  tickstart = HAL_GetTick();
2000e042:	f7f4 fc5f 	bl	20002904 <HAL_GetTick>
2000e046:	6078      	str	r0, [r7, #4]

  /* Reset PLL2N bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
2000e048:	4b38      	ldr	r3, [pc, #224]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e04a:	681b      	ldr	r3, [r3, #0]
2000e04c:	4a37      	ldr	r2, [pc, #220]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e04e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
2000e052:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
2000e054:	e008      	b.n	2000e068 <HAL_RCC_DeInit+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000e056:	f7f4 fc55 	bl	20002904 <HAL_GetTick>
2000e05a:	4602      	mov	r2, r0
2000e05c:	687b      	ldr	r3, [r7, #4]
2000e05e:	1ad3      	subs	r3, r2, r3
2000e060:	2b02      	cmp	r3, #2
2000e062:	d901      	bls.n	2000e068 <HAL_RCC_DeInit+0x110>
    {
      return HAL_TIMEOUT;
2000e064:	2303      	movs	r3, #3
2000e066:	e05d      	b.n	2000e124 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
2000e068:	4b30      	ldr	r3, [pc, #192]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e06a:	681b      	ldr	r3, [r3, #0]
2000e06c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e070:	2b00      	cmp	r3, #0
2000e072:	d1f0      	bne.n	2000e056 <HAL_RCC_DeInit+0xfe>
    }
  }

  tickstart = HAL_GetTick();
2000e074:	f7f4 fc46 	bl	20002904 <HAL_GetTick>
2000e078:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
2000e07a:	4b2c      	ldr	r3, [pc, #176]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e07c:	681b      	ldr	r3, [r3, #0]
2000e07e:	4a2b      	ldr	r2, [pc, #172]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e080:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
2000e084:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
2000e086:	e008      	b.n	2000e09a <HAL_RCC_DeInit+0x142>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000e088:	f7f4 fc3c 	bl	20002904 <HAL_GetTick>
2000e08c:	4602      	mov	r2, r0
2000e08e:	687b      	ldr	r3, [r7, #4]
2000e090:	1ad3      	subs	r3, r2, r3
2000e092:	2b02      	cmp	r3, #2
2000e094:	d901      	bls.n	2000e09a <HAL_RCC_DeInit+0x142>
    {
      return HAL_TIMEOUT;
2000e096:	2303      	movs	r3, #3
2000e098:	e044      	b.n	2000e124 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
2000e09a:	4b24      	ldr	r3, [pc, #144]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e09c:	681b      	ldr	r3, [r3, #0]
2000e09e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000e0a2:	2b00      	cmp	r3, #0
2000e0a4:	d1f0      	bne.n	2000e088 <HAL_RCC_DeInit+0x130>
    }
  }

  /* Reset PLL1CFGR register */
  CLEAR_REG(RCC->PLL1CFGR);
2000e0a6:	4b21      	ldr	r3, [pc, #132]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0a8:	2200      	movs	r2, #0
2000e0aa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLL1DIVR register */
  WRITE_REG(RCC->PLL1DIVR, PLLDIVR_RESET_VALUE);
2000e0ac:	4b1f      	ldr	r3, [pc, #124]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0ae:	4a22      	ldr	r2, [pc, #136]	@ (2000e138 <HAL_RCC_DeInit+0x1e0>)
2000e0b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
2000e0b2:	4b1e      	ldr	r3, [pc, #120]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0b4:	2200      	movs	r2, #0
2000e0b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2CFGR register */
  CLEAR_REG(RCC->PLL2CFGR);
2000e0b8:	4b1c      	ldr	r3, [pc, #112]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0ba:	2200      	movs	r2, #0
2000e0bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset PLL2DIVR register */
  WRITE_REG(RCC->PLL2DIVR, PLLDIVR_RESET_VALUE);
2000e0be:	4b1b      	ldr	r3, [pc, #108]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0c0:	4a1d      	ldr	r2, [pc, #116]	@ (2000e138 <HAL_RCC_DeInit+0x1e0>)
2000e0c2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
2000e0c4:	4b19      	ldr	r3, [pc, #100]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0c6:	2200      	movs	r2, #0
2000e0c8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3CFGR register */
  CLEAR_REG(RCC->PLL3CFGR);
2000e0ca:	4b18      	ldr	r3, [pc, #96]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0cc:	2200      	movs	r2, #0
2000e0ce:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset PLL3DIVR register */
  WRITE_REG(RCC->PLL3DIVR, PLLDIVR_RESET_VALUE);
2000e0d0:	4b16      	ldr	r3, [pc, #88]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0d2:	4a19      	ldr	r2, [pc, #100]	@ (2000e138 <HAL_RCC_DeInit+0x1e0>)
2000e0d4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
2000e0d6:	4b15      	ldr	r3, [pc, #84]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0d8:	2200      	movs	r2, #0
2000e0da:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
2000e0dc:	4b13      	ldr	r3, [pc, #76]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0de:	2200      	movs	r2, #0
2000e0e0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
2000e0e2:	4b12      	ldr	r3, [pc, #72]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
2000e0e8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
2000e0ea:	4b10      	ldr	r3, [pc, #64]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000e0f0:	4a0e      	ldr	r2, [pc, #56]	@ (2000e12c <HAL_RCC_DeInit+0x1d4>)
2000e0f2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000e0f6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
2000e0fa:	4b10      	ldr	r3, [pc, #64]	@ (2000e13c <HAL_RCC_DeInit+0x1e4>)
2000e0fc:	4a10      	ldr	r2, [pc, #64]	@ (2000e140 <HAL_RCC_DeInit+0x1e8>)
2000e0fe:	601a      	str	r2, [r3, #0]

  /* Decreasing the number of wait states because of lower CPU frequency */

  /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
2000e100:	4b10      	ldr	r3, [pc, #64]	@ (2000e144 <HAL_RCC_DeInit+0x1ec>)
2000e102:	681b      	ldr	r3, [r3, #0]
2000e104:	4a0f      	ldr	r2, [pc, #60]	@ (2000e144 <HAL_RCC_DeInit+0x1ec>)
2000e106:	f023 030f 	bic.w	r3, r3, #15
2000e10a:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
2000e10c:	4b0d      	ldr	r3, [pc, #52]	@ (2000e144 <HAL_RCC_DeInit+0x1ec>)
2000e10e:	681b      	ldr	r3, [r3, #0]
2000e110:	f003 030f 	and.w	r3, r3, #15
2000e114:	2b00      	cmp	r3, #0
2000e116:	d001      	beq.n	2000e11c <HAL_RCC_DeInit+0x1c4>
  {
    return HAL_ERROR;
2000e118:	2301      	movs	r3, #1
2000e11a:	e003      	b.n	2000e124 <HAL_RCC_DeInit+0x1cc>
  }

  /* Adapt Systick interrupt period */
  return (HAL_InitTick(TICK_INT_PRIORITY));
2000e11c:	200f      	movs	r0, #15
2000e11e:	f7f4 fb67 	bl	200027f0 <HAL_InitTick>
2000e122:	4603      	mov	r3, r0

}
2000e124:	4618      	mov	r0, r3
2000e126:	3708      	adds	r7, #8
2000e128:	46bd      	mov	sp, r7
2000e12a:	bd80      	pop	{r7, pc}
2000e12c:	46020c00 	.word	0x46020c00
2000e130:	00084210 	.word	0x00084210
2000e134:	eaf6ac2d 	.word	0xeaf6ac2d
2000e138:	01010280 	.word	0x01010280
2000e13c:	2000045c 	.word	0x2000045c
2000e140:	003d0900 	.word	0x003d0900
2000e144:	40022000 	.word	0x40022000

2000e148 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
2000e148:	b580      	push	{r7, lr}
2000e14a:	b08e      	sub	sp, #56	@ 0x38
2000e14c:	af00      	add	r7, sp, #0
2000e14e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
2000e150:	2300      	movs	r3, #0
2000e152:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
2000e156:	687b      	ldr	r3, [r7, #4]
2000e158:	2b00      	cmp	r3, #0
2000e15a:	d102      	bne.n	2000e162 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
2000e15c:	2301      	movs	r3, #1
2000e15e:	f000 bec8 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
2000e162:	4b99      	ldr	r3, [pc, #612]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e164:	69db      	ldr	r3, [r3, #28]
2000e166:	f003 030c 	and.w	r3, r3, #12
2000e16a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
2000e16c:	4b96      	ldr	r3, [pc, #600]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e16e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e170:	f003 0303 	and.w	r3, r3, #3
2000e174:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
2000e176:	687b      	ldr	r3, [r7, #4]
2000e178:	681b      	ldr	r3, [r3, #0]
2000e17a:	f003 0310 	and.w	r3, r3, #16
2000e17e:	2b00      	cmp	r3, #0
2000e180:	f000 816c 	beq.w	2000e45c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
2000e184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e186:	2b00      	cmp	r3, #0
2000e188:	d007      	beq.n	2000e19a <HAL_RCC_OscConfig+0x52>
2000e18a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e18c:	2b0c      	cmp	r3, #12
2000e18e:	f040 80de 	bne.w	2000e34e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
2000e192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000e194:	2b01      	cmp	r3, #1
2000e196:	f040 80da 	bne.w	2000e34e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
2000e19a:	687b      	ldr	r3, [r7, #4]
2000e19c:	69db      	ldr	r3, [r3, #28]
2000e19e:	2b00      	cmp	r3, #0
2000e1a0:	d102      	bne.n	2000e1a8 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
2000e1a2:	2301      	movs	r3, #1
2000e1a4:	f000 bea5 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
2000e1a8:	687b      	ldr	r3, [r7, #4]
2000e1aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
2000e1ac:	4b86      	ldr	r3, [pc, #536]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e1ae:	689b      	ldr	r3, [r3, #8]
2000e1b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2000e1b4:	2b00      	cmp	r3, #0
2000e1b6:	d004      	beq.n	2000e1c2 <HAL_RCC_OscConfig+0x7a>
2000e1b8:	4b83      	ldr	r3, [pc, #524]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e1ba:	689b      	ldr	r3, [r3, #8]
2000e1bc:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
2000e1c0:	e005      	b.n	2000e1ce <HAL_RCC_OscConfig+0x86>
2000e1c2:	4b81      	ldr	r3, [pc, #516]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e1c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000e1c8:	041b      	lsls	r3, r3, #16
2000e1ca:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
2000e1ce:	4293      	cmp	r3, r2
2000e1d0:	d255      	bcs.n	2000e27e <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
2000e1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e1d4:	2b00      	cmp	r3, #0
2000e1d6:	d10a      	bne.n	2000e1ee <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
2000e1d8:	687b      	ldr	r3, [r7, #4]
2000e1da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e1dc:	4618      	mov	r0, r3
2000e1de:	f001 fb93 	bl	2000f908 <RCC_SetFlashLatencyFromMSIRange>
2000e1e2:	4603      	mov	r3, r0
2000e1e4:	2b00      	cmp	r3, #0
2000e1e6:	d002      	beq.n	2000e1ee <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
2000e1e8:	2301      	movs	r3, #1
2000e1ea:	f000 be82 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
2000e1ee:	4b76      	ldr	r3, [pc, #472]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e1f0:	689b      	ldr	r3, [r3, #8]
2000e1f2:	4a75      	ldr	r2, [pc, #468]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e1f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000e1f8:	6093      	str	r3, [r2, #8]
2000e1fa:	4b73      	ldr	r3, [pc, #460]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e1fc:	689b      	ldr	r3, [r3, #8]
2000e1fe:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
2000e202:	687b      	ldr	r3, [r7, #4]
2000e204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e206:	4970      	ldr	r1, [pc, #448]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e208:	4313      	orrs	r3, r2
2000e20a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
2000e20c:	687b      	ldr	r3, [r7, #4]
2000e20e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e210:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000e214:	d309      	bcc.n	2000e22a <HAL_RCC_OscConfig+0xe2>
2000e216:	4b6c      	ldr	r3, [pc, #432]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e218:	68db      	ldr	r3, [r3, #12]
2000e21a:	f023 021f 	bic.w	r2, r3, #31
2000e21e:	687b      	ldr	r3, [r7, #4]
2000e220:	6a1b      	ldr	r3, [r3, #32]
2000e222:	4969      	ldr	r1, [pc, #420]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e224:	4313      	orrs	r3, r2
2000e226:	60cb      	str	r3, [r1, #12]
2000e228:	e07e      	b.n	2000e328 <HAL_RCC_OscConfig+0x1e0>
2000e22a:	687b      	ldr	r3, [r7, #4]
2000e22c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e22e:	2b00      	cmp	r3, #0
2000e230:	da0a      	bge.n	2000e248 <HAL_RCC_OscConfig+0x100>
2000e232:	4b65      	ldr	r3, [pc, #404]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e234:	68db      	ldr	r3, [r3, #12]
2000e236:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
2000e23a:	687b      	ldr	r3, [r7, #4]
2000e23c:	6a1b      	ldr	r3, [r3, #32]
2000e23e:	015b      	lsls	r3, r3, #5
2000e240:	4961      	ldr	r1, [pc, #388]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e242:	4313      	orrs	r3, r2
2000e244:	60cb      	str	r3, [r1, #12]
2000e246:	e06f      	b.n	2000e328 <HAL_RCC_OscConfig+0x1e0>
2000e248:	687b      	ldr	r3, [r7, #4]
2000e24a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e24c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000e250:	d30a      	bcc.n	2000e268 <HAL_RCC_OscConfig+0x120>
2000e252:	4b5d      	ldr	r3, [pc, #372]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e254:	68db      	ldr	r3, [r3, #12]
2000e256:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
2000e25a:	687b      	ldr	r3, [r7, #4]
2000e25c:	6a1b      	ldr	r3, [r3, #32]
2000e25e:	029b      	lsls	r3, r3, #10
2000e260:	4959      	ldr	r1, [pc, #356]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e262:	4313      	orrs	r3, r2
2000e264:	60cb      	str	r3, [r1, #12]
2000e266:	e05f      	b.n	2000e328 <HAL_RCC_OscConfig+0x1e0>
2000e268:	4b57      	ldr	r3, [pc, #348]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e26a:	68db      	ldr	r3, [r3, #12]
2000e26c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
2000e270:	687b      	ldr	r3, [r7, #4]
2000e272:	6a1b      	ldr	r3, [r3, #32]
2000e274:	03db      	lsls	r3, r3, #15
2000e276:	4954      	ldr	r1, [pc, #336]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e278:	4313      	orrs	r3, r2
2000e27a:	60cb      	str	r3, [r1, #12]
2000e27c:	e054      	b.n	2000e328 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
2000e27e:	4b52      	ldr	r3, [pc, #328]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e280:	689b      	ldr	r3, [r3, #8]
2000e282:	4a51      	ldr	r2, [pc, #324]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e284:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000e288:	6093      	str	r3, [r2, #8]
2000e28a:	4b4f      	ldr	r3, [pc, #316]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e28c:	689b      	ldr	r3, [r3, #8]
2000e28e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
2000e292:	687b      	ldr	r3, [r7, #4]
2000e294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e296:	494c      	ldr	r1, [pc, #304]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e298:	4313      	orrs	r3, r2
2000e29a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
2000e29c:	687b      	ldr	r3, [r7, #4]
2000e29e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e2a0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000e2a4:	d309      	bcc.n	2000e2ba <HAL_RCC_OscConfig+0x172>
2000e2a6:	4b48      	ldr	r3, [pc, #288]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e2a8:	68db      	ldr	r3, [r3, #12]
2000e2aa:	f023 021f 	bic.w	r2, r3, #31
2000e2ae:	687b      	ldr	r3, [r7, #4]
2000e2b0:	6a1b      	ldr	r3, [r3, #32]
2000e2b2:	4945      	ldr	r1, [pc, #276]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e2b4:	4313      	orrs	r3, r2
2000e2b6:	60cb      	str	r3, [r1, #12]
2000e2b8:	e028      	b.n	2000e30c <HAL_RCC_OscConfig+0x1c4>
2000e2ba:	687b      	ldr	r3, [r7, #4]
2000e2bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e2be:	2b00      	cmp	r3, #0
2000e2c0:	da0a      	bge.n	2000e2d8 <HAL_RCC_OscConfig+0x190>
2000e2c2:	4b41      	ldr	r3, [pc, #260]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e2c4:	68db      	ldr	r3, [r3, #12]
2000e2c6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
2000e2ca:	687b      	ldr	r3, [r7, #4]
2000e2cc:	6a1b      	ldr	r3, [r3, #32]
2000e2ce:	015b      	lsls	r3, r3, #5
2000e2d0:	493d      	ldr	r1, [pc, #244]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e2d2:	4313      	orrs	r3, r2
2000e2d4:	60cb      	str	r3, [r1, #12]
2000e2d6:	e019      	b.n	2000e30c <HAL_RCC_OscConfig+0x1c4>
2000e2d8:	687b      	ldr	r3, [r7, #4]
2000e2da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e2dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000e2e0:	d30a      	bcc.n	2000e2f8 <HAL_RCC_OscConfig+0x1b0>
2000e2e2:	4b39      	ldr	r3, [pc, #228]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e2e4:	68db      	ldr	r3, [r3, #12]
2000e2e6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
2000e2ea:	687b      	ldr	r3, [r7, #4]
2000e2ec:	6a1b      	ldr	r3, [r3, #32]
2000e2ee:	029b      	lsls	r3, r3, #10
2000e2f0:	4935      	ldr	r1, [pc, #212]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e2f2:	4313      	orrs	r3, r2
2000e2f4:	60cb      	str	r3, [r1, #12]
2000e2f6:	e009      	b.n	2000e30c <HAL_RCC_OscConfig+0x1c4>
2000e2f8:	4b33      	ldr	r3, [pc, #204]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e2fa:	68db      	ldr	r3, [r3, #12]
2000e2fc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
2000e300:	687b      	ldr	r3, [r7, #4]
2000e302:	6a1b      	ldr	r3, [r3, #32]
2000e304:	03db      	lsls	r3, r3, #15
2000e306:	4930      	ldr	r1, [pc, #192]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e308:	4313      	orrs	r3, r2
2000e30a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
2000e30c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e30e:	2b00      	cmp	r3, #0
2000e310:	d10a      	bne.n	2000e328 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
2000e312:	687b      	ldr	r3, [r7, #4]
2000e314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e316:	4618      	mov	r0, r3
2000e318:	f001 faf6 	bl	2000f908 <RCC_SetFlashLatencyFromMSIRange>
2000e31c:	4603      	mov	r3, r0
2000e31e:	2b00      	cmp	r3, #0
2000e320:	d002      	beq.n	2000e328 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
2000e322:	2301      	movs	r3, #1
2000e324:	f000 bde5 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
2000e328:	f001 f916 	bl	2000f558 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
2000e32c:	4b27      	ldr	r3, [pc, #156]	@ (2000e3cc <HAL_RCC_OscConfig+0x284>)
2000e32e:	681b      	ldr	r3, [r3, #0]
2000e330:	4618      	mov	r0, r3
2000e332:	f7f4 fa5d 	bl	200027f0 <HAL_InitTick>
2000e336:	4603      	mov	r3, r0
2000e338:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
2000e33c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000e340:	2b00      	cmp	r3, #0
2000e342:	f000 808a 	beq.w	2000e45a <HAL_RCC_OscConfig+0x312>
        {
          return status;
2000e346:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000e34a:	f000 bdd2 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
2000e34e:	687b      	ldr	r3, [r7, #4]
2000e350:	69db      	ldr	r3, [r3, #28]
2000e352:	2b00      	cmp	r3, #0
2000e354:	d066      	beq.n	2000e424 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
2000e356:	4b1c      	ldr	r3, [pc, #112]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e358:	681b      	ldr	r3, [r3, #0]
2000e35a:	4a1b      	ldr	r2, [pc, #108]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e35c:	f043 0301 	orr.w	r3, r3, #1
2000e360:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e362:	f7f4 facf 	bl	20002904 <HAL_GetTick>
2000e366:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000e368:	e009      	b.n	2000e37e <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
2000e36a:	f7f4 facb 	bl	20002904 <HAL_GetTick>
2000e36e:	4602      	mov	r2, r0
2000e370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e372:	1ad3      	subs	r3, r2, r3
2000e374:	2b02      	cmp	r3, #2
2000e376:	d902      	bls.n	2000e37e <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
2000e378:	2303      	movs	r3, #3
2000e37a:	f000 bdba 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000e37e:	4b12      	ldr	r3, [pc, #72]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e380:	681b      	ldr	r3, [r3, #0]
2000e382:	f003 0304 	and.w	r3, r3, #4
2000e386:	2b00      	cmp	r3, #0
2000e388:	d0ef      	beq.n	2000e36a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
2000e38a:	4b0f      	ldr	r3, [pc, #60]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e38c:	689b      	ldr	r3, [r3, #8]
2000e38e:	4a0e      	ldr	r2, [pc, #56]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e390:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000e394:	6093      	str	r3, [r2, #8]
2000e396:	4b0c      	ldr	r3, [pc, #48]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e398:	689b      	ldr	r3, [r3, #8]
2000e39a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
2000e39e:	687b      	ldr	r3, [r7, #4]
2000e3a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e3a2:	4909      	ldr	r1, [pc, #36]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e3a4:	4313      	orrs	r3, r2
2000e3a6:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
2000e3a8:	687b      	ldr	r3, [r7, #4]
2000e3aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e3ac:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000e3b0:	d30e      	bcc.n	2000e3d0 <HAL_RCC_OscConfig+0x288>
2000e3b2:	4b05      	ldr	r3, [pc, #20]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e3b4:	68db      	ldr	r3, [r3, #12]
2000e3b6:	f023 021f 	bic.w	r2, r3, #31
2000e3ba:	687b      	ldr	r3, [r7, #4]
2000e3bc:	6a1b      	ldr	r3, [r3, #32]
2000e3be:	4902      	ldr	r1, [pc, #8]	@ (2000e3c8 <HAL_RCC_OscConfig+0x280>)
2000e3c0:	4313      	orrs	r3, r2
2000e3c2:	60cb      	str	r3, [r1, #12]
2000e3c4:	e04a      	b.n	2000e45c <HAL_RCC_OscConfig+0x314>
2000e3c6:	bf00      	nop
2000e3c8:	46020c00 	.word	0x46020c00
2000e3cc:	20000460 	.word	0x20000460
2000e3d0:	687b      	ldr	r3, [r7, #4]
2000e3d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e3d4:	2b00      	cmp	r3, #0
2000e3d6:	da0a      	bge.n	2000e3ee <HAL_RCC_OscConfig+0x2a6>
2000e3d8:	4b98      	ldr	r3, [pc, #608]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e3da:	68db      	ldr	r3, [r3, #12]
2000e3dc:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
2000e3e0:	687b      	ldr	r3, [r7, #4]
2000e3e2:	6a1b      	ldr	r3, [r3, #32]
2000e3e4:	015b      	lsls	r3, r3, #5
2000e3e6:	4995      	ldr	r1, [pc, #596]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e3e8:	4313      	orrs	r3, r2
2000e3ea:	60cb      	str	r3, [r1, #12]
2000e3ec:	e036      	b.n	2000e45c <HAL_RCC_OscConfig+0x314>
2000e3ee:	687b      	ldr	r3, [r7, #4]
2000e3f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e3f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000e3f6:	d30a      	bcc.n	2000e40e <HAL_RCC_OscConfig+0x2c6>
2000e3f8:	4b90      	ldr	r3, [pc, #576]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e3fa:	68db      	ldr	r3, [r3, #12]
2000e3fc:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
2000e400:	687b      	ldr	r3, [r7, #4]
2000e402:	6a1b      	ldr	r3, [r3, #32]
2000e404:	029b      	lsls	r3, r3, #10
2000e406:	498d      	ldr	r1, [pc, #564]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e408:	4313      	orrs	r3, r2
2000e40a:	60cb      	str	r3, [r1, #12]
2000e40c:	e026      	b.n	2000e45c <HAL_RCC_OscConfig+0x314>
2000e40e:	4b8b      	ldr	r3, [pc, #556]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e410:	68db      	ldr	r3, [r3, #12]
2000e412:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
2000e416:	687b      	ldr	r3, [r7, #4]
2000e418:	6a1b      	ldr	r3, [r3, #32]
2000e41a:	03db      	lsls	r3, r3, #15
2000e41c:	4987      	ldr	r1, [pc, #540]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e41e:	4313      	orrs	r3, r2
2000e420:	60cb      	str	r3, [r1, #12]
2000e422:	e01b      	b.n	2000e45c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
2000e424:	4b85      	ldr	r3, [pc, #532]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e426:	681b      	ldr	r3, [r3, #0]
2000e428:	4a84      	ldr	r2, [pc, #528]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e42a:	f023 0301 	bic.w	r3, r3, #1
2000e42e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e430:	f7f4 fa68 	bl	20002904 <HAL_GetTick>
2000e434:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
2000e436:	e009      	b.n	2000e44c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
2000e438:	f7f4 fa64 	bl	20002904 <HAL_GetTick>
2000e43c:	4602      	mov	r2, r0
2000e43e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e440:	1ad3      	subs	r3, r2, r3
2000e442:	2b02      	cmp	r3, #2
2000e444:	d902      	bls.n	2000e44c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
2000e446:	2303      	movs	r3, #3
2000e448:	f000 bd53 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
2000e44c:	4b7b      	ldr	r3, [pc, #492]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e44e:	681b      	ldr	r3, [r3, #0]
2000e450:	f003 0304 	and.w	r3, r3, #4
2000e454:	2b00      	cmp	r3, #0
2000e456:	d1ef      	bne.n	2000e438 <HAL_RCC_OscConfig+0x2f0>
2000e458:	e000      	b.n	2000e45c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
2000e45a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
2000e45c:	687b      	ldr	r3, [r7, #4]
2000e45e:	681b      	ldr	r3, [r3, #0]
2000e460:	f003 0301 	and.w	r3, r3, #1
2000e464:	2b00      	cmp	r3, #0
2000e466:	f000 808b 	beq.w	2000e580 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
2000e46a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e46c:	2b08      	cmp	r3, #8
2000e46e:	d005      	beq.n	2000e47c <HAL_RCC_OscConfig+0x334>
2000e470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e472:	2b0c      	cmp	r3, #12
2000e474:	d109      	bne.n	2000e48a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
2000e476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000e478:	2b03      	cmp	r3, #3
2000e47a:	d106      	bne.n	2000e48a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
2000e47c:	687b      	ldr	r3, [r7, #4]
2000e47e:	685b      	ldr	r3, [r3, #4]
2000e480:	2b00      	cmp	r3, #0
2000e482:	d17d      	bne.n	2000e580 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
2000e484:	2301      	movs	r3, #1
2000e486:	f000 bd34 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
2000e48a:	687b      	ldr	r3, [r7, #4]
2000e48c:	685b      	ldr	r3, [r3, #4]
2000e48e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000e492:	d106      	bne.n	2000e4a2 <HAL_RCC_OscConfig+0x35a>
2000e494:	4b69      	ldr	r3, [pc, #420]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e496:	681b      	ldr	r3, [r3, #0]
2000e498:	4a68      	ldr	r2, [pc, #416]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e49a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000e49e:	6013      	str	r3, [r2, #0]
2000e4a0:	e041      	b.n	2000e526 <HAL_RCC_OscConfig+0x3de>
2000e4a2:	687b      	ldr	r3, [r7, #4]
2000e4a4:	685b      	ldr	r3, [r3, #4]
2000e4a6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
2000e4aa:	d112      	bne.n	2000e4d2 <HAL_RCC_OscConfig+0x38a>
2000e4ac:	4b63      	ldr	r3, [pc, #396]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e4ae:	681b      	ldr	r3, [r3, #0]
2000e4b0:	4a62      	ldr	r2, [pc, #392]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e4b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000e4b6:	6013      	str	r3, [r2, #0]
2000e4b8:	4b60      	ldr	r3, [pc, #384]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e4ba:	681b      	ldr	r3, [r3, #0]
2000e4bc:	4a5f      	ldr	r2, [pc, #380]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e4be:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000e4c2:	6013      	str	r3, [r2, #0]
2000e4c4:	4b5d      	ldr	r3, [pc, #372]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e4c6:	681b      	ldr	r3, [r3, #0]
2000e4c8:	4a5c      	ldr	r2, [pc, #368]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e4ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000e4ce:	6013      	str	r3, [r2, #0]
2000e4d0:	e029      	b.n	2000e526 <HAL_RCC_OscConfig+0x3de>
2000e4d2:	687b      	ldr	r3, [r7, #4]
2000e4d4:	685b      	ldr	r3, [r3, #4]
2000e4d6:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
2000e4da:	d112      	bne.n	2000e502 <HAL_RCC_OscConfig+0x3ba>
2000e4dc:	4b57      	ldr	r3, [pc, #348]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e4de:	681b      	ldr	r3, [r3, #0]
2000e4e0:	4a56      	ldr	r2, [pc, #344]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e4e2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000e4e6:	6013      	str	r3, [r2, #0]
2000e4e8:	4b54      	ldr	r3, [pc, #336]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e4ea:	681b      	ldr	r3, [r3, #0]
2000e4ec:	4a53      	ldr	r2, [pc, #332]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e4ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000e4f2:	6013      	str	r3, [r2, #0]
2000e4f4:	4b51      	ldr	r3, [pc, #324]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e4f6:	681b      	ldr	r3, [r3, #0]
2000e4f8:	4a50      	ldr	r2, [pc, #320]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e4fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000e4fe:	6013      	str	r3, [r2, #0]
2000e500:	e011      	b.n	2000e526 <HAL_RCC_OscConfig+0x3de>
2000e502:	4b4e      	ldr	r3, [pc, #312]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e504:	681b      	ldr	r3, [r3, #0]
2000e506:	4a4d      	ldr	r2, [pc, #308]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e508:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000e50c:	6013      	str	r3, [r2, #0]
2000e50e:	4b4b      	ldr	r3, [pc, #300]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e510:	681b      	ldr	r3, [r3, #0]
2000e512:	4a4a      	ldr	r2, [pc, #296]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e514:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
2000e518:	6013      	str	r3, [r2, #0]
2000e51a:	4b48      	ldr	r3, [pc, #288]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e51c:	681b      	ldr	r3, [r3, #0]
2000e51e:	4a47      	ldr	r2, [pc, #284]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e520:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000e524:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
2000e526:	687b      	ldr	r3, [r7, #4]
2000e528:	685b      	ldr	r3, [r3, #4]
2000e52a:	2b00      	cmp	r3, #0
2000e52c:	d014      	beq.n	2000e558 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
2000e52e:	f7f4 f9e9 	bl	20002904 <HAL_GetTick>
2000e532:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
2000e534:	e009      	b.n	2000e54a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
2000e536:	f7f4 f9e5 	bl	20002904 <HAL_GetTick>
2000e53a:	4602      	mov	r2, r0
2000e53c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e53e:	1ad3      	subs	r3, r2, r3
2000e540:	2b64      	cmp	r3, #100	@ 0x64
2000e542:	d902      	bls.n	2000e54a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
2000e544:	2303      	movs	r3, #3
2000e546:	f000 bcd4 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
2000e54a:	4b3c      	ldr	r3, [pc, #240]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e54c:	681b      	ldr	r3, [r3, #0]
2000e54e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000e552:	2b00      	cmp	r3, #0
2000e554:	d0ef      	beq.n	2000e536 <HAL_RCC_OscConfig+0x3ee>
2000e556:	e013      	b.n	2000e580 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
2000e558:	f7f4 f9d4 	bl	20002904 <HAL_GetTick>
2000e55c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
2000e55e:	e009      	b.n	2000e574 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
2000e560:	f7f4 f9d0 	bl	20002904 <HAL_GetTick>
2000e564:	4602      	mov	r2, r0
2000e566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e568:	1ad3      	subs	r3, r2, r3
2000e56a:	2b64      	cmp	r3, #100	@ 0x64
2000e56c:	d902      	bls.n	2000e574 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
2000e56e:	2303      	movs	r3, #3
2000e570:	f000 bcbf 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
2000e574:	4b31      	ldr	r3, [pc, #196]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e576:	681b      	ldr	r3, [r3, #0]
2000e578:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000e57c:	2b00      	cmp	r3, #0
2000e57e:	d1ef      	bne.n	2000e560 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
2000e580:	687b      	ldr	r3, [r7, #4]
2000e582:	681b      	ldr	r3, [r3, #0]
2000e584:	f003 0302 	and.w	r3, r3, #2
2000e588:	2b00      	cmp	r3, #0
2000e58a:	d05f      	beq.n	2000e64c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
2000e58c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e58e:	2b04      	cmp	r3, #4
2000e590:	d005      	beq.n	2000e59e <HAL_RCC_OscConfig+0x456>
2000e592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e594:	2b0c      	cmp	r3, #12
2000e596:	d114      	bne.n	2000e5c2 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
2000e598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000e59a:	2b02      	cmp	r3, #2
2000e59c:	d111      	bne.n	2000e5c2 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
2000e59e:	687b      	ldr	r3, [r7, #4]
2000e5a0:	68db      	ldr	r3, [r3, #12]
2000e5a2:	2b00      	cmp	r3, #0
2000e5a4:	d102      	bne.n	2000e5ac <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
2000e5a6:	2301      	movs	r3, #1
2000e5a8:	f000 bca3 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
2000e5ac:	4b23      	ldr	r3, [pc, #140]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e5ae:	691b      	ldr	r3, [r3, #16]
2000e5b0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
2000e5b4:	687b      	ldr	r3, [r7, #4]
2000e5b6:	691b      	ldr	r3, [r3, #16]
2000e5b8:	041b      	lsls	r3, r3, #16
2000e5ba:	4920      	ldr	r1, [pc, #128]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e5bc:	4313      	orrs	r3, r2
2000e5be:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
2000e5c0:	e044      	b.n	2000e64c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
2000e5c2:	687b      	ldr	r3, [r7, #4]
2000e5c4:	68db      	ldr	r3, [r3, #12]
2000e5c6:	2b00      	cmp	r3, #0
2000e5c8:	d024      	beq.n	2000e614 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
2000e5ca:	4b1c      	ldr	r3, [pc, #112]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e5cc:	681b      	ldr	r3, [r3, #0]
2000e5ce:	4a1b      	ldr	r2, [pc, #108]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e5d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
2000e5d4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e5d6:	f7f4 f995 	bl	20002904 <HAL_GetTick>
2000e5da:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
2000e5dc:	e009      	b.n	2000e5f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
2000e5de:	f7f4 f991 	bl	20002904 <HAL_GetTick>
2000e5e2:	4602      	mov	r2, r0
2000e5e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e5e6:	1ad3      	subs	r3, r2, r3
2000e5e8:	2b02      	cmp	r3, #2
2000e5ea:	d902      	bls.n	2000e5f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
2000e5ec:	2303      	movs	r3, #3
2000e5ee:	f000 bc80 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
2000e5f2:	4b12      	ldr	r3, [pc, #72]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e5f4:	681b      	ldr	r3, [r3, #0]
2000e5f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000e5fa:	2b00      	cmp	r3, #0
2000e5fc:	d0ef      	beq.n	2000e5de <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
2000e5fe:	4b0f      	ldr	r3, [pc, #60]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e600:	691b      	ldr	r3, [r3, #16]
2000e602:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
2000e606:	687b      	ldr	r3, [r7, #4]
2000e608:	691b      	ldr	r3, [r3, #16]
2000e60a:	041b      	lsls	r3, r3, #16
2000e60c:	490b      	ldr	r1, [pc, #44]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e60e:	4313      	orrs	r3, r2
2000e610:	610b      	str	r3, [r1, #16]
2000e612:	e01b      	b.n	2000e64c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
2000e614:	4b09      	ldr	r3, [pc, #36]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e616:	681b      	ldr	r3, [r3, #0]
2000e618:	4a08      	ldr	r2, [pc, #32]	@ (2000e63c <HAL_RCC_OscConfig+0x4f4>)
2000e61a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
2000e61e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e620:	f7f4 f970 	bl	20002904 <HAL_GetTick>
2000e624:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
2000e626:	e00b      	b.n	2000e640 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
2000e628:	f7f4 f96c 	bl	20002904 <HAL_GetTick>
2000e62c:	4602      	mov	r2, r0
2000e62e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e630:	1ad3      	subs	r3, r2, r3
2000e632:	2b02      	cmp	r3, #2
2000e634:	d904      	bls.n	2000e640 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
2000e636:	2303      	movs	r3, #3
2000e638:	f000 bc5b 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
2000e63c:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
2000e640:	4baf      	ldr	r3, [pc, #700]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e642:	681b      	ldr	r3, [r3, #0]
2000e644:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000e648:	2b00      	cmp	r3, #0
2000e64a:	d1ed      	bne.n	2000e628 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
2000e64c:	687b      	ldr	r3, [r7, #4]
2000e64e:	681b      	ldr	r3, [r3, #0]
2000e650:	f003 0308 	and.w	r3, r3, #8
2000e654:	2b00      	cmp	r3, #0
2000e656:	f000 80c8 	beq.w	2000e7ea <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
2000e65a:	2300      	movs	r3, #0
2000e65c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000e660:	4ba7      	ldr	r3, [pc, #668]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e662:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e666:	f003 0304 	and.w	r3, r3, #4
2000e66a:	2b00      	cmp	r3, #0
2000e66c:	d111      	bne.n	2000e692 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
2000e66e:	4ba4      	ldr	r3, [pc, #656]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e670:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e674:	4aa2      	ldr	r2, [pc, #648]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e676:	f043 0304 	orr.w	r3, r3, #4
2000e67a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000e67e:	4ba0      	ldr	r3, [pc, #640]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e680:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e684:	f003 0304 	and.w	r3, r3, #4
2000e688:	617b      	str	r3, [r7, #20]
2000e68a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
2000e68c:	2301      	movs	r3, #1
2000e68e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e692:	4b9c      	ldr	r3, [pc, #624]	@ (2000e904 <HAL_RCC_OscConfig+0x7bc>)
2000e694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e696:	f003 0301 	and.w	r3, r3, #1
2000e69a:	2b00      	cmp	r3, #0
2000e69c:	d119      	bne.n	2000e6d2 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000e69e:	4b99      	ldr	r3, [pc, #612]	@ (2000e904 <HAL_RCC_OscConfig+0x7bc>)
2000e6a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e6a2:	4a98      	ldr	r2, [pc, #608]	@ (2000e904 <HAL_RCC_OscConfig+0x7bc>)
2000e6a4:	f043 0301 	orr.w	r3, r3, #1
2000e6a8:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
2000e6aa:	f7f4 f92b 	bl	20002904 <HAL_GetTick>
2000e6ae:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e6b0:	e009      	b.n	2000e6c6 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
2000e6b2:	f7f4 f927 	bl	20002904 <HAL_GetTick>
2000e6b6:	4602      	mov	r2, r0
2000e6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e6ba:	1ad3      	subs	r3, r2, r3
2000e6bc:	2b02      	cmp	r3, #2
2000e6be:	d902      	bls.n	2000e6c6 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
2000e6c0:	2303      	movs	r3, #3
2000e6c2:	f000 bc16 	b.w	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e6c6:	4b8f      	ldr	r3, [pc, #572]	@ (2000e904 <HAL_RCC_OscConfig+0x7bc>)
2000e6c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e6ca:	f003 0301 	and.w	r3, r3, #1
2000e6ce:	2b00      	cmp	r3, #0
2000e6d0:	d0ef      	beq.n	2000e6b2 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
2000e6d2:	687b      	ldr	r3, [r7, #4]
2000e6d4:	695b      	ldr	r3, [r3, #20]
2000e6d6:	2b00      	cmp	r3, #0
2000e6d8:	d05f      	beq.n	2000e79a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
2000e6da:	4b89      	ldr	r3, [pc, #548]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e6dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e6e0:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
2000e6e2:	687b      	ldr	r3, [r7, #4]
2000e6e4:	699a      	ldr	r2, [r3, #24]
2000e6e6:	6a3b      	ldr	r3, [r7, #32]
2000e6e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
2000e6ec:	429a      	cmp	r2, r3
2000e6ee:	d037      	beq.n	2000e760 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
2000e6f0:	6a3b      	ldr	r3, [r7, #32]
2000e6f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e6f6:	2b00      	cmp	r3, #0
2000e6f8:	d006      	beq.n	2000e708 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
2000e6fa:	6a3b      	ldr	r3, [r7, #32]
2000e6fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
2000e700:	2b00      	cmp	r3, #0
2000e702:	d101      	bne.n	2000e708 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
2000e704:	2301      	movs	r3, #1
2000e706:	e3f4      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
2000e708:	6a3b      	ldr	r3, [r7, #32]
2000e70a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
2000e70e:	2b00      	cmp	r3, #0
2000e710:	d01b      	beq.n	2000e74a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
2000e712:	4b7b      	ldr	r3, [pc, #492]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e714:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e718:	4a79      	ldr	r2, [pc, #484]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e71a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
2000e71e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
2000e722:	f7f4 f8ef 	bl	20002904 <HAL_GetTick>
2000e726:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
2000e728:	e008      	b.n	2000e73c <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
2000e72a:	f7f4 f8eb 	bl	20002904 <HAL_GetTick>
2000e72e:	4602      	mov	r2, r0
2000e730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e732:	1ad3      	subs	r3, r2, r3
2000e734:	2b05      	cmp	r3, #5
2000e736:	d901      	bls.n	2000e73c <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
2000e738:	2303      	movs	r3, #3
2000e73a:	e3da      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
2000e73c:	4b70      	ldr	r3, [pc, #448]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e73e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e742:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e746:	2b00      	cmp	r3, #0
2000e748:	d1ef      	bne.n	2000e72a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
2000e74a:	4b6d      	ldr	r3, [pc, #436]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e74c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e750:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
2000e754:	687b      	ldr	r3, [r7, #4]
2000e756:	699b      	ldr	r3, [r3, #24]
2000e758:	4969      	ldr	r1, [pc, #420]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e75a:	4313      	orrs	r3, r2
2000e75c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
2000e760:	4b67      	ldr	r3, [pc, #412]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e762:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e766:	4a66      	ldr	r2, [pc, #408]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e768:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
2000e76c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
2000e770:	f7f4 f8c8 	bl	20002904 <HAL_GetTick>
2000e774:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
2000e776:	e008      	b.n	2000e78a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
2000e778:	f7f4 f8c4 	bl	20002904 <HAL_GetTick>
2000e77c:	4602      	mov	r2, r0
2000e77e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e780:	1ad3      	subs	r3, r2, r3
2000e782:	2b05      	cmp	r3, #5
2000e784:	d901      	bls.n	2000e78a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
2000e786:	2303      	movs	r3, #3
2000e788:	e3b3      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
2000e78a:	4b5d      	ldr	r3, [pc, #372]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e78c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e790:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e794:	2b00      	cmp	r3, #0
2000e796:	d0ef      	beq.n	2000e778 <HAL_RCC_OscConfig+0x630>
2000e798:	e01b      	b.n	2000e7d2 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
2000e79a:	4b59      	ldr	r3, [pc, #356]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e79c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e7a0:	4a57      	ldr	r2, [pc, #348]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e7a2:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
2000e7a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
2000e7aa:	f7f4 f8ab 	bl	20002904 <HAL_GetTick>
2000e7ae:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
2000e7b0:	e008      	b.n	2000e7c4 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
2000e7b2:	f7f4 f8a7 	bl	20002904 <HAL_GetTick>
2000e7b6:	4602      	mov	r2, r0
2000e7b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e7ba:	1ad3      	subs	r3, r2, r3
2000e7bc:	2b05      	cmp	r3, #5
2000e7be:	d901      	bls.n	2000e7c4 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
2000e7c0:	2303      	movs	r3, #3
2000e7c2:	e396      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
2000e7c4:	4b4e      	ldr	r3, [pc, #312]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e7c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e7ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e7ce:	2b00      	cmp	r3, #0
2000e7d0:	d1ef      	bne.n	2000e7b2 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
2000e7d2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
2000e7d6:	2b01      	cmp	r3, #1
2000e7d8:	d107      	bne.n	2000e7ea <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
2000e7da:	4b49      	ldr	r3, [pc, #292]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e7dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e7e0:	4a47      	ldr	r2, [pc, #284]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e7e2:	f023 0304 	bic.w	r3, r3, #4
2000e7e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
2000e7ea:	687b      	ldr	r3, [r7, #4]
2000e7ec:	681b      	ldr	r3, [r3, #0]
2000e7ee:	f003 0304 	and.w	r3, r3, #4
2000e7f2:	2b00      	cmp	r3, #0
2000e7f4:	f000 8111 	beq.w	2000ea1a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
2000e7f8:	2300      	movs	r3, #0
2000e7fa:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000e7fe:	4b40      	ldr	r3, [pc, #256]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e800:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e804:	f003 0304 	and.w	r3, r3, #4
2000e808:	2b00      	cmp	r3, #0
2000e80a:	d111      	bne.n	2000e830 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
2000e80c:	4b3c      	ldr	r3, [pc, #240]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e80e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e812:	4a3b      	ldr	r2, [pc, #236]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e814:	f043 0304 	orr.w	r3, r3, #4
2000e818:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000e81c:	4b38      	ldr	r3, [pc, #224]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e81e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e822:	f003 0304 	and.w	r3, r3, #4
2000e826:	613b      	str	r3, [r7, #16]
2000e828:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
2000e82a:	2301      	movs	r3, #1
2000e82c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e830:	4b34      	ldr	r3, [pc, #208]	@ (2000e904 <HAL_RCC_OscConfig+0x7bc>)
2000e832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e834:	f003 0301 	and.w	r3, r3, #1
2000e838:	2b00      	cmp	r3, #0
2000e83a:	d118      	bne.n	2000e86e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000e83c:	4b31      	ldr	r3, [pc, #196]	@ (2000e904 <HAL_RCC_OscConfig+0x7bc>)
2000e83e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e840:	4a30      	ldr	r2, [pc, #192]	@ (2000e904 <HAL_RCC_OscConfig+0x7bc>)
2000e842:	f043 0301 	orr.w	r3, r3, #1
2000e846:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
2000e848:	f7f4 f85c 	bl	20002904 <HAL_GetTick>
2000e84c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e84e:	e008      	b.n	2000e862 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
2000e850:	f7f4 f858 	bl	20002904 <HAL_GetTick>
2000e854:	4602      	mov	r2, r0
2000e856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e858:	1ad3      	subs	r3, r2, r3
2000e85a:	2b02      	cmp	r3, #2
2000e85c:	d901      	bls.n	2000e862 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
2000e85e:	2303      	movs	r3, #3
2000e860:	e347      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e862:	4b28      	ldr	r3, [pc, #160]	@ (2000e904 <HAL_RCC_OscConfig+0x7bc>)
2000e864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e866:	f003 0301 	and.w	r3, r3, #1
2000e86a:	2b00      	cmp	r3, #0
2000e86c:	d0f0      	beq.n	2000e850 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
2000e86e:	687b      	ldr	r3, [r7, #4]
2000e870:	689b      	ldr	r3, [r3, #8]
2000e872:	f003 0301 	and.w	r3, r3, #1
2000e876:	2b00      	cmp	r3, #0
2000e878:	d01f      	beq.n	2000e8ba <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
2000e87a:	687b      	ldr	r3, [r7, #4]
2000e87c:	689b      	ldr	r3, [r3, #8]
2000e87e:	f003 0304 	and.w	r3, r3, #4
2000e882:	2b00      	cmp	r3, #0
2000e884:	d010      	beq.n	2000e8a8 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
2000e886:	4b1e      	ldr	r3, [pc, #120]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e888:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e88c:	4a1c      	ldr	r2, [pc, #112]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e88e:	f043 0304 	orr.w	r3, r3, #4
2000e892:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
2000e896:	4b1a      	ldr	r3, [pc, #104]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e898:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e89c:	4a18      	ldr	r2, [pc, #96]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e89e:	f043 0301 	orr.w	r3, r3, #1
2000e8a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
2000e8a6:	e018      	b.n	2000e8da <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
2000e8a8:	4b15      	ldr	r3, [pc, #84]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e8aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e8ae:	4a14      	ldr	r2, [pc, #80]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e8b0:	f043 0301 	orr.w	r3, r3, #1
2000e8b4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
2000e8b8:	e00f      	b.n	2000e8da <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
2000e8ba:	4b11      	ldr	r3, [pc, #68]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e8bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e8c0:	4a0f      	ldr	r2, [pc, #60]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e8c2:	f023 0301 	bic.w	r3, r3, #1
2000e8c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
2000e8ca:	4b0d      	ldr	r3, [pc, #52]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e8cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e8d0:	4a0b      	ldr	r2, [pc, #44]	@ (2000e900 <HAL_RCC_OscConfig+0x7b8>)
2000e8d2:	f023 0304 	bic.w	r3, r3, #4
2000e8d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
2000e8da:	687b      	ldr	r3, [r7, #4]
2000e8dc:	689b      	ldr	r3, [r3, #8]
2000e8de:	2b00      	cmp	r3, #0
2000e8e0:	d057      	beq.n	2000e992 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
2000e8e2:	f7f4 f80f 	bl	20002904 <HAL_GetTick>
2000e8e6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
2000e8e8:	e00e      	b.n	2000e908 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e8ea:	f7f4 f80b 	bl	20002904 <HAL_GetTick>
2000e8ee:	4602      	mov	r2, r0
2000e8f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e8f2:	1ad3      	subs	r3, r2, r3
2000e8f4:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e8f8:	4293      	cmp	r3, r2
2000e8fa:	d905      	bls.n	2000e908 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
2000e8fc:	2303      	movs	r3, #3
2000e8fe:	e2f8      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
2000e900:	46020c00 	.word	0x46020c00
2000e904:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
2000e908:	4b9c      	ldr	r3, [pc, #624]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000e90a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e90e:	f003 0302 	and.w	r3, r3, #2
2000e912:	2b00      	cmp	r3, #0
2000e914:	d0e9      	beq.n	2000e8ea <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
2000e916:	687b      	ldr	r3, [r7, #4]
2000e918:	689b      	ldr	r3, [r3, #8]
2000e91a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000e91e:	2b00      	cmp	r3, #0
2000e920:	d01b      	beq.n	2000e95a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
2000e922:	4b96      	ldr	r3, [pc, #600]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000e924:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e928:	4a94      	ldr	r2, [pc, #592]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000e92a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
2000e92e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
2000e932:	e00a      	b.n	2000e94a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e934:	f7f3 ffe6 	bl	20002904 <HAL_GetTick>
2000e938:	4602      	mov	r2, r0
2000e93a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e93c:	1ad3      	subs	r3, r2, r3
2000e93e:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e942:	4293      	cmp	r3, r2
2000e944:	d901      	bls.n	2000e94a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
2000e946:	2303      	movs	r3, #3
2000e948:	e2d3      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
2000e94a:	4b8c      	ldr	r3, [pc, #560]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000e94c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e950:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
2000e954:	2b00      	cmp	r3, #0
2000e956:	d0ed      	beq.n	2000e934 <HAL_RCC_OscConfig+0x7ec>
2000e958:	e053      	b.n	2000ea02 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
2000e95a:	4b88      	ldr	r3, [pc, #544]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000e95c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e960:	4a86      	ldr	r2, [pc, #536]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000e962:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2000e966:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
2000e96a:	e00a      	b.n	2000e982 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e96c:	f7f3 ffca 	bl	20002904 <HAL_GetTick>
2000e970:	4602      	mov	r2, r0
2000e972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e974:	1ad3      	subs	r3, r2, r3
2000e976:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e97a:	4293      	cmp	r3, r2
2000e97c:	d901      	bls.n	2000e982 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
2000e97e:	2303      	movs	r3, #3
2000e980:	e2b7      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
2000e982:	4b7e      	ldr	r3, [pc, #504]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000e984:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e988:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
2000e98c:	2b00      	cmp	r3, #0
2000e98e:	d1ed      	bne.n	2000e96c <HAL_RCC_OscConfig+0x824>
2000e990:	e037      	b.n	2000ea02 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
2000e992:	f7f3 ffb7 	bl	20002904 <HAL_GetTick>
2000e996:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
2000e998:	e00a      	b.n	2000e9b0 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e99a:	f7f3 ffb3 	bl	20002904 <HAL_GetTick>
2000e99e:	4602      	mov	r2, r0
2000e9a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e9a2:	1ad3      	subs	r3, r2, r3
2000e9a4:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e9a8:	4293      	cmp	r3, r2
2000e9aa:	d901      	bls.n	2000e9b0 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
2000e9ac:	2303      	movs	r3, #3
2000e9ae:	e2a0      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
2000e9b0:	4b72      	ldr	r3, [pc, #456]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000e9b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e9b6:	f003 0302 	and.w	r3, r3, #2
2000e9ba:	2b00      	cmp	r3, #0
2000e9bc:	d1ed      	bne.n	2000e99a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
2000e9be:	4b6f      	ldr	r3, [pc, #444]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000e9c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e9c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000e9c8:	2b00      	cmp	r3, #0
2000e9ca:	d01a      	beq.n	2000ea02 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
2000e9cc:	4b6b      	ldr	r3, [pc, #428]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000e9ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e9d2:	4a6a      	ldr	r2, [pc, #424]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000e9d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2000e9d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
2000e9dc:	e00a      	b.n	2000e9f4 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e9de:	f7f3 ff91 	bl	20002904 <HAL_GetTick>
2000e9e2:	4602      	mov	r2, r0
2000e9e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e9e6:	1ad3      	subs	r3, r2, r3
2000e9e8:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e9ec:	4293      	cmp	r3, r2
2000e9ee:	d901      	bls.n	2000e9f4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
2000e9f0:	2303      	movs	r3, #3
2000e9f2:	e27e      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
2000e9f4:	4b61      	ldr	r3, [pc, #388]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000e9f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e9fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
2000e9fe:	2b00      	cmp	r3, #0
2000ea00:	d1ed      	bne.n	2000e9de <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
2000ea02:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
2000ea06:	2b01      	cmp	r3, #1
2000ea08:	d107      	bne.n	2000ea1a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
2000ea0a:	4b5c      	ldr	r3, [pc, #368]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000ea0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ea10:	4a5a      	ldr	r2, [pc, #360]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000ea12:	f023 0304 	bic.w	r3, r3, #4
2000ea16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
2000ea1a:	687b      	ldr	r3, [r7, #4]
2000ea1c:	681b      	ldr	r3, [r3, #0]
2000ea1e:	f003 0320 	and.w	r3, r3, #32
2000ea22:	2b00      	cmp	r3, #0
2000ea24:	d036      	beq.n	2000ea94 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
2000ea26:	687b      	ldr	r3, [r7, #4]
2000ea28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000ea2a:	2b00      	cmp	r3, #0
2000ea2c:	d019      	beq.n	2000ea62 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
2000ea2e:	4b53      	ldr	r3, [pc, #332]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000ea30:	681b      	ldr	r3, [r3, #0]
2000ea32:	4a52      	ldr	r2, [pc, #328]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000ea34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
2000ea38:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000ea3a:	f7f3 ff63 	bl	20002904 <HAL_GetTick>
2000ea3e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
2000ea40:	e008      	b.n	2000ea54 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
2000ea42:	f7f3 ff5f 	bl	20002904 <HAL_GetTick>
2000ea46:	4602      	mov	r2, r0
2000ea48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ea4a:	1ad3      	subs	r3, r2, r3
2000ea4c:	2b02      	cmp	r3, #2
2000ea4e:	d901      	bls.n	2000ea54 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
2000ea50:	2303      	movs	r3, #3
2000ea52:	e24e      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
2000ea54:	4b49      	ldr	r3, [pc, #292]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000ea56:	681b      	ldr	r3, [r3, #0]
2000ea58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
2000ea5c:	2b00      	cmp	r3, #0
2000ea5e:	d0f0      	beq.n	2000ea42 <HAL_RCC_OscConfig+0x8fa>
2000ea60:	e018      	b.n	2000ea94 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
2000ea62:	4b46      	ldr	r3, [pc, #280]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000ea64:	681b      	ldr	r3, [r3, #0]
2000ea66:	4a45      	ldr	r2, [pc, #276]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000ea68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
2000ea6c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000ea6e:	f7f3 ff49 	bl	20002904 <HAL_GetTick>
2000ea72:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
2000ea74:	e008      	b.n	2000ea88 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
2000ea76:	f7f3 ff45 	bl	20002904 <HAL_GetTick>
2000ea7a:	4602      	mov	r2, r0
2000ea7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ea7e:	1ad3      	subs	r3, r2, r3
2000ea80:	2b02      	cmp	r3, #2
2000ea82:	d901      	bls.n	2000ea88 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
2000ea84:	2303      	movs	r3, #3
2000ea86:	e234      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
2000ea88:	4b3c      	ldr	r3, [pc, #240]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000ea8a:	681b      	ldr	r3, [r3, #0]
2000ea8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
2000ea90:	2b00      	cmp	r3, #0
2000ea92:	d1f0      	bne.n	2000ea76 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
2000ea94:	687b      	ldr	r3, [r7, #4]
2000ea96:	681b      	ldr	r3, [r3, #0]
2000ea98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000ea9c:	2b00      	cmp	r3, #0
2000ea9e:	d036      	beq.n	2000eb0e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
2000eaa0:	687b      	ldr	r3, [r7, #4]
2000eaa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2000eaa4:	2b00      	cmp	r3, #0
2000eaa6:	d019      	beq.n	2000eadc <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
2000eaa8:	4b34      	ldr	r3, [pc, #208]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eaaa:	681b      	ldr	r3, [r3, #0]
2000eaac:	4a33      	ldr	r2, [pc, #204]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eaae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
2000eab2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000eab4:	f7f3 ff26 	bl	20002904 <HAL_GetTick>
2000eab8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
2000eaba:	e008      	b.n	2000eace <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
2000eabc:	f7f3 ff22 	bl	20002904 <HAL_GetTick>
2000eac0:	4602      	mov	r2, r0
2000eac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000eac4:	1ad3      	subs	r3, r2, r3
2000eac6:	2b02      	cmp	r3, #2
2000eac8:	d901      	bls.n	2000eace <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
2000eaca:	2303      	movs	r3, #3
2000eacc:	e211      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
2000eace:	4b2b      	ldr	r3, [pc, #172]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000ead0:	681b      	ldr	r3, [r3, #0]
2000ead2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000ead6:	2b00      	cmp	r3, #0
2000ead8:	d0f0      	beq.n	2000eabc <HAL_RCC_OscConfig+0x974>
2000eada:	e018      	b.n	2000eb0e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
2000eadc:	4b27      	ldr	r3, [pc, #156]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eade:	681b      	ldr	r3, [r3, #0]
2000eae0:	4a26      	ldr	r2, [pc, #152]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eae2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000eae6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000eae8:	f7f3 ff0c 	bl	20002904 <HAL_GetTick>
2000eaec:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
2000eaee:	e008      	b.n	2000eb02 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
2000eaf0:	f7f3 ff08 	bl	20002904 <HAL_GetTick>
2000eaf4:	4602      	mov	r2, r0
2000eaf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000eaf8:	1ad3      	subs	r3, r2, r3
2000eafa:	2b02      	cmp	r3, #2
2000eafc:	d901      	bls.n	2000eb02 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
2000eafe:	2303      	movs	r3, #3
2000eb00:	e1f7      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
2000eb02:	4b1e      	ldr	r3, [pc, #120]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eb04:	681b      	ldr	r3, [r3, #0]
2000eb06:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000eb0a:	2b00      	cmp	r3, #0
2000eb0c:	d1f0      	bne.n	2000eaf0 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
2000eb0e:	687b      	ldr	r3, [r7, #4]
2000eb10:	681b      	ldr	r3, [r3, #0]
2000eb12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2000eb16:	2b00      	cmp	r3, #0
2000eb18:	d07f      	beq.n	2000ec1a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
2000eb1a:	687b      	ldr	r3, [r7, #4]
2000eb1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000eb1e:	2b00      	cmp	r3, #0
2000eb20:	d062      	beq.n	2000ebe8 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
2000eb22:	4b16      	ldr	r3, [pc, #88]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eb24:	689b      	ldr	r3, [r3, #8]
2000eb26:	4a15      	ldr	r2, [pc, #84]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eb28:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000eb2c:	6093      	str	r3, [r2, #8]
2000eb2e:	4b13      	ldr	r3, [pc, #76]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eb30:	689b      	ldr	r3, [r3, #8]
2000eb32:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
2000eb36:	687b      	ldr	r3, [r7, #4]
2000eb38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000eb3a:	4910      	ldr	r1, [pc, #64]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eb3c:	4313      	orrs	r3, r2
2000eb3e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
2000eb40:	687b      	ldr	r3, [r7, #4]
2000eb42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000eb44:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000eb48:	d309      	bcc.n	2000eb5e <HAL_RCC_OscConfig+0xa16>
2000eb4a:	4b0c      	ldr	r3, [pc, #48]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eb4c:	68db      	ldr	r3, [r3, #12]
2000eb4e:	f023 021f 	bic.w	r2, r3, #31
2000eb52:	687b      	ldr	r3, [r7, #4]
2000eb54:	6a1b      	ldr	r3, [r3, #32]
2000eb56:	4909      	ldr	r1, [pc, #36]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eb58:	4313      	orrs	r3, r2
2000eb5a:	60cb      	str	r3, [r1, #12]
2000eb5c:	e02a      	b.n	2000ebb4 <HAL_RCC_OscConfig+0xa6c>
2000eb5e:	687b      	ldr	r3, [r7, #4]
2000eb60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000eb62:	2b00      	cmp	r3, #0
2000eb64:	da0c      	bge.n	2000eb80 <HAL_RCC_OscConfig+0xa38>
2000eb66:	4b05      	ldr	r3, [pc, #20]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eb68:	68db      	ldr	r3, [r3, #12]
2000eb6a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
2000eb6e:	687b      	ldr	r3, [r7, #4]
2000eb70:	6a1b      	ldr	r3, [r3, #32]
2000eb72:	015b      	lsls	r3, r3, #5
2000eb74:	4901      	ldr	r1, [pc, #4]	@ (2000eb7c <HAL_RCC_OscConfig+0xa34>)
2000eb76:	4313      	orrs	r3, r2
2000eb78:	60cb      	str	r3, [r1, #12]
2000eb7a:	e01b      	b.n	2000ebb4 <HAL_RCC_OscConfig+0xa6c>
2000eb7c:	46020c00 	.word	0x46020c00
2000eb80:	687b      	ldr	r3, [r7, #4]
2000eb82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000eb84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000eb88:	d30a      	bcc.n	2000eba0 <HAL_RCC_OscConfig+0xa58>
2000eb8a:	4ba1      	ldr	r3, [pc, #644]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000eb8c:	68db      	ldr	r3, [r3, #12]
2000eb8e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
2000eb92:	687b      	ldr	r3, [r7, #4]
2000eb94:	6a1b      	ldr	r3, [r3, #32]
2000eb96:	029b      	lsls	r3, r3, #10
2000eb98:	499d      	ldr	r1, [pc, #628]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000eb9a:	4313      	orrs	r3, r2
2000eb9c:	60cb      	str	r3, [r1, #12]
2000eb9e:	e009      	b.n	2000ebb4 <HAL_RCC_OscConfig+0xa6c>
2000eba0:	4b9b      	ldr	r3, [pc, #620]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000eba2:	68db      	ldr	r3, [r3, #12]
2000eba4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
2000eba8:	687b      	ldr	r3, [r7, #4]
2000ebaa:	6a1b      	ldr	r3, [r3, #32]
2000ebac:	03db      	lsls	r3, r3, #15
2000ebae:	4998      	ldr	r1, [pc, #608]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ebb0:	4313      	orrs	r3, r2
2000ebb2:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
2000ebb4:	4b96      	ldr	r3, [pc, #600]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ebb6:	681b      	ldr	r3, [r3, #0]
2000ebb8:	4a95      	ldr	r2, [pc, #596]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ebba:	f043 0310 	orr.w	r3, r3, #16
2000ebbe:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000ebc0:	f7f3 fea0 	bl	20002904 <HAL_GetTick>
2000ebc4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
2000ebc6:	e008      	b.n	2000ebda <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
2000ebc8:	f7f3 fe9c 	bl	20002904 <HAL_GetTick>
2000ebcc:	4602      	mov	r2, r0
2000ebce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ebd0:	1ad3      	subs	r3, r2, r3
2000ebd2:	2b02      	cmp	r3, #2
2000ebd4:	d901      	bls.n	2000ebda <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
2000ebd6:	2303      	movs	r3, #3
2000ebd8:	e18b      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
2000ebda:	4b8d      	ldr	r3, [pc, #564]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ebdc:	681b      	ldr	r3, [r3, #0]
2000ebde:	f003 0320 	and.w	r3, r3, #32
2000ebe2:	2b00      	cmp	r3, #0
2000ebe4:	d0f0      	beq.n	2000ebc8 <HAL_RCC_OscConfig+0xa80>
2000ebe6:	e018      	b.n	2000ec1a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
2000ebe8:	4b89      	ldr	r3, [pc, #548]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ebea:	681b      	ldr	r3, [r3, #0]
2000ebec:	4a88      	ldr	r2, [pc, #544]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ebee:	f023 0310 	bic.w	r3, r3, #16
2000ebf2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000ebf4:	f7f3 fe86 	bl	20002904 <HAL_GetTick>
2000ebf8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
2000ebfa:	e008      	b.n	2000ec0e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
2000ebfc:	f7f3 fe82 	bl	20002904 <HAL_GetTick>
2000ec00:	4602      	mov	r2, r0
2000ec02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ec04:	1ad3      	subs	r3, r2, r3
2000ec06:	2b02      	cmp	r3, #2
2000ec08:	d901      	bls.n	2000ec0e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
2000ec0a:	2303      	movs	r3, #3
2000ec0c:	e171      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
2000ec0e:	4b80      	ldr	r3, [pc, #512]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ec10:	681b      	ldr	r3, [r3, #0]
2000ec12:	f003 0320 	and.w	r3, r3, #32
2000ec16:	2b00      	cmp	r3, #0
2000ec18:	d1f0      	bne.n	2000ebfc <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
2000ec1a:	687b      	ldr	r3, [r7, #4]
2000ec1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000ec1e:	2b00      	cmp	r3, #0
2000ec20:	f000 8166 	beq.w	2000eef0 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
2000ec24:	2300      	movs	r3, #0
2000ec26:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000ec2a:	4b79      	ldr	r3, [pc, #484]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ec2c:	69db      	ldr	r3, [r3, #28]
2000ec2e:	f003 030c 	and.w	r3, r3, #12
2000ec32:	2b0c      	cmp	r3, #12
2000ec34:	f000 80f2 	beq.w	2000ee1c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
2000ec38:	687b      	ldr	r3, [r7, #4]
2000ec3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000ec3c:	2b02      	cmp	r3, #2
2000ec3e:	f040 80c5 	bne.w	2000edcc <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
2000ec42:	4b73      	ldr	r3, [pc, #460]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ec44:	681b      	ldr	r3, [r3, #0]
2000ec46:	4a72      	ldr	r2, [pc, #456]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ec48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2000ec4c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000ec4e:	f7f3 fe59 	bl	20002904 <HAL_GetTick>
2000ec52:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000ec54:	e008      	b.n	2000ec68 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000ec56:	f7f3 fe55 	bl	20002904 <HAL_GetTick>
2000ec5a:	4602      	mov	r2, r0
2000ec5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ec5e:	1ad3      	subs	r3, r2, r3
2000ec60:	2b02      	cmp	r3, #2
2000ec62:	d901      	bls.n	2000ec68 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
2000ec64:	2303      	movs	r3, #3
2000ec66:	e144      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000ec68:	4b69      	ldr	r3, [pc, #420]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ec6a:	681b      	ldr	r3, [r3, #0]
2000ec6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000ec70:	2b00      	cmp	r3, #0
2000ec72:	d1f0      	bne.n	2000ec56 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000ec74:	4b66      	ldr	r3, [pc, #408]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ec76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ec7a:	f003 0304 	and.w	r3, r3, #4
2000ec7e:	2b00      	cmp	r3, #0
2000ec80:	d111      	bne.n	2000eca6 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
2000ec82:	4b63      	ldr	r3, [pc, #396]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ec84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ec88:	4a61      	ldr	r2, [pc, #388]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ec8a:	f043 0304 	orr.w	r3, r3, #4
2000ec8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000ec92:	4b5f      	ldr	r3, [pc, #380]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ec94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ec98:	f003 0304 	and.w	r3, r3, #4
2000ec9c:	60fb      	str	r3, [r7, #12]
2000ec9e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
2000eca0:	2301      	movs	r3, #1
2000eca2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
2000eca6:	4b5b      	ldr	r3, [pc, #364]	@ (2000ee14 <HAL_RCC_OscConfig+0xccc>)
2000eca8:	68db      	ldr	r3, [r3, #12]
2000ecaa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000ecae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000ecb2:	d102      	bne.n	2000ecba <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
2000ecb4:	2301      	movs	r3, #1
2000ecb6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
2000ecba:	4b56      	ldr	r3, [pc, #344]	@ (2000ee14 <HAL_RCC_OscConfig+0xccc>)
2000ecbc:	68db      	ldr	r3, [r3, #12]
2000ecbe:	4a55      	ldr	r2, [pc, #340]	@ (2000ee14 <HAL_RCC_OscConfig+0xccc>)
2000ecc0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
2000ecc4:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
2000ecc6:	4b52      	ldr	r3, [pc, #328]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ecc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ecca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
2000ecce:	f023 0303 	bic.w	r3, r3, #3
2000ecd2:	687a      	ldr	r2, [r7, #4]
2000ecd4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
2000ecd6:	687a      	ldr	r2, [r7, #4]
2000ecd8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000ecda:	3a01      	subs	r2, #1
2000ecdc:	0212      	lsls	r2, r2, #8
2000ecde:	4311      	orrs	r1, r2
2000ece0:	687a      	ldr	r2, [r7, #4]
2000ece2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
2000ece4:	430a      	orrs	r2, r1
2000ece6:	494a      	ldr	r1, [pc, #296]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ece8:	4313      	orrs	r3, r2
2000ecea:	628b      	str	r3, [r1, #40]	@ 0x28
2000ecec:	4b48      	ldr	r3, [pc, #288]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ecee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
2000ecf0:	4b49      	ldr	r3, [pc, #292]	@ (2000ee18 <HAL_RCC_OscConfig+0xcd0>)
2000ecf2:	4013      	ands	r3, r2
2000ecf4:	687a      	ldr	r2, [r7, #4]
2000ecf6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
2000ecf8:	3a01      	subs	r2, #1
2000ecfa:	f3c2 0108 	ubfx	r1, r2, #0, #9
2000ecfe:	687a      	ldr	r2, [r7, #4]
2000ed00:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
2000ed02:	3a01      	subs	r2, #1
2000ed04:	0252      	lsls	r2, r2, #9
2000ed06:	b292      	uxth	r2, r2
2000ed08:	4311      	orrs	r1, r2
2000ed0a:	687a      	ldr	r2, [r7, #4]
2000ed0c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
2000ed0e:	3a01      	subs	r2, #1
2000ed10:	0412      	lsls	r2, r2, #16
2000ed12:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
2000ed16:	4311      	orrs	r1, r2
2000ed18:	687a      	ldr	r2, [r7, #4]
2000ed1a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
2000ed1c:	3a01      	subs	r2, #1
2000ed1e:	0612      	lsls	r2, r2, #24
2000ed20:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
2000ed24:	430a      	orrs	r2, r1
2000ed26:	493a      	ldr	r1, [pc, #232]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ed28:	4313      	orrs	r3, r2
2000ed2a:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
2000ed2c:	4b38      	ldr	r3, [pc, #224]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ed2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ed30:	4a37      	ldr	r2, [pc, #220]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ed32:	f023 0310 	bic.w	r3, r3, #16
2000ed36:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
2000ed38:	687b      	ldr	r3, [r7, #4]
2000ed3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000ed3c:	4a34      	ldr	r2, [pc, #208]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ed3e:	00db      	lsls	r3, r3, #3
2000ed40:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
2000ed42:	4b33      	ldr	r3, [pc, #204]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ed44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ed46:	4a32      	ldr	r2, [pc, #200]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ed48:	f043 0310 	orr.w	r3, r3, #16
2000ed4c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
2000ed4e:	4b30      	ldr	r3, [pc, #192]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ed50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ed52:	f023 020c 	bic.w	r2, r3, #12
2000ed56:	687b      	ldr	r3, [r7, #4]
2000ed58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000ed5a:	492d      	ldr	r1, [pc, #180]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ed5c:	4313      	orrs	r3, r2
2000ed5e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
2000ed60:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
2000ed64:	2b01      	cmp	r3, #1
2000ed66:	d105      	bne.n	2000ed74 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
2000ed68:	4b2a      	ldr	r3, [pc, #168]	@ (2000ee14 <HAL_RCC_OscConfig+0xccc>)
2000ed6a:	68db      	ldr	r3, [r3, #12]
2000ed6c:	4a29      	ldr	r2, [pc, #164]	@ (2000ee14 <HAL_RCC_OscConfig+0xccc>)
2000ed6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000ed72:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
2000ed74:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
2000ed78:	2b01      	cmp	r3, #1
2000ed7a:	d107      	bne.n	2000ed8c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
2000ed7c:	4b24      	ldr	r3, [pc, #144]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ed7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ed82:	4a23      	ldr	r2, [pc, #140]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ed84:	f023 0304 	bic.w	r3, r3, #4
2000ed88:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
2000ed8c:	4b20      	ldr	r3, [pc, #128]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ed8e:	681b      	ldr	r3, [r3, #0]
2000ed90:	4a1f      	ldr	r2, [pc, #124]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ed92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
2000ed96:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000ed98:	f7f3 fdb4 	bl	20002904 <HAL_GetTick>
2000ed9c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
2000ed9e:	e008      	b.n	2000edb2 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000eda0:	f7f3 fdb0 	bl	20002904 <HAL_GetTick>
2000eda4:	4602      	mov	r2, r0
2000eda6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000eda8:	1ad3      	subs	r3, r2, r3
2000edaa:	2b02      	cmp	r3, #2
2000edac:	d901      	bls.n	2000edb2 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
2000edae:	2303      	movs	r3, #3
2000edb0:	e09f      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
2000edb2:	4b17      	ldr	r3, [pc, #92]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000edb4:	681b      	ldr	r3, [r3, #0]
2000edb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000edba:	2b00      	cmp	r3, #0
2000edbc:	d0f0      	beq.n	2000eda0 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
2000edbe:	4b14      	ldr	r3, [pc, #80]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000edc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000edc2:	4a13      	ldr	r2, [pc, #76]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000edc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000edc8:	6293      	str	r3, [r2, #40]	@ 0x28
2000edca:	e091      	b.n	2000eef0 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
2000edcc:	4b10      	ldr	r3, [pc, #64]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000edce:	681b      	ldr	r3, [r3, #0]
2000edd0:	4a0f      	ldr	r2, [pc, #60]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000edd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2000edd6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000edd8:	f7f3 fd94 	bl	20002904 <HAL_GetTick>
2000eddc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000edde:	e008      	b.n	2000edf2 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000ede0:	f7f3 fd90 	bl	20002904 <HAL_GetTick>
2000ede4:	4602      	mov	r2, r0
2000ede6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ede8:	1ad3      	subs	r3, r2, r3
2000edea:	2b02      	cmp	r3, #2
2000edec:	d901      	bls.n	2000edf2 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
2000edee:	2303      	movs	r3, #3
2000edf0:	e07f      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000edf2:	4b07      	ldr	r3, [pc, #28]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000edf4:	681b      	ldr	r3, [r3, #0]
2000edf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000edfa:	2b00      	cmp	r3, #0
2000edfc:	d1f0      	bne.n	2000ede0 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
2000edfe:	4b04      	ldr	r3, [pc, #16]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ee00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ee02:	4a03      	ldr	r2, [pc, #12]	@ (2000ee10 <HAL_RCC_OscConfig+0xcc8>)
2000ee04:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
2000ee08:	f023 0303 	bic.w	r3, r3, #3
2000ee0c:	6293      	str	r3, [r2, #40]	@ 0x28
2000ee0e:	e06f      	b.n	2000eef0 <HAL_RCC_OscConfig+0xda8>
2000ee10:	46020c00 	.word	0x46020c00
2000ee14:	46020800 	.word	0x46020800
2000ee18:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
2000ee1c:	4b37      	ldr	r3, [pc, #220]	@ (2000eefc <HAL_RCC_OscConfig+0xdb4>)
2000ee1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ee20:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
2000ee22:	4b36      	ldr	r3, [pc, #216]	@ (2000eefc <HAL_RCC_OscConfig+0xdb4>)
2000ee24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000ee26:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
2000ee28:	687b      	ldr	r3, [r7, #4]
2000ee2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000ee2c:	2b01      	cmp	r3, #1
2000ee2e:	d039      	beq.n	2000eea4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
2000ee30:	69fb      	ldr	r3, [r7, #28]
2000ee32:	f003 0203 	and.w	r2, r3, #3
2000ee36:	687b      	ldr	r3, [r7, #4]
2000ee38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
2000ee3a:	429a      	cmp	r2, r3
2000ee3c:	d132      	bne.n	2000eea4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
2000ee3e:	69fb      	ldr	r3, [r7, #28]
2000ee40:	0a1b      	lsrs	r3, r3, #8
2000ee42:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
2000ee46:	687b      	ldr	r3, [r7, #4]
2000ee48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000ee4a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
2000ee4c:	429a      	cmp	r2, r3
2000ee4e:	d129      	bne.n	2000eea4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
2000ee50:	69fb      	ldr	r3, [r7, #28]
2000ee52:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
2000ee56:	687b      	ldr	r3, [r7, #4]
2000ee58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
2000ee5a:	429a      	cmp	r2, r3
2000ee5c:	d122      	bne.n	2000eea4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
2000ee5e:	69bb      	ldr	r3, [r7, #24]
2000ee60:	f3c3 0208 	ubfx	r2, r3, #0, #9
2000ee64:	687b      	ldr	r3, [r7, #4]
2000ee66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000ee68:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
2000ee6a:	429a      	cmp	r2, r3
2000ee6c:	d11a      	bne.n	2000eea4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
2000ee6e:	69bb      	ldr	r3, [r7, #24]
2000ee70:	0a5b      	lsrs	r3, r3, #9
2000ee72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
2000ee76:	687b      	ldr	r3, [r7, #4]
2000ee78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ee7a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
2000ee7c:	429a      	cmp	r2, r3
2000ee7e:	d111      	bne.n	2000eea4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
2000ee80:	69bb      	ldr	r3, [r7, #24]
2000ee82:	0c1b      	lsrs	r3, r3, #16
2000ee84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
2000ee88:	687b      	ldr	r3, [r7, #4]
2000ee8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000ee8c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
2000ee8e:	429a      	cmp	r2, r3
2000ee90:	d108      	bne.n	2000eea4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
2000ee92:	69bb      	ldr	r3, [r7, #24]
2000ee94:	0e1b      	lsrs	r3, r3, #24
2000ee96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
2000ee9a:	687b      	ldr	r3, [r7, #4]
2000ee9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000ee9e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
2000eea0:	429a      	cmp	r2, r3
2000eea2:	d001      	beq.n	2000eea8 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
2000eea4:	2301      	movs	r3, #1
2000eea6:	e024      	b.n	2000eef2 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
2000eea8:	4b14      	ldr	r3, [pc, #80]	@ (2000eefc <HAL_RCC_OscConfig+0xdb4>)
2000eeaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000eeac:	08db      	lsrs	r3, r3, #3
2000eeae:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
2000eeb2:	687b      	ldr	r3, [r7, #4]
2000eeb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
2000eeb6:	429a      	cmp	r2, r3
2000eeb8:	d01a      	beq.n	2000eef0 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
2000eeba:	4b10      	ldr	r3, [pc, #64]	@ (2000eefc <HAL_RCC_OscConfig+0xdb4>)
2000eebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000eebe:	4a0f      	ldr	r2, [pc, #60]	@ (2000eefc <HAL_RCC_OscConfig+0xdb4>)
2000eec0:	f023 0310 	bic.w	r3, r3, #16
2000eec4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
2000eec6:	f7f3 fd1d 	bl	20002904 <HAL_GetTick>
2000eeca:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
2000eecc:	bf00      	nop
2000eece:	f7f3 fd19 	bl	20002904 <HAL_GetTick>
2000eed2:	4602      	mov	r2, r0
2000eed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000eed6:	4293      	cmp	r3, r2
2000eed8:	d0f9      	beq.n	2000eece <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
2000eeda:	687b      	ldr	r3, [r7, #4]
2000eedc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000eede:	4a07      	ldr	r2, [pc, #28]	@ (2000eefc <HAL_RCC_OscConfig+0xdb4>)
2000eee0:	00db      	lsls	r3, r3, #3
2000eee2:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
2000eee4:	4b05      	ldr	r3, [pc, #20]	@ (2000eefc <HAL_RCC_OscConfig+0xdb4>)
2000eee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000eee8:	4a04      	ldr	r2, [pc, #16]	@ (2000eefc <HAL_RCC_OscConfig+0xdb4>)
2000eeea:	f043 0310 	orr.w	r3, r3, #16
2000eeee:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
2000eef0:	2300      	movs	r3, #0
}
2000eef2:	4618      	mov	r0, r3
2000eef4:	3738      	adds	r7, #56	@ 0x38
2000eef6:	46bd      	mov	sp, r7
2000eef8:	bd80      	pop	{r7, pc}
2000eefa:	bf00      	nop
2000eefc:	46020c00 	.word	0x46020c00

2000ef00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
2000ef00:	b580      	push	{r7, lr}
2000ef02:	b086      	sub	sp, #24
2000ef04:	af00      	add	r7, sp, #0
2000ef06:	6078      	str	r0, [r7, #4]
2000ef08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
2000ef0a:	687b      	ldr	r3, [r7, #4]
2000ef0c:	2b00      	cmp	r3, #0
2000ef0e:	d101      	bne.n	2000ef14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
2000ef10:	2301      	movs	r3, #1
2000ef12:	e1d9      	b.n	2000f2c8 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
2000ef14:	4b9b      	ldr	r3, [pc, #620]	@ (2000f184 <HAL_RCC_ClockConfig+0x284>)
2000ef16:	681b      	ldr	r3, [r3, #0]
2000ef18:	f003 030f 	and.w	r3, r3, #15
2000ef1c:	683a      	ldr	r2, [r7, #0]
2000ef1e:	429a      	cmp	r2, r3
2000ef20:	d910      	bls.n	2000ef44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
2000ef22:	4b98      	ldr	r3, [pc, #608]	@ (2000f184 <HAL_RCC_ClockConfig+0x284>)
2000ef24:	681b      	ldr	r3, [r3, #0]
2000ef26:	f023 020f 	bic.w	r2, r3, #15
2000ef2a:	4996      	ldr	r1, [pc, #600]	@ (2000f184 <HAL_RCC_ClockConfig+0x284>)
2000ef2c:	683b      	ldr	r3, [r7, #0]
2000ef2e:	4313      	orrs	r3, r2
2000ef30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
2000ef32:	4b94      	ldr	r3, [pc, #592]	@ (2000f184 <HAL_RCC_ClockConfig+0x284>)
2000ef34:	681b      	ldr	r3, [r3, #0]
2000ef36:	f003 030f 	and.w	r3, r3, #15
2000ef3a:	683a      	ldr	r2, [r7, #0]
2000ef3c:	429a      	cmp	r2, r3
2000ef3e:	d001      	beq.n	2000ef44 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
2000ef40:	2301      	movs	r3, #1
2000ef42:	e1c1      	b.n	2000f2c8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
2000ef44:	687b      	ldr	r3, [r7, #4]
2000ef46:	681b      	ldr	r3, [r3, #0]
2000ef48:	f003 0310 	and.w	r3, r3, #16
2000ef4c:	2b00      	cmp	r3, #0
2000ef4e:	d010      	beq.n	2000ef72 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
2000ef50:	687b      	ldr	r3, [r7, #4]
2000ef52:	695a      	ldr	r2, [r3, #20]
2000ef54:	4b8c      	ldr	r3, [pc, #560]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000ef56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000ef58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000ef5c:	429a      	cmp	r2, r3
2000ef5e:	d908      	bls.n	2000ef72 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
2000ef60:	4b89      	ldr	r3, [pc, #548]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000ef62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000ef64:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000ef68:	687b      	ldr	r3, [r7, #4]
2000ef6a:	695b      	ldr	r3, [r3, #20]
2000ef6c:	4986      	ldr	r1, [pc, #536]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000ef6e:	4313      	orrs	r3, r2
2000ef70:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
2000ef72:	687b      	ldr	r3, [r7, #4]
2000ef74:	681b      	ldr	r3, [r3, #0]
2000ef76:	f003 0308 	and.w	r3, r3, #8
2000ef7a:	2b00      	cmp	r3, #0
2000ef7c:	d012      	beq.n	2000efa4 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
2000ef7e:	687b      	ldr	r3, [r7, #4]
2000ef80:	691a      	ldr	r2, [r3, #16]
2000ef82:	4b81      	ldr	r3, [pc, #516]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000ef84:	6a1b      	ldr	r3, [r3, #32]
2000ef86:	091b      	lsrs	r3, r3, #4
2000ef88:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000ef8c:	429a      	cmp	r2, r3
2000ef8e:	d909      	bls.n	2000efa4 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
2000ef90:	4b7d      	ldr	r3, [pc, #500]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000ef92:	6a1b      	ldr	r3, [r3, #32]
2000ef94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
2000ef98:	687b      	ldr	r3, [r7, #4]
2000ef9a:	691b      	ldr	r3, [r3, #16]
2000ef9c:	011b      	lsls	r3, r3, #4
2000ef9e:	497a      	ldr	r1, [pc, #488]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000efa0:	4313      	orrs	r3, r2
2000efa2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
2000efa4:	687b      	ldr	r3, [r7, #4]
2000efa6:	681b      	ldr	r3, [r3, #0]
2000efa8:	f003 0304 	and.w	r3, r3, #4
2000efac:	2b00      	cmp	r3, #0
2000efae:	d010      	beq.n	2000efd2 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
2000efb0:	687b      	ldr	r3, [r7, #4]
2000efb2:	68da      	ldr	r2, [r3, #12]
2000efb4:	4b74      	ldr	r3, [pc, #464]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000efb6:	6a1b      	ldr	r3, [r3, #32]
2000efb8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000efbc:	429a      	cmp	r2, r3
2000efbe:	d908      	bls.n	2000efd2 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
2000efc0:	4b71      	ldr	r3, [pc, #452]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000efc2:	6a1b      	ldr	r3, [r3, #32]
2000efc4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000efc8:	687b      	ldr	r3, [r7, #4]
2000efca:	68db      	ldr	r3, [r3, #12]
2000efcc:	496e      	ldr	r1, [pc, #440]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000efce:	4313      	orrs	r3, r2
2000efd0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
2000efd2:	687b      	ldr	r3, [r7, #4]
2000efd4:	681b      	ldr	r3, [r3, #0]
2000efd6:	f003 0302 	and.w	r3, r3, #2
2000efda:	2b00      	cmp	r3, #0
2000efdc:	d010      	beq.n	2000f000 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
2000efde:	687b      	ldr	r3, [r7, #4]
2000efe0:	689a      	ldr	r2, [r3, #8]
2000efe2:	4b69      	ldr	r3, [pc, #420]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000efe4:	6a1b      	ldr	r3, [r3, #32]
2000efe6:	f003 030f 	and.w	r3, r3, #15
2000efea:	429a      	cmp	r2, r3
2000efec:	d908      	bls.n	2000f000 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
2000efee:	4b66      	ldr	r3, [pc, #408]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000eff0:	6a1b      	ldr	r3, [r3, #32]
2000eff2:	f023 020f 	bic.w	r2, r3, #15
2000eff6:	687b      	ldr	r3, [r7, #4]
2000eff8:	689b      	ldr	r3, [r3, #8]
2000effa:	4963      	ldr	r1, [pc, #396]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000effc:	4313      	orrs	r3, r2
2000effe:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
2000f000:	687b      	ldr	r3, [r7, #4]
2000f002:	681b      	ldr	r3, [r3, #0]
2000f004:	f003 0301 	and.w	r3, r3, #1
2000f008:	2b00      	cmp	r3, #0
2000f00a:	f000 80d2 	beq.w	2000f1b2 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
2000f00e:	2300      	movs	r3, #0
2000f010:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
2000f012:	687b      	ldr	r3, [r7, #4]
2000f014:	685b      	ldr	r3, [r3, #4]
2000f016:	2b03      	cmp	r3, #3
2000f018:	d143      	bne.n	2000f0a2 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000f01a:	4b5b      	ldr	r3, [pc, #364]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f01c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f020:	f003 0304 	and.w	r3, r3, #4
2000f024:	2b00      	cmp	r3, #0
2000f026:	d110      	bne.n	2000f04a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
2000f028:	4b57      	ldr	r3, [pc, #348]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f02a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f02e:	4a56      	ldr	r2, [pc, #344]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f030:	f043 0304 	orr.w	r3, r3, #4
2000f034:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000f038:	4b53      	ldr	r3, [pc, #332]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f03a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f03e:	f003 0304 	and.w	r3, r3, #4
2000f042:	60bb      	str	r3, [r7, #8]
2000f044:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
2000f046:	2301      	movs	r3, #1
2000f048:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
2000f04a:	f7f3 fc5b 	bl	20002904 <HAL_GetTick>
2000f04e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
2000f050:	4b4e      	ldr	r3, [pc, #312]	@ (2000f18c <HAL_RCC_ClockConfig+0x28c>)
2000f052:	68db      	ldr	r3, [r3, #12]
2000f054:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000f058:	2b00      	cmp	r3, #0
2000f05a:	d00f      	beq.n	2000f07c <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
2000f05c:	e008      	b.n	2000f070 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
2000f05e:	f7f3 fc51 	bl	20002904 <HAL_GetTick>
2000f062:	4602      	mov	r2, r0
2000f064:	693b      	ldr	r3, [r7, #16]
2000f066:	1ad3      	subs	r3, r2, r3
2000f068:	2b02      	cmp	r3, #2
2000f06a:	d901      	bls.n	2000f070 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
2000f06c:	2303      	movs	r3, #3
2000f06e:	e12b      	b.n	2000f2c8 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
2000f070:	4b46      	ldr	r3, [pc, #280]	@ (2000f18c <HAL_RCC_ClockConfig+0x28c>)
2000f072:	68db      	ldr	r3, [r3, #12]
2000f074:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
2000f078:	2b00      	cmp	r3, #0
2000f07a:	d0f0      	beq.n	2000f05e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
2000f07c:	7dfb      	ldrb	r3, [r7, #23]
2000f07e:	2b01      	cmp	r3, #1
2000f080:	d107      	bne.n	2000f092 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
2000f082:	4b41      	ldr	r3, [pc, #260]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f084:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f088:	4a3f      	ldr	r2, [pc, #252]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f08a:	f023 0304 	bic.w	r3, r3, #4
2000f08e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
2000f092:	4b3d      	ldr	r3, [pc, #244]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f094:	681b      	ldr	r3, [r3, #0]
2000f096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000f09a:	2b00      	cmp	r3, #0
2000f09c:	d121      	bne.n	2000f0e2 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
2000f09e:	2301      	movs	r3, #1
2000f0a0:	e112      	b.n	2000f2c8 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
2000f0a2:	687b      	ldr	r3, [r7, #4]
2000f0a4:	685b      	ldr	r3, [r3, #4]
2000f0a6:	2b02      	cmp	r3, #2
2000f0a8:	d107      	bne.n	2000f0ba <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
2000f0aa:	4b37      	ldr	r3, [pc, #220]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f0ac:	681b      	ldr	r3, [r3, #0]
2000f0ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000f0b2:	2b00      	cmp	r3, #0
2000f0b4:	d115      	bne.n	2000f0e2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
2000f0b6:	2301      	movs	r3, #1
2000f0b8:	e106      	b.n	2000f2c8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
2000f0ba:	687b      	ldr	r3, [r7, #4]
2000f0bc:	685b      	ldr	r3, [r3, #4]
2000f0be:	2b00      	cmp	r3, #0
2000f0c0:	d107      	bne.n	2000f0d2 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000f0c2:	4b31      	ldr	r3, [pc, #196]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f0c4:	681b      	ldr	r3, [r3, #0]
2000f0c6:	f003 0304 	and.w	r3, r3, #4
2000f0ca:	2b00      	cmp	r3, #0
2000f0cc:	d109      	bne.n	2000f0e2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
2000f0ce:	2301      	movs	r3, #1
2000f0d0:	e0fa      	b.n	2000f2c8 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
2000f0d2:	4b2d      	ldr	r3, [pc, #180]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f0d4:	681b      	ldr	r3, [r3, #0]
2000f0d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000f0da:	2b00      	cmp	r3, #0
2000f0dc:	d101      	bne.n	2000f0e2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
2000f0de:	2301      	movs	r3, #1
2000f0e0:	e0f2      	b.n	2000f2c8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
2000f0e2:	4b29      	ldr	r3, [pc, #164]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f0e4:	69db      	ldr	r3, [r3, #28]
2000f0e6:	f023 0203 	bic.w	r2, r3, #3
2000f0ea:	687b      	ldr	r3, [r7, #4]
2000f0ec:	685b      	ldr	r3, [r3, #4]
2000f0ee:	4926      	ldr	r1, [pc, #152]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f0f0:	4313      	orrs	r3, r2
2000f0f2:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
2000f0f4:	f7f3 fc06 	bl	20002904 <HAL_GetTick>
2000f0f8:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
2000f0fa:	687b      	ldr	r3, [r7, #4]
2000f0fc:	685b      	ldr	r3, [r3, #4]
2000f0fe:	2b03      	cmp	r3, #3
2000f100:	d112      	bne.n	2000f128 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000f102:	e00a      	b.n	2000f11a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000f104:	f7f3 fbfe 	bl	20002904 <HAL_GetTick>
2000f108:	4602      	mov	r2, r0
2000f10a:	693b      	ldr	r3, [r7, #16]
2000f10c:	1ad3      	subs	r3, r2, r3
2000f10e:	f241 3288 	movw	r2, #5000	@ 0x1388
2000f112:	4293      	cmp	r3, r2
2000f114:	d901      	bls.n	2000f11a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
2000f116:	2303      	movs	r3, #3
2000f118:	e0d6      	b.n	2000f2c8 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000f11a:	4b1b      	ldr	r3, [pc, #108]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f11c:	69db      	ldr	r3, [r3, #28]
2000f11e:	f003 030c 	and.w	r3, r3, #12
2000f122:	2b0c      	cmp	r3, #12
2000f124:	d1ee      	bne.n	2000f104 <HAL_RCC_ClockConfig+0x204>
2000f126:	e044      	b.n	2000f1b2 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
2000f128:	687b      	ldr	r3, [r7, #4]
2000f12a:	685b      	ldr	r3, [r3, #4]
2000f12c:	2b02      	cmp	r3, #2
2000f12e:	d112      	bne.n	2000f156 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
2000f130:	e00a      	b.n	2000f148 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000f132:	f7f3 fbe7 	bl	20002904 <HAL_GetTick>
2000f136:	4602      	mov	r2, r0
2000f138:	693b      	ldr	r3, [r7, #16]
2000f13a:	1ad3      	subs	r3, r2, r3
2000f13c:	f241 3288 	movw	r2, #5000	@ 0x1388
2000f140:	4293      	cmp	r3, r2
2000f142:	d901      	bls.n	2000f148 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
2000f144:	2303      	movs	r3, #3
2000f146:	e0bf      	b.n	2000f2c8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
2000f148:	4b0f      	ldr	r3, [pc, #60]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f14a:	69db      	ldr	r3, [r3, #28]
2000f14c:	f003 030c 	and.w	r3, r3, #12
2000f150:	2b08      	cmp	r3, #8
2000f152:	d1ee      	bne.n	2000f132 <HAL_RCC_ClockConfig+0x232>
2000f154:	e02d      	b.n	2000f1b2 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
2000f156:	687b      	ldr	r3, [r7, #4]
2000f158:	685b      	ldr	r3, [r3, #4]
2000f15a:	2b00      	cmp	r3, #0
2000f15c:	d123      	bne.n	2000f1a6 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
2000f15e:	e00a      	b.n	2000f176 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000f160:	f7f3 fbd0 	bl	20002904 <HAL_GetTick>
2000f164:	4602      	mov	r2, r0
2000f166:	693b      	ldr	r3, [r7, #16]
2000f168:	1ad3      	subs	r3, r2, r3
2000f16a:	f241 3288 	movw	r2, #5000	@ 0x1388
2000f16e:	4293      	cmp	r3, r2
2000f170:	d901      	bls.n	2000f176 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
2000f172:	2303      	movs	r3, #3
2000f174:	e0a8      	b.n	2000f2c8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
2000f176:	4b04      	ldr	r3, [pc, #16]	@ (2000f188 <HAL_RCC_ClockConfig+0x288>)
2000f178:	69db      	ldr	r3, [r3, #28]
2000f17a:	f003 030c 	and.w	r3, r3, #12
2000f17e:	2b00      	cmp	r3, #0
2000f180:	d1ee      	bne.n	2000f160 <HAL_RCC_ClockConfig+0x260>
2000f182:	e016      	b.n	2000f1b2 <HAL_RCC_ClockConfig+0x2b2>
2000f184:	40022000 	.word	0x40022000
2000f188:	46020c00 	.word	0x46020c00
2000f18c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000f190:	f7f3 fbb8 	bl	20002904 <HAL_GetTick>
2000f194:	4602      	mov	r2, r0
2000f196:	693b      	ldr	r3, [r7, #16]
2000f198:	1ad3      	subs	r3, r2, r3
2000f19a:	f241 3288 	movw	r2, #5000	@ 0x1388
2000f19e:	4293      	cmp	r3, r2
2000f1a0:	d901      	bls.n	2000f1a6 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
2000f1a2:	2303      	movs	r3, #3
2000f1a4:	e090      	b.n	2000f2c8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
2000f1a6:	4b4a      	ldr	r3, [pc, #296]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f1a8:	69db      	ldr	r3, [r3, #28]
2000f1aa:	f003 030c 	and.w	r3, r3, #12
2000f1ae:	2b04      	cmp	r3, #4
2000f1b0:	d1ee      	bne.n	2000f190 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
2000f1b2:	687b      	ldr	r3, [r7, #4]
2000f1b4:	681b      	ldr	r3, [r3, #0]
2000f1b6:	f003 0302 	and.w	r3, r3, #2
2000f1ba:	2b00      	cmp	r3, #0
2000f1bc:	d010      	beq.n	2000f1e0 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
2000f1be:	687b      	ldr	r3, [r7, #4]
2000f1c0:	689a      	ldr	r2, [r3, #8]
2000f1c2:	4b43      	ldr	r3, [pc, #268]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f1c4:	6a1b      	ldr	r3, [r3, #32]
2000f1c6:	f003 030f 	and.w	r3, r3, #15
2000f1ca:	429a      	cmp	r2, r3
2000f1cc:	d208      	bcs.n	2000f1e0 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
2000f1ce:	4b40      	ldr	r3, [pc, #256]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f1d0:	6a1b      	ldr	r3, [r3, #32]
2000f1d2:	f023 020f 	bic.w	r2, r3, #15
2000f1d6:	687b      	ldr	r3, [r7, #4]
2000f1d8:	689b      	ldr	r3, [r3, #8]
2000f1da:	493d      	ldr	r1, [pc, #244]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f1dc:	4313      	orrs	r3, r2
2000f1de:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
2000f1e0:	4b3c      	ldr	r3, [pc, #240]	@ (2000f2d4 <HAL_RCC_ClockConfig+0x3d4>)
2000f1e2:	681b      	ldr	r3, [r3, #0]
2000f1e4:	f003 030f 	and.w	r3, r3, #15
2000f1e8:	683a      	ldr	r2, [r7, #0]
2000f1ea:	429a      	cmp	r2, r3
2000f1ec:	d210      	bcs.n	2000f210 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
2000f1ee:	4b39      	ldr	r3, [pc, #228]	@ (2000f2d4 <HAL_RCC_ClockConfig+0x3d4>)
2000f1f0:	681b      	ldr	r3, [r3, #0]
2000f1f2:	f023 020f 	bic.w	r2, r3, #15
2000f1f6:	4937      	ldr	r1, [pc, #220]	@ (2000f2d4 <HAL_RCC_ClockConfig+0x3d4>)
2000f1f8:	683b      	ldr	r3, [r7, #0]
2000f1fa:	4313      	orrs	r3, r2
2000f1fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
2000f1fe:	4b35      	ldr	r3, [pc, #212]	@ (2000f2d4 <HAL_RCC_ClockConfig+0x3d4>)
2000f200:	681b      	ldr	r3, [r3, #0]
2000f202:	f003 030f 	and.w	r3, r3, #15
2000f206:	683a      	ldr	r2, [r7, #0]
2000f208:	429a      	cmp	r2, r3
2000f20a:	d001      	beq.n	2000f210 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
2000f20c:	2301      	movs	r3, #1
2000f20e:	e05b      	b.n	2000f2c8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
2000f210:	687b      	ldr	r3, [r7, #4]
2000f212:	681b      	ldr	r3, [r3, #0]
2000f214:	f003 0304 	and.w	r3, r3, #4
2000f218:	2b00      	cmp	r3, #0
2000f21a:	d010      	beq.n	2000f23e <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
2000f21c:	687b      	ldr	r3, [r7, #4]
2000f21e:	68da      	ldr	r2, [r3, #12]
2000f220:	4b2b      	ldr	r3, [pc, #172]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f222:	6a1b      	ldr	r3, [r3, #32]
2000f224:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000f228:	429a      	cmp	r2, r3
2000f22a:	d208      	bcs.n	2000f23e <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
2000f22c:	4b28      	ldr	r3, [pc, #160]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f22e:	6a1b      	ldr	r3, [r3, #32]
2000f230:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000f234:	687b      	ldr	r3, [r7, #4]
2000f236:	68db      	ldr	r3, [r3, #12]
2000f238:	4925      	ldr	r1, [pc, #148]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f23a:	4313      	orrs	r3, r2
2000f23c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
2000f23e:	687b      	ldr	r3, [r7, #4]
2000f240:	681b      	ldr	r3, [r3, #0]
2000f242:	f003 0308 	and.w	r3, r3, #8
2000f246:	2b00      	cmp	r3, #0
2000f248:	d012      	beq.n	2000f270 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
2000f24a:	687b      	ldr	r3, [r7, #4]
2000f24c:	691a      	ldr	r2, [r3, #16]
2000f24e:	4b20      	ldr	r3, [pc, #128]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f250:	6a1b      	ldr	r3, [r3, #32]
2000f252:	091b      	lsrs	r3, r3, #4
2000f254:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000f258:	429a      	cmp	r2, r3
2000f25a:	d209      	bcs.n	2000f270 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
2000f25c:	4b1c      	ldr	r3, [pc, #112]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f25e:	6a1b      	ldr	r3, [r3, #32]
2000f260:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
2000f264:	687b      	ldr	r3, [r7, #4]
2000f266:	691b      	ldr	r3, [r3, #16]
2000f268:	011b      	lsls	r3, r3, #4
2000f26a:	4919      	ldr	r1, [pc, #100]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f26c:	4313      	orrs	r3, r2
2000f26e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
2000f270:	687b      	ldr	r3, [r7, #4]
2000f272:	681b      	ldr	r3, [r3, #0]
2000f274:	f003 0310 	and.w	r3, r3, #16
2000f278:	2b00      	cmp	r3, #0
2000f27a:	d010      	beq.n	2000f29e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
2000f27c:	687b      	ldr	r3, [r7, #4]
2000f27e:	695a      	ldr	r2, [r3, #20]
2000f280:	4b13      	ldr	r3, [pc, #76]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f284:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000f288:	429a      	cmp	r2, r3
2000f28a:	d208      	bcs.n	2000f29e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
2000f28c:	4b10      	ldr	r3, [pc, #64]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f28e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f290:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000f294:	687b      	ldr	r3, [r7, #4]
2000f296:	695b      	ldr	r3, [r3, #20]
2000f298:	490d      	ldr	r1, [pc, #52]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f29a:	4313      	orrs	r3, r2
2000f29c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
2000f29e:	f000 f859 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
2000f2a2:	4602      	mov	r2, r0
2000f2a4:	4b0a      	ldr	r3, [pc, #40]	@ (2000f2d0 <HAL_RCC_ClockConfig+0x3d0>)
2000f2a6:	6a1b      	ldr	r3, [r3, #32]
2000f2a8:	f003 030f 	and.w	r3, r3, #15
2000f2ac:	490a      	ldr	r1, [pc, #40]	@ (2000f2d8 <HAL_RCC_ClockConfig+0x3d8>)
2000f2ae:	5ccb      	ldrb	r3, [r1, r3]
2000f2b0:	fa22 f303 	lsr.w	r3, r2, r3
2000f2b4:	4a09      	ldr	r2, [pc, #36]	@ (2000f2dc <HAL_RCC_ClockConfig+0x3dc>)
2000f2b6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
2000f2b8:	4b09      	ldr	r3, [pc, #36]	@ (2000f2e0 <HAL_RCC_ClockConfig+0x3e0>)
2000f2ba:	681b      	ldr	r3, [r3, #0]
2000f2bc:	4618      	mov	r0, r3
2000f2be:	f7f3 fa97 	bl	200027f0 <HAL_InitTick>
2000f2c2:	4603      	mov	r3, r0
2000f2c4:	73fb      	strb	r3, [r7, #15]

  return status;
2000f2c6:	7bfb      	ldrb	r3, [r7, #15]
}
2000f2c8:	4618      	mov	r0, r3
2000f2ca:	3718      	adds	r7, #24
2000f2cc:	46bd      	mov	sp, r7
2000f2ce:	bd80      	pop	{r7, pc}
2000f2d0:	46020c00 	.word	0x46020c00
2000f2d4:	40022000 	.word	0x40022000
2000f2d8:	200187cc 	.word	0x200187cc
2000f2dc:	2000045c 	.word	0x2000045c
2000f2e0:	20000460 	.word	0x20000460

2000f2e4 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
2000f2e4:	b580      	push	{r7, lr}
2000f2e6:	b08a      	sub	sp, #40	@ 0x28
2000f2e8:	af00      	add	r7, sp, #0
2000f2ea:	60f8      	str	r0, [r7, #12]
2000f2ec:	60b9      	str	r1, [r7, #8]
2000f2ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* MCO Clock Enable */
  MCO1_CLK_ENABLE();
2000f2f0:	4b16      	ldr	r3, [pc, #88]	@ (2000f34c <HAL_RCC_MCOConfig+0x68>)
2000f2f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000f2f6:	4a15      	ldr	r2, [pc, #84]	@ (2000f34c <HAL_RCC_MCOConfig+0x68>)
2000f2f8:	f043 0301 	orr.w	r3, r3, #1
2000f2fc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
2000f300:	4b12      	ldr	r3, [pc, #72]	@ (2000f34c <HAL_RCC_MCOConfig+0x68>)
2000f302:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000f306:	f003 0301 	and.w	r3, r3, #1
2000f30a:	613b      	str	r3, [r7, #16]
2000f30c:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  gpio_initstruct.Pin = MCO1_PIN;
2000f30e:	f44f 7380 	mov.w	r3, #256	@ 0x100
2000f312:	617b      	str	r3, [r7, #20]
  gpio_initstruct.Mode = GPIO_MODE_AF_PP;
2000f314:	2302      	movs	r3, #2
2000f316:	61bb      	str	r3, [r7, #24]
  gpio_initstruct.Speed = GPIO_SPEED_FREQ_HIGH;
2000f318:	2302      	movs	r3, #2
2000f31a:	623b      	str	r3, [r7, #32]
  gpio_initstruct.Pull = GPIO_NOPULL;
2000f31c:	2300      	movs	r3, #0
2000f31e:	61fb      	str	r3, [r7, #28]
  gpio_initstruct.Alternate = GPIO_AF0_MCO;
2000f320:	2300      	movs	r3, #0
2000f322:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio_initstruct);
2000f324:	f107 0314 	add.w	r3, r7, #20
2000f328:	4619      	mov	r1, r3
2000f32a:	4809      	ldr	r0, [pc, #36]	@ (2000f350 <HAL_RCC_MCOConfig+0x6c>)
2000f32c:	f7f9 feda 	bl	200090e4 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR1, (RCC_CFGR1_MCOSEL | RCC_CFGR1_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
2000f330:	4b06      	ldr	r3, [pc, #24]	@ (2000f34c <HAL_RCC_MCOConfig+0x68>)
2000f332:	69db      	ldr	r3, [r3, #28]
2000f334:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
2000f338:	68b9      	ldr	r1, [r7, #8]
2000f33a:	687b      	ldr	r3, [r7, #4]
2000f33c:	430b      	orrs	r3, r1
2000f33e:	4903      	ldr	r1, [pc, #12]	@ (2000f34c <HAL_RCC_MCOConfig+0x68>)
2000f340:	4313      	orrs	r3, r2
2000f342:	61cb      	str	r3, [r1, #28]
}
2000f344:	bf00      	nop
2000f346:	3728      	adds	r7, #40	@ 0x28
2000f348:	46bd      	mov	sp, r7
2000f34a:	bd80      	pop	{r7, pc}
2000f34c:	46020c00 	.word	0x46020c00
2000f350:	42020000 	.word	0x42020000

2000f354 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
2000f354:	b480      	push	{r7}
2000f356:	b08b      	sub	sp, #44	@ 0x2c
2000f358:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
2000f35a:	2300      	movs	r3, #0
2000f35c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
2000f35e:	2300      	movs	r3, #0
2000f360:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
2000f362:	4b78      	ldr	r3, [pc, #480]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f364:	69db      	ldr	r3, [r3, #28]
2000f366:	f003 030c 	and.w	r3, r3, #12
2000f36a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
2000f36c:	4b75      	ldr	r3, [pc, #468]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f36e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f370:	f003 0303 	and.w	r3, r3, #3
2000f374:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
2000f376:	69bb      	ldr	r3, [r7, #24]
2000f378:	2b00      	cmp	r3, #0
2000f37a:	d005      	beq.n	2000f388 <HAL_RCC_GetSysClockFreq+0x34>
2000f37c:	69bb      	ldr	r3, [r7, #24]
2000f37e:	2b0c      	cmp	r3, #12
2000f380:	d121      	bne.n	2000f3c6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
2000f382:	697b      	ldr	r3, [r7, #20]
2000f384:	2b01      	cmp	r3, #1
2000f386:	d11e      	bne.n	2000f3c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
2000f388:	4b6e      	ldr	r3, [pc, #440]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f38a:	689b      	ldr	r3, [r3, #8]
2000f38c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2000f390:	2b00      	cmp	r3, #0
2000f392:	d107      	bne.n	2000f3a4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
2000f394:	4b6b      	ldr	r3, [pc, #428]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f396:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000f39a:	0b1b      	lsrs	r3, r3, #12
2000f39c:	f003 030f 	and.w	r3, r3, #15
2000f3a0:	627b      	str	r3, [r7, #36]	@ 0x24
2000f3a2:	e005      	b.n	2000f3b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
2000f3a4:	4b67      	ldr	r3, [pc, #412]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f3a6:	689b      	ldr	r3, [r3, #8]
2000f3a8:	0f1b      	lsrs	r3, r3, #28
2000f3aa:	f003 030f 	and.w	r3, r3, #15
2000f3ae:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
2000f3b0:	4a65      	ldr	r2, [pc, #404]	@ (2000f548 <HAL_RCC_GetSysClockFreq+0x1f4>)
2000f3b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000f3b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2000f3b8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
2000f3ba:	69bb      	ldr	r3, [r7, #24]
2000f3bc:	2b00      	cmp	r3, #0
2000f3be:	d110      	bne.n	2000f3e2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
2000f3c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000f3c2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
2000f3c4:	e00d      	b.n	2000f3e2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
2000f3c6:	4b5f      	ldr	r3, [pc, #380]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f3c8:	69db      	ldr	r3, [r3, #28]
2000f3ca:	f003 030c 	and.w	r3, r3, #12
2000f3ce:	2b04      	cmp	r3, #4
2000f3d0:	d102      	bne.n	2000f3d8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
2000f3d2:	4b5e      	ldr	r3, [pc, #376]	@ (2000f54c <HAL_RCC_GetSysClockFreq+0x1f8>)
2000f3d4:	623b      	str	r3, [r7, #32]
2000f3d6:	e004      	b.n	2000f3e2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
2000f3d8:	69bb      	ldr	r3, [r7, #24]
2000f3da:	2b08      	cmp	r3, #8
2000f3dc:	d101      	bne.n	2000f3e2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
2000f3de:	4b5b      	ldr	r3, [pc, #364]	@ (2000f54c <HAL_RCC_GetSysClockFreq+0x1f8>)
2000f3e0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000f3e2:	69bb      	ldr	r3, [r7, #24]
2000f3e4:	2b0c      	cmp	r3, #12
2000f3e6:	f040 80a5 	bne.w	2000f534 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
2000f3ea:	4b56      	ldr	r3, [pc, #344]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f3ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f3ee:	f003 0303 	and.w	r3, r3, #3
2000f3f2:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
2000f3f4:	4b53      	ldr	r3, [pc, #332]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f3f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f3f8:	0a1b      	lsrs	r3, r3, #8
2000f3fa:	f003 030f 	and.w	r3, r3, #15
2000f3fe:	3301      	adds	r3, #1
2000f400:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
2000f402:	4b50      	ldr	r3, [pc, #320]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f406:	091b      	lsrs	r3, r3, #4
2000f408:	f003 0301 	and.w	r3, r3, #1
2000f40c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
2000f40e:	4b4d      	ldr	r3, [pc, #308]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000f412:	08db      	lsrs	r3, r3, #3
2000f414:	f3c3 030c 	ubfx	r3, r3, #0, #13
2000f418:	68ba      	ldr	r2, [r7, #8]
2000f41a:	fb02 f303 	mul.w	r3, r2, r3
2000f41e:	ee07 3a90 	vmov	s15, r3
2000f422:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000f426:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
2000f42a:	693b      	ldr	r3, [r7, #16]
2000f42c:	2b02      	cmp	r3, #2
2000f42e:	d003      	beq.n	2000f438 <HAL_RCC_GetSysClockFreq+0xe4>
2000f430:	693b      	ldr	r3, [r7, #16]
2000f432:	2b03      	cmp	r3, #3
2000f434:	d022      	beq.n	2000f47c <HAL_RCC_GetSysClockFreq+0x128>
2000f436:	e043      	b.n	2000f4c0 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f438:	68fb      	ldr	r3, [r7, #12]
2000f43a:	ee07 3a90 	vmov	s15, r3
2000f43e:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000f442:	eddf 6a43 	vldr	s13, [pc, #268]	@ 2000f550 <HAL_RCC_GetSysClockFreq+0x1fc>
2000f446:	ee86 7aa7 	vdiv.f32	s14, s13, s15
2000f44a:	4b3e      	ldr	r3, [pc, #248]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f44c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f44e:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000f452:	ee07 3a90 	vmov	s15, r3
2000f456:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f45a:	ed97 6a01 	vldr	s12, [r7, #4]
2000f45e:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 2000f554 <HAL_RCC_GetSysClockFreq+0x200>
2000f462:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f466:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f46a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
2000f46e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f472:	ee67 7a27 	vmul.f32	s15, s14, s15
2000f476:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
2000f47a:	e046      	b.n	2000f50a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f47c:	68fb      	ldr	r3, [r7, #12]
2000f47e:	ee07 3a90 	vmov	s15, r3
2000f482:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000f486:	eddf 6a32 	vldr	s13, [pc, #200]	@ 2000f550 <HAL_RCC_GetSysClockFreq+0x1fc>
2000f48a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
2000f48e:	4b2d      	ldr	r3, [pc, #180]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f492:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000f496:	ee07 3a90 	vmov	s15, r3
2000f49a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f49e:	ed97 6a01 	vldr	s12, [r7, #4]
2000f4a2:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 2000f554 <HAL_RCC_GetSysClockFreq+0x200>
2000f4a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f4aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f4ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
2000f4b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f4b6:	ee67 7a27 	vmul.f32	s15, s14, s15
2000f4ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
2000f4be:	e024      	b.n	2000f50a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000f4c2:	ee07 3a90 	vmov	s15, r3
2000f4c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
2000f4ca:	68fb      	ldr	r3, [r7, #12]
2000f4cc:	ee07 3a90 	vmov	s15, r3
2000f4d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000f4d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
2000f4d8:	4b1a      	ldr	r3, [pc, #104]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f4da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f4dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000f4e0:	ee07 3a90 	vmov	s15, r3
2000f4e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f4e8:	ed97 6a01 	vldr	s12, [r7, #4]
2000f4ec:	eddf 5a19 	vldr	s11, [pc, #100]	@ 2000f554 <HAL_RCC_GetSysClockFreq+0x200>
2000f4f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f4f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f4f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
2000f4fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f500:	ee67 7a27 	vmul.f32	s15, s14, s15
2000f504:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
2000f508:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
2000f50a:	4b0e      	ldr	r3, [pc, #56]	@ (2000f544 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f50c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f50e:	0e1b      	lsrs	r3, r3, #24
2000f510:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000f514:	3301      	adds	r3, #1
2000f516:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
2000f518:	683b      	ldr	r3, [r7, #0]
2000f51a:	ee07 3a90 	vmov	s15, r3
2000f51e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
2000f522:	edd7 6a07 	vldr	s13, [r7, #28]
2000f526:	eec6 7a87 	vdiv.f32	s15, s13, s14
2000f52a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
2000f52e:	ee17 3a90 	vmov	r3, s15
2000f532:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
2000f534:	6a3b      	ldr	r3, [r7, #32]
}
2000f536:	4618      	mov	r0, r3
2000f538:	372c      	adds	r7, #44	@ 0x2c
2000f53a:	46bd      	mov	sp, r7
2000f53c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f540:	4770      	bx	lr
2000f542:	bf00      	nop
2000f544:	46020c00 	.word	0x46020c00
2000f548:	200187e4 	.word	0x200187e4
2000f54c:	00f42400 	.word	0x00f42400
2000f550:	4b742400 	.word	0x4b742400
2000f554:	46000000 	.word	0x46000000

2000f558 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
2000f558:	b580      	push	{r7, lr}
2000f55a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
2000f55c:	f7ff fefa 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
2000f560:	4602      	mov	r2, r0
2000f562:	4b07      	ldr	r3, [pc, #28]	@ (2000f580 <HAL_RCC_GetHCLKFreq+0x28>)
2000f564:	6a1b      	ldr	r3, [r3, #32]
2000f566:	f003 030f 	and.w	r3, r3, #15
2000f56a:	4906      	ldr	r1, [pc, #24]	@ (2000f584 <HAL_RCC_GetHCLKFreq+0x2c>)
2000f56c:	5ccb      	ldrb	r3, [r1, r3]
2000f56e:	fa22 f303 	lsr.w	r3, r2, r3
2000f572:	4a05      	ldr	r2, [pc, #20]	@ (2000f588 <HAL_RCC_GetHCLKFreq+0x30>)
2000f574:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
2000f576:	4b04      	ldr	r3, [pc, #16]	@ (2000f588 <HAL_RCC_GetHCLKFreq+0x30>)
2000f578:	681b      	ldr	r3, [r3, #0]
}
2000f57a:	4618      	mov	r0, r3
2000f57c:	bd80      	pop	{r7, pc}
2000f57e:	bf00      	nop
2000f580:	46020c00 	.word	0x46020c00
2000f584:	200187cc 	.word	0x200187cc
2000f588:	2000045c 	.word	0x2000045c

2000f58c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
2000f58c:	b580      	push	{r7, lr}
2000f58e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
2000f590:	f7ff ffe2 	bl	2000f558 <HAL_RCC_GetHCLKFreq>
2000f594:	4602      	mov	r2, r0
2000f596:	4b05      	ldr	r3, [pc, #20]	@ (2000f5ac <HAL_RCC_GetPCLK1Freq+0x20>)
2000f598:	6a1b      	ldr	r3, [r3, #32]
2000f59a:	091b      	lsrs	r3, r3, #4
2000f59c:	f003 0307 	and.w	r3, r3, #7
2000f5a0:	4903      	ldr	r1, [pc, #12]	@ (2000f5b0 <HAL_RCC_GetPCLK1Freq+0x24>)
2000f5a2:	5ccb      	ldrb	r3, [r1, r3]
2000f5a4:	fa22 f303 	lsr.w	r3, r2, r3
}
2000f5a8:	4618      	mov	r0, r3
2000f5aa:	bd80      	pop	{r7, pc}
2000f5ac:	46020c00 	.word	0x46020c00
2000f5b0:	200187dc 	.word	0x200187dc

2000f5b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
2000f5b4:	b580      	push	{r7, lr}
2000f5b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
2000f5b8:	f7ff ffce 	bl	2000f558 <HAL_RCC_GetHCLKFreq>
2000f5bc:	4602      	mov	r2, r0
2000f5be:	4b05      	ldr	r3, [pc, #20]	@ (2000f5d4 <HAL_RCC_GetPCLK2Freq+0x20>)
2000f5c0:	6a1b      	ldr	r3, [r3, #32]
2000f5c2:	0a1b      	lsrs	r3, r3, #8
2000f5c4:	f003 0307 	and.w	r3, r3, #7
2000f5c8:	4903      	ldr	r1, [pc, #12]	@ (2000f5d8 <HAL_RCC_GetPCLK2Freq+0x24>)
2000f5ca:	5ccb      	ldrb	r3, [r1, r3]
2000f5cc:	fa22 f303 	lsr.w	r3, r2, r3
}
2000f5d0:	4618      	mov	r0, r3
2000f5d2:	bd80      	pop	{r7, pc}
2000f5d4:	46020c00 	.word	0x46020c00
2000f5d8:	200187dc 	.word	0x200187dc

2000f5dc <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
2000f5dc:	b580      	push	{r7, lr}
2000f5de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
2000f5e0:	f7ff ffba 	bl	2000f558 <HAL_RCC_GetHCLKFreq>
2000f5e4:	4602      	mov	r2, r0
2000f5e6:	4b05      	ldr	r3, [pc, #20]	@ (2000f5fc <HAL_RCC_GetPCLK3Freq+0x20>)
2000f5e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f5ea:	091b      	lsrs	r3, r3, #4
2000f5ec:	f003 0307 	and.w	r3, r3, #7
2000f5f0:	4903      	ldr	r1, [pc, #12]	@ (2000f600 <HAL_RCC_GetPCLK3Freq+0x24>)
2000f5f2:	5ccb      	ldrb	r3, [r1, r3]
2000f5f4:	fa22 f303 	lsr.w	r3, r2, r3
}
2000f5f8:	4618      	mov	r0, r3
2000f5fa:	bd80      	pop	{r7, pc}
2000f5fc:	46020c00 	.word	0x46020c00
2000f600:	200187dc 	.word	0x200187dc

2000f604 <HAL_RCC_GetOscConfig>:
  * @param  pRCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
2000f604:	b480      	push	{r7}
2000f606:	b087      	sub	sp, #28
2000f608:	af00      	add	r7, sp, #0
2000f60a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(pRCC_OscInitStruct != (void *)NULL);

  /* Set all possible values for the Oscillator type parameter ---------------*/
  pRCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \
2000f60c:	687b      	ldr	r3, [r7, #4]
2000f60e:	223f      	movs	r2, #63	@ 0x3f
2000f610:	601a      	str	r2, [r3, #0]
                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSI48;

  /* Get Control register */
  regval = RCC->CR;
2000f612:	4b59      	ldr	r3, [pc, #356]	@ (2000f778 <HAL_RCC_GetOscConfig+0x174>)
2000f614:	681b      	ldr	r3, [r3, #0]
2000f616:	617b      	str	r3, [r7, #20]

  /* Get the HSE configuration -----------------------------------------------*/
  pRCC_OscInitStruct->HSEState = (regval & (RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_HSEEXT));
2000f618:	697b      	ldr	r3, [r7, #20]
2000f61a:	f403 12a8 	and.w	r2, r3, #1376256	@ 0x150000
2000f61e:	687b      	ldr	r3, [r7, #4]
2000f620:	605a      	str	r2, [r3, #4]

  /* Get the MSI configuration -----------------------------------------------*/
  pRCC_OscInitStruct->MSIState = regval & RCC_CR_MSISON;
2000f622:	697b      	ldr	r3, [r7, #20]
2000f624:	f003 0201 	and.w	r2, r3, #1
2000f628:	687b      	ldr	r3, [r7, #4]
2000f62a:	61da      	str	r2, [r3, #28]

  reg1val = RCC->ICSCR1;
2000f62c:	4b52      	ldr	r3, [pc, #328]	@ (2000f778 <HAL_RCC_GetOscConfig+0x174>)
2000f62e:	689b      	ldr	r3, [r3, #8]
2000f630:	613b      	str	r3, [r7, #16]
  reg2val = RCC->ICSCR2;
2000f632:	4b51      	ldr	r3, [pc, #324]	@ (2000f778 <HAL_RCC_GetOscConfig+0x174>)
2000f634:	68db      	ldr	r3, [r3, #12]
2000f636:	60fb      	str	r3, [r7, #12]

  pRCC_OscInitStruct->MSIClockRange = (uint32_t)((reg1val & RCC_ICSCR1_MSISRANGE));
2000f638:	693b      	ldr	r3, [r7, #16]
2000f63a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
2000f63e:	687b      	ldr	r3, [r7, #4]
2000f640:	625a      	str	r2, [r3, #36]	@ 0x24
  if (pRCC_OscInitStruct->MSIClockRange >= RCC_MSIRANGE_12)
2000f642:	687b      	ldr	r3, [r7, #4]
2000f644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f646:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000f64a:	d305      	bcc.n	2000f658 <HAL_RCC_GetOscConfig+0x54>
  {
    pRCC_OscInitStruct->MSICalibrationValue = (uint32_t)((reg2val & RCC_ICSCR2_MSITRIM3) >> \
2000f64c:	68fb      	ldr	r3, [r7, #12]
2000f64e:	f003 021f 	and.w	r2, r3, #31
2000f652:	687b      	ldr	r3, [r7, #4]
2000f654:	621a      	str	r2, [r3, #32]
2000f656:	e01c      	b.n	2000f692 <HAL_RCC_GetOscConfig+0x8e>
                                                         RCC_ICSCR2_MSITRIM3_Pos);
  }
  else if (pRCC_OscInitStruct->MSIClockRange >= RCC_MSIRANGE_8)
2000f658:	687b      	ldr	r3, [r7, #4]
2000f65a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f65c:	2b00      	cmp	r3, #0
2000f65e:	da06      	bge.n	2000f66e <HAL_RCC_GetOscConfig+0x6a>
  {
    pRCC_OscInitStruct->MSICalibrationValue = (uint32_t)((reg2val & RCC_ICSCR2_MSITRIM2) >> \
2000f660:	68fb      	ldr	r3, [r7, #12]
2000f662:	095b      	lsrs	r3, r3, #5
2000f664:	f003 021f 	and.w	r2, r3, #31
2000f668:	687b      	ldr	r3, [r7, #4]
2000f66a:	621a      	str	r2, [r3, #32]
2000f66c:	e011      	b.n	2000f692 <HAL_RCC_GetOscConfig+0x8e>
                                                         RCC_ICSCR2_MSITRIM2_Pos);
  }
  else if (pRCC_OscInitStruct->MSIClockRange >= RCC_MSIRANGE_4)
2000f66e:	687b      	ldr	r3, [r7, #4]
2000f670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f672:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000f676:	d306      	bcc.n	2000f686 <HAL_RCC_GetOscConfig+0x82>
  {
    pRCC_OscInitStruct->MSICalibrationValue = (uint32_t)((reg2val & RCC_ICSCR2_MSITRIM1) >> \
2000f678:	68fb      	ldr	r3, [r7, #12]
2000f67a:	0a9b      	lsrs	r3, r3, #10
2000f67c:	f003 021f 	and.w	r2, r3, #31
2000f680:	687b      	ldr	r3, [r7, #4]
2000f682:	621a      	str	r2, [r3, #32]
2000f684:	e005      	b.n	2000f692 <HAL_RCC_GetOscConfig+0x8e>
                                                         RCC_ICSCR2_MSITRIM1_Pos);
  }
  else /*if (pRCC_OscInitStruct->MSIClockRange >= RCC_MSIRANGE_0)*/
  {
    pRCC_OscInitStruct->MSICalibrationValue = (uint32_t)((reg2val & RCC_ICSCR2_MSITRIM0) >> \
2000f686:	68fb      	ldr	r3, [r7, #12]
2000f688:	0bdb      	lsrs	r3, r3, #15
2000f68a:	f003 021f 	and.w	r2, r3, #31
2000f68e:	687b      	ldr	r3, [r7, #4]
2000f690:	621a      	str	r2, [r3, #32]
                                                         RCC_ICSCR2_MSITRIM0_Pos);
  }


  /* Get the HSI configuration -----------------------------------------------*/
  pRCC_OscInitStruct->HSIState = regval & RCC_CR_HSION;
2000f692:	697b      	ldr	r3, [r7, #20]
2000f694:	f403 7280 	and.w	r2, r3, #256	@ 0x100
2000f698:	687b      	ldr	r3, [r7, #4]
2000f69a:	60da      	str	r2, [r3, #12]
  pRCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->ICSCR3 & RCC_ICSCR3_HSITRIM) >> RCC_ICSCR3_HSITRIM_Pos);
2000f69c:	4b36      	ldr	r3, [pc, #216]	@ (2000f778 <HAL_RCC_GetOscConfig+0x174>)
2000f69e:	691b      	ldr	r3, [r3, #16]
2000f6a0:	0c1b      	lsrs	r3, r3, #16
2000f6a2:	f003 021f 	and.w	r2, r3, #31
2000f6a6:	687b      	ldr	r3, [r7, #4]
2000f6a8:	611a      	str	r2, [r3, #16]

  /* Get BDCR register */
  regval = RCC->BDCR;
2000f6aa:	4b33      	ldr	r3, [pc, #204]	@ (2000f778 <HAL_RCC_GetOscConfig+0x174>)
2000f6ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000f6b0:	617b      	str	r3, [r7, #20]

  /* Get the LSE configuration -----------------------------------------------*/
  pRCC_OscInitStruct->LSEState = (regval & (RCC_BDCR_LSEON | RCC_BDCR_LSEBYP | RCC_BDCR_LSESYSEN));
2000f6b2:	697b      	ldr	r3, [r7, #20]
2000f6b4:	f003 0285 	and.w	r2, r3, #133	@ 0x85
2000f6b8:	687b      	ldr	r3, [r7, #4]
2000f6ba:	609a      	str	r2, [r3, #8]

  /* Get the LSI configuration -----------------------------------------------*/
  pRCC_OscInitStruct->LSIState = regval & RCC_BDCR_LSION;
2000f6bc:	697b      	ldr	r3, [r7, #20]
2000f6be:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
2000f6c2:	687b      	ldr	r3, [r7, #4]
2000f6c4:	615a      	str	r2, [r3, #20]

  /* Get Control register */
  regval = RCC->CR;
2000f6c6:	4b2c      	ldr	r3, [pc, #176]	@ (2000f778 <HAL_RCC_GetOscConfig+0x174>)
2000f6c8:	681b      	ldr	r3, [r3, #0]
2000f6ca:	617b      	str	r3, [r7, #20]

  /* Get the HSI48 configuration ---------------------------------------------*/
  pRCC_OscInitStruct->HSI48State = regval & RCC_CR_HSI48ON;
2000f6cc:	697b      	ldr	r3, [r7, #20]
2000f6ce:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
2000f6d2:	687b      	ldr	r3, [r7, #4]
2000f6d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the PLL configuration -----------------------------------------------*/
  if ((regval & RCC_CR_PLL1ON) == RCC_CR_PLL1ON)
2000f6d6:	697b      	ldr	r3, [r7, #20]
2000f6d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
2000f6dc:	2b00      	cmp	r3, #0
2000f6de:	d003      	beq.n	2000f6e8 <HAL_RCC_GetOscConfig+0xe4>
  {
    pRCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
2000f6e0:	687b      	ldr	r3, [r7, #4]
2000f6e2:	2202      	movs	r2, #2
2000f6e4:	639a      	str	r2, [r3, #56]	@ 0x38
2000f6e6:	e002      	b.n	2000f6ee <HAL_RCC_GetOscConfig+0xea>
  }
  else
  {
    pRCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
2000f6e8:	687b      	ldr	r3, [r7, #4]
2000f6ea:	2201      	movs	r2, #1
2000f6ec:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  reg1val = RCC->PLL1CFGR;
2000f6ee:	4b22      	ldr	r3, [pc, #136]	@ (2000f778 <HAL_RCC_GetOscConfig+0x174>)
2000f6f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f6f2:	613b      	str	r3, [r7, #16]
  reg2val = RCC->PLL1DIVR;
2000f6f4:	4b20      	ldr	r3, [pc, #128]	@ (2000f778 <HAL_RCC_GetOscConfig+0x174>)
2000f6f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f6f8:	60fb      	str	r3, [r7, #12]

  pRCC_OscInitStruct->PLL.PLLSource = (uint32_t)(reg1val & RCC_PLL1CFGR_PLL1SRC);
2000f6fa:	693b      	ldr	r3, [r7, #16]
2000f6fc:	f003 0203 	and.w	r2, r3, #3
2000f700:	687b      	ldr	r3, [r7, #4]
2000f702:	63da      	str	r2, [r3, #60]	@ 0x3c
  pRCC_OscInitStruct->PLL.PLLM = (uint32_t)(((reg1val & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U);
2000f704:	693b      	ldr	r3, [r7, #16]
2000f706:	0a1b      	lsrs	r3, r3, #8
2000f708:	f003 030f 	and.w	r3, r3, #15
2000f70c:	1c5a      	adds	r2, r3, #1
2000f70e:	687b      	ldr	r3, [r7, #4]
2000f710:	641a      	str	r2, [r3, #64]	@ 0x40
  pRCC_OscInitStruct->PLL.PLLN = (uint32_t)(((reg2val & RCC_PLL1DIVR_PLL1N) >> RCC_PLL1DIVR_PLL1N_Pos) + 1U);
2000f712:	68fb      	ldr	r3, [r7, #12]
2000f714:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000f718:	1c5a      	adds	r2, r3, #1
2000f71a:	687b      	ldr	r3, [r7, #4]
2000f71c:	649a      	str	r2, [r3, #72]	@ 0x48
  pRCC_OscInitStruct->PLL.PLLQ = (uint32_t)(((reg2val & RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + 1U);
2000f71e:	68fb      	ldr	r3, [r7, #12]
2000f720:	0c1b      	lsrs	r3, r3, #16
2000f722:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000f726:	1c5a      	adds	r2, r3, #1
2000f728:	687b      	ldr	r3, [r7, #4]
2000f72a:	651a      	str	r2, [r3, #80]	@ 0x50
  pRCC_OscInitStruct->PLL.PLLR = (uint32_t)(((reg2val & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
2000f72c:	68fb      	ldr	r3, [r7, #12]
2000f72e:	0e1b      	lsrs	r3, r3, #24
2000f730:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000f734:	1c5a      	adds	r2, r3, #1
2000f736:	687b      	ldr	r3, [r7, #4]
2000f738:	655a      	str	r2, [r3, #84]	@ 0x54
  pRCC_OscInitStruct->PLL.PLLP = (uint32_t)(((reg2val & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U);
2000f73a:	68fb      	ldr	r3, [r7, #12]
2000f73c:	0a5b      	lsrs	r3, r3, #9
2000f73e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000f742:	1c5a      	adds	r2, r3, #1
2000f744:	687b      	ldr	r3, [r7, #4]
2000f746:	64da      	str	r2, [r3, #76]	@ 0x4c
  pRCC_OscInitStruct->PLL.PLLRGE = (uint32_t)((reg1val & RCC_PLL1CFGR_PLL1RGE));
2000f748:	693b      	ldr	r3, [r7, #16]
2000f74a:	f003 020c 	and.w	r2, r3, #12
2000f74e:	687b      	ldr	r3, [r7, #4]
2000f750:	659a      	str	r2, [r3, #88]	@ 0x58
  pRCC_OscInitStruct->PLL.PLLFRACN = (uint32_t)(((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
2000f752:	4b09      	ldr	r3, [pc, #36]	@ (2000f778 <HAL_RCC_GetOscConfig+0x174>)
2000f754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000f756:	08db      	lsrs	r3, r3, #3
2000f758:	f3c3 020c 	ubfx	r2, r3, #0, #13
2000f75c:	687b      	ldr	r3, [r7, #4]
2000f75e:	65da      	str	r2, [r3, #92]	@ 0x5c
                                                 RCC_PLL1FRACR_PLL1FRACN_Pos));
  pRCC_OscInitStruct->PLL.PLLMBOOST = (uint32_t)(((reg1val & RCC_PLL1CFGR_PLL1MBOOST) >> \
2000f760:	693b      	ldr	r3, [r7, #16]
2000f762:	0b1b      	lsrs	r3, r3, #12
2000f764:	f003 020f 	and.w	r2, r3, #15
2000f768:	687b      	ldr	r3, [r7, #4]
2000f76a:	645a      	str	r2, [r3, #68]	@ 0x44
                                                  RCC_PLL1CFGR_PLL1MBOOST_Pos));
}
2000f76c:	bf00      	nop
2000f76e:	371c      	adds	r7, #28
2000f770:	46bd      	mov	sp, r7
2000f772:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f776:	4770      	bx	lr
2000f778:	46020c00 	.word	0x46020c00

2000f77c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
2000f77c:	b480      	push	{r7}
2000f77e:	b083      	sub	sp, #12
2000f780:	af00      	add	r7, sp, #0
2000f782:	6078      	str	r0, [r7, #4]
2000f784:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
2000f786:	687b      	ldr	r3, [r7, #4]
2000f788:	221f      	movs	r2, #31
2000f78a:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
2000f78c:	4b15      	ldr	r3, [pc, #84]	@ (2000f7e4 <HAL_RCC_GetClockConfig+0x68>)
2000f78e:	69db      	ldr	r3, [r3, #28]
2000f790:	f003 0203 	and.w	r2, r3, #3
2000f794:	687b      	ldr	r3, [r7, #4]
2000f796:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
2000f798:	4b12      	ldr	r3, [pc, #72]	@ (2000f7e4 <HAL_RCC_GetClockConfig+0x68>)
2000f79a:	6a1b      	ldr	r3, [r3, #32]
2000f79c:	f003 020f 	and.w	r2, r3, #15
2000f7a0:	687b      	ldr	r3, [r7, #4]
2000f7a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
2000f7a4:	4b0f      	ldr	r3, [pc, #60]	@ (2000f7e4 <HAL_RCC_GetClockConfig+0x68>)
2000f7a6:	6a1b      	ldr	r3, [r3, #32]
2000f7a8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
2000f7ac:	687b      	ldr	r3, [r7, #4]
2000f7ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
2000f7b0:	4b0c      	ldr	r3, [pc, #48]	@ (2000f7e4 <HAL_RCC_GetClockConfig+0x68>)
2000f7b2:	6a1b      	ldr	r3, [r3, #32]
2000f7b4:	091b      	lsrs	r3, r3, #4
2000f7b6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
2000f7ba:	687b      	ldr	r3, [r7, #4]
2000f7bc:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
2000f7be:	4b09      	ldr	r3, [pc, #36]	@ (2000f7e4 <HAL_RCC_GetClockConfig+0x68>)
2000f7c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f7c2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
2000f7c6:	687b      	ldr	r3, [r7, #4]
2000f7c8:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
2000f7ca:	4b07      	ldr	r3, [pc, #28]	@ (2000f7e8 <HAL_RCC_GetClockConfig+0x6c>)
2000f7cc:	681b      	ldr	r3, [r3, #0]
2000f7ce:	f003 020f 	and.w	r2, r3, #15
2000f7d2:	683b      	ldr	r3, [r7, #0]
2000f7d4:	601a      	str	r2, [r3, #0]
}
2000f7d6:	bf00      	nop
2000f7d8:	370c      	adds	r7, #12
2000f7da:	46bd      	mov	sp, r7
2000f7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f7e0:	4770      	bx	lr
2000f7e2:	bf00      	nop
2000f7e4:	46020c00 	.word	0x46020c00
2000f7e8:	40022000 	.word	0x40022000

2000f7ec <HAL_RCC_GetResetSource>:
  * @note   Once reset flags are retrieved, this API is clearing them in order
  *         to isolate next reset reason.
  * @retval can be a combination of @ref RCC_Reset_Flag
  */
uint32_t HAL_RCC_GetResetSource(void)
{
2000f7ec:	b480      	push	{r7}
2000f7ee:	b083      	sub	sp, #12
2000f7f0:	af00      	add	r7, sp, #0
  uint32_t reset;

  /* Get all reset flags */
  reset = RCC->CSR & RCC_RESET_FLAG_ALL;
2000f7f2:	4b0a      	ldr	r3, [pc, #40]	@ (2000f81c <HAL_RCC_GetResetSource+0x30>)
2000f7f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000f7f8:	f003 437e 	and.w	r3, r3, #4261412864	@ 0xfe000000
2000f7fc:	607b      	str	r3, [r7, #4]

  /* Clear Reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
2000f7fe:	4b07      	ldr	r3, [pc, #28]	@ (2000f81c <HAL_RCC_GetResetSource+0x30>)
2000f800:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000f804:	4a05      	ldr	r2, [pc, #20]	@ (2000f81c <HAL_RCC_GetResetSource+0x30>)
2000f806:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000f80a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  return reset;
2000f80e:	687b      	ldr	r3, [r7, #4]
}
2000f810:	4618      	mov	r0, r3
2000f812:	370c      	adds	r7, #12
2000f814:	46bd      	mov	sp, r7
2000f816:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f81a:	4770      	bx	lr
2000f81c:	46020c00 	.word	0x46020c00

2000f820 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
2000f820:	b480      	push	{r7}
2000f822:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON);
2000f824:	4b05      	ldr	r3, [pc, #20]	@ (2000f83c <HAL_RCC_EnableCSS+0x1c>)
2000f826:	681b      	ldr	r3, [r3, #0]
2000f828:	4a04      	ldr	r2, [pc, #16]	@ (2000f83c <HAL_RCC_EnableCSS+0x1c>)
2000f82a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000f82e:	6013      	str	r3, [r2, #0]
}
2000f830:	bf00      	nop
2000f832:	46bd      	mov	sp, r7
2000f834:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f838:	4770      	bx	lr
2000f83a:	bf00      	nop
2000f83c:	46020c00 	.word	0x46020c00

2000f840 <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
2000f840:	b580      	push	{r7, lr}
2000f842:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
2000f844:	4b07      	ldr	r3, [pc, #28]	@ (2000f864 <HAL_RCC_NMI_IRQHandler+0x24>)
2000f846:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000f848:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000f84c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000f850:	d105      	bne.n	2000f85e <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
2000f852:	4b04      	ldr	r3, [pc, #16]	@ (2000f864 <HAL_RCC_NMI_IRQHandler+0x24>)
2000f854:	f44f 6280 	mov.w	r2, #1024	@ 0x400
2000f858:	659a      	str	r2, [r3, #88]	@ 0x58

    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
2000f85a:	f000 f805 	bl	2000f868 <HAL_RCC_CSSCallback>
  }
}
2000f85e:	bf00      	nop
2000f860:	bd80      	pop	{r7, pc}
2000f862:	bf00      	nop
2000f864:	46020c00 	.word	0x46020c00

2000f868 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
2000f868:	b480      	push	{r7}
2000f86a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
2000f86c:	bf00      	nop
2000f86e:	46bd      	mov	sp, r7
2000f870:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f874:	4770      	bx	lr
	...

2000f878 <HAL_RCC_ConfigAttributes>:
  * @param  Attributes specifies the RCC secure/privilege attributes.
  *         This parameter can be a value of @ref RCC_attributes
  * @retval None
  */
void HAL_RCC_ConfigAttributes(uint32_t Item, uint32_t Attributes)
{
2000f878:	b480      	push	{r7}
2000f87a:	b083      	sub	sp, #12
2000f87c:	af00      	add	r7, sp, #0
2000f87e:	6078      	str	r0, [r7, #4]
2000f880:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_ITEM_ATTRIBUTES(Item));
  assert_param(IS_RCC_ATTRIBUTES(Attributes));

  switch (Attributes)
2000f882:	683b      	ldr	r3, [r7, #0]
2000f884:	2b01      	cmp	r3, #1
2000f886:	d003      	beq.n	2000f890 <HAL_RCC_ConfigAttributes+0x18>
2000f888:	683b      	ldr	r3, [r7, #0]
2000f88a:	2b02      	cmp	r3, #2
2000f88c:	d009      	beq.n	2000f8a2 <HAL_RCC_ConfigAttributes+0x2a>
      UNUSED(Item);
      break;
#endif /* __ARM_FEATURE_CMSE */
    default:
      /* Nothing to do */
      break;
2000f88e:	e011      	b.n	2000f8b4 <HAL_RCC_ConfigAttributes+0x3c>
      SET_BIT(RCC->PRIVCFGR, RCC_PRIVCFGR_NSPRIV);
2000f890:	4b0b      	ldr	r3, [pc, #44]	@ (2000f8c0 <HAL_RCC_ConfigAttributes+0x48>)
2000f892:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
2000f896:	4a0a      	ldr	r2, [pc, #40]	@ (2000f8c0 <HAL_RCC_ConfigAttributes+0x48>)
2000f898:	f043 0302 	orr.w	r3, r3, #2
2000f89c:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
      break;
2000f8a0:	e008      	b.n	2000f8b4 <HAL_RCC_ConfigAttributes+0x3c>
      CLEAR_BIT(RCC->PRIVCFGR, RCC_PRIVCFGR_NSPRIV);
2000f8a2:	4b07      	ldr	r3, [pc, #28]	@ (2000f8c0 <HAL_RCC_ConfigAttributes+0x48>)
2000f8a4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
2000f8a8:	4a05      	ldr	r2, [pc, #20]	@ (2000f8c0 <HAL_RCC_ConfigAttributes+0x48>)
2000f8aa:	f023 0302 	bic.w	r3, r3, #2
2000f8ae:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
      break;
2000f8b2:	bf00      	nop
  }
}
2000f8b4:	bf00      	nop
2000f8b6:	370c      	adds	r7, #12
2000f8b8:	46bd      	mov	sp, r7
2000f8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f8be:	4770      	bx	lr
2000f8c0:	46020c00 	.word	0x46020c00

2000f8c4 <HAL_RCC_GetConfigAttributes>:
  *         This parameter can be a one value of @ref RCC_items except RCC_ALL.
  * @param  pAttributes pointer to return the attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
{
2000f8c4:	b480      	push	{r7}
2000f8c6:	b085      	sub	sp, #20
2000f8c8:	af00      	add	r7, sp, #0
2000f8ca:	6078      	str	r0, [r7, #4]
2000f8cc:	6039      	str	r1, [r7, #0]
  uint32_t attributes;

  /* Check null pointer */
  if (pAttributes == NULL)
2000f8ce:	683b      	ldr	r3, [r7, #0]
2000f8d0:	2b00      	cmp	r3, #0
2000f8d2:	d101      	bne.n	2000f8d8 <HAL_RCC_GetConfigAttributes+0x14>
  {
    return HAL_ERROR;
2000f8d4:	2301      	movs	r3, #1
2000f8d6:	e00e      	b.n	2000f8f6 <HAL_RCC_GetConfigAttributes+0x32>
    /* Get Non-Secure privileges attribute */
    attributes = ((RCC->PRIVCFGR & RCC_PRIVCFGR_NSPRIV) == 0U) ? RCC_NSEC_NPRIV : RCC_NSEC_PRIV;
  }
#else
  /* Get Non-Secure privileges attribute */
  attributes = ((RCC->PRIVCFGR & RCC_PRIVCFGR_NSPRIV) == 0U) ? RCC_NSEC_NPRIV : RCC_NSEC_PRIV;
2000f8d8:	4b0a      	ldr	r3, [pc, #40]	@ (2000f904 <HAL_RCC_GetConfigAttributes+0x40>)
2000f8da:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
2000f8de:	f003 0302 	and.w	r3, r3, #2
2000f8e2:	2b00      	cmp	r3, #0
2000f8e4:	d101      	bne.n	2000f8ea <HAL_RCC_GetConfigAttributes+0x26>
2000f8e6:	2302      	movs	r3, #2
2000f8e8:	e000      	b.n	2000f8ec <HAL_RCC_GetConfigAttributes+0x28>
2000f8ea:	2301      	movs	r3, #1
2000f8ec:	60fb      	str	r3, [r7, #12]
  UNUSED(Item);

#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pAttributes = attributes;
2000f8ee:	683b      	ldr	r3, [r7, #0]
2000f8f0:	68fa      	ldr	r2, [r7, #12]
2000f8f2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
2000f8f4:	2300      	movs	r3, #0
}
2000f8f6:	4618      	mov	r0, r3
2000f8f8:	3714      	adds	r7, #20
2000f8fa:	46bd      	mov	sp, r7
2000f8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f900:	4770      	bx	lr
2000f902:	bf00      	nop
2000f904:	46020c00 	.word	0x46020c00

2000f908 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
2000f908:	b580      	push	{r7, lr}
2000f90a:	b086      	sub	sp, #24
2000f90c:	af00      	add	r7, sp, #0
2000f90e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
2000f910:	4b3e      	ldr	r3, [pc, #248]	@ (2000fa0c <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f912:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f916:	f003 0304 	and.w	r3, r3, #4
2000f91a:	2b00      	cmp	r3, #0
2000f91c:	d003      	beq.n	2000f926 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
2000f91e:	f7fd f929 	bl	2000cb74 <HAL_PWREx_GetVoltageRange>
2000f922:	6178      	str	r0, [r7, #20]
2000f924:	e019      	b.n	2000f95a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
2000f926:	4b39      	ldr	r3, [pc, #228]	@ (2000fa0c <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f928:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f92c:	4a37      	ldr	r2, [pc, #220]	@ (2000fa0c <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f92e:	f043 0304 	orr.w	r3, r3, #4
2000f932:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000f936:	4b35      	ldr	r3, [pc, #212]	@ (2000fa0c <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f938:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f93c:	f003 0304 	and.w	r3, r3, #4
2000f940:	60fb      	str	r3, [r7, #12]
2000f942:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
2000f944:	f7fd f916 	bl	2000cb74 <HAL_PWREx_GetVoltageRange>
2000f948:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
2000f94a:	4b30      	ldr	r3, [pc, #192]	@ (2000fa0c <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f94c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f950:	4a2e      	ldr	r2, [pc, #184]	@ (2000fa0c <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f952:	f023 0304 	bic.w	r3, r3, #4
2000f956:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
2000f95a:	697b      	ldr	r3, [r7, #20]
2000f95c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2000f960:	d003      	beq.n	2000f96a <RCC_SetFlashLatencyFromMSIRange+0x62>
2000f962:	697b      	ldr	r3, [r7, #20]
2000f964:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000f968:	d109      	bne.n	2000f97e <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
2000f96a:	687b      	ldr	r3, [r7, #4]
2000f96c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000f970:	d202      	bcs.n	2000f978 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
2000f972:	2301      	movs	r3, #1
2000f974:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
2000f976:	e033      	b.n	2000f9e0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
2000f978:	2300      	movs	r3, #0
2000f97a:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
2000f97c:	e030      	b.n	2000f9e0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
2000f97e:	687b      	ldr	r3, [r7, #4]
2000f980:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000f984:	d208      	bcs.n	2000f998 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
2000f986:	697b      	ldr	r3, [r7, #20]
2000f988:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000f98c:	d102      	bne.n	2000f994 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
2000f98e:	2303      	movs	r3, #3
2000f990:	613b      	str	r3, [r7, #16]
2000f992:	e025      	b.n	2000f9e0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
2000f994:	2301      	movs	r3, #1
2000f996:	e035      	b.n	2000fa04 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
2000f998:	687b      	ldr	r3, [r7, #4]
2000f99a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
2000f99e:	d90f      	bls.n	2000f9c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
2000f9a0:	697b      	ldr	r3, [r7, #20]
2000f9a2:	2b00      	cmp	r3, #0
2000f9a4:	d109      	bne.n	2000f9ba <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
2000f9a6:	687b      	ldr	r3, [r7, #4]
2000f9a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
2000f9ac:	d902      	bls.n	2000f9b4 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
2000f9ae:	2300      	movs	r3, #0
2000f9b0:	613b      	str	r3, [r7, #16]
2000f9b2:	e015      	b.n	2000f9e0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
2000f9b4:	2301      	movs	r3, #1
2000f9b6:	613b      	str	r3, [r7, #16]
2000f9b8:	e012      	b.n	2000f9e0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
2000f9ba:	2300      	movs	r3, #0
2000f9bc:	613b      	str	r3, [r7, #16]
2000f9be:	e00f      	b.n	2000f9e0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
2000f9c0:	687b      	ldr	r3, [r7, #4]
2000f9c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000f9c6:	d109      	bne.n	2000f9dc <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
2000f9c8:	697b      	ldr	r3, [r7, #20]
2000f9ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000f9ce:	d102      	bne.n	2000f9d6 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
2000f9d0:	2301      	movs	r3, #1
2000f9d2:	613b      	str	r3, [r7, #16]
2000f9d4:	e004      	b.n	2000f9e0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
2000f9d6:	2302      	movs	r3, #2
2000f9d8:	613b      	str	r3, [r7, #16]
2000f9da:	e001      	b.n	2000f9e0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
2000f9dc:	2301      	movs	r3, #1
2000f9de:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
2000f9e0:	4b0b      	ldr	r3, [pc, #44]	@ (2000fa10 <RCC_SetFlashLatencyFromMSIRange+0x108>)
2000f9e2:	681b      	ldr	r3, [r3, #0]
2000f9e4:	f023 020f 	bic.w	r2, r3, #15
2000f9e8:	4909      	ldr	r1, [pc, #36]	@ (2000fa10 <RCC_SetFlashLatencyFromMSIRange+0x108>)
2000f9ea:	693b      	ldr	r3, [r7, #16]
2000f9ec:	4313      	orrs	r3, r2
2000f9ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
2000f9f0:	4b07      	ldr	r3, [pc, #28]	@ (2000fa10 <RCC_SetFlashLatencyFromMSIRange+0x108>)
2000f9f2:	681b      	ldr	r3, [r3, #0]
2000f9f4:	f003 030f 	and.w	r3, r3, #15
2000f9f8:	693a      	ldr	r2, [r7, #16]
2000f9fa:	429a      	cmp	r2, r3
2000f9fc:	d001      	beq.n	2000fa02 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
2000f9fe:	2301      	movs	r3, #1
2000fa00:	e000      	b.n	2000fa04 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
2000fa02:	2300      	movs	r3, #0
}
2000fa04:	4618      	mov	r0, r3
2000fa06:	3718      	adds	r7, #24
2000fa08:	46bd      	mov	sp, r7
2000fa0a:	bd80      	pop	{r7, pc}
2000fa0c:	46020c00 	.word	0x46020c00
2000fa10:	40022000 	.word	0x40022000

2000fa14 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
2000fa14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
2000fa18:	b0b8      	sub	sp, #224	@ 0xe0
2000fa1a:	af00      	add	r7, sp, #0
2000fa1c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
2000fa20:	2300      	movs	r3, #0
2000fa22:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
2000fa26:	2300      	movs	r3, #0
2000fa28:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
2000fa2c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa30:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fa34:	f002 0401 	and.w	r4, r2, #1
2000fa38:	2500      	movs	r5, #0
2000fa3a:	ea54 0305 	orrs.w	r3, r4, r5
2000fa3e:	d00b      	beq.n	2000fa58 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
2000fa40:	4bca      	ldr	r3, [pc, #808]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fa46:	f023 0103 	bic.w	r1, r3, #3
2000fa4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000fa50:	4ac6      	ldr	r2, [pc, #792]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa52:	430b      	orrs	r3, r1
2000fa54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
2000fa58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa5c:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fa60:	f002 0802 	and.w	r8, r2, #2
2000fa64:	f04f 0900 	mov.w	r9, #0
2000fa68:	ea58 0309 	orrs.w	r3, r8, r9
2000fa6c:	d00b      	beq.n	2000fa86 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
2000fa6e:	4bbf      	ldr	r3, [pc, #764]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fa74:	f023 010c 	bic.w	r1, r3, #12
2000fa78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000fa7e:	4abb      	ldr	r2, [pc, #748]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa80:	430b      	orrs	r3, r1
2000fa82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
2000fa86:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa8a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fa8e:	f002 0a04 	and.w	sl, r2, #4
2000fa92:	f04f 0b00 	mov.w	fp, #0
2000fa96:	ea5a 030b 	orrs.w	r3, sl, fp
2000fa9a:	d00b      	beq.n	2000fab4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
2000fa9c:	4bb3      	ldr	r3, [pc, #716]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000faa2:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
2000faa6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000faaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000faac:	4aaf      	ldr	r2, [pc, #700]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000faae:	430b      	orrs	r3, r1
2000fab0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
2000fab4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fab8:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fabc:	f002 0308 	and.w	r3, r2, #8
2000fac0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
2000fac4:	2300      	movs	r3, #0
2000fac6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
2000faca:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
2000face:	460b      	mov	r3, r1
2000fad0:	4313      	orrs	r3, r2
2000fad2:	d00b      	beq.n	2000faec <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
2000fad4:	4ba5      	ldr	r3, [pc, #660]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fad6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fada:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
2000fade:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fae2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000fae4:	4aa1      	ldr	r2, [pc, #644]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fae6:	430b      	orrs	r3, r1
2000fae8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
2000faec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000faf0:	e9d3 2300 	ldrd	r2, r3, [r3]
2000faf4:	f002 0310 	and.w	r3, r2, #16
2000faf8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
2000fafc:	2300      	movs	r3, #0
2000fafe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
2000fb02:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
2000fb06:	460b      	mov	r3, r1
2000fb08:	4313      	orrs	r3, r2
2000fb0a:	d00b      	beq.n	2000fb24 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
2000fb0c:	4b97      	ldr	r3, [pc, #604]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fb0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fb12:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
2000fb16:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
2000fb1c:	4a93      	ldr	r2, [pc, #588]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fb1e:	430b      	orrs	r3, r1
2000fb20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
2000fb24:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb28:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fb2c:	f002 0320 	and.w	r3, r2, #32
2000fb30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
2000fb34:	2300      	movs	r3, #0
2000fb36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
2000fb3a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
2000fb3e:	460b      	mov	r3, r1
2000fb40:	4313      	orrs	r3, r2
2000fb42:	d00b      	beq.n	2000fb5c <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
2000fb44:	4b89      	ldr	r3, [pc, #548]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fb46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000fb4a:	f023 0107 	bic.w	r1, r3, #7
2000fb4e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
2000fb54:	4a85      	ldr	r2, [pc, #532]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fb56:	430b      	orrs	r3, r1
2000fb58:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
2000fb5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb60:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fb64:	f002 0340 	and.w	r3, r2, #64	@ 0x40
2000fb68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
2000fb6c:	2300      	movs	r3, #0
2000fb6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
2000fb72:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
2000fb76:	460b      	mov	r3, r1
2000fb78:	4313      	orrs	r3, r2
2000fb7a:	d00b      	beq.n	2000fb94 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
2000fb7c:	4b7b      	ldr	r3, [pc, #492]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fb7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fb82:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
2000fb86:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
2000fb8c:	4a77      	ldr	r2, [pc, #476]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fb8e:	430b      	orrs	r3, r1
2000fb90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
2000fb94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb98:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fb9c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
2000fba0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
2000fba4:	2300      	movs	r3, #0
2000fba6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
2000fbaa:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
2000fbae:	460b      	mov	r3, r1
2000fbb0:	4313      	orrs	r3, r2
2000fbb2:	d00b      	beq.n	2000fbcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
2000fbb4:	4b6d      	ldr	r3, [pc, #436]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fbb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fbba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
2000fbbe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fbc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2000fbc4:	4a69      	ldr	r2, [pc, #420]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fbc6:	430b      	orrs	r3, r1
2000fbc8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
2000fbcc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fbd4:	f402 7380 	and.w	r3, r2, #256	@ 0x100
2000fbd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
2000fbdc:	2300      	movs	r3, #0
2000fbde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
2000fbe2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
2000fbe6:	460b      	mov	r3, r1
2000fbe8:	4313      	orrs	r3, r2
2000fbea:	d00b      	beq.n	2000fc04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
2000fbec:	4b5f      	ldr	r3, [pc, #380]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fbee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000fbf2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
2000fbf6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fbfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
2000fbfc:	4a5b      	ldr	r2, [pc, #364]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fbfe:	430b      	orrs	r3, r1
2000fc00:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
2000fc04:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc08:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fc0c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
2000fc10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
2000fc14:	2300      	movs	r3, #0
2000fc16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
2000fc1a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
2000fc1e:	460b      	mov	r3, r1
2000fc20:	4313      	orrs	r3, r2
2000fc22:	d00b      	beq.n	2000fc3c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
2000fc24:	4b51      	ldr	r3, [pc, #324]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fc26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fc2a:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
2000fc2e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000fc34:	4a4d      	ldr	r2, [pc, #308]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fc36:	430b      	orrs	r3, r1
2000fc38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
2000fc3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc40:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fc44:	f402 7300 	and.w	r3, r2, #512	@ 0x200
2000fc48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
2000fc4c:	2300      	movs	r3, #0
2000fc4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
2000fc52:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
2000fc56:	460b      	mov	r3, r1
2000fc58:	4313      	orrs	r3, r2
2000fc5a:	d00b      	beq.n	2000fc74 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
2000fc5c:	4b43      	ldr	r3, [pc, #268]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fc5e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000fc62:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
2000fc66:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
2000fc6c:	4a3f      	ldr	r2, [pc, #252]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fc6e:	430b      	orrs	r3, r1
2000fc70:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
2000fc74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc78:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fc7c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
2000fc80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
2000fc84:	2300      	movs	r3, #0
2000fc86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
2000fc8a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
2000fc8e:	460b      	mov	r3, r1
2000fc90:	4313      	orrs	r3, r2
2000fc92:	d00b      	beq.n	2000fcac <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
2000fc94:	4b35      	ldr	r3, [pc, #212]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fc96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fc9a:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
2000fc9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fca2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2000fca4:	4a31      	ldr	r2, [pc, #196]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fca6:	430b      	orrs	r3, r1
2000fca8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
2000fcac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fcb0:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fcb4:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
2000fcb8:	67bb      	str	r3, [r7, #120]	@ 0x78
2000fcba:	2300      	movs	r3, #0
2000fcbc:	67fb      	str	r3, [r7, #124]	@ 0x7c
2000fcbe:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
2000fcc2:	460b      	mov	r3, r1
2000fcc4:	4313      	orrs	r3, r2
2000fcc6:	d00c      	beq.n	2000fce2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
2000fcc8:	4b28      	ldr	r3, [pc, #160]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fcca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000fcce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
2000fcd2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fcd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000fcda:	4a24      	ldr	r2, [pc, #144]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fcdc:	430b      	orrs	r3, r1
2000fcde:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
2000fce2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fce6:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fcea:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
2000fcee:	673b      	str	r3, [r7, #112]	@ 0x70
2000fcf0:	2300      	movs	r3, #0
2000fcf2:	677b      	str	r3, [r7, #116]	@ 0x74
2000fcf4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
2000fcf8:	460b      	mov	r3, r1
2000fcfa:	4313      	orrs	r3, r2
2000fcfc:	d04f      	beq.n	2000fd9e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
2000fcfe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fd02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
2000fd06:	2b80      	cmp	r3, #128	@ 0x80
2000fd08:	d02d      	beq.n	2000fd66 <HAL_RCCEx_PeriphCLKConfig+0x352>
2000fd0a:	2b80      	cmp	r3, #128	@ 0x80
2000fd0c:	d827      	bhi.n	2000fd5e <HAL_RCCEx_PeriphCLKConfig+0x34a>
2000fd0e:	2b60      	cmp	r3, #96	@ 0x60
2000fd10:	d02e      	beq.n	2000fd70 <HAL_RCCEx_PeriphCLKConfig+0x35c>
2000fd12:	2b60      	cmp	r3, #96	@ 0x60
2000fd14:	d823      	bhi.n	2000fd5e <HAL_RCCEx_PeriphCLKConfig+0x34a>
2000fd16:	2b40      	cmp	r3, #64	@ 0x40
2000fd18:	d006      	beq.n	2000fd28 <HAL_RCCEx_PeriphCLKConfig+0x314>
2000fd1a:	2b40      	cmp	r3, #64	@ 0x40
2000fd1c:	d81f      	bhi.n	2000fd5e <HAL_RCCEx_PeriphCLKConfig+0x34a>
2000fd1e:	2b00      	cmp	r3, #0
2000fd20:	d009      	beq.n	2000fd36 <HAL_RCCEx_PeriphCLKConfig+0x322>
2000fd22:	2b20      	cmp	r3, #32
2000fd24:	d011      	beq.n	2000fd4a <HAL_RCCEx_PeriphCLKConfig+0x336>
2000fd26:	e01a      	b.n	2000fd5e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2000fd28:	4b10      	ldr	r3, [pc, #64]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fd2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000fd2c:	4a0f      	ldr	r2, [pc, #60]	@ (2000fd6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fd2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000fd32:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
2000fd34:	e01d      	b.n	2000fd72 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2000fd36:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fd3a:	3308      	adds	r3, #8
2000fd3c:	4618      	mov	r0, r3
2000fd3e:	f003 f927 	bl	20012f90 <RCCEx_PLL2_Config>
2000fd42:	4603      	mov	r3, r0
2000fd44:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
2000fd48:	e013      	b.n	2000fd72 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
2000fd4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fd4e:	332c      	adds	r3, #44	@ 0x2c
2000fd50:	4618      	mov	r0, r3
2000fd52:	f003 f9b5 	bl	200130c0 <RCCEx_PLL3_Config>
2000fd56:	4603      	mov	r3, r0
2000fd58:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
2000fd5c:	e009      	b.n	2000fd72 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2000fd5e:	2301      	movs	r3, #1
2000fd60:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fd64:	e005      	b.n	2000fd72 <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
2000fd66:	bf00      	nop
2000fd68:	e003      	b.n	2000fd72 <HAL_RCCEx_PeriphCLKConfig+0x35e>
2000fd6a:	bf00      	nop
2000fd6c:	46020c00 	.word	0x46020c00
        break;
2000fd70:	bf00      	nop
    }

    if (ret == HAL_OK)
2000fd72:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fd76:	2b00      	cmp	r3, #0
2000fd78:	d10d      	bne.n	2000fd96 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
2000fd7a:	4bb6      	ldr	r3, [pc, #728]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fd7c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2000fd80:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
2000fd84:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fd88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
2000fd8c:	4ab1      	ldr	r2, [pc, #708]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fd8e:	430b      	orrs	r3, r1
2000fd90:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
2000fd94:	e003      	b.n	2000fd9e <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000fd96:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fd9a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
2000fd9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fda2:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fda6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
2000fdaa:	66bb      	str	r3, [r7, #104]	@ 0x68
2000fdac:	2300      	movs	r3, #0
2000fdae:	66fb      	str	r3, [r7, #108]	@ 0x6c
2000fdb0:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
2000fdb4:	460b      	mov	r3, r1
2000fdb6:	4313      	orrs	r3, r2
2000fdb8:	d053      	beq.n	2000fe62 <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
2000fdba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fdbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000fdc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000fdc6:	d033      	beq.n	2000fe30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
2000fdc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000fdcc:	d82c      	bhi.n	2000fe28 <HAL_RCCEx_PeriphCLKConfig+0x414>
2000fdce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
2000fdd2:	d02f      	beq.n	2000fe34 <HAL_RCCEx_PeriphCLKConfig+0x420>
2000fdd4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
2000fdd8:	d826      	bhi.n	2000fe28 <HAL_RCCEx_PeriphCLKConfig+0x414>
2000fdda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000fdde:	d008      	beq.n	2000fdf2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
2000fde0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000fde4:	d820      	bhi.n	2000fe28 <HAL_RCCEx_PeriphCLKConfig+0x414>
2000fde6:	2b00      	cmp	r3, #0
2000fde8:	d00a      	beq.n	2000fe00 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
2000fdea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000fdee:	d011      	beq.n	2000fe14 <HAL_RCCEx_PeriphCLKConfig+0x400>
2000fdf0:	e01a      	b.n	2000fe28 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2000fdf2:	4b98      	ldr	r3, [pc, #608]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fdf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000fdf6:	4a97      	ldr	r2, [pc, #604]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fdf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000fdfc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
2000fdfe:	e01a      	b.n	2000fe36 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2000fe00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fe04:	3308      	adds	r3, #8
2000fe06:	4618      	mov	r0, r3
2000fe08:	f003 f8c2 	bl	20012f90 <RCCEx_PLL2_Config>
2000fe0c:	4603      	mov	r3, r0
2000fe0e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
2000fe12:	e010      	b.n	2000fe36 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
2000fe14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fe18:	332c      	adds	r3, #44	@ 0x2c
2000fe1a:	4618      	mov	r0, r3
2000fe1c:	f003 f950 	bl	200130c0 <RCCEx_PLL3_Config>
2000fe20:	4603      	mov	r3, r0
2000fe22:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
2000fe26:	e006      	b.n	2000fe36 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2000fe28:	2301      	movs	r3, #1
2000fe2a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fe2e:	e002      	b.n	2000fe36 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
2000fe30:	bf00      	nop
2000fe32:	e000      	b.n	2000fe36 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
2000fe34:	bf00      	nop
    }

    if (ret == HAL_OK)
2000fe36:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fe3a:	2b00      	cmp	r3, #0
2000fe3c:	d10d      	bne.n	2000fe5a <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
2000fe3e:	4b85      	ldr	r3, [pc, #532]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fe40:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2000fe44:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
2000fe48:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fe4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000fe50:	4a80      	ldr	r2, [pc, #512]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fe52:	430b      	orrs	r3, r1
2000fe54:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
2000fe58:	e003      	b.n	2000fe62 <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000fe5a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fe5e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
2000fe62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fe66:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fe6a:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
2000fe6e:	663b      	str	r3, [r7, #96]	@ 0x60
2000fe70:	2300      	movs	r3, #0
2000fe72:	667b      	str	r3, [r7, #100]	@ 0x64
2000fe74:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
2000fe78:	460b      	mov	r3, r1
2000fe7a:	4313      	orrs	r3, r2
2000fe7c:	d046      	beq.n	2000ff0c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
2000fe7e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fe82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
2000fe86:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
2000fe8a:	d028      	beq.n	2000fede <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fe8c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
2000fe90:	d821      	bhi.n	2000fed6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
2000fe92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2000fe96:	d022      	beq.n	2000fede <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fe98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2000fe9c:	d81b      	bhi.n	2000fed6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
2000fe9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
2000fea2:	d01c      	beq.n	2000fede <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fea4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
2000fea8:	d815      	bhi.n	2000fed6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
2000feaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2000feae:	d008      	beq.n	2000fec2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
2000feb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2000feb4:	d80f      	bhi.n	2000fed6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
2000feb6:	2b00      	cmp	r3, #0
2000feb8:	d011      	beq.n	2000fede <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000feba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2000febe:	d00e      	beq.n	2000fede <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fec0:	e009      	b.n	2000fed6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2000fec2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fec6:	3308      	adds	r3, #8
2000fec8:	4618      	mov	r0, r3
2000feca:	f003 f861 	bl	20012f90 <RCCEx_PLL2_Config>
2000fece:	4603      	mov	r3, r0
2000fed0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fed4:	e004      	b.n	2000fee0 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
2000fed6:	2301      	movs	r3, #1
2000fed8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fedc:	e000      	b.n	2000fee0 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
2000fede:	bf00      	nop
    }

    if (ret == HAL_OK)
2000fee0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fee4:	2b00      	cmp	r3, #0
2000fee6:	d10d      	bne.n	2000ff04 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
2000fee8:	4b5a      	ldr	r3, [pc, #360]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000feea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000feee:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
2000fef2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fef6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
2000fefa:	4a56      	ldr	r2, [pc, #344]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fefc:	430b      	orrs	r3, r1
2000fefe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
2000ff02:	e003      	b.n	2000ff0c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000ff04:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000ff08:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
2000ff0c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ff10:	e9d3 2300 	ldrd	r2, r3, [r3]
2000ff14:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
2000ff18:	65bb      	str	r3, [r7, #88]	@ 0x58
2000ff1a:	2300      	movs	r3, #0
2000ff1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
2000ff1e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
2000ff22:	460b      	mov	r3, r1
2000ff24:	4313      	orrs	r3, r2
2000ff26:	d03f      	beq.n	2000ffa8 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
2000ff28:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ff2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2000ff30:	2b04      	cmp	r3, #4
2000ff32:	d81e      	bhi.n	2000ff72 <HAL_RCCEx_PeriphCLKConfig+0x55e>
2000ff34:	a201      	add	r2, pc, #4	@ (adr r2, 2000ff3c <HAL_RCCEx_PeriphCLKConfig+0x528>)
2000ff36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000ff3a:	bf00      	nop
2000ff3c:	2000ff7b 	.word	0x2000ff7b
2000ff40:	2000ff51 	.word	0x2000ff51
2000ff44:	2000ff5f 	.word	0x2000ff5f
2000ff48:	2000ff7b 	.word	0x2000ff7b
2000ff4c:	2000ff7b 	.word	0x2000ff7b
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2000ff50:	4b40      	ldr	r3, [pc, #256]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000ff52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ff54:	4a3f      	ldr	r2, [pc, #252]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000ff56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000ff5a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
2000ff5c:	e00e      	b.n	2000ff7c <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
2000ff5e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ff62:	332c      	adds	r3, #44	@ 0x2c
2000ff64:	4618      	mov	r0, r3
2000ff66:	f003 f8ab 	bl	200130c0 <RCCEx_PLL3_Config>
2000ff6a:	4603      	mov	r3, r0
2000ff6c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000ff70:	e004      	b.n	2000ff7c <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
2000ff72:	2301      	movs	r3, #1
2000ff74:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000ff78:	e000      	b.n	2000ff7c <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
2000ff7a:	bf00      	nop
    }
    if (ret == HAL_OK)
2000ff7c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000ff80:	2b00      	cmp	r3, #0
2000ff82:	d10d      	bne.n	2000ffa0 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
2000ff84:	4b33      	ldr	r3, [pc, #204]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000ff86:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2000ff8a:	f023 0107 	bic.w	r1, r3, #7
2000ff8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ff92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2000ff96:	4a2f      	ldr	r2, [pc, #188]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000ff98:	430b      	orrs	r3, r1
2000ff9a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
2000ff9e:	e003      	b.n	2000ffa8 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000ffa0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000ffa4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
2000ffa8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ffac:	e9d3 2300 	ldrd	r2, r3, [r3]
2000ffb0:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
2000ffb4:	653b      	str	r3, [r7, #80]	@ 0x50
2000ffb6:	2300      	movs	r3, #0
2000ffb8:	657b      	str	r3, [r7, #84]	@ 0x54
2000ffba:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
2000ffbe:	460b      	mov	r3, r1
2000ffc0:	4313      	orrs	r3, r2
2000ffc2:	d04d      	beq.n	20010060 <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
2000ffc4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ffc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000ffcc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000ffd0:	d028      	beq.n	20010024 <HAL_RCCEx_PeriphCLKConfig+0x610>
2000ffd2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000ffd6:	d821      	bhi.n	2001001c <HAL_RCCEx_PeriphCLKConfig+0x608>
2000ffd8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2000ffdc:	d024      	beq.n	20010028 <HAL_RCCEx_PeriphCLKConfig+0x614>
2000ffde:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2000ffe2:	d81b      	bhi.n	2001001c <HAL_RCCEx_PeriphCLKConfig+0x608>
2000ffe4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000ffe8:	d00e      	beq.n	20010008 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
2000ffea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000ffee:	d815      	bhi.n	2001001c <HAL_RCCEx_PeriphCLKConfig+0x608>
2000fff0:	2b00      	cmp	r3, #0
2000fff2:	d01b      	beq.n	2001002c <HAL_RCCEx_PeriphCLKConfig+0x618>
2000fff4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000fff8:	d110      	bne.n	2001001c <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2000fffa:	4b16      	ldr	r3, [pc, #88]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000fffe:	4a15      	ldr	r2, [pc, #84]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
20010000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20010004:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
20010006:	e012      	b.n	2001002e <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
20010008:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001000c:	332c      	adds	r3, #44	@ 0x2c
2001000e:	4618      	mov	r0, r3
20010010:	f003 f856 	bl	200130c0 <RCCEx_PLL3_Config>
20010014:	4603      	mov	r3, r0
20010016:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2001001a:	e008      	b.n	2001002e <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
2001001c:	2301      	movs	r3, #1
2001001e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
20010022:	e004      	b.n	2001002e <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
20010024:	bf00      	nop
20010026:	e002      	b.n	2001002e <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
20010028:	bf00      	nop
2001002a:	e000      	b.n	2001002e <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
2001002c:	bf00      	nop
    }
    if (ret == HAL_OK)
2001002e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
20010032:	2b00      	cmp	r3, #0
20010034:	d110      	bne.n	20010058 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
20010036:	4b07      	ldr	r3, [pc, #28]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
20010038:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2001003c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
20010040:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010044:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20010048:	4a02      	ldr	r2, [pc, #8]	@ (20010054 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2001004a:	430b      	orrs	r3, r1
2001004c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
20010050:	e006      	b.n	20010060 <HAL_RCCEx_PeriphCLKConfig+0x64c>
20010052:	bf00      	nop
20010054:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
20010058:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2001005c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
20010060:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010064:	e9d3 2300 	ldrd	r2, r3, [r3]
20010068:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
2001006c:	64bb      	str	r3, [r7, #72]	@ 0x48
2001006e:	2300      	movs	r3, #0
20010070:	64fb      	str	r3, [r7, #76]	@ 0x4c
20010072:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
20010076:	460b      	mov	r3, r1
20010078:	4313      	orrs	r3, r2
2001007a:	f000 80b5 	beq.w	200101e8 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
2001007e:	2300      	movs	r3, #0
20010080:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
20010084:	4b9d      	ldr	r3, [pc, #628]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010086:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2001008a:	f003 0304 	and.w	r3, r3, #4
2001008e:	2b00      	cmp	r3, #0
20010090:	d113      	bne.n	200100ba <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
20010092:	4b9a      	ldr	r3, [pc, #616]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010094:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20010098:	4a98      	ldr	r2, [pc, #608]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2001009a:	f043 0304 	orr.w	r3, r3, #4
2001009e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
200100a2:	4b96      	ldr	r3, [pc, #600]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200100a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
200100a8:	f003 0304 	and.w	r3, r3, #4
200100ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
200100b0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
200100b4:	2301      	movs	r3, #1
200100b6:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
200100ba:	4b91      	ldr	r3, [pc, #580]	@ (20010300 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
200100bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200100be:	4a90      	ldr	r2, [pc, #576]	@ (20010300 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
200100c0:	f043 0301 	orr.w	r3, r3, #1
200100c4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
200100c6:	f7f2 fc1d 	bl	20002904 <HAL_GetTick>
200100ca:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
200100ce:	e00b      	b.n	200100e8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
200100d0:	f7f2 fc18 	bl	20002904 <HAL_GetTick>
200100d4:	4602      	mov	r2, r0
200100d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
200100da:	1ad3      	subs	r3, r2, r3
200100dc:	2b02      	cmp	r3, #2
200100de:	d903      	bls.n	200100e8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
200100e0:	2303      	movs	r3, #3
200100e2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
200100e6:	e005      	b.n	200100f4 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
200100e8:	4b85      	ldr	r3, [pc, #532]	@ (20010300 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
200100ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200100ec:	f003 0301 	and.w	r3, r3, #1
200100f0:	2b00      	cmp	r3, #0
200100f2:	d0ed      	beq.n	200100d0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
200100f4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200100f8:	2b00      	cmp	r3, #0
200100fa:	d165      	bne.n	200101c8 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
200100fc:	4b7f      	ldr	r3, [pc, #508]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200100fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010102:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20010106:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
2001010a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
2001010e:	2b00      	cmp	r3, #0
20010110:	d023      	beq.n	2001015a <HAL_RCCEx_PeriphCLKConfig+0x746>
20010112:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010116:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
2001011a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
2001011e:	4293      	cmp	r3, r2
20010120:	d01b      	beq.n	2001015a <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
20010122:	4b76      	ldr	r3, [pc, #472]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010124:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010128:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
2001012c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
20010130:	4b72      	ldr	r3, [pc, #456]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010132:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010136:	4a71      	ldr	r2, [pc, #452]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2001013c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
20010140:	4b6e      	ldr	r3, [pc, #440]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010142:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010146:	4a6d      	ldr	r2, [pc, #436]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010148:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2001014c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
20010150:	4a6a      	ldr	r2, [pc, #424]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010152:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
20010156:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
2001015a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
2001015e:	f003 0301 	and.w	r3, r3, #1
20010162:	2b00      	cmp	r3, #0
20010164:	d019      	beq.n	2001019a <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20010166:	f7f2 fbcd 	bl	20002904 <HAL_GetTick>
2001016a:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
2001016e:	e00d      	b.n	2001018c <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
20010170:	f7f2 fbc8 	bl	20002904 <HAL_GetTick>
20010174:	4602      	mov	r2, r0
20010176:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
2001017a:	1ad2      	subs	r2, r2, r3
2001017c:	f241 3388 	movw	r3, #5000	@ 0x1388
20010180:	429a      	cmp	r2, r3
20010182:	d903      	bls.n	2001018c <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
20010184:	2303      	movs	r3, #3
20010186:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
2001018a:	e006      	b.n	2001019a <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
2001018c:	4b5b      	ldr	r3, [pc, #364]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2001018e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010192:	f003 0302 	and.w	r3, r3, #2
20010196:	2b00      	cmp	r3, #0
20010198:	d0ea      	beq.n	20010170 <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
2001019a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2001019e:	2b00      	cmp	r3, #0
200101a0:	d10d      	bne.n	200101be <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
200101a2:	4b56      	ldr	r3, [pc, #344]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200101a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200101a8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
200101ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200101b0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
200101b4:	4a51      	ldr	r2, [pc, #324]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200101b6:	430b      	orrs	r3, r1
200101b8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
200101bc:	e008      	b.n	200101d0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
200101be:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200101c2:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
200101c6:	e003      	b.n	200101d0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
200101c8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200101cc:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
200101d0:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
200101d4:	2b01      	cmp	r3, #1
200101d6:	d107      	bne.n	200101e8 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
200101d8:	4b48      	ldr	r3, [pc, #288]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200101da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
200101de:	4a47      	ldr	r2, [pc, #284]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200101e0:	f023 0304 	bic.w	r3, r3, #4
200101e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
200101e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200101ec:	e9d3 2300 	ldrd	r2, r3, [r3]
200101f0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
200101f4:	643b      	str	r3, [r7, #64]	@ 0x40
200101f6:	2300      	movs	r3, #0
200101f8:	647b      	str	r3, [r7, #68]	@ 0x44
200101fa:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
200101fe:	460b      	mov	r3, r1
20010200:	4313      	orrs	r3, r2
20010202:	d042      	beq.n	2001028a <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
20010204:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010208:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
2001020c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20010210:	d022      	beq.n	20010258 <HAL_RCCEx_PeriphCLKConfig+0x844>
20010212:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20010216:	d81b      	bhi.n	20010250 <HAL_RCCEx_PeriphCLKConfig+0x83c>
20010218:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2001021c:	d011      	beq.n	20010242 <HAL_RCCEx_PeriphCLKConfig+0x82e>
2001021e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20010222:	d815      	bhi.n	20010250 <HAL_RCCEx_PeriphCLKConfig+0x83c>
20010224:	2b00      	cmp	r3, #0
20010226:	d019      	beq.n	2001025c <HAL_RCCEx_PeriphCLKConfig+0x848>
20010228:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2001022c:	d110      	bne.n	20010250 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2001022e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010232:	3308      	adds	r3, #8
20010234:	4618      	mov	r0, r3
20010236:	f002 feab 	bl	20012f90 <RCCEx_PLL2_Config>
2001023a:	4603      	mov	r3, r0
2001023c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
20010240:	e00d      	b.n	2001025e <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
20010242:	4b2e      	ldr	r3, [pc, #184]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010246:	4a2d      	ldr	r2, [pc, #180]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010248:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
2001024c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
2001024e:	e006      	b.n	2001025e <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
20010250:	2301      	movs	r3, #1
20010252:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
20010256:	e002      	b.n	2001025e <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
20010258:	bf00      	nop
2001025a:	e000      	b.n	2001025e <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
2001025c:	bf00      	nop
    }
    if (ret == HAL_OK)
2001025e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
20010262:	2b00      	cmp	r3, #0
20010264:	d10d      	bne.n	20010282 <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
20010266:	4b25      	ldr	r3, [pc, #148]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010268:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001026c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
20010270:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010274:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
20010278:	4a20      	ldr	r2, [pc, #128]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2001027a:	430b      	orrs	r3, r1
2001027c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
20010280:	e003      	b.n	2001028a <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
20010282:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
20010286:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
2001028a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001028e:	e9d3 2300 	ldrd	r2, r3, [r3]
20010292:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
20010296:	63bb      	str	r3, [r7, #56]	@ 0x38
20010298:	2300      	movs	r3, #0
2001029a:	63fb      	str	r3, [r7, #60]	@ 0x3c
2001029c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
200102a0:	460b      	mov	r3, r1
200102a2:	4313      	orrs	r3, r2
200102a4:	d032      	beq.n	2001030c <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
200102a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200102aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
200102ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200102b2:	d00b      	beq.n	200102cc <HAL_RCCEx_PeriphCLKConfig+0x8b8>
200102b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200102b8:	d804      	bhi.n	200102c4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
200102ba:	2b00      	cmp	r3, #0
200102bc:	d008      	beq.n	200102d0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
200102be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200102c2:	d007      	beq.n	200102d4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
200102c4:	2301      	movs	r3, #1
200102c6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
200102ca:	e004      	b.n	200102d6 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
200102cc:	bf00      	nop
200102ce:	e002      	b.n	200102d6 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
200102d0:	bf00      	nop
200102d2:	e000      	b.n	200102d6 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
200102d4:	bf00      	nop
    }
    if (ret == HAL_OK)
200102d6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200102da:	2b00      	cmp	r3, #0
200102dc:	d112      	bne.n	20010304 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
200102de:	4b07      	ldr	r3, [pc, #28]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200102e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200102e4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
200102e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200102ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
200102f0:	4a02      	ldr	r2, [pc, #8]	@ (200102fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200102f2:	430b      	orrs	r3, r1
200102f4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
200102f8:	e008      	b.n	2001030c <HAL_RCCEx_PeriphCLKConfig+0x8f8>
200102fa:	bf00      	nop
200102fc:	46020c00 	.word	0x46020c00
20010300:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
20010304:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
20010308:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
2001030c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010310:	e9d3 2300 	ldrd	r2, r3, [r3]
20010314:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
20010318:	633b      	str	r3, [r7, #48]	@ 0x30
2001031a:	2300      	movs	r3, #0
2001031c:	637b      	str	r3, [r7, #52]	@ 0x34
2001031e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
20010322:	460b      	mov	r3, r1
20010324:	4313      	orrs	r3, r2
20010326:	d019      	beq.n	2001035c <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
20010328:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001032c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
20010330:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
20010334:	d105      	bne.n	20010342 <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
20010336:	4b88      	ldr	r3, [pc, #544]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001033a:	4a87      	ldr	r2, [pc, #540]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001033c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20010340:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
20010342:	4b85      	ldr	r3, [pc, #532]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010344:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010348:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
2001034c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010350:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
20010354:	4a80      	ldr	r2, [pc, #512]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010356:	430b      	orrs	r3, r1
20010358:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
2001035c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010360:	e9d3 2300 	ldrd	r2, r3, [r3]
20010364:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
20010368:	62bb      	str	r3, [r7, #40]	@ 0x28
2001036a:	2300      	movs	r3, #0
2001036c:	62fb      	str	r3, [r7, #44]	@ 0x2c
2001036e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
20010372:	460b      	mov	r3, r1
20010374:	4313      	orrs	r3, r2
20010376:	d00c      	beq.n	20010392 <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
20010378:	4b77      	ldr	r3, [pc, #476]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001037a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001037e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
20010382:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010386:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
2001038a:	4973      	ldr	r1, [pc, #460]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001038c:	4313      	orrs	r3, r2
2001038e:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
20010392:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010396:	e9d3 2300 	ldrd	r2, r3, [r3]
2001039a:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
2001039e:	623b      	str	r3, [r7, #32]
200103a0:	2300      	movs	r3, #0
200103a2:	627b      	str	r3, [r7, #36]	@ 0x24
200103a4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
200103a8:	460b      	mov	r3, r1
200103aa:	4313      	orrs	r3, r2
200103ac:	d00c      	beq.n	200103c8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
200103ae:	4b6a      	ldr	r3, [pc, #424]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200103b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200103b4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
200103b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200103bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
200103c0:	4965      	ldr	r1, [pc, #404]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200103c2:	4313      	orrs	r3, r2
200103c4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
200103c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200103cc:	e9d3 2300 	ldrd	r2, r3, [r3]
200103d0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
200103d4:	61bb      	str	r3, [r7, #24]
200103d6:	2300      	movs	r3, #0
200103d8:	61fb      	str	r3, [r7, #28]
200103da:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
200103de:	460b      	mov	r3, r1
200103e0:	4313      	orrs	r3, r2
200103e2:	d00c      	beq.n	200103fe <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
200103e4:	4b5c      	ldr	r3, [pc, #368]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200103e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200103ea:	f023 0218 	bic.w	r2, r3, #24
200103ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200103f2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
200103f6:	4958      	ldr	r1, [pc, #352]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200103f8:	4313      	orrs	r3, r2
200103fa:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
200103fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010402:	e9d3 2300 	ldrd	r2, r3, [r3]
20010406:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
2001040a:	613b      	str	r3, [r7, #16]
2001040c:	2300      	movs	r3, #0
2001040e:	617b      	str	r3, [r7, #20]
20010410:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
20010414:	460b      	mov	r3, r1
20010416:	4313      	orrs	r3, r2
20010418:	d032      	beq.n	20010480 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
2001041a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001041e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
20010422:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20010426:	d105      	bne.n	20010434 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
20010428:	4b4b      	ldr	r3, [pc, #300]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001042a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001042c:	4a4a      	ldr	r2, [pc, #296]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001042e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20010432:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
20010434:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010438:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
2001043c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20010440:	d108      	bne.n	20010454 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
20010442:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010446:	3308      	adds	r3, #8
20010448:	4618      	mov	r0, r3
2001044a:	f002 fda1 	bl	20012f90 <RCCEx_PLL2_Config>
2001044e:	4603      	mov	r3, r0
20010450:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
20010454:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
20010458:	2b00      	cmp	r3, #0
2001045a:	d10d      	bne.n	20010478 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
2001045c:	4b3e      	ldr	r3, [pc, #248]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001045e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010462:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
20010466:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001046a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
2001046e:	493a      	ldr	r1, [pc, #232]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010470:	4313      	orrs	r3, r2
20010472:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
20010476:	e003      	b.n	20010480 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
20010478:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2001047c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
20010480:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010484:	e9d3 2300 	ldrd	r2, r3, [r3]
20010488:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
2001048c:	60bb      	str	r3, [r7, #8]
2001048e:	2300      	movs	r3, #0
20010490:	60fb      	str	r3, [r7, #12]
20010492:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
20010496:	460b      	mov	r3, r1
20010498:	4313      	orrs	r3, r2
2001049a:	d03a      	beq.n	20010512 <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
2001049c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200104a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
200104a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
200104a8:	d00e      	beq.n	200104c8 <HAL_RCCEx_PeriphCLKConfig+0xab4>
200104aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
200104ae:	d815      	bhi.n	200104dc <HAL_RCCEx_PeriphCLKConfig+0xac8>
200104b0:	2b00      	cmp	r3, #0
200104b2:	d017      	beq.n	200104e4 <HAL_RCCEx_PeriphCLKConfig+0xad0>
200104b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
200104b8:	d110      	bne.n	200104dc <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
200104ba:	4b27      	ldr	r3, [pc, #156]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200104bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200104be:	4a26      	ldr	r2, [pc, #152]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200104c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
200104c4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
200104c6:	e00e      	b.n	200104e6 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
200104c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200104cc:	3308      	adds	r3, #8
200104ce:	4618      	mov	r0, r3
200104d0:	f002 fd5e 	bl	20012f90 <RCCEx_PLL2_Config>
200104d4:	4603      	mov	r3, r0
200104d6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
200104da:	e004      	b.n	200104e6 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
200104dc:	2301      	movs	r3, #1
200104de:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
200104e2:	e000      	b.n	200104e6 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
200104e4:	bf00      	nop
    }
    if (ret == HAL_OK)
200104e6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200104ea:	2b00      	cmp	r3, #0
200104ec:	d10d      	bne.n	2001050a <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
200104ee:	4b1a      	ldr	r3, [pc, #104]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200104f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200104f4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
200104f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200104fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
20010500:	4915      	ldr	r1, [pc, #84]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010502:	4313      	orrs	r3, r2
20010504:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
20010508:	e003      	b.n	20010512 <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
2001050a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2001050e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
20010512:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010516:	e9d3 2300 	ldrd	r2, r3, [r3]
2001051a:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
2001051e:	603b      	str	r3, [r7, #0]
20010520:	2300      	movs	r3, #0
20010522:	607b      	str	r3, [r7, #4]
20010524:	e9d7 1200 	ldrd	r1, r2, [r7]
20010528:	460b      	mov	r3, r1
2001052a:	4313      	orrs	r3, r2
2001052c:	d00c      	beq.n	20010548 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
2001052e:	4b0a      	ldr	r3, [pc, #40]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010530:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20010534:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
20010538:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001053c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
20010540:	4905      	ldr	r1, [pc, #20]	@ (20010558 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010542:	4313      	orrs	r3, r2
20010544:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
20010548:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
2001054c:	4618      	mov	r0, r3
2001054e:	37e0      	adds	r7, #224	@ 0xe0
20010550:	46bd      	mov	sp, r7
20010552:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
20010556:	bf00      	nop
20010558:	46020c00 	.word	0x46020c00

2001055c <HAL_RCCEx_GetPeriphCLKConfig>:
  *         clocks(USART1, USART2, USART3, UART4, UART5, LPUART, I2C1, I2C2, I2C3, LPTIM1, LPTIM2, SAI1, SAI2,
  *         ADC1, ADC2, MDF1, MDF2, RTC, CLK48, SDMMC1, I2C4, SPI12, SPI3, OSPI, FDCAN1, DAC1).
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
2001055c:	b480      	push	{r7}
2001055e:	b083      	sub	sp, #12
20010560:	af00      	add	r7, sp, #0
20010562:	6078      	str	r0, [r7, #4]
                                         RCC_PERIPHCLK_ICLK | RCC_PERIPHCLK_SDMMC | RCC_PERIPHCLK_RNG | \
                                         RCC_PERIPHCLK_I2C4 | RCC_PERIPHCLK_SPI1 | RCC_PERIPHCLK_SPI2 | \
                                         RCC_PERIPHCLK_SPI3 | RCC_PERIPHCLK_OSPI | RCC_PERIPHCLK_FDCAN1 | \
                                         RCC_PERIPHCLK_DAC1 | RCC_PERIPHCLK_HSPI | RCC_PERIPHCLK_USBPHY;
#elif (defined(STM32U585xx) || defined(STM32U575xx))
  pPeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \
20010564:	6879      	ldr	r1, [r7, #4]
20010566:	4aaa      	ldr	r2, [pc, #680]	@ (20010810 <HAL_RCCEx_GetPeriphCLKConfig+0x2b4>)
20010568:	f04f 0300 	mov.w	r3, #0
2001056c:	e9c1 2300 	strd	r2, r3, [r1]
#if defined(SAES)
  pPeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_SAES;
#endif /* SAES */

  /* Get the PLL2 Clock configuration -----------------------------------------------*/
  pPeriphClkInit->PLL2.PLL2Source = (uint32_t)((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC) >> RCC_PLL2CFGR_PLL2SRC_Pos);
20010570:	4ba8      	ldr	r3, [pc, #672]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010574:	f003 0203 	and.w	r2, r3, #3
20010578:	687b      	ldr	r3, [r7, #4]
2001057a:	609a      	str	r2, [r3, #8]
  pPeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
2001057c:	4ba5      	ldr	r3, [pc, #660]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001057e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010580:	0a1b      	lsrs	r3, r3, #8
20010582:	f003 030f 	and.w	r3, r3, #15
20010586:	1c5a      	adds	r2, r3, #1
20010588:	687b      	ldr	r3, [r7, #4]
2001058a:	60da      	str	r2, [r3, #12]
  pPeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) >> RCC_PLL2DIVR_PLL2N_Pos) + 1U;
2001058c:	4ba1      	ldr	r3, [pc, #644]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001058e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010590:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010594:	1c5a      	adds	r2, r3, #1
20010596:	687b      	ldr	r3, [r7, #4]
20010598:	611a      	str	r2, [r3, #16]
  pPeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + 1U;
2001059a:	4b9e      	ldr	r3, [pc, #632]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001059c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2001059e:	0a5b      	lsrs	r3, r3, #9
200105a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200105a4:	1c5a      	adds	r2, r3, #1
200105a6:	687b      	ldr	r3, [r7, #4]
200105a8:	615a      	str	r2, [r3, #20]
  pPeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + 1U;
200105aa:	4b9a      	ldr	r3, [pc, #616]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
200105ae:	0c1b      	lsrs	r3, r3, #16
200105b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200105b4:	1c5a      	adds	r2, r3, #1
200105b6:	687b      	ldr	r3, [r7, #4]
200105b8:	619a      	str	r2, [r3, #24]
  pPeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + 1U;
200105ba:	4b96      	ldr	r3, [pc, #600]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
200105be:	0e1b      	lsrs	r3, r3, #24
200105c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200105c4:	1c5a      	adds	r2, r3, #1
200105c6:	687b      	ldr	r3, [r7, #4]
200105c8:	61da      	str	r2, [r3, #28]
  pPeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2RGE) >> RCC_PLL2CFGR_PLL2RGE_Pos);
200105ca:	4b92      	ldr	r3, [pc, #584]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200105ce:	089b      	lsrs	r3, r3, #2
200105d0:	f003 0203 	and.w	r2, r3, #3
200105d4:	687b      	ldr	r3, [r7, #4]
200105d6:	621a      	str	r2, [r3, #32]
  pPeriphClkInit->PLL2.PLL2FRACN = (uint32_t)((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
200105d8:	4b8e      	ldr	r3, [pc, #568]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
200105dc:	08db      	lsrs	r3, r3, #3
200105de:	f3c3 020c 	ubfx	r2, r3, #0, #13
200105e2:	687b      	ldr	r3, [r7, #4]
200105e4:	625a      	str	r2, [r3, #36]	@ 0x24
                                              RCC_PLL2FRACR_PLL2FRACN_Pos);

  /* Get the PLL3 Clock configuration -----------------------------------------------*/
  pPeriphClkInit->PLL3.PLL3Source = (uint32_t)((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC) >> RCC_PLL3CFGR_PLL3SRC_Pos);
200105e6:	4b8b      	ldr	r3, [pc, #556]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200105ea:	f003 0203 	and.w	r2, r3, #3
200105ee:	687b      	ldr	r3, [r7, #4]
200105f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  pPeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
200105f2:	4b88      	ldr	r3, [pc, #544]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200105f6:	0a1b      	lsrs	r3, r3, #8
200105f8:	f003 030f 	and.w	r3, r3, #15
200105fc:	1c5a      	adds	r2, r3, #1
200105fe:	687b      	ldr	r3, [r7, #4]
20010600:	631a      	str	r2, [r3, #48]	@ 0x30
  pPeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) >> RCC_PLL3DIVR_PLL3N_Pos) + 1U;
20010602:	4b84      	ldr	r3, [pc, #528]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010606:	f3c3 0308 	ubfx	r3, r3, #0, #9
2001060a:	1c5a      	adds	r2, r3, #1
2001060c:	687b      	ldr	r3, [r7, #4]
2001060e:	635a      	str	r2, [r3, #52]	@ 0x34
  pPeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + 1U;
20010610:	4b80      	ldr	r3, [pc, #512]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010612:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010614:	0a5b      	lsrs	r3, r3, #9
20010616:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2001061a:	1c5a      	adds	r2, r3, #1
2001061c:	687b      	ldr	r3, [r7, #4]
2001061e:	639a      	str	r2, [r3, #56]	@ 0x38
  pPeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + 1U;
20010620:	4b7c      	ldr	r3, [pc, #496]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010624:	0c1b      	lsrs	r3, r3, #16
20010626:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2001062a:	1c5a      	adds	r2, r3, #1
2001062c:	687b      	ldr	r3, [r7, #4]
2001062e:	63da      	str	r2, [r3, #60]	@ 0x3c
  pPeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + 1U;
20010630:	4b78      	ldr	r3, [pc, #480]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010634:	0e1b      	lsrs	r3, r3, #24
20010636:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2001063a:	1c5a      	adds	r2, r3, #1
2001063c:	687b      	ldr	r3, [r7, #4]
2001063e:	641a      	str	r2, [r3, #64]	@ 0x40
  pPeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3RGE) >> RCC_PLL3CFGR_PLL3RGE_Pos);
20010640:	4b74      	ldr	r3, [pc, #464]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010644:	089b      	lsrs	r3, r3, #2
20010646:	f003 0203 	and.w	r2, r3, #3
2001064a:	687b      	ldr	r3, [r7, #4]
2001064c:	645a      	str	r2, [r3, #68]	@ 0x44
  pPeriphClkInit->PLL3.PLL3FRACN = (uint32_t)((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
2001064e:	4b71      	ldr	r3, [pc, #452]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010650:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20010652:	08db      	lsrs	r3, r3, #3
20010654:	f3c3 020c 	ubfx	r2, r3, #0, #13
20010658:	687b      	ldr	r3, [r7, #4]
2001065a:	649a      	str	r2, [r3, #72]	@ 0x48
                                              RCC_PLL3FRACR_PLL3FRACN_Pos);

  /* Get the USART1 clock source ---------------------------------------------*/
  pPeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
2001065c:	4b6d      	ldr	r3, [pc, #436]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001065e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010662:	f003 0203 	and.w	r2, r3, #3
20010666:	687b      	ldr	r3, [r7, #4]
20010668:	651a      	str	r2, [r3, #80]	@ 0x50

#if defined(USART2)
  /* Get the USART2 clock source ---------------------------------------------*/
  pPeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
2001066a:	4b6a      	ldr	r3, [pc, #424]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001066c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010670:	f003 020c 	and.w	r2, r3, #12
20010674:	687b      	ldr	r3, [r7, #4]
20010676:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* USART2 */

  /* Get the USART3 clock source ---------------------------------------------*/
  pPeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
20010678:	4b66      	ldr	r3, [pc, #408]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001067a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001067e:	f003 0230 	and.w	r2, r3, #48	@ 0x30
20010682:	687b      	ldr	r3, [r7, #4]
20010684:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART4 clock source ----------------------------------------------*/
  pPeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
20010686:	4b63      	ldr	r3, [pc, #396]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010688:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001068c:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
20010690:	687b      	ldr	r3, [r7, #4]
20010692:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART5 clock source ----------------------------------------------*/
  pPeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
20010694:	4b5f      	ldr	r3, [pc, #380]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010696:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001069a:	f403 7240 	and.w	r2, r3, #768	@ 0x300
2001069e:	687b      	ldr	r3, [r7, #4]
200106a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPUART1 clock source --------------------------------------------*/
  pPeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
200106a2:	4b5c      	ldr	r3, [pc, #368]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200106a8:	f003 0207 	and.w	r2, r3, #7
200106ac:	687b      	ldr	r3, [r7, #4]
200106ae:	665a      	str	r2, [r3, #100]	@ 0x64
  /* Get the UART6 clock source ---------------------------------------------*/
  pPeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
#endif /* defined(USART6) */

  /* Get the I2C1 clock source -----------------------------------------------*/
  pPeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
200106b0:	4b58      	ldr	r3, [pc, #352]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200106b6:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
200106ba:	687b      	ldr	r3, [r7, #4]
200106bc:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C2 clock source -----------------------------------------------*/
  pPeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
200106be:	4b55      	ldr	r3, [pc, #340]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200106c4:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
200106c8:	687b      	ldr	r3, [r7, #4]
200106ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C3 clock source -----------------------------------------------*/
  pPeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
200106cc:	4b51      	ldr	r3, [pc, #324]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200106d2:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
200106d6:	687b      	ldr	r3, [r7, #4]
200106d8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the I2C4 clock source -----------------------------------------------*/
  pPeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
200106da:	4b4e      	ldr	r3, [pc, #312]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200106e0:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
200106e4:	687b      	ldr	r3, [r7, #4]
200106e6:	675a      	str	r2, [r3, #116]	@ 0x74
  /* Get the  clock source ---------------------------------------------*/
  pPeriphClkInit->I2c6ClockSelection = __HAL_RCC_GET_I2C6_SOURCE();
#endif /* defined(I2C6) */

  /* Get the LPTIM1 clock source ---------------------------------------------*/
  pPeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
200106e8:	4b4a      	ldr	r3, [pc, #296]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200106ee:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
200106f2:	687b      	ldr	r3, [r7, #4]
200106f4:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the LPTIM2 clock source ---------------------------------------------*/
  pPeriphClkInit->Lptim2ClockSelection = __HAL_RCC_GET_LPTIM2_SOURCE();
200106f6:	4b47      	ldr	r3, [pc, #284]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200106fc:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
20010700:	687b      	ldr	r3, [r7, #4]
20010702:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the LPTIM34 clock source --------------------------------------------*/
  pPeriphClkInit->Lptim34ClockSelection = __HAL_RCC_GET_LPTIM34_SOURCE();
20010704:	4b43      	ldr	r3, [pc, #268]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010706:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2001070a:	f403 7240 	and.w	r2, r3, #768	@ 0x300
2001070e:	687b      	ldr	r3, [r7, #4]
20010710:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Get the FDCAN1 clock source ---------------------------------------------*/
  pPeriphClkInit->Fdcan1ClockSelection = __HAL_RCC_GET_FDCAN1_SOURCE();
20010714:	4b3f      	ldr	r3, [pc, #252]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001071a:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
2001071e:	687b      	ldr	r3, [r7, #4]
20010720:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Get the MDF1 clock source -----------------------------------------------*/
  pPeriphClkInit->Mdf1ClockSelection = __HAL_RCC_GET_MDF1_SOURCE();
20010724:	4b3b      	ldr	r3, [pc, #236]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010726:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2001072a:	f003 0207 	and.w	r2, r3, #7
2001072e:	687b      	ldr	r3, [r7, #4]
20010730:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Get the ADF1 clock source -----------------------------------------------*/
  pPeriphClkInit->Adf1ClockSelection = __HAL_RCC_GET_ADF1_SOURCE();
20010734:	4b37      	ldr	r3, [pc, #220]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010736:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2001073a:	f403 22e0 	and.w	r2, r3, #458752	@ 0x70000
2001073e:	687b      	ldr	r3, [r7, #4]
20010740:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  /* Get the SAES clock source -----------------------------------------------*/
  pPeriphClkInit->SaesClockSelection = __HAL_RCC_GET_SAES_SOURCE();
#endif /* SAES */

  /* Get the SAI1 clock source -----------------------------------------------*/
  pPeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
20010744:	4b33      	ldr	r3, [pc, #204]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010746:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2001074a:	f003 02e0 	and.w	r2, r3, #224	@ 0xe0
2001074e:	687b      	ldr	r3, [r7, #4]
20010750:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if defined(SAI2)
  /* Get the SAI2 clock source -----------------------------------------------*/
  pPeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
20010754:	4b2f      	ldr	r3, [pc, #188]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010756:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2001075a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
2001075e:	687b      	ldr	r3, [r7, #4]
20010760:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#endif /* SAI2 */

  /* Get the CLK48 clock source ----------------------------------------------*/
  pPeriphClkInit->IclkClockSelection = __HAL_RCC_GET_ICLK_SOURCE();
20010764:	4b2b      	ldr	r3, [pc, #172]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010766:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001076a:	f003 6240 	and.w	r2, r3, #201326592	@ 0xc000000
2001076e:	687b      	ldr	r3, [r7, #4]
20010770:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Get the SDMMC clock source ----------------------------------------------*/
  pPeriphClkInit->SdmmcClockSelection = __HAL_RCC_GET_SDMMC_SOURCE();
20010774:	4b27      	ldr	r3, [pc, #156]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010776:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2001077a:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
2001077e:	687b      	ldr	r3, [r7, #4]
20010780:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Get the ADCDAC clock source ---------------------------------------------*/
  pPeriphClkInit->AdcDacClockSelection = __HAL_RCC_GET_ADCDAC_SOURCE();
20010784:	4b23      	ldr	r3, [pc, #140]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010786:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2001078a:	f403 42e0 	and.w	r2, r3, #28672	@ 0x7000
2001078e:	687b      	ldr	r3, [r7, #4]
20010790:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Get the DAC1 clock source -----------------------------------------------*/
  pPeriphClkInit->Dac1ClockSelection = __HAL_RCC_GET_DAC1_SOURCE();
20010794:	4b1f      	ldr	r3, [pc, #124]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010796:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2001079a:	f403 4200 	and.w	r2, r3, #32768	@ 0x8000
2001079e:	687b      	ldr	r3, [r7, #4]
200107a0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

  /* Get the OSPI clock source -----------------------------------------------*/
  pPeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
200107a4:	4b1b      	ldr	r3, [pc, #108]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200107a6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200107aa:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
200107ae:	687b      	ldr	r3, [r7, #4]
200107b0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

  /* Get the SPI1 clock source -----------------------------------------------*/
  pPeriphClkInit->Spi1ClockSelection = __HAL_RCC_GET_SPI1_SOURCE();
200107b4:	4b17      	ldr	r3, [pc, #92]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200107b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200107ba:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
200107be:	687b      	ldr	r3, [r7, #4]
200107c0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Get the SPI2 clock source -----------------------------------------------*/
  pPeriphClkInit->Spi2ClockSelection = __HAL_RCC_GET_SPI2_SOURCE();
200107c4:	4b13      	ldr	r3, [pc, #76]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200107c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200107ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
200107ce:	687b      	ldr	r3, [r7, #4]
200107d0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* Get the SPI3 clock source -----------------------------------------------*/
  pPeriphClkInit->Spi3ClockSelection = __HAL_RCC_GET_SPI3_SOURCE();
200107d4:	4b0f      	ldr	r3, [pc, #60]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200107d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200107da:	f003 0218 	and.w	r2, r3, #24
200107de:	687b      	ldr	r3, [r7, #4]
200107e0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

  /* Get the RTC clock source ------------------------------------------------*/
  pPeriphClkInit->RTCClockSelection = __HAL_RCC_GET_RTC_SOURCE();
200107e4:	4b0b      	ldr	r3, [pc, #44]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200107e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200107ea:	f403 7240 	and.w	r2, r3, #768	@ 0x300
200107ee:	687b      	ldr	r3, [r7, #4]
200107f0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

  /* Get the RNG clock source ------------------------------------------------*/
  pPeriphClkInit->RngClockSelection = __HAL_RCC_GET_RNG_SOURCE();
200107f4:	4b07      	ldr	r3, [pc, #28]	@ (20010814 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200107f6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200107fa:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
200107fe:	687b      	ldr	r3, [r7, #4]
20010800:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

#if defined(USB_OTG_HS)
  /* Get the USB PHY clock source ------------------------------------------------*/
  pPeriphClkInit->UsbPhyClockSelection = __HAL_RCC_GET_USBPHY_SOURCE();
#endif /*  defined(USB_OTG_HS) */
}
20010804:	bf00      	nop
20010806:	370c      	adds	r7, #12
20010808:	46bd      	mov	sp, r7
2001080a:	f85d 7b04 	ldr.w	r7, [sp], #4
2001080e:	4770      	bx	lr
20010810:	1fffefff 	.word	0x1fffefff
20010814:	46020c00 	.word	0x46020c00

20010818 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
20010818:	b480      	push	{r7}
2001081a:	b089      	sub	sp, #36	@ 0x24
2001081c:	af00      	add	r7, sp, #0
2001081e:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
20010820:	4ba6      	ldr	r3, [pc, #664]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010822:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20010824:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010828:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
2001082a:	4ba4      	ldr	r3, [pc, #656]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
2001082c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001082e:	f003 0303 	and.w	r3, r3, #3
20010832:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
20010834:	4ba1      	ldr	r3, [pc, #644]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010838:	0a1b      	lsrs	r3, r3, #8
2001083a:	f003 030f 	and.w	r3, r3, #15
2001083e:	3301      	adds	r3, #1
20010840:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
20010842:	4b9e      	ldr	r3, [pc, #632]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010846:	091b      	lsrs	r3, r3, #4
20010848:	f003 0301 	and.w	r3, r3, #1
2001084c:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
2001084e:	4b9b      	ldr	r3, [pc, #620]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20010852:	08db      	lsrs	r3, r3, #3
20010854:	f3c3 030c 	ubfx	r3, r3, #0, #13
20010858:	68fa      	ldr	r2, [r7, #12]
2001085a:	fb02 f303 	mul.w	r3, r2, r3
2001085e:	ee07 3a90 	vmov	s15, r3
20010862:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010866:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
2001086a:	697b      	ldr	r3, [r7, #20]
2001086c:	2b03      	cmp	r3, #3
2001086e:	d062      	beq.n	20010936 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
20010870:	697b      	ldr	r3, [r7, #20]
20010872:	2b03      	cmp	r3, #3
20010874:	f200 8081 	bhi.w	2001097a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
20010878:	697b      	ldr	r3, [r7, #20]
2001087a:	2b01      	cmp	r3, #1
2001087c:	d024      	beq.n	200108c8 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
2001087e:	697b      	ldr	r3, [r7, #20]
20010880:	2b02      	cmp	r3, #2
20010882:	d17a      	bne.n	2001097a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20010884:	693b      	ldr	r3, [r7, #16]
20010886:	ee07 3a90 	vmov	s15, r3
2001088a:	eef8 7a67 	vcvt.f32.u32	s15, s15
2001088e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 20010ac0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
20010892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010896:	4b89      	ldr	r3, [pc, #548]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010898:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2001089a:	f3c3 0308 	ubfx	r3, r3, #0, #9
2001089e:	ee07 3a90 	vmov	s15, r3
200108a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
200108a6:	ed97 6a02 	vldr	s12, [r7, #8]
200108aa:	eddf 5a86 	vldr	s11, [pc, #536]	@ 20010ac4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
200108ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
200108b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
200108b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
200108ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
200108be:	ee67 7a27 	vmul.f32	s15, s14, s15
200108c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
200108c6:	e08f      	b.n	200109e8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
200108c8:	4b7c      	ldr	r3, [pc, #496]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200108ca:	689b      	ldr	r3, [r3, #8]
200108cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200108d0:	2b00      	cmp	r3, #0
200108d2:	d005      	beq.n	200108e0 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
200108d4:	4b79      	ldr	r3, [pc, #484]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200108d6:	689b      	ldr	r3, [r3, #8]
200108d8:	0f1b      	lsrs	r3, r3, #28
200108da:	f003 030f 	and.w	r3, r3, #15
200108de:	e006      	b.n	200108ee <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
200108e0:	4b76      	ldr	r3, [pc, #472]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200108e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200108e6:	041b      	lsls	r3, r3, #16
200108e8:	0f1b      	lsrs	r3, r3, #28
200108ea:	f003 030f 	and.w	r3, r3, #15
200108ee:	4a76      	ldr	r2, [pc, #472]	@ (20010ac8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
200108f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200108f4:	ee07 3a90 	vmov	s15, r3
200108f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
200108fc:	693b      	ldr	r3, [r7, #16]
200108fe:	ee07 3a90 	vmov	s15, r3
20010902:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
2001090a:	69bb      	ldr	r3, [r7, #24]
2001090c:	ee07 3a90 	vmov	s15, r3
20010910:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010914:	ed97 6a02 	vldr	s12, [r7, #8]
20010918:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 20010ac4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
2001091c:	eec6 7a25 	vdiv.f32	s15, s12, s11
20010920:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010924:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010928:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
2001092c:	ee67 7a27 	vmul.f32	s15, s14, s15
20010930:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010934:	e058      	b.n	200109e8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20010936:	693b      	ldr	r3, [r7, #16]
20010938:	ee07 3a90 	vmov	s15, r3
2001093c:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010940:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 20010ac0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
20010944:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010948:	4b5c      	ldr	r3, [pc, #368]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
2001094a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2001094c:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010950:	ee07 3a90 	vmov	s15, r3
20010954:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
20010958:	ed97 6a02 	vldr	s12, [r7, #8]
2001095c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 20010ac4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
20010960:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20010964:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
20010968:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
2001096c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20010970:	ee67 7a27 	vmul.f32	s15, s14, s15
20010974:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010978:	e036      	b.n	200109e8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
2001097a:	4b50      	ldr	r3, [pc, #320]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
2001097c:	689b      	ldr	r3, [r3, #8]
2001097e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20010982:	2b00      	cmp	r3, #0
20010984:	d005      	beq.n	20010992 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
20010986:	4b4d      	ldr	r3, [pc, #308]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010988:	689b      	ldr	r3, [r3, #8]
2001098a:	0f1b      	lsrs	r3, r3, #28
2001098c:	f003 030f 	and.w	r3, r3, #15
20010990:	e006      	b.n	200109a0 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
20010992:	4b4a      	ldr	r3, [pc, #296]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010994:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010998:	041b      	lsls	r3, r3, #16
2001099a:	0f1b      	lsrs	r3, r3, #28
2001099c:	f003 030f 	and.w	r3, r3, #15
200109a0:	4a49      	ldr	r2, [pc, #292]	@ (20010ac8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
200109a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200109a6:	ee07 3a90 	vmov	s15, r3
200109aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
200109ae:	693b      	ldr	r3, [r7, #16]
200109b0:	ee07 3a90 	vmov	s15, r3
200109b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
200109b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
200109bc:	69bb      	ldr	r3, [r7, #24]
200109be:	ee07 3a90 	vmov	s15, r3
200109c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
200109c6:	ed97 6a02 	vldr	s12, [r7, #8]
200109ca:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 20010ac4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
200109ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
200109d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
200109d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
200109da:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
200109de:	ee67 7a27 	vmul.f32	s15, s14, s15
200109e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
200109e6:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
200109e8:	4b34      	ldr	r3, [pc, #208]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200109ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200109ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200109f0:	2b00      	cmp	r3, #0
200109f2:	d017      	beq.n	20010a24 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
200109f4:	4b31      	ldr	r3, [pc, #196]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200109f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
200109f8:	0a5b      	lsrs	r3, r3, #9
200109fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200109fe:	ee07 3a90 	vmov	s15, r3
20010a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
20010a06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010a0a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
20010a0e:	edd7 6a07 	vldr	s13, [r7, #28]
20010a12:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010a16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010a1a:	ee17 2a90 	vmov	r2, s15
20010a1e:	687b      	ldr	r3, [r7, #4]
20010a20:	601a      	str	r2, [r3, #0]
20010a22:	e002      	b.n	20010a2a <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
20010a24:	687b      	ldr	r3, [r7, #4]
20010a26:	2200      	movs	r2, #0
20010a28:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
20010a2a:	4b24      	ldr	r3, [pc, #144]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20010a32:	2b00      	cmp	r3, #0
20010a34:	d017      	beq.n	20010a66 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
20010a36:	4b21      	ldr	r3, [pc, #132]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010a38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20010a3a:	0c1b      	lsrs	r3, r3, #16
20010a3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010a40:	ee07 3a90 	vmov	s15, r3
20010a44:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
20010a48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010a4c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
20010a50:	edd7 6a07 	vldr	s13, [r7, #28]
20010a54:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010a58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010a5c:	ee17 2a90 	vmov	r2, s15
20010a60:	687b      	ldr	r3, [r7, #4]
20010a62:	605a      	str	r2, [r3, #4]
20010a64:	e002      	b.n	20010a6c <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
20010a66:	687b      	ldr	r3, [r7, #4]
20010a68:	2200      	movs	r2, #0
20010a6a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
20010a6c:	4b13      	ldr	r3, [pc, #76]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010a70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20010a74:	2b00      	cmp	r3, #0
20010a76:	d017      	beq.n	20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
20010a78:	4b10      	ldr	r3, [pc, #64]	@ (20010abc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20010a7c:	0e1b      	lsrs	r3, r3, #24
20010a7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010a82:	ee07 3a90 	vmov	s15, r3
20010a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
20010a8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010a8e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
20010a92:	edd7 6a07 	vldr	s13, [r7, #28]
20010a96:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010a9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010a9e:	ee17 2a90 	vmov	r2, s15
20010aa2:	687b      	ldr	r3, [r7, #4]
20010aa4:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
20010aa6:	e002      	b.n	20010aae <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
20010aa8:	687b      	ldr	r3, [r7, #4]
20010aaa:	2200      	movs	r2, #0
20010aac:	609a      	str	r2, [r3, #8]
}
20010aae:	bf00      	nop
20010ab0:	3724      	adds	r7, #36	@ 0x24
20010ab2:	46bd      	mov	sp, r7
20010ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
20010ab8:	4770      	bx	lr
20010aba:	bf00      	nop
20010abc:	46020c00 	.word	0x46020c00
20010ac0:	4b742400 	.word	0x4b742400
20010ac4:	46000000 	.word	0x46000000
20010ac8:	200187e4 	.word	0x200187e4

20010acc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
20010acc:	b480      	push	{r7}
20010ace:	b089      	sub	sp, #36	@ 0x24
20010ad0:	af00      	add	r7, sp, #0
20010ad2:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
20010ad4:	4ba6      	ldr	r3, [pc, #664]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010ad6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010ad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010adc:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
20010ade:	4ba4      	ldr	r3, [pc, #656]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010ae2:	f003 0303 	and.w	r3, r3, #3
20010ae6:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
20010ae8:	4ba1      	ldr	r3, [pc, #644]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010aec:	0a1b      	lsrs	r3, r3, #8
20010aee:	f003 030f 	and.w	r3, r3, #15
20010af2:	3301      	adds	r3, #1
20010af4:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
20010af6:	4b9e      	ldr	r3, [pc, #632]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010afa:	091b      	lsrs	r3, r3, #4
20010afc:	f003 0301 	and.w	r3, r3, #1
20010b00:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
20010b02:	4b9b      	ldr	r3, [pc, #620]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20010b06:	08db      	lsrs	r3, r3, #3
20010b08:	f3c3 030c 	ubfx	r3, r3, #0, #13
20010b0c:	68fa      	ldr	r2, [r7, #12]
20010b0e:	fb02 f303 	mul.w	r3, r2, r3
20010b12:	ee07 3a90 	vmov	s15, r3
20010b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010b1a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
20010b1e:	697b      	ldr	r3, [r7, #20]
20010b20:	2b03      	cmp	r3, #3
20010b22:	d062      	beq.n	20010bea <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
20010b24:	697b      	ldr	r3, [r7, #20]
20010b26:	2b03      	cmp	r3, #3
20010b28:	f200 8081 	bhi.w	20010c2e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
20010b2c:	697b      	ldr	r3, [r7, #20]
20010b2e:	2b01      	cmp	r3, #1
20010b30:	d024      	beq.n	20010b7c <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
20010b32:	697b      	ldr	r3, [r7, #20]
20010b34:	2b02      	cmp	r3, #2
20010b36:	d17a      	bne.n	20010c2e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010b38:	693b      	ldr	r3, [r7, #16]
20010b3a:	ee07 3a90 	vmov	s15, r3
20010b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010b42:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 20010d74 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
20010b46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010b4a:	4b89      	ldr	r3, [pc, #548]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010b52:	ee07 3a90 	vmov	s15, r3
20010b56:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
20010b5a:	ed97 6a02 	vldr	s12, [r7, #8]
20010b5e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 20010d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
20010b62:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
20010b6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010b6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010b72:	ee67 7a27 	vmul.f32	s15, s14, s15
20010b76:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010b7a:	e08f      	b.n	20010c9c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
20010b7c:	4b7c      	ldr	r3, [pc, #496]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010b7e:	689b      	ldr	r3, [r3, #8]
20010b80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20010b84:	2b00      	cmp	r3, #0
20010b86:	d005      	beq.n	20010b94 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
20010b88:	4b79      	ldr	r3, [pc, #484]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010b8a:	689b      	ldr	r3, [r3, #8]
20010b8c:	0f1b      	lsrs	r3, r3, #28
20010b8e:	f003 030f 	and.w	r3, r3, #15
20010b92:	e006      	b.n	20010ba2 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
20010b94:	4b76      	ldr	r3, [pc, #472]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010b96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010b9a:	041b      	lsls	r3, r3, #16
20010b9c:	0f1b      	lsrs	r3, r3, #28
20010b9e:	f003 030f 	and.w	r3, r3, #15
20010ba2:	4a76      	ldr	r2, [pc, #472]	@ (20010d7c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
20010ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20010ba8:	ee07 3a90 	vmov	s15, r3
20010bac:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010bb0:	693b      	ldr	r3, [r7, #16]
20010bb2:	ee07 3a90 	vmov	s15, r3
20010bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
20010bbe:	69bb      	ldr	r3, [r7, #24]
20010bc0:	ee07 3a90 	vmov	s15, r3
20010bc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010bc8:	ed97 6a02 	vldr	s12, [r7, #8]
20010bcc:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 20010d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
20010bd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
20010bd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010bd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010bdc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
20010be0:	ee67 7a27 	vmul.f32	s15, s14, s15
20010be4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010be8:	e058      	b.n	20010c9c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010bea:	693b      	ldr	r3, [r7, #16]
20010bec:	ee07 3a90 	vmov	s15, r3
20010bf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010bf4:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 20010d74 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
20010bf8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010bfc:	4b5c      	ldr	r3, [pc, #368]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010c04:	ee07 3a90 	vmov	s15, r3
20010c08:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
20010c0c:	ed97 6a02 	vldr	s12, [r7, #8]
20010c10:	eddf 5a59 	vldr	s11, [pc, #356]	@ 20010d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
20010c14:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010c18:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
20010c1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010c20:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010c24:	ee67 7a27 	vmul.f32	s15, s14, s15
20010c28:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010c2c:	e036      	b.n	20010c9c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
20010c2e:	4b50      	ldr	r3, [pc, #320]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010c30:	689b      	ldr	r3, [r3, #8]
20010c32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20010c36:	2b00      	cmp	r3, #0
20010c38:	d005      	beq.n	20010c46 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
20010c3a:	4b4d      	ldr	r3, [pc, #308]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010c3c:	689b      	ldr	r3, [r3, #8]
20010c3e:	0f1b      	lsrs	r3, r3, #28
20010c40:	f003 030f 	and.w	r3, r3, #15
20010c44:	e006      	b.n	20010c54 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
20010c46:	4b4a      	ldr	r3, [pc, #296]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010c48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010c4c:	041b      	lsls	r3, r3, #16
20010c4e:	0f1b      	lsrs	r3, r3, #28
20010c50:	f003 030f 	and.w	r3, r3, #15
20010c54:	4a49      	ldr	r2, [pc, #292]	@ (20010d7c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
20010c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20010c5a:	ee07 3a90 	vmov	s15, r3
20010c5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010c62:	693b      	ldr	r3, [r7, #16]
20010c64:	ee07 3a90 	vmov	s15, r3
20010c68:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010c6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
20010c70:	69bb      	ldr	r3, [r7, #24]
20010c72:	ee07 3a90 	vmov	s15, r3
20010c76:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010c7a:	ed97 6a02 	vldr	s12, [r7, #8]
20010c7e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 20010d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
20010c82:	eec6 7a25 	vdiv.f32	s15, s12, s11
20010c86:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010c8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010c8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
20010c92:	ee67 7a27 	vmul.f32	s15, s14, s15
20010c96:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010c9a:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
20010c9c:	4b34      	ldr	r3, [pc, #208]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010ca0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20010ca4:	2b00      	cmp	r3, #0
20010ca6:	d017      	beq.n	20010cd8 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010ca8:	4b31      	ldr	r3, [pc, #196]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010cac:	0a5b      	lsrs	r3, r3, #9
20010cae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010cb2:	ee07 3a90 	vmov	s15, r3
20010cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
20010cba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010cbe:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010cc2:	edd7 6a07 	vldr	s13, [r7, #28]
20010cc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010cca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010cce:	ee17 2a90 	vmov	r2, s15
20010cd2:	687b      	ldr	r3, [r7, #4]
20010cd4:	601a      	str	r2, [r3, #0]
20010cd6:	e002      	b.n	20010cde <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
20010cd8:	687b      	ldr	r3, [r7, #4]
20010cda:	2200      	movs	r2, #0
20010cdc:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
20010cde:	4b24      	ldr	r3, [pc, #144]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010ce2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20010ce6:	2b00      	cmp	r3, #0
20010ce8:	d017      	beq.n	20010d1a <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010cea:	4b21      	ldr	r3, [pc, #132]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010cec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010cee:	0c1b      	lsrs	r3, r3, #16
20010cf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010cf4:	ee07 3a90 	vmov	s15, r3
20010cf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
20010cfc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010d00:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010d04:	edd7 6a07 	vldr	s13, [r7, #28]
20010d08:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010d0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010d10:	ee17 2a90 	vmov	r2, s15
20010d14:	687b      	ldr	r3, [r7, #4]
20010d16:	605a      	str	r2, [r3, #4]
20010d18:	e002      	b.n	20010d20 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
20010d1a:	687b      	ldr	r3, [r7, #4]
20010d1c:	2200      	movs	r2, #0
20010d1e:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
20010d20:	4b13      	ldr	r3, [pc, #76]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010d24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20010d28:	2b00      	cmp	r3, #0
20010d2a:	d017      	beq.n	20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010d2c:	4b10      	ldr	r3, [pc, #64]	@ (20010d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010d30:	0e1b      	lsrs	r3, r3, #24
20010d32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010d36:	ee07 3a90 	vmov	s15, r3
20010d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
20010d3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010d42:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010d46:	edd7 6a07 	vldr	s13, [r7, #28]
20010d4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010d4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010d52:	ee17 2a90 	vmov	r2, s15
20010d56:	687b      	ldr	r3, [r7, #4]
20010d58:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
20010d5a:	e002      	b.n	20010d62 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
20010d5c:	687b      	ldr	r3, [r7, #4]
20010d5e:	2200      	movs	r2, #0
20010d60:	609a      	str	r2, [r3, #8]
}
20010d62:	bf00      	nop
20010d64:	3724      	adds	r7, #36	@ 0x24
20010d66:	46bd      	mov	sp, r7
20010d68:	f85d 7b04 	ldr.w	r7, [sp], #4
20010d6c:	4770      	bx	lr
20010d6e:	bf00      	nop
20010d70:	46020c00 	.word	0x46020c00
20010d74:	4b742400 	.word	0x4b742400
20010d78:	46000000 	.word	0x46000000
20010d7c:	200187e4 	.word	0x200187e4

20010d80 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
20010d80:	b480      	push	{r7}
20010d82:	b089      	sub	sp, #36	@ 0x24
20010d84:	af00      	add	r7, sp, #0
20010d86:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
20010d88:	4ba6      	ldr	r3, [pc, #664]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010d8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010d90:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
20010d92:	4ba4      	ldr	r3, [pc, #656]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010d96:	f003 0303 	and.w	r3, r3, #3
20010d9a:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
20010d9c:	4ba1      	ldr	r3, [pc, #644]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010da0:	0a1b      	lsrs	r3, r3, #8
20010da2:	f003 030f 	and.w	r3, r3, #15
20010da6:	3301      	adds	r3, #1
20010da8:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
20010daa:	4b9e      	ldr	r3, [pc, #632]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010dae:	091b      	lsrs	r3, r3, #4
20010db0:	f003 0301 	and.w	r3, r3, #1
20010db4:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
20010db6:	4b9b      	ldr	r3, [pc, #620]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010db8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20010dba:	08db      	lsrs	r3, r3, #3
20010dbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
20010dc0:	68fa      	ldr	r2, [r7, #12]
20010dc2:	fb02 f303 	mul.w	r3, r2, r3
20010dc6:	ee07 3a90 	vmov	s15, r3
20010dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010dce:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
20010dd2:	697b      	ldr	r3, [r7, #20]
20010dd4:	2b03      	cmp	r3, #3
20010dd6:	d062      	beq.n	20010e9e <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
20010dd8:	697b      	ldr	r3, [r7, #20]
20010dda:	2b03      	cmp	r3, #3
20010ddc:	f200 8081 	bhi.w	20010ee2 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
20010de0:	697b      	ldr	r3, [r7, #20]
20010de2:	2b01      	cmp	r3, #1
20010de4:	d024      	beq.n	20010e30 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
20010de6:	697b      	ldr	r3, [r7, #20]
20010de8:	2b02      	cmp	r3, #2
20010dea:	d17a      	bne.n	20010ee2 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010dec:	693b      	ldr	r3, [r7, #16]
20010dee:	ee07 3a90 	vmov	s15, r3
20010df2:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010df6:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 20011028 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
20010dfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010dfe:	4b89      	ldr	r3, [pc, #548]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010e02:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010e06:	ee07 3a90 	vmov	s15, r3
20010e0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
20010e0e:	ed97 6a02 	vldr	s12, [r7, #8]
20010e12:	eddf 5a86 	vldr	s11, [pc, #536]	@ 2001102c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
20010e16:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010e1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
20010e1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010e22:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010e26:	ee67 7a27 	vmul.f32	s15, s14, s15
20010e2a:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
20010e2e:	e08f      	b.n	20010f50 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
20010e30:	4b7c      	ldr	r3, [pc, #496]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010e32:	689b      	ldr	r3, [r3, #8]
20010e34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20010e38:	2b00      	cmp	r3, #0
20010e3a:	d005      	beq.n	20010e48 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
20010e3c:	4b79      	ldr	r3, [pc, #484]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010e3e:	689b      	ldr	r3, [r3, #8]
20010e40:	0f1b      	lsrs	r3, r3, #28
20010e42:	f003 030f 	and.w	r3, r3, #15
20010e46:	e006      	b.n	20010e56 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
20010e48:	4b76      	ldr	r3, [pc, #472]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010e4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010e4e:	041b      	lsls	r3, r3, #16
20010e50:	0f1b      	lsrs	r3, r3, #28
20010e52:	f003 030f 	and.w	r3, r3, #15
20010e56:	4a76      	ldr	r2, [pc, #472]	@ (20011030 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
20010e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20010e5c:	ee07 3a90 	vmov	s15, r3
20010e60:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010e64:	693b      	ldr	r3, [r7, #16]
20010e66:	ee07 3a90 	vmov	s15, r3
20010e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010e6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
20010e72:	69bb      	ldr	r3, [r7, #24]
20010e74:	ee07 3a90 	vmov	s15, r3
20010e78:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010e7c:	ed97 6a02 	vldr	s12, [r7, #8]
20010e80:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 2001102c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
20010e84:	eec6 7a25 	vdiv.f32	s15, s12, s11
20010e88:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010e8c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010e90:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
20010e94:	ee67 7a27 	vmul.f32	s15, s14, s15
20010e98:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010e9c:	e058      	b.n	20010f50 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010e9e:	693b      	ldr	r3, [r7, #16]
20010ea0:	ee07 3a90 	vmov	s15, r3
20010ea4:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010ea8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 20011028 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
20010eac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010eb0:	4b5c      	ldr	r3, [pc, #368]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010eb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010eb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010eb8:	ee07 3a90 	vmov	s15, r3
20010ebc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
20010ec0:	ed97 6a02 	vldr	s12, [r7, #8]
20010ec4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 2001102c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
20010ec8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010ecc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
20010ed0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010ed4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
20010edc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010ee0:	e036      	b.n	20010f50 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
20010ee2:	4b50      	ldr	r3, [pc, #320]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010ee4:	689b      	ldr	r3, [r3, #8]
20010ee6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20010eea:	2b00      	cmp	r3, #0
20010eec:	d005      	beq.n	20010efa <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
20010eee:	4b4d      	ldr	r3, [pc, #308]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010ef0:	689b      	ldr	r3, [r3, #8]
20010ef2:	0f1b      	lsrs	r3, r3, #28
20010ef4:	f003 030f 	and.w	r3, r3, #15
20010ef8:	e006      	b.n	20010f08 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
20010efa:	4b4a      	ldr	r3, [pc, #296]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010efc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010f00:	041b      	lsls	r3, r3, #16
20010f02:	0f1b      	lsrs	r3, r3, #28
20010f04:	f003 030f 	and.w	r3, r3, #15
20010f08:	4a49      	ldr	r2, [pc, #292]	@ (20011030 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
20010f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20010f0e:	ee07 3a90 	vmov	s15, r3
20010f12:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010f16:	693b      	ldr	r3, [r7, #16]
20010f18:	ee07 3a90 	vmov	s15, r3
20010f1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010f20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
20010f24:	69bb      	ldr	r3, [r7, #24]
20010f26:	ee07 3a90 	vmov	s15, r3
20010f2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010f2e:	ed97 6a02 	vldr	s12, [r7, #8]
20010f32:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 2001102c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
20010f36:	eec6 7a25 	vdiv.f32	s15, s12, s11
20010f3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010f3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010f42:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
20010f46:	ee67 7a27 	vmul.f32	s15, s14, s15
20010f4a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010f4e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
20010f50:	4b34      	ldr	r3, [pc, #208]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010f54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20010f58:	2b00      	cmp	r3, #0
20010f5a:	d017      	beq.n	20010f8c <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010f5c:	4b31      	ldr	r3, [pc, #196]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010f5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010f60:	0a5b      	lsrs	r3, r3, #9
20010f62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010f66:	ee07 3a90 	vmov	s15, r3
20010f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
20010f6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010f72:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010f76:	edd7 6a07 	vldr	s13, [r7, #28]
20010f7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010f7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010f82:	ee17 2a90 	vmov	r2, s15
20010f86:	687b      	ldr	r3, [r7, #4]
20010f88:	601a      	str	r2, [r3, #0]
20010f8a:	e002      	b.n	20010f92 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
20010f8c:	687b      	ldr	r3, [r7, #4]
20010f8e:	2200      	movs	r2, #0
20010f90:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
20010f92:	4b24      	ldr	r3, [pc, #144]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20010f9a:	2b00      	cmp	r3, #0
20010f9c:	d017      	beq.n	20010fce <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010f9e:	4b21      	ldr	r3, [pc, #132]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010fa2:	0c1b      	lsrs	r3, r3, #16
20010fa4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010fa8:	ee07 3a90 	vmov	s15, r3
20010fac:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
20010fb0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010fb4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010fb8:	edd7 6a07 	vldr	s13, [r7, #28]
20010fbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010fc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010fc4:	ee17 2a90 	vmov	r2, s15
20010fc8:	687b      	ldr	r3, [r7, #4]
20010fca:	605a      	str	r2, [r3, #4]
20010fcc:	e002      	b.n	20010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
20010fce:	687b      	ldr	r3, [r7, #4]
20010fd0:	2200      	movs	r2, #0
20010fd2:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
20010fd4:	4b13      	ldr	r3, [pc, #76]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010fd8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20010fdc:	2b00      	cmp	r3, #0
20010fde:	d017      	beq.n	20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010fe0:	4b10      	ldr	r3, [pc, #64]	@ (20011024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010fe4:	0e1b      	lsrs	r3, r3, #24
20010fe6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010fea:	ee07 3a90 	vmov	s15, r3
20010fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
20010ff2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010ff6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010ffa:	edd7 6a07 	vldr	s13, [r7, #28]
20010ffe:	eec6 7a87 	vdiv.f32	s15, s13, s14
20011002:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20011006:	ee17 2a90 	vmov	r2, s15
2001100a:	687b      	ldr	r3, [r7, #4]
2001100c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
2001100e:	e002      	b.n	20011016 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
20011010:	687b      	ldr	r3, [r7, #4]
20011012:	2200      	movs	r2, #0
20011014:	609a      	str	r2, [r3, #8]
}
20011016:	bf00      	nop
20011018:	3724      	adds	r7, #36	@ 0x24
2001101a:	46bd      	mov	sp, r7
2001101c:	f85d 7b04 	ldr.w	r7, [sp], #4
20011020:	4770      	bx	lr
20011022:	bf00      	nop
20011024:	46020c00 	.word	0x46020c00
20011028:	4b742400 	.word	0x4b742400
2001102c:	46000000 	.word	0x46000000
20011030:	200187e4 	.word	0x200187e4

20011034 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
20011034:	b580      	push	{r7, lr}
20011036:	b08e      	sub	sp, #56	@ 0x38
20011038:	af00      	add	r7, sp, #0
2001103a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
2001103e:	e9d7 2300 	ldrd	r2, r3, [r7]
20011042:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
20011046:	430b      	orrs	r3, r1
20011048:	d145      	bne.n	200110d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
2001104a:	4baa      	ldr	r3, [pc, #680]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
2001104c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011050:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20011054:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
20011056:	4ba7      	ldr	r3, [pc, #668]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011058:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001105c:	f003 0302 	and.w	r3, r3, #2
20011060:	2b02      	cmp	r3, #2
20011062:	d108      	bne.n	20011076 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
20011064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011066:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2001106a:	d104      	bne.n	20011076 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
2001106c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011070:	637b      	str	r3, [r7, #52]	@ 0x34
20011072:	f001 b987 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
20011076:	4b9f      	ldr	r3, [pc, #636]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011078:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001107c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20011080:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011084:	d114      	bne.n	200110b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
20011086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011088:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2001108c:	d110      	bne.n	200110b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
2001108e:	4b99      	ldr	r3, [pc, #612]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011090:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011094:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20011098:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2001109c:	d103      	bne.n	200110a6 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
2001109e:	23fa      	movs	r3, #250	@ 0xfa
200110a0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
200110a2:	f001 b96f 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
200110a6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
200110aa:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
200110ac:	f001 b96a 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
200110b0:	4b90      	ldr	r3, [pc, #576]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
200110b2:	681b      	ldr	r3, [r3, #0]
200110b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200110b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
200110bc:	d107      	bne.n	200110ce <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
200110be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200110c4:	d103      	bne.n	200110ce <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
200110c6:	4b8c      	ldr	r3, [pc, #560]	@ (200112f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
200110c8:	637b      	str	r3, [r7, #52]	@ 0x34
200110ca:	f001 b95b 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
200110ce:	2300      	movs	r3, #0
200110d0:	637b      	str	r3, [r7, #52]	@ 0x34
200110d2:	f001 b957 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
200110d6:	e9d7 2300 	ldrd	r2, r3, [r7]
200110da:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
200110de:	430b      	orrs	r3, r1
200110e0:	d151      	bne.n	20011186 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
200110e2:	4b84      	ldr	r3, [pc, #528]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
200110e4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200110e8:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
200110ec:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
200110ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110f0:	2b80      	cmp	r3, #128	@ 0x80
200110f2:	d035      	beq.n	20011160 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
200110f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110f6:	2b80      	cmp	r3, #128	@ 0x80
200110f8:	d841      	bhi.n	2001117e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
200110fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110fc:	2b60      	cmp	r3, #96	@ 0x60
200110fe:	d02a      	beq.n	20011156 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
20011100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011102:	2b60      	cmp	r3, #96	@ 0x60
20011104:	d83b      	bhi.n	2001117e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
20011106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011108:	2b40      	cmp	r3, #64	@ 0x40
2001110a:	d009      	beq.n	20011120 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
2001110c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001110e:	2b40      	cmp	r3, #64	@ 0x40
20011110:	d835      	bhi.n	2001117e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
20011112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011114:	2b00      	cmp	r3, #0
20011116:	d00c      	beq.n	20011132 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
20011118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001111a:	2b20      	cmp	r3, #32
2001111c:	d012      	beq.n	20011144 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
2001111e:	e02e      	b.n	2001117e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011120:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011124:	4618      	mov	r0, r3
20011126:	f7ff fb77 	bl	20010818 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
2001112a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001112c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001112e:	f001 b929 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20011132:	f107 0318 	add.w	r3, r7, #24
20011136:	4618      	mov	r0, r3
20011138:	f7ff fcc8 	bl	20010acc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
2001113c:	69bb      	ldr	r3, [r7, #24]
2001113e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011140:	f001 b920 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20011144:	f107 030c 	add.w	r3, r7, #12
20011148:	4618      	mov	r0, r3
2001114a:	f7ff fe19 	bl	20010d80 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
2001114e:	68fb      	ldr	r3, [r7, #12]
20011150:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011152:	f001 b917 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
20011156:	f64b 3380 	movw	r3, #48000	@ 0xbb80
2001115a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001115c:	f001 b912 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20011160:	4b64      	ldr	r3, [pc, #400]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011162:	681b      	ldr	r3, [r3, #0]
20011164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011168:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2001116c:	d103      	bne.n	20011176 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
2001116e:	4b63      	ldr	r3, [pc, #396]	@ (200112fc <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
20011170:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011172:	f001 b907 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011176:	2300      	movs	r3, #0
20011178:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001117a:	f001 b903 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :
      {
        frequency = 0U;
2001117e:	2300      	movs	r3, #0
20011180:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011182:	f001 b8ff 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
20011186:	e9d7 2300 	ldrd	r2, r3, [r7]
2001118a:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
2001118e:	430b      	orrs	r3, r1
20011190:	d158      	bne.n	20011244 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
20011192:	4b58      	ldr	r3, [pc, #352]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011194:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20011198:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2001119c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
2001119e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200111a4:	d03b      	beq.n	2001121e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
200111a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200111ac:	d846      	bhi.n	2001123c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
200111ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200111b4:	d02e      	beq.n	20011214 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
200111b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200111bc:	d83e      	bhi.n	2001123c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
200111be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200111c4:	d00b      	beq.n	200111de <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
200111c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200111cc:	d836      	bhi.n	2001123c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
200111ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111d0:	2b00      	cmp	r3, #0
200111d2:	d00d      	beq.n	200111f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
200111d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
200111da:	d012      	beq.n	20011202 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
200111dc:	e02e      	b.n	2001123c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
200111de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
200111e2:	4618      	mov	r0, r3
200111e4:	f7ff fb18 	bl	20010818 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
200111e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200111ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200111ec:	f001 b8ca 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
200111f0:	f107 0318 	add.w	r3, r7, #24
200111f4:	4618      	mov	r0, r3
200111f6:	f7ff fc69 	bl	20010acc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
200111fa:	69bb      	ldr	r3, [r7, #24]
200111fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200111fe:	f001 b8c1 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20011202:	f107 030c 	add.w	r3, r7, #12
20011206:	4618      	mov	r0, r3
20011208:	f7ff fdba 	bl	20010d80 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
2001120c:	68fb      	ldr	r3, [r7, #12]
2001120e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011210:	f001 b8b8 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
20011214:	f64b 3380 	movw	r3, #48000	@ 0xbb80
20011218:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001121a:	f001 b8b3 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
2001121e:	4b35      	ldr	r3, [pc, #212]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011220:	681b      	ldr	r3, [r3, #0]
20011222:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2001122a:	d103      	bne.n	20011234 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
2001122c:	4b33      	ldr	r3, [pc, #204]	@ (200112fc <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
2001122e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011230:	f001 b8a8 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011234:	2300      	movs	r3, #0
20011236:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011238:	f001 b8a4 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
2001123c:	2300      	movs	r3, #0
2001123e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011240:	f001 b8a0 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
20011244:	e9d7 2300 	ldrd	r2, r3, [r7]
20011248:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
2001124c:	430b      	orrs	r3, r1
2001124e:	d16e      	bne.n	2001132e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
20011250:	4b28      	ldr	r3, [pc, #160]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011252:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011256:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
2001125a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
2001125c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001125e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20011262:	d034      	beq.n	200112ce <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
20011264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011266:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
2001126a:	d85c      	bhi.n	20011326 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
2001126c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001126e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011272:	d00b      	beq.n	2001128c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
20011274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011276:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2001127a:	d854      	bhi.n	20011326 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
2001127c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001127e:	2b00      	cmp	r3, #0
20011280:	d016      	beq.n	200112b0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
20011282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011284:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20011288:	d009      	beq.n	2001129e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
2001128a:	e04c      	b.n	20011326 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2001128c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011290:	4618      	mov	r0, r3
20011292:	f7ff fac1 	bl	20010818 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
20011296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20011298:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001129a:	f001 b873 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2001129e:	f107 0318 	add.w	r3, r7, #24
200112a2:	4618      	mov	r0, r3
200112a4:	f7ff fc12 	bl	20010acc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
200112a8:	69fb      	ldr	r3, [r7, #28]
200112aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200112ac:	f001 b86a 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
200112b0:	4b10      	ldr	r3, [pc, #64]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
200112b2:	681b      	ldr	r3, [r3, #0]
200112b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
200112b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200112bc:	d103      	bne.n	200112c6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        {
          frequency = HSI48_VALUE;
200112be:	4b10      	ldr	r3, [pc, #64]	@ (20011300 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
200112c0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
200112c2:	f001 b85f 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
200112c6:	2300      	movs	r3, #0
200112c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200112ca:	f001 b85b 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
200112ce:	4b09      	ldr	r3, [pc, #36]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
200112d0:	681b      	ldr	r3, [r3, #0]
200112d2:	f003 0320 	and.w	r3, r3, #32
200112d6:	2b20      	cmp	r3, #32
200112d8:	d121      	bne.n	2001131e <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200112da:	4b06      	ldr	r3, [pc, #24]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
200112dc:	689b      	ldr	r3, [r3, #8]
200112de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200112e2:	2b00      	cmp	r3, #0
200112e4:	d00e      	beq.n	20011304 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
200112e6:	4b03      	ldr	r3, [pc, #12]	@ (200112f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
200112e8:	689b      	ldr	r3, [r3, #8]
200112ea:	0e1b      	lsrs	r3, r3, #24
200112ec:	f003 030f 	and.w	r3, r3, #15
200112f0:	e00f      	b.n	20011312 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
200112f2:	bf00      	nop
200112f4:	46020c00 	.word	0x46020c00
200112f8:	0007a120 	.word	0x0007a120
200112fc:	00f42400 	.word	0x00f42400
20011300:	02dc6c00 	.word	0x02dc6c00
20011304:	4ba7      	ldr	r3, [pc, #668]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011306:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2001130a:	041b      	lsls	r3, r3, #16
2001130c:	0e1b      	lsrs	r3, r3, #24
2001130e:	f003 030f 	and.w	r3, r3, #15
20011312:	4aa5      	ldr	r2, [pc, #660]	@ (200115a8 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
20011314:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011318:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
2001131a:	f001 b833 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
2001131e:	2300      	movs	r3, #0
20011320:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011322:	f001 b82f 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
20011326:	2300      	movs	r3, #0
20011328:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001132a:	f001 b82b 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
2001132e:	e9d7 2300 	ldrd	r2, r3, [r7]
20011332:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
20011336:	430b      	orrs	r3, r1
20011338:	d17f      	bne.n	2001143a <HAL_RCCEx_GetPeriphCLKFreq+0x406>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
2001133a:	4b9a      	ldr	r3, [pc, #616]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001133c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20011340:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20011344:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
20011346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011348:	2b00      	cmp	r3, #0
2001134a:	d165      	bne.n	20011418 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
2001134c:	4b95      	ldr	r3, [pc, #596]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001134e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011352:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
20011356:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
20011358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001135a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
2001135e:	d034      	beq.n	200113ca <HAL_RCCEx_GetPeriphCLKFreq+0x396>
20011360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011362:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20011366:	d853      	bhi.n	20011410 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
20011368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001136a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2001136e:	d00b      	beq.n	20011388 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
20011370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011372:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011376:	d84b      	bhi.n	20011410 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
20011378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001137a:	2b00      	cmp	r3, #0
2001137c:	d016      	beq.n	200113ac <HAL_RCCEx_GetPeriphCLKFreq+0x378>
2001137e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011380:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20011384:	d009      	beq.n	2001139a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
20011386:	e043      	b.n	20011410 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011388:	f107 0324 	add.w	r3, r7, #36	@ 0x24
2001138c:	4618      	mov	r0, r3
2001138e:	f7ff fa43 	bl	20010818 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
20011392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20011394:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
20011396:	f000 bff5 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2001139a:	f107 0318 	add.w	r3, r7, #24
2001139e:	4618      	mov	r0, r3
200113a0:	f7ff fb94 	bl	20010acc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
200113a4:	69fb      	ldr	r3, [r7, #28]
200113a6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
200113a8:	f000 bfec 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
200113ac:	4b7d      	ldr	r3, [pc, #500]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200113ae:	681b      	ldr	r3, [r3, #0]
200113b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
200113b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200113b8:	d103      	bne.n	200113c2 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            frequency = HSI48_VALUE;
200113ba:	4b7c      	ldr	r3, [pc, #496]	@ (200115ac <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
200113bc:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
200113be:	f000 bfe1 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
200113c2:	2300      	movs	r3, #0
200113c4:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
200113c6:	f000 bfdd 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
200113ca:	4b76      	ldr	r3, [pc, #472]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200113cc:	681b      	ldr	r3, [r3, #0]
200113ce:	f003 0320 	and.w	r3, r3, #32
200113d2:	2b20      	cmp	r3, #32
200113d4:	d118      	bne.n	20011408 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200113d6:	4b73      	ldr	r3, [pc, #460]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200113d8:	689b      	ldr	r3, [r3, #8]
200113da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200113de:	2b00      	cmp	r3, #0
200113e0:	d005      	beq.n	200113ee <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
200113e2:	4b70      	ldr	r3, [pc, #448]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200113e4:	689b      	ldr	r3, [r3, #8]
200113e6:	0e1b      	lsrs	r3, r3, #24
200113e8:	f003 030f 	and.w	r3, r3, #15
200113ec:	e006      	b.n	200113fc <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
200113ee:	4b6d      	ldr	r3, [pc, #436]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200113f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200113f4:	041b      	lsls	r3, r3, #16
200113f6:	0e1b      	lsrs	r3, r3, #24
200113f8:	f003 030f 	and.w	r3, r3, #15
200113fc:	4a6a      	ldr	r2, [pc, #424]	@ (200115a8 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
200113fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011402:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
20011404:	f000 bfbe 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
20011408:	2300      	movs	r3, #0
2001140a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
2001140c:	f000 bfba 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        default :
        {
          frequency = 0U;
20011410:	2300      	movs	r3, #0
20011412:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
20011414:	f000 bfb6 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
20011418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001141a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2001141e:	d108      	bne.n	20011432 <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011420:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011424:	4618      	mov	r0, r3
20011426:	f7ff f9f7 	bl	20010818 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
2001142a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001142c:	637b      	str	r3, [r7, #52]	@ 0x34
2001142e:	f000 bfa9 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else
    {
      frequency = 0U;
20011432:	2300      	movs	r3, #0
20011434:	637b      	str	r3, [r7, #52]	@ 0x34
20011436:	f000 bfa5 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
2001143a:	e9d7 2300 	ldrd	r2, r3, [r7]
2001143e:	1e51      	subs	r1, r2, #1
20011440:	430b      	orrs	r3, r1
20011442:	d136      	bne.n	200114b2 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
20011444:	4b57      	ldr	r3, [pc, #348]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011446:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001144a:	f003 0303 	and.w	r3, r3, #3
2001144e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
20011450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011452:	2b00      	cmp	r3, #0
20011454:	d104      	bne.n	20011460 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
20011456:	f7fe f8ad 	bl	2000f5b4 <HAL_RCC_GetPCLK2Freq>
2001145a:	6378      	str	r0, [r7, #52]	@ 0x34
2001145c:	f000 bf92 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
20011460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011462:	2b01      	cmp	r3, #1
20011464:	d104      	bne.n	20011470 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011466:	f7fd ff75 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
2001146a:	6378      	str	r0, [r7, #52]	@ 0x34
2001146c:	f000 bf8a 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
20011470:	4b4c      	ldr	r3, [pc, #304]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011472:	681b      	ldr	r3, [r3, #0]
20011474:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2001147c:	d106      	bne.n	2001148c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
2001147e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011480:	2b02      	cmp	r3, #2
20011482:	d103      	bne.n	2001148c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      frequency = HSI_VALUE;
20011484:	4b4a      	ldr	r3, [pc, #296]	@ (200115b0 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
20011486:	637b      	str	r3, [r7, #52]	@ 0x34
20011488:	f000 bf7c 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
2001148c:	4b45      	ldr	r3, [pc, #276]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001148e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011492:	f003 0302 	and.w	r3, r3, #2
20011496:	2b02      	cmp	r3, #2
20011498:	d107      	bne.n	200114aa <HAL_RCCEx_GetPeriphCLKFreq+0x476>
2001149a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001149c:	2b03      	cmp	r3, #3
2001149e:	d104      	bne.n	200114aa <HAL_RCCEx_GetPeriphCLKFreq+0x476>
    {
      frequency = LSE_VALUE;
200114a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200114a4:	637b      	str	r3, [r7, #52]	@ 0x34
200114a6:	f000 bf6d 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
200114aa:	2300      	movs	r3, #0
200114ac:	637b      	str	r3, [r7, #52]	@ 0x34
200114ae:	f000 bf69 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
200114b2:	e9d7 2300 	ldrd	r2, r3, [r7]
200114b6:	1e91      	subs	r1, r2, #2
200114b8:	430b      	orrs	r3, r1
200114ba:	d136      	bne.n	2001152a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
200114bc:	4b39      	ldr	r3, [pc, #228]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200114be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200114c2:	f003 030c 	and.w	r3, r3, #12
200114c6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
200114c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200114ca:	2b00      	cmp	r3, #0
200114cc:	d104      	bne.n	200114d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
200114ce:	f7fe f85d 	bl	2000f58c <HAL_RCC_GetPCLK1Freq>
200114d2:	6378      	str	r0, [r7, #52]	@ 0x34
200114d4:	f000 bf56 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
200114d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200114da:	2b04      	cmp	r3, #4
200114dc:	d104      	bne.n	200114e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
200114de:	f7fd ff39 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
200114e2:	6378      	str	r0, [r7, #52]	@ 0x34
200114e4:	f000 bf4e 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
200114e8:	4b2e      	ldr	r3, [pc, #184]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200114ea:	681b      	ldr	r3, [r3, #0]
200114ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
200114f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200114f4:	d106      	bne.n	20011504 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
200114f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200114f8:	2b08      	cmp	r3, #8
200114fa:	d103      	bne.n	20011504 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HSI_VALUE;
200114fc:	4b2c      	ldr	r3, [pc, #176]	@ (200115b0 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
200114fe:	637b      	str	r3, [r7, #52]	@ 0x34
20011500:	f000 bf40 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
20011504:	4b27      	ldr	r3, [pc, #156]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011506:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001150a:	f003 0302 	and.w	r3, r3, #2
2001150e:	2b02      	cmp	r3, #2
20011510:	d107      	bne.n	20011522 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
20011512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011514:	2b0c      	cmp	r3, #12
20011516:	d104      	bne.n	20011522 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
    {
      frequency = LSE_VALUE;
20011518:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2001151c:	637b      	str	r3, [r7, #52]	@ 0x34
2001151e:	f000 bf31 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
20011522:	2300      	movs	r3, #0
20011524:	637b      	str	r3, [r7, #52]	@ 0x34
20011526:	f000 bf2d 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
2001152a:	e9d7 2300 	ldrd	r2, r3, [r7]
2001152e:	1f11      	subs	r1, r2, #4
20011530:	430b      	orrs	r3, r1
20011532:	d13f      	bne.n	200115b4 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
20011534:	4b1b      	ldr	r3, [pc, #108]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011536:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001153a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
2001153e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
20011540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011542:	2b00      	cmp	r3, #0
20011544:	d104      	bne.n	20011550 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011546:	f7fe f821 	bl	2000f58c <HAL_RCC_GetPCLK1Freq>
2001154a:	6378      	str	r0, [r7, #52]	@ 0x34
2001154c:	f000 bf1a 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
20011550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011552:	2b10      	cmp	r3, #16
20011554:	d104      	bne.n	20011560 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011556:	f7fd fefd 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
2001155a:	6378      	str	r0, [r7, #52]	@ 0x34
2001155c:	f000 bf12 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
20011560:	4b10      	ldr	r3, [pc, #64]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011562:	681b      	ldr	r3, [r3, #0]
20011564:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011568:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2001156c:	d106      	bne.n	2001157c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
2001156e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011570:	2b20      	cmp	r3, #32
20011572:	d103      	bne.n	2001157c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = HSI_VALUE;
20011574:	4b0e      	ldr	r3, [pc, #56]	@ (200115b0 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
20011576:	637b      	str	r3, [r7, #52]	@ 0x34
20011578:	f000 bf04 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
2001157c:	4b09      	ldr	r3, [pc, #36]	@ (200115a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001157e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011582:	f003 0302 	and.w	r3, r3, #2
20011586:	2b02      	cmp	r3, #2
20011588:	d107      	bne.n	2001159a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
2001158a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001158c:	2b30      	cmp	r3, #48	@ 0x30
2001158e:	d104      	bne.n	2001159a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
    {
      frequency = LSE_VALUE;
20011590:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011594:	637b      	str	r3, [r7, #52]	@ 0x34
20011596:	f000 bef5 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
2001159a:	2300      	movs	r3, #0
2001159c:	637b      	str	r3, [r7, #52]	@ 0x34
2001159e:	f000 bef1 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
200115a2:	bf00      	nop
200115a4:	46020c00 	.word	0x46020c00
200115a8:	200187e4 	.word	0x200187e4
200115ac:	02dc6c00 	.word	0x02dc6c00
200115b0:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
200115b4:	e9d7 2300 	ldrd	r2, r3, [r7]
200115b8:	f1a2 0108 	sub.w	r1, r2, #8
200115bc:	430b      	orrs	r3, r1
200115be:	d136      	bne.n	2001162e <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
200115c0:	4ba4      	ldr	r3, [pc, #656]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200115c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200115c6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
200115ca:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
200115cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200115ce:	2b00      	cmp	r3, #0
200115d0:	d104      	bne.n	200115dc <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
200115d2:	f7fd ffdb 	bl	2000f58c <HAL_RCC_GetPCLK1Freq>
200115d6:	6378      	str	r0, [r7, #52]	@ 0x34
200115d8:	f000 bed4 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
200115dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200115de:	2b40      	cmp	r3, #64	@ 0x40
200115e0:	d104      	bne.n	200115ec <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
200115e2:	f7fd feb7 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
200115e6:	6378      	str	r0, [r7, #52]	@ 0x34
200115e8:	f000 becc 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
200115ec:	4b99      	ldr	r3, [pc, #612]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200115ee:	681b      	ldr	r3, [r3, #0]
200115f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
200115f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200115f8:	d106      	bne.n	20011608 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
200115fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200115fc:	2b80      	cmp	r3, #128	@ 0x80
200115fe:	d103      	bne.n	20011608 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
    {
      frequency = HSI_VALUE;
20011600:	4b95      	ldr	r3, [pc, #596]	@ (20011858 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
20011602:	637b      	str	r3, [r7, #52]	@ 0x34
20011604:	f000 bebe 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
20011608:	4b92      	ldr	r3, [pc, #584]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001160a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001160e:	f003 0302 	and.w	r3, r3, #2
20011612:	2b02      	cmp	r3, #2
20011614:	d107      	bne.n	20011626 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
20011616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011618:	2bc0      	cmp	r3, #192	@ 0xc0
2001161a:	d104      	bne.n	20011626 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
    {
      frequency = LSE_VALUE;
2001161c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011620:	637b      	str	r3, [r7, #52]	@ 0x34
20011622:	f000 beaf 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
20011626:	2300      	movs	r3, #0
20011628:	637b      	str	r3, [r7, #52]	@ 0x34
2001162a:	f000 beab 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
2001162e:	e9d7 2300 	ldrd	r2, r3, [r7]
20011632:	f1a2 0110 	sub.w	r1, r2, #16
20011636:	430b      	orrs	r3, r1
20011638:	d139      	bne.n	200116ae <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
2001163a:	4b86      	ldr	r3, [pc, #536]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001163c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011640:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20011644:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
20011646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011648:	2b00      	cmp	r3, #0
2001164a:	d104      	bne.n	20011656 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
2001164c:	f7fd ff9e 	bl	2000f58c <HAL_RCC_GetPCLK1Freq>
20011650:	6378      	str	r0, [r7, #52]	@ 0x34
20011652:	f000 be97 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
20011656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011658:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2001165c:	d104      	bne.n	20011668 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
    {
      frequency = HAL_RCC_GetSysClockFreq();
2001165e:	f7fd fe79 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
20011662:	6378      	str	r0, [r7, #52]	@ 0x34
20011664:	f000 be8e 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
20011668:	4b7a      	ldr	r3, [pc, #488]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001166a:	681b      	ldr	r3, [r3, #0]
2001166c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011670:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011674:	d107      	bne.n	20011686 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
20011676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011678:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2001167c:	d103      	bne.n	20011686 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HSI_VALUE;
2001167e:	4b76      	ldr	r3, [pc, #472]	@ (20011858 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
20011680:	637b      	str	r3, [r7, #52]	@ 0x34
20011682:	f000 be7f 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
20011686:	4b73      	ldr	r3, [pc, #460]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011688:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001168c:	f003 0302 	and.w	r3, r3, #2
20011690:	2b02      	cmp	r3, #2
20011692:	d108      	bne.n	200116a6 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
20011694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011696:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
2001169a:	d104      	bne.n	200116a6 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
    {
      frequency = LSE_VALUE;
2001169c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200116a0:	637b      	str	r3, [r7, #52]	@ 0x34
200116a2:	f000 be6f 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
200116a6:	2300      	movs	r3, #0
200116a8:	637b      	str	r3, [r7, #52]	@ 0x34
200116aa:	f000 be6b 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
200116ae:	e9d7 2300 	ldrd	r2, r3, [r7]
200116b2:	f1a2 0120 	sub.w	r1, r2, #32
200116b6:	430b      	orrs	r3, r1
200116b8:	d158      	bne.n	2001176c <HAL_RCCEx_GetPeriphCLKFreq+0x738>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
200116ba:	4b66      	ldr	r3, [pc, #408]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200116bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200116c0:	f003 0307 	and.w	r3, r3, #7
200116c4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
200116c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200116c8:	2b00      	cmp	r3, #0
200116ca:	d104      	bne.n	200116d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
200116cc:	f7fd ff86 	bl	2000f5dc <HAL_RCC_GetPCLK3Freq>
200116d0:	6378      	str	r0, [r7, #52]	@ 0x34
200116d2:	f000 be57 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
200116d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200116d8:	2b01      	cmp	r3, #1
200116da:	d104      	bne.n	200116e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
200116dc:	f7fd fe3a 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
200116e0:	6378      	str	r0, [r7, #52]	@ 0x34
200116e2:	f000 be4f 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
200116e6:	4b5b      	ldr	r3, [pc, #364]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200116e8:	681b      	ldr	r3, [r3, #0]
200116ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
200116ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200116f2:	d106      	bne.n	20011702 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
200116f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200116f6:	2b02      	cmp	r3, #2
200116f8:	d103      	bne.n	20011702 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
    {
      frequency = HSI_VALUE;
200116fa:	4b57      	ldr	r3, [pc, #348]	@ (20011858 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
200116fc:	637b      	str	r3, [r7, #52]	@ 0x34
200116fe:	f000 be41 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
20011702:	4b54      	ldr	r3, [pc, #336]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011704:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011708:	f003 0302 	and.w	r3, r3, #2
2001170c:	2b02      	cmp	r3, #2
2001170e:	d107      	bne.n	20011720 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
20011710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011712:	2b03      	cmp	r3, #3
20011714:	d104      	bne.n	20011720 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
    {
      frequency = LSE_VALUE;
20011716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2001171a:	637b      	str	r3, [r7, #52]	@ 0x34
2001171c:	f000 be32 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
20011720:	4b4c      	ldr	r3, [pc, #304]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011722:	681b      	ldr	r3, [r3, #0]
20011724:	f003 0320 	and.w	r3, r3, #32
20011728:	2b20      	cmp	r3, #32
2001172a:	d11b      	bne.n	20011764 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
2001172c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001172e:	2b04      	cmp	r3, #4
20011730:	d118      	bne.n	20011764 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011732:	4b48      	ldr	r3, [pc, #288]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011734:	689b      	ldr	r3, [r3, #8]
20011736:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001173a:	2b00      	cmp	r3, #0
2001173c:	d005      	beq.n	2001174a <HAL_RCCEx_GetPeriphCLKFreq+0x716>
2001173e:	4b45      	ldr	r3, [pc, #276]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011740:	689b      	ldr	r3, [r3, #8]
20011742:	0e1b      	lsrs	r3, r3, #24
20011744:	f003 030f 	and.w	r3, r3, #15
20011748:	e006      	b.n	20011758 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
2001174a:	4b42      	ldr	r3, [pc, #264]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001174c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011750:	041b      	lsls	r3, r3, #16
20011752:	0e1b      	lsrs	r3, r3, #24
20011754:	f003 030f 	and.w	r3, r3, #15
20011758:	4a40      	ldr	r2, [pc, #256]	@ (2001185c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
2001175a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2001175e:	637b      	str	r3, [r7, #52]	@ 0x34
20011760:	f000 be10 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
20011764:	2300      	movs	r3, #0
20011766:	637b      	str	r3, [r7, #52]	@ 0x34
20011768:	f000 be0c 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
2001176c:	e9d7 2300 	ldrd	r2, r3, [r7]
20011770:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
20011774:	430b      	orrs	r3, r1
20011776:	d173      	bne.n	20011860 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
20011778:	4b36      	ldr	r3, [pc, #216]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001177a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2001177e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
20011782:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
20011784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011786:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2001178a:	d104      	bne.n	20011796 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
    {
      frequency = HAL_RCC_GetSysClockFreq();
2001178c:	f7fd fde2 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
20011790:	6378      	str	r0, [r7, #52]	@ 0x34
20011792:	f000 bdf7 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
20011796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011798:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2001179c:	d108      	bne.n	200117b0 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2001179e:	f107 0318 	add.w	r3, r7, #24
200117a2:	4618      	mov	r0, r3
200117a4:	f7ff f992 	bl	20010acc <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
200117a8:	6a3b      	ldr	r3, [r7, #32]
200117aa:	637b      	str	r3, [r7, #52]	@ 0x34
200117ac:	f000 bdea 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
200117b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200117b2:	2b00      	cmp	r3, #0
200117b4:	d104      	bne.n	200117c0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetHCLKFreq();
200117b6:	f7fd fecf 	bl	2000f558 <HAL_RCC_GetHCLKFreq>
200117ba:	6378      	str	r0, [r7, #52]	@ 0x34
200117bc:	f000 bde2 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
200117c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200117c2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
200117c6:	d122      	bne.n	2001180e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
200117c8:	4b22      	ldr	r3, [pc, #136]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200117ca:	681b      	ldr	r3, [r3, #0]
200117cc:	f003 0320 	and.w	r3, r3, #32
200117d0:	2b20      	cmp	r3, #32
200117d2:	d118      	bne.n	20011806 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200117d4:	4b1f      	ldr	r3, [pc, #124]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200117d6:	689b      	ldr	r3, [r3, #8]
200117d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200117dc:	2b00      	cmp	r3, #0
200117de:	d005      	beq.n	200117ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
200117e0:	4b1c      	ldr	r3, [pc, #112]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200117e2:	689b      	ldr	r3, [r3, #8]
200117e4:	0e1b      	lsrs	r3, r3, #24
200117e6:	f003 030f 	and.w	r3, r3, #15
200117ea:	e006      	b.n	200117fa <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
200117ec:	4b19      	ldr	r3, [pc, #100]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200117ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200117f2:	041b      	lsls	r3, r3, #16
200117f4:	0e1b      	lsrs	r3, r3, #24
200117f6:	f003 030f 	and.w	r3, r3, #15
200117fa:	4a18      	ldr	r2, [pc, #96]	@ (2001185c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
200117fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011800:	637b      	str	r3, [r7, #52]	@ 0x34
20011802:	f000 bdbf 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
20011806:	2300      	movs	r3, #0
20011808:	637b      	str	r3, [r7, #52]	@ 0x34
2001180a:	f000 bdbb 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
2001180e:	4b11      	ldr	r3, [pc, #68]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011810:	681b      	ldr	r3, [r3, #0]
20011812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20011816:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2001181a:	d107      	bne.n	2001182c <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
2001181c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001181e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
20011822:	d103      	bne.n	2001182c <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
    {
      frequency = HSE_VALUE;
20011824:	4b0c      	ldr	r3, [pc, #48]	@ (20011858 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
20011826:	637b      	str	r3, [r7, #52]	@ 0x34
20011828:	f000 bdac 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
2001182c:	4b09      	ldr	r3, [pc, #36]	@ (20011854 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001182e:	681b      	ldr	r3, [r3, #0]
20011830:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011834:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011838:	d107      	bne.n	2001184a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
2001183a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001183c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
20011840:	d103      	bne.n	2001184a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
    {
      frequency = HSI_VALUE;
20011842:	4b05      	ldr	r3, [pc, #20]	@ (20011858 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
20011844:	637b      	str	r3, [r7, #52]	@ 0x34
20011846:	f000 bd9d 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
2001184a:	2300      	movs	r3, #0
2001184c:	637b      	str	r3, [r7, #52]	@ 0x34
2001184e:	f000 bd99 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
20011852:	bf00      	nop
20011854:	46020c00 	.word	0x46020c00
20011858:	00f42400 	.word	0x00f42400
2001185c:	200187e4 	.word	0x200187e4
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
20011860:	e9d7 2300 	ldrd	r2, r3, [r7]
20011864:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
20011868:	430b      	orrs	r3, r1
2001186a:	d158      	bne.n	2001191e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
2001186c:	4bad      	ldr	r3, [pc, #692]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
2001186e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20011872:	f003 0307 	and.w	r3, r3, #7
20011876:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
20011878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001187a:	2b04      	cmp	r3, #4
2001187c:	d84b      	bhi.n	20011916 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
2001187e:	a201      	add	r2, pc, #4	@ (adr r2, 20011884 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
20011880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20011884:	200118bd 	.word	0x200118bd
20011888:	20011899 	.word	0x20011899
2001188c:	200118ab 	.word	0x200118ab
20011890:	200118c7 	.word	0x200118c7
20011894:	200118d1 	.word	0x200118d1
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011898:	f107 0324 	add.w	r3, r7, #36	@ 0x24
2001189c:	4618      	mov	r0, r3
2001189e:	f7fe ffbb 	bl	20010818 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
200118a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200118a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200118a6:	f000 bd6d 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200118aa:	f107 030c 	add.w	r3, r7, #12
200118ae:	4618      	mov	r0, r3
200118b0:	f7ff fa66 	bl	20010d80 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
200118b4:	693b      	ldr	r3, [r7, #16]
200118b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200118b8:	f000 bd64 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
200118bc:	f7fd fe4c 	bl	2000f558 <HAL_RCC_GetHCLKFreq>
200118c0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
200118c2:	f000 bd5f 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
200118c6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
200118ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200118cc:	f000 bd5a 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
200118d0:	4b94      	ldr	r3, [pc, #592]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200118d2:	681b      	ldr	r3, [r3, #0]
200118d4:	f003 0320 	and.w	r3, r3, #32
200118d8:	2b20      	cmp	r3, #32
200118da:	d118      	bne.n	2001190e <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200118dc:	4b91      	ldr	r3, [pc, #580]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200118de:	689b      	ldr	r3, [r3, #8]
200118e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200118e4:	2b00      	cmp	r3, #0
200118e6:	d005      	beq.n	200118f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
200118e8:	4b8e      	ldr	r3, [pc, #568]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200118ea:	689b      	ldr	r3, [r3, #8]
200118ec:	0e1b      	lsrs	r3, r3, #24
200118ee:	f003 030f 	and.w	r3, r3, #15
200118f2:	e006      	b.n	20011902 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
200118f4:	4b8b      	ldr	r3, [pc, #556]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200118f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200118fa:	041b      	lsls	r3, r3, #16
200118fc:	0e1b      	lsrs	r3, r3, #24
200118fe:	f003 030f 	and.w	r3, r3, #15
20011902:	4a89      	ldr	r2, [pc, #548]	@ (20011b28 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
20011904:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011908:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
2001190a:	f000 bd3b 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
2001190e:	2300      	movs	r3, #0
20011910:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011912:	f000 bd37 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
20011916:	2300      	movs	r3, #0
20011918:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001191a:	f000 bd33 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
2001191e:	e9d7 2300 	ldrd	r2, r3, [r7]
20011922:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
20011926:	430b      	orrs	r3, r1
20011928:	d167      	bne.n	200119fa <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
2001192a:	4b7e      	ldr	r3, [pc, #504]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
2001192c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20011930:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
20011934:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
20011936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011938:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2001193c:	d036      	beq.n	200119ac <HAL_RCCEx_GetPeriphCLKFreq+0x978>
2001193e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011940:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20011944:	d855      	bhi.n	200119f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
20011946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011948:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2001194c:	d029      	beq.n	200119a2 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
2001194e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011950:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20011954:	d84d      	bhi.n	200119f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
20011956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011958:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2001195c:	d013      	beq.n	20011986 <HAL_RCCEx_GetPeriphCLKFreq+0x952>
2001195e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011960:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20011964:	d845      	bhi.n	200119f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
20011966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011968:	2b00      	cmp	r3, #0
2001196a:	d015      	beq.n	20011998 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
2001196c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001196e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20011972:	d13e      	bne.n	200119f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011974:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011978:	4618      	mov	r0, r3
2001197a:	f7fe ff4d 	bl	20010818 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
2001197e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20011980:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011982:	f000 bcff 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20011986:	f107 030c 	add.w	r3, r7, #12
2001198a:	4618      	mov	r0, r3
2001198c:	f7ff f9f8 	bl	20010d80 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
20011990:	693b      	ldr	r3, [r7, #16]
20011992:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011994:	f000 bcf6 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
20011998:	f7fd fdde 	bl	2000f558 <HAL_RCC_GetHCLKFreq>
2001199c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
2001199e:	f000 bcf1 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
200119a2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
200119a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200119a8:	f000 bcec 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
200119ac:	4b5d      	ldr	r3, [pc, #372]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200119ae:	681b      	ldr	r3, [r3, #0]
200119b0:	f003 0320 	and.w	r3, r3, #32
200119b4:	2b20      	cmp	r3, #32
200119b6:	d118      	bne.n	200119ea <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200119b8:	4b5a      	ldr	r3, [pc, #360]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200119ba:	689b      	ldr	r3, [r3, #8]
200119bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200119c0:	2b00      	cmp	r3, #0
200119c2:	d005      	beq.n	200119d0 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
200119c4:	4b57      	ldr	r3, [pc, #348]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200119c6:	689b      	ldr	r3, [r3, #8]
200119c8:	0e1b      	lsrs	r3, r3, #24
200119ca:	f003 030f 	and.w	r3, r3, #15
200119ce:	e006      	b.n	200119de <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
200119d0:	4b54      	ldr	r3, [pc, #336]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200119d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200119d6:	041b      	lsls	r3, r3, #16
200119d8:	0e1b      	lsrs	r3, r3, #24
200119da:	f003 030f 	and.w	r3, r3, #15
200119de:	4a52      	ldr	r2, [pc, #328]	@ (20011b28 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
200119e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200119e4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
200119e6:	f000 bccd 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
200119ea:	2300      	movs	r3, #0
200119ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200119ee:	f000 bcc9 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
200119f2:	2300      	movs	r3, #0
200119f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200119f6:	f000 bcc5 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
200119fa:	e9d7 2300 	ldrd	r2, r3, [r7]
200119fe:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
20011a02:	430b      	orrs	r3, r1
20011a04:	d14c      	bne.n	20011aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
20011a06:	4b47      	ldr	r3, [pc, #284]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011a0c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
20011a10:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
20011a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011a14:	2b00      	cmp	r3, #0
20011a16:	d104      	bne.n	20011a22 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011a18:	f7fd fdb8 	bl	2000f58c <HAL_RCC_GetPCLK1Freq>
20011a1c:	6378      	str	r0, [r7, #52]	@ 0x34
20011a1e:	f000 bcb1 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
20011a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011a24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011a28:	d104      	bne.n	20011a34 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011a2a:	f7fd fc93 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
20011a2e:	6378      	str	r0, [r7, #52]	@ 0x34
20011a30:	f000 bca8 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
20011a34:	4b3b      	ldr	r3, [pc, #236]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011a36:	681b      	ldr	r3, [r3, #0]
20011a38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011a3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011a40:	d107      	bne.n	20011a52 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
20011a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011a44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20011a48:	d103      	bne.n	20011a52 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
    {
      frequency = HSI_VALUE;
20011a4a:	4b38      	ldr	r3, [pc, #224]	@ (20011b2c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
20011a4c:	637b      	str	r3, [r7, #52]	@ 0x34
20011a4e:	f000 bc99 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
20011a52:	4b34      	ldr	r3, [pc, #208]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011a54:	681b      	ldr	r3, [r3, #0]
20011a56:	f003 0320 	and.w	r3, r3, #32
20011a5a:	2b20      	cmp	r3, #32
20011a5c:	d11c      	bne.n	20011a98 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
20011a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011a60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
20011a64:	d118      	bne.n	20011a98 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011a66:	4b2f      	ldr	r3, [pc, #188]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011a68:	689b      	ldr	r3, [r3, #8]
20011a6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011a6e:	2b00      	cmp	r3, #0
20011a70:	d005      	beq.n	20011a7e <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
20011a72:	4b2c      	ldr	r3, [pc, #176]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011a74:	689b      	ldr	r3, [r3, #8]
20011a76:	0e1b      	lsrs	r3, r3, #24
20011a78:	f003 030f 	and.w	r3, r3, #15
20011a7c:	e006      	b.n	20011a8c <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
20011a7e:	4b29      	ldr	r3, [pc, #164]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011a80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011a84:	041b      	lsls	r3, r3, #16
20011a86:	0e1b      	lsrs	r3, r3, #24
20011a88:	f003 030f 	and.w	r3, r3, #15
20011a8c:	4a26      	ldr	r2, [pc, #152]	@ (20011b28 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
20011a8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011a92:	637b      	str	r3, [r7, #52]	@ 0x34
20011a94:	f000 bc76 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
20011a98:	2300      	movs	r3, #0
20011a9a:	637b      	str	r3, [r7, #52]	@ 0x34
20011a9c:	f000 bc72 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
20011aa0:	e9d7 2300 	ldrd	r2, r3, [r7]
20011aa4:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
20011aa8:	430b      	orrs	r3, r1
20011aaa:	d152      	bne.n	20011b52 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
20011aac:	4b1d      	ldr	r3, [pc, #116]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011ab2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
20011ab6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
20011ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011aba:	2b00      	cmp	r3, #0
20011abc:	d104      	bne.n	20011ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011abe:	f7fd fd65 	bl	2000f58c <HAL_RCC_GetPCLK1Freq>
20011ac2:	6378      	str	r0, [r7, #52]	@ 0x34
20011ac4:	f000 bc5e 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
20011ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011aca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20011ace:	d104      	bne.n	20011ada <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011ad0:	f7fd fc40 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
20011ad4:	6378      	str	r0, [r7, #52]	@ 0x34
20011ad6:	f000 bc55 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
20011ada:	4b12      	ldr	r3, [pc, #72]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011adc:	681b      	ldr	r3, [r3, #0]
20011ade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011ae2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011ae6:	d107      	bne.n	20011af8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
20011ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011aea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20011aee:	d103      	bne.n	20011af8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
    {
      frequency = HSI_VALUE;
20011af0:	4b0e      	ldr	r3, [pc, #56]	@ (20011b2c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
20011af2:	637b      	str	r3, [r7, #52]	@ 0x34
20011af4:	f000 bc46 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
20011af8:	4b0a      	ldr	r3, [pc, #40]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011afa:	681b      	ldr	r3, [r3, #0]
20011afc:	f003 0320 	and.w	r3, r3, #32
20011b00:	2b20      	cmp	r3, #32
20011b02:	d122      	bne.n	20011b4a <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
20011b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
20011b0a:	d11e      	bne.n	20011b4a <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011b0c:	4b05      	ldr	r3, [pc, #20]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011b0e:	689b      	ldr	r3, [r3, #8]
20011b10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011b14:	2b00      	cmp	r3, #0
20011b16:	d00b      	beq.n	20011b30 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
20011b18:	4b02      	ldr	r3, [pc, #8]	@ (20011b24 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011b1a:	689b      	ldr	r3, [r3, #8]
20011b1c:	0e1b      	lsrs	r3, r3, #24
20011b1e:	f003 030f 	and.w	r3, r3, #15
20011b22:	e00c      	b.n	20011b3e <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
20011b24:	46020c00 	.word	0x46020c00
20011b28:	200187e4 	.word	0x200187e4
20011b2c:	00f42400 	.word	0x00f42400
20011b30:	4ba1      	ldr	r3, [pc, #644]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011b32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011b36:	041b      	lsls	r3, r3, #16
20011b38:	0e1b      	lsrs	r3, r3, #24
20011b3a:	f003 030f 	and.w	r3, r3, #15
20011b3e:	4a9f      	ldr	r2, [pc, #636]	@ (20011dbc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
20011b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011b44:	637b      	str	r3, [r7, #52]	@ 0x34
20011b46:	f000 bc1d 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
20011b4a:	2300      	movs	r3, #0
20011b4c:	637b      	str	r3, [r7, #52]	@ 0x34
20011b4e:	f000 bc19 	b.w	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
20011b52:	e9d7 2300 	ldrd	r2, r3, [r7]
20011b56:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
20011b5a:	430b      	orrs	r3, r1
20011b5c:	d151      	bne.n	20011c02 <HAL_RCCEx_GetPeriphCLKFreq+0xbce>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
20011b5e:	4b96      	ldr	r3, [pc, #600]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011b60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20011b64:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
20011b68:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
20011b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b6c:	2bc0      	cmp	r3, #192	@ 0xc0
20011b6e:	d024      	beq.n	20011bba <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
20011b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b72:	2bc0      	cmp	r3, #192	@ 0xc0
20011b74:	d842      	bhi.n	20011bfc <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
20011b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b78:	2b80      	cmp	r3, #128	@ 0x80
20011b7a:	d00d      	beq.n	20011b98 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
20011b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b7e:	2b80      	cmp	r3, #128	@ 0x80
20011b80:	d83c      	bhi.n	20011bfc <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
20011b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b84:	2b00      	cmp	r3, #0
20011b86:	d003      	beq.n	20011b90 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
20011b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b8a:	2b40      	cmp	r3, #64	@ 0x40
20011b8c:	d011      	beq.n	20011bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xb7e>
20011b8e:	e035      	b.n	20011bfc <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
20011b90:	f7fd fd24 	bl	2000f5dc <HAL_RCC_GetPCLK3Freq>
20011b94:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011b96:	e3f5      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20011b98:	4b87      	ldr	r3, [pc, #540]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011b9a:	681b      	ldr	r3, [r3, #0]
20011b9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011ba0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011ba4:	d102      	bne.n	20011bac <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
        {
          frequency = HSI_VALUE;
20011ba6:	4b86      	ldr	r3, [pc, #536]	@ (20011dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
20011ba8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011baa:	e3eb      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011bac:	2300      	movs	r3, #0
20011bae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011bb0:	e3e8      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
20011bb2:	f7fd fbcf 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
20011bb6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011bb8:	e3e4      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011bba:	4b7f      	ldr	r3, [pc, #508]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011bbc:	681b      	ldr	r3, [r3, #0]
20011bbe:	f003 0320 	and.w	r3, r3, #32
20011bc2:	2b20      	cmp	r3, #32
20011bc4:	d117      	bne.n	20011bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011bc6:	4b7c      	ldr	r3, [pc, #496]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011bc8:	689b      	ldr	r3, [r3, #8]
20011bca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011bce:	2b00      	cmp	r3, #0
20011bd0:	d005      	beq.n	20011bde <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
20011bd2:	4b79      	ldr	r3, [pc, #484]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011bd4:	689b      	ldr	r3, [r3, #8]
20011bd6:	0e1b      	lsrs	r3, r3, #24
20011bd8:	f003 030f 	and.w	r3, r3, #15
20011bdc:	e006      	b.n	20011bec <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
20011bde:	4b76      	ldr	r3, [pc, #472]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011be0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011be4:	041b      	lsls	r3, r3, #16
20011be6:	0e1b      	lsrs	r3, r3, #24
20011be8:	f003 030f 	and.w	r3, r3, #15
20011bec:	4a73      	ldr	r2, [pc, #460]	@ (20011dbc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
20011bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011bf2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011bf4:	e3c6      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011bf6:	2300      	movs	r3, #0
20011bf8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011bfa:	e3c3      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      default:
      {
        frequency = 0U;
20011bfc:	2300      	movs	r3, #0
20011bfe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011c00:	e3c0      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
20011c02:	e9d7 2300 	ldrd	r2, r3, [r7]
20011c06:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
20011c0a:	430b      	orrs	r3, r1
20011c0c:	d147      	bne.n	20011c9e <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
20011c0e:	4b6a      	ldr	r3, [pc, #424]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011c10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011c14:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
20011c18:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
20011c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c1c:	2b00      	cmp	r3, #0
20011c1e:	d103      	bne.n	20011c28 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011c20:	f7fd fcb4 	bl	2000f58c <HAL_RCC_GetPCLK1Freq>
20011c24:	6378      	str	r0, [r7, #52]	@ 0x34
20011c26:	e3ad      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
20011c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c2a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
20011c2e:	d103      	bne.n	20011c38 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011c30:	f7fd fb90 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
20011c34:	6378      	str	r0, [r7, #52]	@ 0x34
20011c36:	e3a5      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
20011c38:	4b5f      	ldr	r3, [pc, #380]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011c3a:	681b      	ldr	r3, [r3, #0]
20011c3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011c40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011c44:	d106      	bne.n	20011c54 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
20011c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20011c4c:	d102      	bne.n	20011c54 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
    {
      frequency = HSI_VALUE;
20011c4e:	4b5c      	ldr	r3, [pc, #368]	@ (20011dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
20011c50:	637b      	str	r3, [r7, #52]	@ 0x34
20011c52:	e397      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
20011c54:	4b58      	ldr	r3, [pc, #352]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011c56:	681b      	ldr	r3, [r3, #0]
20011c58:	f003 0320 	and.w	r3, r3, #32
20011c5c:	2b20      	cmp	r3, #32
20011c5e:	d11b      	bne.n	20011c98 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
20011c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c62:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
20011c66:	d117      	bne.n	20011c98 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011c68:	4b53      	ldr	r3, [pc, #332]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011c6a:	689b      	ldr	r3, [r3, #8]
20011c6c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011c70:	2b00      	cmp	r3, #0
20011c72:	d005      	beq.n	20011c80 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
20011c74:	4b50      	ldr	r3, [pc, #320]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011c76:	689b      	ldr	r3, [r3, #8]
20011c78:	0e1b      	lsrs	r3, r3, #24
20011c7a:	f003 030f 	and.w	r3, r3, #15
20011c7e:	e006      	b.n	20011c8e <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
20011c80:	4b4d      	ldr	r3, [pc, #308]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011c82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011c86:	041b      	lsls	r3, r3, #16
20011c88:	0e1b      	lsrs	r3, r3, #24
20011c8a:	f003 030f 	and.w	r3, r3, #15
20011c8e:	4a4b      	ldr	r2, [pc, #300]	@ (20011dbc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
20011c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011c94:	637b      	str	r3, [r7, #52]	@ 0x34
20011c96:	e375      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
20011c98:	2300      	movs	r3, #0
20011c9a:	637b      	str	r3, [r7, #52]	@ 0x34
20011c9c:	e372      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
20011c9e:	e9d7 2300 	ldrd	r2, r3, [r7]
20011ca2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
20011ca6:	430b      	orrs	r3, r1
20011ca8:	d164      	bne.n	20011d74 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
20011caa:	4b43      	ldr	r3, [pc, #268]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011cac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20011cb0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20011cb4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
20011cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011cb8:	2b00      	cmp	r3, #0
20011cba:	d120      	bne.n	20011cfe <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011cbc:	4b3e      	ldr	r3, [pc, #248]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011cbe:	681b      	ldr	r3, [r3, #0]
20011cc0:	f003 0320 	and.w	r3, r3, #32
20011cc4:	2b20      	cmp	r3, #32
20011cc6:	d117      	bne.n	20011cf8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011cc8:	4b3b      	ldr	r3, [pc, #236]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011cca:	689b      	ldr	r3, [r3, #8]
20011ccc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011cd0:	2b00      	cmp	r3, #0
20011cd2:	d005      	beq.n	20011ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
20011cd4:	4b38      	ldr	r3, [pc, #224]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011cd6:	689b      	ldr	r3, [r3, #8]
20011cd8:	0e1b      	lsrs	r3, r3, #24
20011cda:	f003 030f 	and.w	r3, r3, #15
20011cde:	e006      	b.n	20011cee <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
20011ce0:	4b35      	ldr	r3, [pc, #212]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011ce2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011ce6:	041b      	lsls	r3, r3, #16
20011ce8:	0e1b      	lsrs	r3, r3, #24
20011cea:	f003 030f 	and.w	r3, r3, #15
20011cee:	4a33      	ldr	r2, [pc, #204]	@ (20011dbc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
20011cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011cf4:	637b      	str	r3, [r7, #52]	@ 0x34
20011cf6:	e345      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
20011cf8:	2300      	movs	r3, #0
20011cfa:	637b      	str	r3, [r7, #52]	@ 0x34
20011cfc:	e342      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
20011cfe:	4b2e      	ldr	r3, [pc, #184]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011d04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20011d08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011d0c:	d112      	bne.n	20011d34 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
20011d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011d10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20011d14:	d10e      	bne.n	20011d34 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011d16:	4b28      	ldr	r3, [pc, #160]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011d1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20011d20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20011d24:	d102      	bne.n	20011d2c <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
20011d26:	23fa      	movs	r3, #250	@ 0xfa
20011d28:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011d2a:	e32b      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
20011d2c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20011d30:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011d32:	e327      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
20011d34:	4b20      	ldr	r3, [pc, #128]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d36:	681b      	ldr	r3, [r3, #0]
20011d38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011d3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011d40:	d106      	bne.n	20011d50 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
20011d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011d44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20011d48:	d102      	bne.n	20011d50 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
20011d4a:	4b1d      	ldr	r3, [pc, #116]	@ (20011dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
20011d4c:	637b      	str	r3, [r7, #52]	@ 0x34
20011d4e:	e319      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
20011d50:	4b19      	ldr	r3, [pc, #100]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011d56:	f003 0302 	and.w	r3, r3, #2
20011d5a:	2b02      	cmp	r3, #2
20011d5c:	d107      	bne.n	20011d6e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
20011d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011d60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20011d64:	d103      	bne.n	20011d6e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
20011d66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011d6a:	637b      	str	r3, [r7, #52]	@ 0x34
20011d6c:	e30a      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
20011d6e:	2300      	movs	r3, #0
20011d70:	637b      	str	r3, [r7, #52]	@ 0x34
20011d72:	e307      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
20011d74:	e9d7 2300 	ldrd	r2, r3, [r7]
20011d78:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
20011d7c:	430b      	orrs	r3, r1
20011d7e:	d16b      	bne.n	20011e58 <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
20011d80:	4b0d      	ldr	r3, [pc, #52]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20011d86:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
20011d8a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
20011d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011d8e:	2b00      	cmp	r3, #0
20011d90:	d127      	bne.n	20011de2 <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011d92:	4b09      	ldr	r3, [pc, #36]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d94:	681b      	ldr	r3, [r3, #0]
20011d96:	f003 0320 	and.w	r3, r3, #32
20011d9a:	2b20      	cmp	r3, #32
20011d9c:	d11e      	bne.n	20011ddc <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011d9e:	4b06      	ldr	r3, [pc, #24]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011da0:	689b      	ldr	r3, [r3, #8]
20011da2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011da6:	2b00      	cmp	r3, #0
20011da8:	d00c      	beq.n	20011dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
20011daa:	4b03      	ldr	r3, [pc, #12]	@ (20011db8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011dac:	689b      	ldr	r3, [r3, #8]
20011dae:	0e1b      	lsrs	r3, r3, #24
20011db0:	f003 030f 	and.w	r3, r3, #15
20011db4:	e00d      	b.n	20011dd2 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
20011db6:	bf00      	nop
20011db8:	46020c00 	.word	0x46020c00
20011dbc:	200187e4 	.word	0x200187e4
20011dc0:	00f42400 	.word	0x00f42400
20011dc4:	4b94      	ldr	r3, [pc, #592]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011dc6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011dca:	041b      	lsls	r3, r3, #16
20011dcc:	0e1b      	lsrs	r3, r3, #24
20011dce:	f003 030f 	and.w	r3, r3, #15
20011dd2:	4a92      	ldr	r2, [pc, #584]	@ (2001201c <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
20011dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011dd8:	637b      	str	r3, [r7, #52]	@ 0x34
20011dda:	e2d3      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
20011ddc:	2300      	movs	r3, #0
20011dde:	637b      	str	r3, [r7, #52]	@ 0x34
20011de0:	e2d0      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
20011de2:	4b8d      	ldr	r3, [pc, #564]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011de4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011de8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20011dec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011df0:	d112      	bne.n	20011e18 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
20011df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011df4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011df8:	d10e      	bne.n	20011e18 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011dfa:	4b87      	ldr	r3, [pc, #540]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011dfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011e00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20011e04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20011e08:	d102      	bne.n	20011e10 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
      {
        frequency = LSI_VALUE / 128U;
20011e0a:	23fa      	movs	r3, #250	@ 0xfa
20011e0c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011e0e:	e2b9      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
20011e10:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20011e14:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011e16:	e2b5      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
20011e18:	4b7f      	ldr	r3, [pc, #508]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011e1a:	681b      	ldr	r3, [r3, #0]
20011e1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011e20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011e24:	d106      	bne.n	20011e34 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
20011e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011e28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20011e2c:	d102      	bne.n	20011e34 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
    {
      frequency = HSI_VALUE;
20011e2e:	4b7c      	ldr	r3, [pc, #496]	@ (20012020 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20011e30:	637b      	str	r3, [r7, #52]	@ 0x34
20011e32:	e2a7      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
20011e34:	4b78      	ldr	r3, [pc, #480]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011e36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011e3a:	f003 0302 	and.w	r3, r3, #2
20011e3e:	2b02      	cmp	r3, #2
20011e40:	d107      	bne.n	20011e52 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
20011e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011e44:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
20011e48:	d103      	bne.n	20011e52 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = LSE_VALUE;
20011e4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011e4e:	637b      	str	r3, [r7, #52]	@ 0x34
20011e50:	e298      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
20011e52:	2300      	movs	r3, #0
20011e54:	637b      	str	r3, [r7, #52]	@ 0x34
20011e56:	e295      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
20011e58:	e9d7 2300 	ldrd	r2, r3, [r7]
20011e5c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
20011e60:	430b      	orrs	r3, r1
20011e62:	d147      	bne.n	20011ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
20011e64:	4b6c      	ldr	r3, [pc, #432]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011e66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011e6a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
20011e6e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
20011e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011e72:	2b00      	cmp	r3, #0
20011e74:	d103      	bne.n	20011e7e <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011e76:	f7fd fb89 	bl	2000f58c <HAL_RCC_GetPCLK1Freq>
20011e7a:	6378      	str	r0, [r7, #52]	@ 0x34
20011e7c:	e282      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
20011e7e:	4b66      	ldr	r3, [pc, #408]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011e80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011e84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20011e88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011e8c:	d112      	bne.n	20011eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
20011e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011e90:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20011e94:	d10e      	bne.n	20011eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011e96:	4b60      	ldr	r3, [pc, #384]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011e98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011e9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20011ea0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20011ea4:	d102      	bne.n	20011eac <HAL_RCCEx_GetPeriphCLKFreq+0xe78>
      {
        frequency = LSI_VALUE / 128U;
20011ea6:	23fa      	movs	r3, #250	@ 0xfa
20011ea8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011eaa:	e26b      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
20011eac:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20011eb0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011eb2:	e267      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
20011eb4:	4b58      	ldr	r3, [pc, #352]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011eb6:	681b      	ldr	r3, [r3, #0]
20011eb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011ebc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011ec0:	d106      	bne.n	20011ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
20011ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011ec4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
20011ec8:	d102      	bne.n	20011ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
    {
      frequency = HSI_VALUE;
20011eca:	4b55      	ldr	r3, [pc, #340]	@ (20012020 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20011ecc:	637b      	str	r3, [r7, #52]	@ 0x34
20011ece:	e259      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
20011ed0:	4b51      	ldr	r3, [pc, #324]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011ed2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011ed6:	f003 0302 	and.w	r3, r3, #2
20011eda:	2b02      	cmp	r3, #2
20011edc:	d107      	bne.n	20011eee <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
20011ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011ee0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
20011ee4:	d103      	bne.n	20011eee <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      frequency = LSE_VALUE;
20011ee6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011eea:	637b      	str	r3, [r7, #52]	@ 0x34
20011eec:	e24a      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
20011eee:	2300      	movs	r3, #0
20011ef0:	637b      	str	r3, [r7, #52]	@ 0x34
20011ef2:	e247      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
20011ef4:	e9d7 2300 	ldrd	r2, r3, [r7]
20011ef8:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
20011efc:	430b      	orrs	r3, r1
20011efe:	d12d      	bne.n	20011f5c <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
20011f00:	4b45      	ldr	r3, [pc, #276]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011f02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011f06:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
20011f0a:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
20011f0c:	4b42      	ldr	r3, [pc, #264]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011f0e:	681b      	ldr	r3, [r3, #0]
20011f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20011f14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20011f18:	d105      	bne.n	20011f26 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
20011f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f1c:	2b00      	cmp	r3, #0
20011f1e:	d102      	bne.n	20011f26 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
    {
      frequency = HSE_VALUE;
20011f20:	4b3f      	ldr	r3, [pc, #252]	@ (20012020 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20011f22:	637b      	str	r3, [r7, #52]	@ 0x34
20011f24:	e22e      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
20011f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20011f2c:	d107      	bne.n	20011f3e <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011f2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011f32:	4618      	mov	r0, r3
20011f34:	f7fe fc70 	bl	20010818 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
20011f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20011f3a:	637b      	str	r3, [r7, #52]	@ 0x34
20011f3c:	e222      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
20011f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20011f44:	d107      	bne.n	20011f56 <HAL_RCCEx_GetPeriphCLKFreq+0xf22>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20011f46:	f107 0318 	add.w	r3, r7, #24
20011f4a:	4618      	mov	r0, r3
20011f4c:	f7fe fdbe 	bl	20010acc <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
20011f50:	69bb      	ldr	r3, [r7, #24]
20011f52:	637b      	str	r3, [r7, #52]	@ 0x34
20011f54:	e216      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
20011f56:	2300      	movs	r3, #0
20011f58:	637b      	str	r3, [r7, #52]	@ 0x34
20011f5a:	e213      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
20011f5c:	e9d7 2300 	ldrd	r2, r3, [r7]
20011f60:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
20011f64:	430b      	orrs	r3, r1
20011f66:	d15d      	bne.n	20012024 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
20011f68:	4b2b      	ldr	r3, [pc, #172]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011f6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011f6e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
20011f72:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
20011f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f76:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20011f7a:	d028      	beq.n	20011fce <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
20011f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f7e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20011f82:	d845      	bhi.n	20012010 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
20011f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20011f8a:	d013      	beq.n	20011fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
20011f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20011f92:	d83d      	bhi.n	20012010 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
20011f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f96:	2b00      	cmp	r3, #0
20011f98:	d004      	beq.n	20011fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
20011f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20011fa0:	d004      	beq.n	20011fac <HAL_RCCEx_GetPeriphCLKFreq+0xf78>
20011fa2:	e035      	b.n	20012010 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
20011fa4:	f7fd fb06 	bl	2000f5b4 <HAL_RCC_GetPCLK2Freq>
20011fa8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011faa:	e1eb      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
20011fac:	f7fd f9d2 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
20011fb0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011fb2:	e1e7      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20011fb4:	4b18      	ldr	r3, [pc, #96]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011fb6:	681b      	ldr	r3, [r3, #0]
20011fb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011fbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011fc0:	d102      	bne.n	20011fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xf94>
        {
          frequency = HSI_VALUE;
20011fc2:	4b17      	ldr	r3, [pc, #92]	@ (20012020 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20011fc4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011fc6:	e1dd      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011fc8:	2300      	movs	r3, #0
20011fca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011fcc:	e1da      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011fce:	4b12      	ldr	r3, [pc, #72]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011fd0:	681b      	ldr	r3, [r3, #0]
20011fd2:	f003 0320 	and.w	r3, r3, #32
20011fd6:	2b20      	cmp	r3, #32
20011fd8:	d117      	bne.n	2001200a <HAL_RCCEx_GetPeriphCLKFreq+0xfd6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011fda:	4b0f      	ldr	r3, [pc, #60]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011fdc:	689b      	ldr	r3, [r3, #8]
20011fde:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011fe2:	2b00      	cmp	r3, #0
20011fe4:	d005      	beq.n	20011ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
20011fe6:	4b0c      	ldr	r3, [pc, #48]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011fe8:	689b      	ldr	r3, [r3, #8]
20011fea:	0e1b      	lsrs	r3, r3, #24
20011fec:	f003 030f 	and.w	r3, r3, #15
20011ff0:	e006      	b.n	20012000 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>
20011ff2:	4b09      	ldr	r3, [pc, #36]	@ (20012018 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011ff4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011ff8:	041b      	lsls	r3, r3, #16
20011ffa:	0e1b      	lsrs	r3, r3, #24
20011ffc:	f003 030f 	and.w	r3, r3, #15
20012000:	4a06      	ldr	r2, [pc, #24]	@ (2001201c <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
20012002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20012006:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20012008:	e1bc      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
2001200a:	2300      	movs	r3, #0
2001200c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001200e:	e1b9      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
20012010:	2300      	movs	r3, #0
20012012:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20012014:	e1b6      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
20012016:	bf00      	nop
20012018:	46020c00 	.word	0x46020c00
2001201c:	200187e4 	.word	0x200187e4
20012020:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
20012024:	e9d7 2300 	ldrd	r2, r3, [r7]
20012028:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
2001202c:	430b      	orrs	r3, r1
2001202e:	d156      	bne.n	200120de <HAL_RCCEx_GetPeriphCLKFreq+0x10aa>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
20012030:	4ba5      	ldr	r3, [pc, #660]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20012036:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
2001203a:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
2001203c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001203e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20012042:	d028      	beq.n	20012096 <HAL_RCCEx_GetPeriphCLKFreq+0x1062>
20012044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012046:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2001204a:	d845      	bhi.n	200120d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
2001204c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001204e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20012052:	d013      	beq.n	2001207c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
20012054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012056:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2001205a:	d83d      	bhi.n	200120d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
2001205c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001205e:	2b00      	cmp	r3, #0
20012060:	d004      	beq.n	2001206c <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
20012062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20012068:	d004      	beq.n	20012074 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
2001206a:	e035      	b.n	200120d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
2001206c:	f7fd fa8e 	bl	2000f58c <HAL_RCC_GetPCLK1Freq>
20012070:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20012072:	e187      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
20012074:	f7fd f96e 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
20012078:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
2001207a:	e183      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
2001207c:	4b92      	ldr	r3, [pc, #584]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
2001207e:	681b      	ldr	r3, [r3, #0]
20012080:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012084:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20012088:	d102      	bne.n	20012090 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
        {
          frequency = HSI_VALUE;
2001208a:	4b90      	ldr	r3, [pc, #576]	@ (200122cc <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
2001208c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
2001208e:	e179      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20012090:	2300      	movs	r3, #0
20012092:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20012094:	e176      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20012096:	4b8c      	ldr	r3, [pc, #560]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012098:	681b      	ldr	r3, [r3, #0]
2001209a:	f003 0320 	and.w	r3, r3, #32
2001209e:	2b20      	cmp	r3, #32
200120a0:	d117      	bne.n	200120d2 <HAL_RCCEx_GetPeriphCLKFreq+0x109e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200120a2:	4b89      	ldr	r3, [pc, #548]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200120a4:	689b      	ldr	r3, [r3, #8]
200120a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200120aa:	2b00      	cmp	r3, #0
200120ac:	d005      	beq.n	200120ba <HAL_RCCEx_GetPeriphCLKFreq+0x1086>
200120ae:	4b86      	ldr	r3, [pc, #536]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200120b0:	689b      	ldr	r3, [r3, #8]
200120b2:	0e1b      	lsrs	r3, r3, #24
200120b4:	f003 030f 	and.w	r3, r3, #15
200120b8:	e006      	b.n	200120c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1094>
200120ba:	4b83      	ldr	r3, [pc, #524]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200120bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200120c0:	041b      	lsls	r3, r3, #16
200120c2:	0e1b      	lsrs	r3, r3, #24
200120c4:	f003 030f 	and.w	r3, r3, #15
200120c8:	4a81      	ldr	r2, [pc, #516]	@ (200122d0 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
200120ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200120ce:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
200120d0:	e158      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
200120d2:	2300      	movs	r3, #0
200120d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200120d6:	e155      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
200120d8:	2300      	movs	r3, #0
200120da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200120dc:	e152      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
200120de:	e9d7 2300 	ldrd	r2, r3, [r7]
200120e2:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
200120e6:	430b      	orrs	r3, r1
200120e8:	d177      	bne.n	200121da <HAL_RCCEx_GetPeriphCLKFreq+0x11a6>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
200120ea:	4b77      	ldr	r3, [pc, #476]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200120ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200120f0:	f003 0318 	and.w	r3, r3, #24
200120f4:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
200120f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200120f8:	2b18      	cmp	r3, #24
200120fa:	d86b      	bhi.n	200121d4 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
200120fc:	a201      	add	r2, pc, #4	@ (adr r2, 20012104 <HAL_RCCEx_GetPeriphCLKFreq+0x10d0>)
200120fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20012102:	bf00      	nop
20012104:	20012169 	.word	0x20012169
20012108:	200121d5 	.word	0x200121d5
2001210c:	200121d5 	.word	0x200121d5
20012110:	200121d5 	.word	0x200121d5
20012114:	200121d5 	.word	0x200121d5
20012118:	200121d5 	.word	0x200121d5
2001211c:	200121d5 	.word	0x200121d5
20012120:	200121d5 	.word	0x200121d5
20012124:	20012171 	.word	0x20012171
20012128:	200121d5 	.word	0x200121d5
2001212c:	200121d5 	.word	0x200121d5
20012130:	200121d5 	.word	0x200121d5
20012134:	200121d5 	.word	0x200121d5
20012138:	200121d5 	.word	0x200121d5
2001213c:	200121d5 	.word	0x200121d5
20012140:	200121d5 	.word	0x200121d5
20012144:	20012179 	.word	0x20012179
20012148:	200121d5 	.word	0x200121d5
2001214c:	200121d5 	.word	0x200121d5
20012150:	200121d5 	.word	0x200121d5
20012154:	200121d5 	.word	0x200121d5
20012158:	200121d5 	.word	0x200121d5
2001215c:	200121d5 	.word	0x200121d5
20012160:	200121d5 	.word	0x200121d5
20012164:	20012193 	.word	0x20012193
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
20012168:	f7fd fa38 	bl	2000f5dc <HAL_RCC_GetPCLK3Freq>
2001216c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
2001216e:	e109      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
20012170:	f7fd f8f0 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
20012174:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20012176:	e105      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20012178:	4b53      	ldr	r3, [pc, #332]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
2001217a:	681b      	ldr	r3, [r3, #0]
2001217c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012180:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20012184:	d102      	bne.n	2001218c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
        {
          frequency = HSI_VALUE;
20012186:	4b51      	ldr	r3, [pc, #324]	@ (200122cc <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
20012188:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
2001218a:	e0fb      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
2001218c:	2300      	movs	r3, #0
2001218e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20012190:	e0f8      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20012192:	4b4d      	ldr	r3, [pc, #308]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012194:	681b      	ldr	r3, [r3, #0]
20012196:	f003 0320 	and.w	r3, r3, #32
2001219a:	2b20      	cmp	r3, #32
2001219c:	d117      	bne.n	200121ce <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
2001219e:	4b4a      	ldr	r3, [pc, #296]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200121a0:	689b      	ldr	r3, [r3, #8]
200121a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200121a6:	2b00      	cmp	r3, #0
200121a8:	d005      	beq.n	200121b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
200121aa:	4b47      	ldr	r3, [pc, #284]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200121ac:	689b      	ldr	r3, [r3, #8]
200121ae:	0e1b      	lsrs	r3, r3, #24
200121b0:	f003 030f 	and.w	r3, r3, #15
200121b4:	e006      	b.n	200121c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
200121b6:	4b44      	ldr	r3, [pc, #272]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200121b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200121bc:	041b      	lsls	r3, r3, #16
200121be:	0e1b      	lsrs	r3, r3, #24
200121c0:	f003 030f 	and.w	r3, r3, #15
200121c4:	4a42      	ldr	r2, [pc, #264]	@ (200122d0 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
200121c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200121ca:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
200121cc:	e0da      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
200121ce:	2300      	movs	r3, #0
200121d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200121d2:	e0d7      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
200121d4:	2300      	movs	r3, #0
200121d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200121d8:	e0d4      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
200121da:	e9d7 2300 	ldrd	r2, r3, [r7]
200121de:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
200121e2:	430b      	orrs	r3, r1
200121e4:	d155      	bne.n	20012292 <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
200121e6:	4b38      	ldr	r3, [pc, #224]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200121e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200121ec:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
200121f0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
200121f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200121f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
200121f8:	d013      	beq.n	20012222 <HAL_RCCEx_GetPeriphCLKFreq+0x11ee>
200121fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200121fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20012200:	d844      	bhi.n	2001228c <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
20012202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012204:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20012208:	d013      	beq.n	20012232 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
2001220a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001220c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20012210:	d83c      	bhi.n	2001228c <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
20012212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012214:	2b00      	cmp	r3, #0
20012216:	d014      	beq.n	20012242 <HAL_RCCEx_GetPeriphCLKFreq+0x120e>
20012218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001221a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2001221e:	d014      	beq.n	2001224a <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
20012220:	e034      	b.n	2001228c <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20012222:	f107 0318 	add.w	r3, r7, #24
20012226:	4618      	mov	r0, r3
20012228:	f7fe fc50 	bl	20010acc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
2001222c:	69fb      	ldr	r3, [r7, #28]
2001222e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20012230:	e0a8      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20012232:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20012236:	4618      	mov	r0, r3
20012238:	f7fe faee 	bl	20010818 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
2001223c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001223e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20012240:	e0a0      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
20012242:	f7fd f887 	bl	2000f354 <HAL_RCC_GetSysClockFreq>
20012246:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20012248:	e09c      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
2001224a:	4b1f      	ldr	r3, [pc, #124]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
2001224c:	681b      	ldr	r3, [r3, #0]
2001224e:	f003 0320 	and.w	r3, r3, #32
20012252:	2b20      	cmp	r3, #32
20012254:	d117      	bne.n	20012286 <HAL_RCCEx_GetPeriphCLKFreq+0x1252>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20012256:	4b1c      	ldr	r3, [pc, #112]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012258:	689b      	ldr	r3, [r3, #8]
2001225a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001225e:	2b00      	cmp	r3, #0
20012260:	d005      	beq.n	2001226e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
20012262:	4b19      	ldr	r3, [pc, #100]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012264:	689b      	ldr	r3, [r3, #8]
20012266:	0e1b      	lsrs	r3, r3, #24
20012268:	f003 030f 	and.w	r3, r3, #15
2001226c:	e006      	b.n	2001227c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
2001226e:	4b16      	ldr	r3, [pc, #88]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012270:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20012274:	041b      	lsls	r3, r3, #16
20012276:	0e1b      	lsrs	r3, r3, #24
20012278:	f003 030f 	and.w	r3, r3, #15
2001227c:	4a14      	ldr	r2, [pc, #80]	@ (200122d0 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
2001227e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20012282:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20012284:	e07e      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20012286:	2300      	movs	r3, #0
20012288:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001228a:	e07b      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
2001228c:	2300      	movs	r3, #0
2001228e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20012290:	e078      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
20012292:	e9d7 2300 	ldrd	r2, r3, [r7]
20012296:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
2001229a:	430b      	orrs	r3, r1
2001229c:	d138      	bne.n	20012310 <HAL_RCCEx_GetPeriphCLKFreq+0x12dc>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
2001229e:	4b0a      	ldr	r3, [pc, #40]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200122a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200122a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
200122a8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
200122aa:	4b07      	ldr	r3, [pc, #28]	@ (200122c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200122ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200122b0:	f003 0302 	and.w	r3, r3, #2
200122b4:	2b02      	cmp	r3, #2
200122b6:	d10d      	bne.n	200122d4 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
200122b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200122ba:	2b00      	cmp	r3, #0
200122bc:	d10a      	bne.n	200122d4 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
    {
      frequency = LSE_VALUE;
200122be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200122c2:	637b      	str	r3, [r7, #52]	@ 0x34
200122c4:	e05e      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
200122c6:	bf00      	nop
200122c8:	46020c00 	.word	0x46020c00
200122cc:	00f42400 	.word	0x00f42400
200122d0:	200187e4 	.word	0x200187e4
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
200122d4:	4b2e      	ldr	r3, [pc, #184]	@ (20012390 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
200122d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200122da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200122de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
200122e2:	d112      	bne.n	2001230a <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
200122e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200122e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
200122ea:	d10e      	bne.n	2001230a <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
200122ec:	4b28      	ldr	r3, [pc, #160]	@ (20012390 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
200122ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200122f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
200122f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
200122fa:	d102      	bne.n	20012302 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
      {
        frequency = LSI_VALUE / 128U;
200122fc:	23fa      	movs	r3, #250	@ 0xfa
200122fe:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20012300:	e040      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
20012302:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20012306:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20012308:	e03c      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
2001230a:	2300      	movs	r3, #0
2001230c:	637b      	str	r3, [r7, #52]	@ 0x34
2001230e:	e039      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
20012310:	e9d7 2300 	ldrd	r2, r3, [r7]
20012314:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
20012318:	430b      	orrs	r3, r1
2001231a:	d131      	bne.n	20012380 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
2001231c:	4b1c      	ldr	r3, [pc, #112]	@ (20012390 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
2001231e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20012322:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
20012326:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
20012328:	4b19      	ldr	r3, [pc, #100]	@ (20012390 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
2001232a:	681b      	ldr	r3, [r3, #0]
2001232c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20012330:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20012334:	d105      	bne.n	20012342 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
20012336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012338:	2b00      	cmp	r3, #0
2001233a:	d102      	bne.n	20012342 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
    {
      frequency = HSI48_VALUE;
2001233c:	4b15      	ldr	r3, [pc, #84]	@ (20012394 <HAL_RCCEx_GetPeriphCLKFreq+0x1360>)
2001233e:	637b      	str	r3, [r7, #52]	@ 0x34
20012340:	e020      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
20012342:	4b13      	ldr	r3, [pc, #76]	@ (20012390 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
20012344:	681b      	ldr	r3, [r3, #0]
20012346:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
2001234a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2001234e:	d106      	bne.n	2001235e <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
20012350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20012356:	d102      	bne.n	2001235e <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
    {
      frequency = HSI48_VALUE >> 1U ;
20012358:	4b0f      	ldr	r3, [pc, #60]	@ (20012398 <HAL_RCCEx_GetPeriphCLKFreq+0x1364>)
2001235a:	637b      	str	r3, [r7, #52]	@ 0x34
2001235c:	e012      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
2001235e:	4b0c      	ldr	r3, [pc, #48]	@ (20012390 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
20012360:	681b      	ldr	r3, [r3, #0]
20012362:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012366:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2001236a:	d106      	bne.n	2001237a <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
2001236c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001236e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20012372:	d102      	bne.n	2001237a <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
    {
      frequency = HSI_VALUE;
20012374:	4b09      	ldr	r3, [pc, #36]	@ (2001239c <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
20012376:	637b      	str	r3, [r7, #52]	@ 0x34
20012378:	e004      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
2001237a:	2300      	movs	r3, #0
2001237c:	637b      	str	r3, [r7, #52]	@ 0x34
2001237e:	e001      	b.n	20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
20012380:	2300      	movs	r3, #0
20012382:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
20012384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
20012386:	4618      	mov	r0, r3
20012388:	3738      	adds	r7, #56	@ 0x38
2001238a:	46bd      	mov	sp, r7
2001238c:	bd80      	pop	{r7, pc}
2001238e:	bf00      	nop
20012390:	46020c00 	.word	0x46020c00
20012394:	02dc6c00 	.word	0x02dc6c00
20012398:	016e3600 	.word	0x016e3600
2001239c:	00f42400 	.word	0x00f42400

200123a0 <HAL_RCCEx_EnablePLL2>:
  * @param  PLL2Init  pointer to an RCC_PLL2InitTypeDef structure that
  *         contains the configuration information for the PLL2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLL2(const RCC_PLL2InitTypeDef  *PLL2Init)
{
200123a0:	b580      	push	{r7, lr}
200123a2:	b084      	sub	sp, #16
200123a4:	af00      	add	r7, sp, #0
200123a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
200123a8:	2300      	movs	r3, #0
200123aa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLQ_VALUE(PLL2Init->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(PLL2Init->PLL2R));
  assert_param(IS_RCC_PLL2CLOCKOUT_VALUE(PLL2Init->PLL2ClockOut));

  /* Disable the PLL2 */
  __HAL_RCC_PLL2_DISABLE();
200123ac:	4b4e      	ldr	r3, [pc, #312]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
200123ae:	681b      	ldr	r3, [r3, #0]
200123b0:	4a4d      	ldr	r2, [pc, #308]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
200123b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
200123b6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
200123b8:	f7f0 faa4 	bl	20002904 <HAL_GetTick>
200123bc:	60b8      	str	r0, [r7, #8]

  /* Wait till PLL2 is ready to be updated */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
200123be:	e009      	b.n	200123d4 <HAL_RCCEx_EnablePLL2+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
200123c0:	f7f0 faa0 	bl	20002904 <HAL_GetTick>
200123c4:	4602      	mov	r2, r0
200123c6:	68bb      	ldr	r3, [r7, #8]
200123c8:	1ad3      	subs	r3, r2, r3
200123ca:	2b02      	cmp	r3, #2
200123cc:	d902      	bls.n	200123d4 <HAL_RCCEx_EnablePLL2+0x34>
    {
      status = HAL_TIMEOUT;
200123ce:	2303      	movs	r3, #3
200123d0:	73fb      	strb	r3, [r7, #15]
      break;
200123d2:	e005      	b.n	200123e0 <HAL_RCCEx_EnablePLL2+0x40>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
200123d4:	4b44      	ldr	r3, [pc, #272]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
200123d6:	681b      	ldr	r3, [r3, #0]
200123d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200123dc:	2b00      	cmp	r3, #0
200123de:	d1ef      	bne.n	200123c0 <HAL_RCCEx_EnablePLL2+0x20>
    }
  }

  if (status == HAL_OK)
200123e0:	7bfb      	ldrb	r3, [r7, #15]
200123e2:	2b00      	cmp	r3, #0
200123e4:	d17b      	bne.n	200124de <HAL_RCCEx_EnablePLL2+0x13e>
  {
    /* Make sure PLL2Source is ready */
    status = RCCEx_PLLSource_Enable(PLL2Init->PLL2Source);
200123e6:	687b      	ldr	r3, [r7, #4]
200123e8:	681b      	ldr	r3, [r3, #0]
200123ea:	4618      	mov	r0, r3
200123ec:	f000 fd48 	bl	20012e80 <RCCEx_PLLSource_Enable>
200123f0:	4603      	mov	r3, r0
200123f2:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
200123f4:	7bfb      	ldrb	r3, [r7, #15]
200123f6:	2b00      	cmp	r3, #0
200123f8:	d171      	bne.n	200124de <HAL_RCCEx_EnablePLL2+0x13e>
    {
      /* Configure the PLL2 clock source, multiplication factor N, */
      /* and division factors M, P, Q and R */
      __HAL_RCC_PLL2_CONFIG(PLL2Init->PLL2Source, PLL2Init->PLL2M, PLL2Init->PLL2N,
200123fa:	4b3b      	ldr	r3, [pc, #236]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
200123fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200123fe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
20012402:	f023 0303 	bic.w	r3, r3, #3
20012406:	687a      	ldr	r2, [r7, #4]
20012408:	6811      	ldr	r1, [r2, #0]
2001240a:	687a      	ldr	r2, [r7, #4]
2001240c:	6852      	ldr	r2, [r2, #4]
2001240e:	3a01      	subs	r2, #1
20012410:	0212      	lsls	r2, r2, #8
20012412:	430a      	orrs	r2, r1
20012414:	4934      	ldr	r1, [pc, #208]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
20012416:	4313      	orrs	r3, r2
20012418:	62cb      	str	r3, [r1, #44]	@ 0x2c
2001241a:	4b33      	ldr	r3, [pc, #204]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
2001241c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
2001241e:	4b33      	ldr	r3, [pc, #204]	@ (200124ec <HAL_RCCEx_EnablePLL2+0x14c>)
20012420:	4013      	ands	r3, r2
20012422:	687a      	ldr	r2, [r7, #4]
20012424:	6892      	ldr	r2, [r2, #8]
20012426:	3a01      	subs	r2, #1
20012428:	f3c2 0108 	ubfx	r1, r2, #0, #9
2001242c:	687a      	ldr	r2, [r7, #4]
2001242e:	68d2      	ldr	r2, [r2, #12]
20012430:	3a01      	subs	r2, #1
20012432:	0252      	lsls	r2, r2, #9
20012434:	b292      	uxth	r2, r2
20012436:	4311      	orrs	r1, r2
20012438:	687a      	ldr	r2, [r7, #4]
2001243a:	6912      	ldr	r2, [r2, #16]
2001243c:	3a01      	subs	r2, #1
2001243e:	0412      	lsls	r2, r2, #16
20012440:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
20012444:	4311      	orrs	r1, r2
20012446:	687a      	ldr	r2, [r7, #4]
20012448:	6952      	ldr	r2, [r2, #20]
2001244a:	3a01      	subs	r2, #1
2001244c:	0612      	lsls	r2, r2, #24
2001244e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
20012452:	430a      	orrs	r2, r1
20012454:	4924      	ldr	r1, [pc, #144]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
20012456:	4313      	orrs	r3, r2
20012458:	63cb      	str	r3, [r1, #60]	@ 0x3c
                            PLL2Init->PLL2P, PLL2Init->PLL2Q, PLL2Init->PLL2R);

      /* Disable PLL2FRACN  */
      __HAL_RCC_PLL2FRACN_DISABLE();
2001245a:	4b23      	ldr	r3, [pc, #140]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
2001245c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001245e:	4a22      	ldr	r2, [pc, #136]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
20012460:	f023 0310 	bic.w	r3, r3, #16
20012464:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Configure PLL  PLL2FRACN */
      __HAL_RCC_PLL2FRACN_CONFIG(PLL2Init->PLL2FRACN);
20012466:	4b20      	ldr	r3, [pc, #128]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
20012468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2001246a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
2001246e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
20012472:	687a      	ldr	r2, [r7, #4]
20012474:	69d2      	ldr	r2, [r2, #28]
20012476:	00d2      	lsls	r2, r2, #3
20012478:	491b      	ldr	r1, [pc, #108]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
2001247a:	4313      	orrs	r3, r2
2001247c:	640b      	str	r3, [r1, #64]	@ 0x40

      /* Enable PLL2FRACN  */
      __HAL_RCC_PLL2FRACN_ENABLE();
2001247e:	4b1a      	ldr	r3, [pc, #104]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
20012480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20012482:	4a19      	ldr	r2, [pc, #100]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
20012484:	f043 0310 	orr.w	r3, r3, #16
20012488:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Select PLL2 input reference frequency range: VCI */
      __HAL_RCC_PLL2_VCIRANGE(PLL2Init->PLL2RGE);
2001248a:	4b17      	ldr	r3, [pc, #92]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
2001248c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001248e:	f023 020c 	bic.w	r2, r3, #12
20012492:	687b      	ldr	r3, [r7, #4]
20012494:	699b      	ldr	r3, [r3, #24]
20012496:	4914      	ldr	r1, [pc, #80]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
20012498:	4313      	orrs	r3, r2
2001249a:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Configure the PLL2 Clock output(s) */
      __HAL_RCC_PLL2CLKOUT_ENABLE(PLL2Init->PLL2ClockOut);
2001249c:	4b12      	ldr	r3, [pc, #72]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
2001249e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
200124a0:	687b      	ldr	r3, [r7, #4]
200124a2:	6a1b      	ldr	r3, [r3, #32]
200124a4:	4910      	ldr	r1, [pc, #64]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
200124a6:	4313      	orrs	r3, r2
200124a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Enable the PLL2 again by setting PLL2ON to 1*/
      __HAL_RCC_PLL2_ENABLE();
200124aa:	4b0f      	ldr	r3, [pc, #60]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
200124ac:	681b      	ldr	r3, [r3, #0]
200124ae:	4a0e      	ldr	r2, [pc, #56]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
200124b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
200124b4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
200124b6:	f7f0 fa25 	bl	20002904 <HAL_GetTick>
200124ba:	60b8      	str	r0, [r7, #8]

      /* Wait till PLL2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == 0U)
200124bc:	e009      	b.n	200124d2 <HAL_RCCEx_EnablePLL2+0x132>
      {
        if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
200124be:	f7f0 fa21 	bl	20002904 <HAL_GetTick>
200124c2:	4602      	mov	r2, r0
200124c4:	68bb      	ldr	r3, [r7, #8]
200124c6:	1ad3      	subs	r3, r2, r3
200124c8:	2b02      	cmp	r3, #2
200124ca:	d902      	bls.n	200124d2 <HAL_RCCEx_EnablePLL2+0x132>
        {
          status = HAL_TIMEOUT;
200124cc:	2303      	movs	r3, #3
200124ce:	73fb      	strb	r3, [r7, #15]
          break;
200124d0:	e005      	b.n	200124de <HAL_RCCEx_EnablePLL2+0x13e>
      while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == 0U)
200124d2:	4b05      	ldr	r3, [pc, #20]	@ (200124e8 <HAL_RCCEx_EnablePLL2+0x148>)
200124d4:	681b      	ldr	r3, [r3, #0]
200124d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200124da:	2b00      	cmp	r3, #0
200124dc:	d0ef      	beq.n	200124be <HAL_RCCEx_EnablePLL2+0x11e>
        }
      }
    }
  }

  return status;
200124de:	7bfb      	ldrb	r3, [r7, #15]
}
200124e0:	4618      	mov	r0, r3
200124e2:	3710      	adds	r7, #16
200124e4:	46bd      	mov	sp, r7
200124e6:	bd80      	pop	{r7, pc}
200124e8:	46020c00 	.word	0x46020c00
200124ec:	80800000 	.word	0x80800000

200124f0 <HAL_RCCEx_DisablePLL2>:
/**
  * @brief  Disable PLL2.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLL2(void)
{
200124f0:	b580      	push	{r7, lr}
200124f2:	b082      	sub	sp, #8
200124f4:	af00      	add	r7, sp, #0
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
200124f6:	2300      	movs	r3, #0
200124f8:	71fb      	strb	r3, [r7, #7]

  /* Disable the PLL2 */
  __HAL_RCC_PLL2_DISABLE();
200124fa:	4b13      	ldr	r3, [pc, #76]	@ (20012548 <HAL_RCCEx_DisablePLL2+0x58>)
200124fc:	681b      	ldr	r3, [r3, #0]
200124fe:	4a12      	ldr	r2, [pc, #72]	@ (20012548 <HAL_RCCEx_DisablePLL2+0x58>)
20012500:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20012504:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20012506:	f7f0 f9fd 	bl	20002904 <HAL_GetTick>
2001250a:	6038      	str	r0, [r7, #0]

  /* Wait till PLL2 is ready */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
2001250c:	e009      	b.n	20012522 <HAL_RCCEx_DisablePLL2+0x32>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
2001250e:	f7f0 f9f9 	bl	20002904 <HAL_GetTick>
20012512:	4602      	mov	r2, r0
20012514:	683b      	ldr	r3, [r7, #0]
20012516:	1ad3      	subs	r3, r2, r3
20012518:	2b02      	cmp	r3, #2
2001251a:	d902      	bls.n	20012522 <HAL_RCCEx_DisablePLL2+0x32>
    {
      status = HAL_TIMEOUT;
2001251c:	2303      	movs	r3, #3
2001251e:	71fb      	strb	r3, [r7, #7]
      break;
20012520:	e005      	b.n	2001252e <HAL_RCCEx_DisablePLL2+0x3e>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
20012522:	4b09      	ldr	r3, [pc, #36]	@ (20012548 <HAL_RCCEx_DisablePLL2+0x58>)
20012524:	681b      	ldr	r3, [r3, #0]
20012526:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2001252a:	2b00      	cmp	r3, #0
2001252c:	d1ef      	bne.n	2001250e <HAL_RCCEx_DisablePLL2+0x1e>
    }
  }

  /* To save power disable the PLL2 Source, FRACN and Clock outputs */
  CLEAR_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN | RCC_PLL2CFGR_PLL2QEN | RCC_PLL2CFGR_PLL2REN | RCC_PLL2CFGR_PLL2SRC | \
2001252e:	4b06      	ldr	r3, [pc, #24]	@ (20012548 <HAL_RCCEx_DisablePLL2+0x58>)
20012530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20012532:	4a05      	ldr	r2, [pc, #20]	@ (20012548 <HAL_RCCEx_DisablePLL2+0x58>)
20012534:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
20012538:	f023 0313 	bic.w	r3, r3, #19
2001253c:	62d3      	str	r3, [r2, #44]	@ 0x2c
            RCC_PLL2CFGR_PLL2FRACEN);

  return status;
2001253e:	79fb      	ldrb	r3, [r7, #7]
}
20012540:	4618      	mov	r0, r3
20012542:	3708      	adds	r7, #8
20012544:	46bd      	mov	sp, r7
20012546:	bd80      	pop	{r7, pc}
20012548:	46020c00 	.word	0x46020c00

2001254c <HAL_RCCEx_EnablePLL3>:
  * @param  PLL3Init  pointer to an RCC_PLL3InitTypeDef structure that
  *         contains the configuration information for the PLL3
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLL3(const RCC_PLL3InitTypeDef  *PLL3Init)
{
2001254c:	b580      	push	{r7, lr}
2001254e:	b084      	sub	sp, #16
20012550:	af00      	add	r7, sp, #0
20012552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
20012554:	2300      	movs	r3, #0
20012556:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLL3Init->PLL3N));
  assert_param(IS_RCC_PLLP_VALUE(PLL3Init->PLL3P));
  assert_param(IS_RCC_PLL3CLOCKOUT_VALUE(PLL3Init->PLL3ClockOut));

  /* Disable the PLL3 */
  __HAL_RCC_PLL3_DISABLE();
20012558:	4b4e      	ldr	r3, [pc, #312]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
2001255a:	681b      	ldr	r3, [r3, #0]
2001255c:	4a4d      	ldr	r2, [pc, #308]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
2001255e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20012562:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20012564:	f7f0 f9ce 	bl	20002904 <HAL_GetTick>
20012568:	60b8      	str	r0, [r7, #8]

  /* Wait till PLL3 is ready to be updated */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
2001256a:	e009      	b.n	20012580 <HAL_RCCEx_EnablePLL3+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
2001256c:	f7f0 f9ca 	bl	20002904 <HAL_GetTick>
20012570:	4602      	mov	r2, r0
20012572:	68bb      	ldr	r3, [r7, #8]
20012574:	1ad3      	subs	r3, r2, r3
20012576:	2b02      	cmp	r3, #2
20012578:	d902      	bls.n	20012580 <HAL_RCCEx_EnablePLL3+0x34>
    {
      status = HAL_TIMEOUT;
2001257a:	2303      	movs	r3, #3
2001257c:	73fb      	strb	r3, [r7, #15]
      break;
2001257e:	e005      	b.n	2001258c <HAL_RCCEx_EnablePLL3+0x40>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
20012580:	4b44      	ldr	r3, [pc, #272]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
20012582:	681b      	ldr	r3, [r3, #0]
20012584:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20012588:	2b00      	cmp	r3, #0
2001258a:	d1ef      	bne.n	2001256c <HAL_RCCEx_EnablePLL3+0x20>
    }
  }

  if (status == HAL_OK)
2001258c:	7bfb      	ldrb	r3, [r7, #15]
2001258e:	2b00      	cmp	r3, #0
20012590:	d17b      	bne.n	2001268a <HAL_RCCEx_EnablePLL3+0x13e>
  {
    /* Make sure PLL3Source is ready */
    status = RCCEx_PLLSource_Enable(PLL3Init->PLL3Source);
20012592:	687b      	ldr	r3, [r7, #4]
20012594:	681b      	ldr	r3, [r3, #0]
20012596:	4618      	mov	r0, r3
20012598:	f000 fc72 	bl	20012e80 <RCCEx_PLLSource_Enable>
2001259c:	4603      	mov	r3, r0
2001259e:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
200125a0:	7bfb      	ldrb	r3, [r7, #15]
200125a2:	2b00      	cmp	r3, #0
200125a4:	d171      	bne.n	2001268a <HAL_RCCEx_EnablePLL3+0x13e>
    {
      /* Configure the PLL3 clock source, multiplication factor N, */
      /* and division factors M and P */
      __HAL_RCC_PLL3_CONFIG(PLL3Init->PLL3Source, PLL3Init->PLL3M, PLL3Init->PLL3N, PLL3Init->PLL3P, PLL3Init->PLL3Q, \
200125a6:	4b3b      	ldr	r3, [pc, #236]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
200125a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200125aa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
200125ae:	f023 0303 	bic.w	r3, r3, #3
200125b2:	687a      	ldr	r2, [r7, #4]
200125b4:	6811      	ldr	r1, [r2, #0]
200125b6:	687a      	ldr	r2, [r7, #4]
200125b8:	6852      	ldr	r2, [r2, #4]
200125ba:	3a01      	subs	r2, #1
200125bc:	0212      	lsls	r2, r2, #8
200125be:	430a      	orrs	r2, r1
200125c0:	4934      	ldr	r1, [pc, #208]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
200125c2:	4313      	orrs	r3, r2
200125c4:	630b      	str	r3, [r1, #48]	@ 0x30
200125c6:	4b33      	ldr	r3, [pc, #204]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
200125c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
200125ca:	4b33      	ldr	r3, [pc, #204]	@ (20012698 <HAL_RCCEx_EnablePLL3+0x14c>)
200125cc:	4013      	ands	r3, r2
200125ce:	687a      	ldr	r2, [r7, #4]
200125d0:	6892      	ldr	r2, [r2, #8]
200125d2:	3a01      	subs	r2, #1
200125d4:	f3c2 0108 	ubfx	r1, r2, #0, #9
200125d8:	687a      	ldr	r2, [r7, #4]
200125da:	68d2      	ldr	r2, [r2, #12]
200125dc:	3a01      	subs	r2, #1
200125de:	0252      	lsls	r2, r2, #9
200125e0:	b292      	uxth	r2, r2
200125e2:	4311      	orrs	r1, r2
200125e4:	687a      	ldr	r2, [r7, #4]
200125e6:	6912      	ldr	r2, [r2, #16]
200125e8:	3a01      	subs	r2, #1
200125ea:	0412      	lsls	r2, r2, #16
200125ec:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
200125f0:	4311      	orrs	r1, r2
200125f2:	687a      	ldr	r2, [r7, #4]
200125f4:	6952      	ldr	r2, [r2, #20]
200125f6:	3a01      	subs	r2, #1
200125f8:	0612      	lsls	r2, r2, #24
200125fa:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
200125fe:	430a      	orrs	r2, r1
20012600:	4924      	ldr	r1, [pc, #144]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
20012602:	4313      	orrs	r3, r2
20012604:	644b      	str	r3, [r1, #68]	@ 0x44
                            PLL3Init->PLL3R);

      /* Disable PLL3FRACN . */
      __HAL_RCC_PLL3FRACN_DISABLE();
20012606:	4b23      	ldr	r3, [pc, #140]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
20012608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2001260a:	4a22      	ldr	r2, [pc, #136]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
2001260c:	f023 0310 	bic.w	r3, r3, #16
20012610:	6313      	str	r3, [r2, #48]	@ 0x30

      /* Configure PLL  PLL3FRACN */
      __HAL_RCC_PLL3FRACN_CONFIG(PLL3Init->PLL3FRACN);
20012612:	4b20      	ldr	r3, [pc, #128]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
20012614:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20012616:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
2001261a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
2001261e:	687a      	ldr	r2, [r7, #4]
20012620:	69d2      	ldr	r2, [r2, #28]
20012622:	00d2      	lsls	r2, r2, #3
20012624:	491b      	ldr	r1, [pc, #108]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
20012626:	4313      	orrs	r3, r2
20012628:	648b      	str	r3, [r1, #72]	@ 0x48

      /* Enable PLL3FRACN . */
      __HAL_RCC_PLL3FRACN_ENABLE();
2001262a:	4b1a      	ldr	r3, [pc, #104]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
2001262c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2001262e:	4a19      	ldr	r2, [pc, #100]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
20012630:	f043 0310 	orr.w	r3, r3, #16
20012634:	6313      	str	r3, [r2, #48]	@ 0x30

      /* Select PLL3 input reference frequency range: VCI */
      __HAL_RCC_PLL3_VCIRANGE(PLL3Init->PLL3RGE);
20012636:	4b17      	ldr	r3, [pc, #92]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
20012638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2001263a:	f023 020c 	bic.w	r2, r3, #12
2001263e:	687b      	ldr	r3, [r7, #4]
20012640:	699b      	ldr	r3, [r3, #24]
20012642:	4914      	ldr	r1, [pc, #80]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
20012644:	4313      	orrs	r3, r2
20012646:	630b      	str	r3, [r1, #48]	@ 0x30

      /* Configure the PLL3 Clock output(s) */
      __HAL_RCC_PLL3CLKOUT_ENABLE(PLL3Init->PLL3ClockOut);
20012648:	4b12      	ldr	r3, [pc, #72]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
2001264a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
2001264c:	687b      	ldr	r3, [r7, #4]
2001264e:	6a1b      	ldr	r3, [r3, #32]
20012650:	4910      	ldr	r1, [pc, #64]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
20012652:	4313      	orrs	r3, r2
20012654:	630b      	str	r3, [r1, #48]	@ 0x30

      /* Enable the PLL3 again by setting PLL3ON to 1*/
      __HAL_RCC_PLL3_ENABLE();
20012656:	4b0f      	ldr	r3, [pc, #60]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
20012658:	681b      	ldr	r3, [r3, #0]
2001265a:	4a0e      	ldr	r2, [pc, #56]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
2001265c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20012660:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
20012662:	f7f0 f94f 	bl	20002904 <HAL_GetTick>
20012666:	60b8      	str	r0, [r7, #8]

      /* Wait till PLL3 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == 0U)
20012668:	e009      	b.n	2001267e <HAL_RCCEx_EnablePLL3+0x132>
      {
        if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
2001266a:	f7f0 f94b 	bl	20002904 <HAL_GetTick>
2001266e:	4602      	mov	r2, r0
20012670:	68bb      	ldr	r3, [r7, #8]
20012672:	1ad3      	subs	r3, r2, r3
20012674:	2b02      	cmp	r3, #2
20012676:	d902      	bls.n	2001267e <HAL_RCCEx_EnablePLL3+0x132>
        {
          status = HAL_TIMEOUT;
20012678:	2303      	movs	r3, #3
2001267a:	73fb      	strb	r3, [r7, #15]
          break;
2001267c:	e005      	b.n	2001268a <HAL_RCCEx_EnablePLL3+0x13e>
      while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == 0U)
2001267e:	4b05      	ldr	r3, [pc, #20]	@ (20012694 <HAL_RCCEx_EnablePLL3+0x148>)
20012680:	681b      	ldr	r3, [r3, #0]
20012682:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20012686:	2b00      	cmp	r3, #0
20012688:	d0ef      	beq.n	2001266a <HAL_RCCEx_EnablePLL3+0x11e>
        }
      }
    }
  }

  return status;
2001268a:	7bfb      	ldrb	r3, [r7, #15]
}
2001268c:	4618      	mov	r0, r3
2001268e:	3710      	adds	r7, #16
20012690:	46bd      	mov	sp, r7
20012692:	bd80      	pop	{r7, pc}
20012694:	46020c00 	.word	0x46020c00
20012698:	80800000 	.word	0x80800000

2001269c <HAL_RCCEx_DisablePLL3>:
/**
  * @brief  Disable PLL3.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLL3(void)
{
2001269c:	b580      	push	{r7, lr}
2001269e:	b082      	sub	sp, #8
200126a0:	af00      	add	r7, sp, #0
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
200126a2:	2300      	movs	r3, #0
200126a4:	71fb      	strb	r3, [r7, #7]

  /* Disable the PLL3 */
  __HAL_RCC_PLL3_DISABLE();
200126a6:	4b13      	ldr	r3, [pc, #76]	@ (200126f4 <HAL_RCCEx_DisablePLL3+0x58>)
200126a8:	681b      	ldr	r3, [r3, #0]
200126aa:	4a12      	ldr	r2, [pc, #72]	@ (200126f4 <HAL_RCCEx_DisablePLL3+0x58>)
200126ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
200126b0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
200126b2:	f7f0 f927 	bl	20002904 <HAL_GetTick>
200126b6:	6038      	str	r0, [r7, #0]

  /* Wait till PLL3 is ready */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
200126b8:	e009      	b.n	200126ce <HAL_RCCEx_DisablePLL3+0x32>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
200126ba:	f7f0 f923 	bl	20002904 <HAL_GetTick>
200126be:	4602      	mov	r2, r0
200126c0:	683b      	ldr	r3, [r7, #0]
200126c2:	1ad3      	subs	r3, r2, r3
200126c4:	2b02      	cmp	r3, #2
200126c6:	d902      	bls.n	200126ce <HAL_RCCEx_DisablePLL3+0x32>
    {
      status = HAL_TIMEOUT;
200126c8:	2303      	movs	r3, #3
200126ca:	71fb      	strb	r3, [r7, #7]
      break;
200126cc:	e005      	b.n	200126da <HAL_RCCEx_DisablePLL3+0x3e>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
200126ce:	4b09      	ldr	r3, [pc, #36]	@ (200126f4 <HAL_RCCEx_DisablePLL3+0x58>)
200126d0:	681b      	ldr	r3, [r3, #0]
200126d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
200126d6:	2b00      	cmp	r3, #0
200126d8:	d1ef      	bne.n	200126ba <HAL_RCCEx_DisablePLL3+0x1e>
    }
  }

  /* To save power disable the PLL3 Source and Clock outputs */
  CLEAR_BIT(RCC->PLL3CFGR, RCC_PLL3CFGR_PLL3PEN | RCC_PLL3CFGR_PLL3QEN | RCC_PLL3CFGR_PLL3REN | RCC_PLL3CFGR_PLL3SRC | \
200126da:	4b06      	ldr	r3, [pc, #24]	@ (200126f4 <HAL_RCCEx_DisablePLL3+0x58>)
200126dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200126de:	4a05      	ldr	r2, [pc, #20]	@ (200126f4 <HAL_RCCEx_DisablePLL3+0x58>)
200126e0:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
200126e4:	f023 0313 	bic.w	r3, r3, #19
200126e8:	6313      	str	r3, [r2, #48]	@ 0x30
            RCC_PLL3CFGR_PLL3FRACEN);

  return status;
200126ea:	79fb      	ldrb	r3, [r7, #7]
}
200126ec:	4618      	mov	r0, r3
200126ee:	3708      	adds	r7, #8
200126f0:	46bd      	mov	sp, r7
200126f2:	bd80      	pop	{r7, pc}
200126f4:	46020c00 	.word	0x46020c00

200126f8 <HAL_RCCEx_EnableMSIPLLModeSelection>:
  *            @arg @ref RCC_MSISPLL_MODE_SEL  PLL mode applied to MSIS (MSI system) clock output
  *            @arg @ref RCC_MSIKPLL_MODE_SEL  PLL mode applied to MSIK (MSI kernel) clock output
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnableMSIPLLModeSelection(uint32_t MSIPLLModeSelection)
{
200126f8:	b480      	push	{r7}
200126fa:	b085      	sub	sp, #20
200126fc:	af00      	add	r7, sp, #0
200126fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
20012700:	2301      	movs	r3, #1
20012702:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_RCC_MSIPLLMODE_SELECT(MSIPLLModeSelection));
  if (READ_BIT(RCC->CR, RCC_CR_MSIPLLEN) == 0U)
20012704:	4b0f      	ldr	r3, [pc, #60]	@ (20012744 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
20012706:	681b      	ldr	r3, [r3, #0]
20012708:	f003 0308 	and.w	r3, r3, #8
2001270c:	2b00      	cmp	r3, #0
2001270e:	d111      	bne.n	20012734 <HAL_RCCEx_EnableMSIPLLModeSelection+0x3c>
  {
    /* This bit is used only if PLL mode is disabled (MSIPLLEN = 0) */
    if (MSIPLLModeSelection == RCC_MSISPLL_MODE_SEL)
20012710:	687b      	ldr	r3, [r7, #4]
20012712:	2b40      	cmp	r3, #64	@ 0x40
20012714:	d106      	bne.n	20012724 <HAL_RCCEx_EnableMSIPLLModeSelection+0x2c>
    {
      SET_BIT(RCC->CR, RCC_CR_MSIPLLSEL);
20012716:	4b0b      	ldr	r3, [pc, #44]	@ (20012744 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
20012718:	681b      	ldr	r3, [r3, #0]
2001271a:	4a0a      	ldr	r2, [pc, #40]	@ (20012744 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
2001271c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20012720:	6013      	str	r3, [r2, #0]
20012722:	e005      	b.n	20012730 <HAL_RCCEx_EnableMSIPLLModeSelection+0x38>
    }
    else
    {
      CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLSEL);
20012724:	4b07      	ldr	r3, [pc, #28]	@ (20012744 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
20012726:	681b      	ldr	r3, [r3, #0]
20012728:	4a06      	ldr	r2, [pc, #24]	@ (20012744 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
2001272a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
2001272e:	6013      	str	r3, [r2, #0]
    }
    status = HAL_OK;
20012730:	2300      	movs	r3, #0
20012732:	73fb      	strb	r3, [r7, #15]
  }

  return status;
20012734:	7bfb      	ldrb	r3, [r7, #15]
}
20012736:	4618      	mov	r0, r3
20012738:	3714      	adds	r7, #20
2001273a:	46bd      	mov	sp, r7
2001273c:	f85d 7b04 	ldr.w	r7, [sp], #4
20012740:	4770      	bx	lr
20012742:	bf00      	nop
20012744:	46020c00 	.word	0x46020c00

20012748 <HAL_RCCEx_EnableMSIPLLFastStartup>:
  * @note  The fast start-up feature is not active the first time the PLL mode is selected. The
  *        fast start-up is active when the MSI in PLL mode returns from switch off.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnableMSIPLLFastStartup(void)
{
20012748:	b480      	push	{r7}
2001274a:	b083      	sub	sp, #12
2001274c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
2001274e:	2301      	movs	r3, #1
20012750:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(RCC->CR, RCC_CR_MSIPLLEN) == RCC_CR_MSIPLLEN)
20012752:	4b0a      	ldr	r3, [pc, #40]	@ (2001277c <HAL_RCCEx_EnableMSIPLLFastStartup+0x34>)
20012754:	681b      	ldr	r3, [r3, #0]
20012756:	f003 0308 	and.w	r3, r3, #8
2001275a:	2b08      	cmp	r3, #8
2001275c:	d107      	bne.n	2001276e <HAL_RCCEx_EnableMSIPLLFastStartup+0x26>
  {
    /* This bit is used only if PLL mode is selected (MSIPLLEN = 1) */
    SET_BIT(RCC->CR, RCC_CR_MSIPLLFAST);
2001275e:	4b07      	ldr	r3, [pc, #28]	@ (2001277c <HAL_RCCEx_EnableMSIPLLFastStartup+0x34>)
20012760:	681b      	ldr	r3, [r3, #0]
20012762:	4a06      	ldr	r2, [pc, #24]	@ (2001277c <HAL_RCCEx_EnableMSIPLLFastStartup+0x34>)
20012764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20012768:	6013      	str	r3, [r2, #0]
    status = HAL_OK;
2001276a:	2300      	movs	r3, #0
2001276c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
2001276e:	79fb      	ldrb	r3, [r7, #7]
}
20012770:	4618      	mov	r0, r3
20012772:	370c      	adds	r7, #12
20012774:	46bd      	mov	sp, r7
20012776:	f85d 7b04 	ldr.w	r7, [sp], #4
2001277a:	4770      	bx	lr
2001277c:	46020c00 	.word	0x46020c00

20012780 <HAL_RCCEx_DisableMSIPLLFastStartup>:
  * @brief Disable the fast PLL mode start-up of the MSI clock
  * @note  the MSI fast startup mode disabled only when PLL-mode is enabled
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisableMSIPLLFastStartup(void)
{
20012780:	b480      	push	{r7}
20012782:	b083      	sub	sp, #12
20012784:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
20012786:	2301      	movs	r3, #1
20012788:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(RCC->CR, RCC_CR_MSIPLLEN) == RCC_CR_MSIPLLEN)
2001278a:	4b0a      	ldr	r3, [pc, #40]	@ (200127b4 <HAL_RCCEx_DisableMSIPLLFastStartup+0x34>)
2001278c:	681b      	ldr	r3, [r3, #0]
2001278e:	f003 0308 	and.w	r3, r3, #8
20012792:	2b08      	cmp	r3, #8
20012794:	d107      	bne.n	200127a6 <HAL_RCCEx_DisableMSIPLLFastStartup+0x26>
  {
    /* This bit is used only if PLL mode is selected (MSIPLLEN = 1) */
    CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLFAST);
20012796:	4b07      	ldr	r3, [pc, #28]	@ (200127b4 <HAL_RCCEx_DisableMSIPLLFastStartup+0x34>)
20012798:	681b      	ldr	r3, [r3, #0]
2001279a:	4a06      	ldr	r2, [pc, #24]	@ (200127b4 <HAL_RCCEx_DisableMSIPLLFastStartup+0x34>)
2001279c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
200127a0:	6013      	str	r3, [r2, #0]
    status = HAL_OK;
200127a2:	2300      	movs	r3, #0
200127a4:	71fb      	strb	r3, [r7, #7]
  }
  return status;
200127a6:	79fb      	ldrb	r3, [r7, #7]
}
200127a8:	4618      	mov	r0, r3
200127aa:	370c      	adds	r7, #12
200127ac:	46bd      	mov	sp, r7
200127ae:	f85d 7b04 	ldr.w	r7, [sp], #4
200127b2:	4770      	bx	lr
200127b4:	46020c00 	.word	0x46020c00

200127b8 <HAL_RCCEx_WakeUpStopCLKConfig>:
  * @note   This function shall not be called after the Clock Security System on HSE has been
  *         enabled.
  * @retval None
  */
void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
{
200127b8:	b480      	push	{r7}
200127ba:	b083      	sub	sp, #12
200127bc:	af00      	add	r7, sp, #0
200127be:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));

  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
200127c0:	4b06      	ldr	r3, [pc, #24]	@ (200127dc <HAL_RCCEx_WakeUpStopCLKConfig+0x24>)
200127c2:	69db      	ldr	r3, [r3, #28]
200127c4:	f023 0210 	bic.w	r2, r3, #16
200127c8:	4904      	ldr	r1, [pc, #16]	@ (200127dc <HAL_RCCEx_WakeUpStopCLKConfig+0x24>)
200127ca:	687b      	ldr	r3, [r7, #4]
200127cc:	4313      	orrs	r3, r2
200127ce:	61cb      	str	r3, [r1, #28]
}
200127d0:	bf00      	nop
200127d2:	370c      	adds	r7, #12
200127d4:	46bd      	mov	sp, r7
200127d6:	f85d 7b04 	ldr.w	r7, [sp], #4
200127da:	4770      	bx	lr
200127dc:	46020c00 	.word	0x46020c00

200127e0 <HAL_RCCEx_KerWakeUpStopCLKConfig>:
  *            @arg RCC_STOP_KERWAKEUPCLOCK_MSI: MSI oscillator selection
  *            @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI oscillator selection
  * @retval None
  */
void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk)
{
200127e0:	b480      	push	{r7}
200127e2:	b083      	sub	sp, #12
200127e4:	af00      	add	r7, sp, #0
200127e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk));

  __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(WakeUpClk);
200127e8:	4b06      	ldr	r3, [pc, #24]	@ (20012804 <HAL_RCCEx_KerWakeUpStopCLKConfig+0x24>)
200127ea:	69db      	ldr	r3, [r3, #28]
200127ec:	f023 0220 	bic.w	r2, r3, #32
200127f0:	4904      	ldr	r1, [pc, #16]	@ (20012804 <HAL_RCCEx_KerWakeUpStopCLKConfig+0x24>)
200127f2:	687b      	ldr	r3, [r7, #4]
200127f4:	4313      	orrs	r3, r2
200127f6:	61cb      	str	r3, [r1, #28]
}
200127f8:	bf00      	nop
200127fa:	370c      	adds	r7, #12
200127fc:	46bd      	mov	sp, r7
200127fe:	f85d 7b04 	ldr.w	r7, [sp], #4
20012802:	4770      	bx	lr
20012804:	46020c00 	.word	0x46020c00

20012808 <HAL_RCCEx_StandbyMSIRangeConfig>:
  *            @arg @ref RCC_MSIRANGE_7  Range 7 around 1 MHz
  *            @arg @ref RCC_MSIRANGE_8  Range 8 around 3.072 MHz
  * @retval None
  */
void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange)
{
20012808:	b480      	push	{r7}
2001280a:	b083      	sub	sp, #12
2001280c:	af00      	add	r7, sp, #0
2001280e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange));

  __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange);
20012810:	4b0b      	ldr	r3, [pc, #44]	@ (20012840 <HAL_RCCEx_StandbyMSIRangeConfig+0x38>)
20012812:	689b      	ldr	r3, [r3, #8]
20012814:	4a0a      	ldr	r2, [pc, #40]	@ (20012840 <HAL_RCCEx_StandbyMSIRangeConfig+0x38>)
20012816:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2001281a:	6093      	str	r3, [r2, #8]
2001281c:	4b08      	ldr	r3, [pc, #32]	@ (20012840 <HAL_RCCEx_StandbyMSIRangeConfig+0x38>)
2001281e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20012822:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
20012826:	687b      	ldr	r3, [r7, #4]
20012828:	0c1b      	lsrs	r3, r3, #16
2001282a:	4905      	ldr	r1, [pc, #20]	@ (20012840 <HAL_RCCEx_StandbyMSIRangeConfig+0x38>)
2001282c:	4313      	orrs	r3, r2
2001282e:	f8c1 30f4 	str.w	r3, [r1, #244]	@ 0xf4
}
20012832:	bf00      	nop
20012834:	370c      	adds	r7, #12
20012836:	46bd      	mov	sp, r7
20012838:	f85d 7b04 	ldr.w	r7, [sp], #4
2001283c:	4770      	bx	lr
2001283e:	bf00      	nop
20012840:	46020c00 	.word	0x46020c00

20012844 <HAL_RCCEx_StandbyMSIKRangeConfig>:
  *            @arg @ref RCC_MSIKRANGE_7  Range 7 around 1 MHz
  *            @arg @ref RCC_MSIKRANGE_8  Range 8 around 3.072 MHz
  * @retval None
  */
void HAL_RCCEx_StandbyMSIKRangeConfig(uint32_t MSIKRange)
{
20012844:	b480      	push	{r7}
20012846:	b083      	sub	sp, #12
20012848:	af00      	add	r7, sp, #0
2001284a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_MSIK_STANDBY_CLOCK_RANGE(MSIKRange));

  __HAL_RCC_MSIK_STANDBY_RANGE_CONFIG(MSIKRange);
2001284c:	4b0b      	ldr	r3, [pc, #44]	@ (2001287c <HAL_RCCEx_StandbyMSIKRangeConfig+0x38>)
2001284e:	689b      	ldr	r3, [r3, #8]
20012850:	4a0a      	ldr	r2, [pc, #40]	@ (2001287c <HAL_RCCEx_StandbyMSIKRangeConfig+0x38>)
20012852:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20012856:	6093      	str	r3, [r2, #8]
20012858:	4b08      	ldr	r3, [pc, #32]	@ (2001287c <HAL_RCCEx_StandbyMSIKRangeConfig+0x38>)
2001285a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2001285e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
20012862:	687b      	ldr	r3, [r7, #4]
20012864:	0c1b      	lsrs	r3, r3, #16
20012866:	4905      	ldr	r1, [pc, #20]	@ (2001287c <HAL_RCCEx_StandbyMSIKRangeConfig+0x38>)
20012868:	4313      	orrs	r3, r2
2001286a:	f8c1 30f4 	str.w	r3, [r1, #244]	@ 0xf4
}
2001286e:	bf00      	nop
20012870:	370c      	adds	r7, #12
20012872:	46bd      	mov	sp, r7
20012874:	f85d 7b04 	ldr.w	r7, [sp], #4
20012878:	4770      	bx	lr
2001287a:	bf00      	nop
2001287c:	46020c00 	.word	0x46020c00

20012880 <HAL_RCCEx_EnableLSECSS>:
  *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
  *         clock with HAL_RCCEx_PeriphCLKConfig().
  * @retval None
  */
void HAL_RCCEx_EnableLSECSS(void)
{
20012880:	b480      	push	{r7}
20012882:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
20012884:	4b06      	ldr	r3, [pc, #24]	@ (200128a0 <HAL_RCCEx_EnableLSECSS+0x20>)
20012886:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001288a:	4a05      	ldr	r2, [pc, #20]	@ (200128a0 <HAL_RCCEx_EnableLSECSS+0x20>)
2001288c:	f043 0320 	orr.w	r3, r3, #32
20012890:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
20012894:	bf00      	nop
20012896:	46bd      	mov	sp, r7
20012898:	f85d 7b04 	ldr.w	r7, [sp], #4
2001289c:	4770      	bx	lr
2001289e:	bf00      	nop
200128a0:	46020c00 	.word	0x46020c00

200128a4 <HAL_RCCEx_DisableLSECSS>:
  * @brief  Disable the LSE Clock Security System.
  * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
  * @retval None
  */
void HAL_RCCEx_DisableLSECSS(void)
{
200128a4:	b480      	push	{r7}
200128a6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
200128a8:	4b06      	ldr	r3, [pc, #24]	@ (200128c4 <HAL_RCCEx_DisableLSECSS+0x20>)
200128aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200128ae:	4a05      	ldr	r2, [pc, #20]	@ (200128c4 <HAL_RCCEx_DisableLSECSS+0x20>)
200128b0:	f023 0320 	bic.w	r3, r3, #32
200128b4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
200128b8:	bf00      	nop
200128ba:	46bd      	mov	sp, r7
200128bc:	f85d 7b04 	ldr.w	r7, [sp], #4
200128c0:	4770      	bx	lr
200128c2:	bf00      	nop
200128c4:	46020c00 	.word	0x46020c00

200128c8 <HAL_RCCEx_EnableLSECSS_IT>:
  * @note   LSE Clock Security System Interrupt is mapped on EXTI line
  *         Not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval None
  */
void HAL_RCCEx_EnableLSECSS_IT(void)
{
200128c8:	b480      	push	{r7}
200128ca:	af00      	add	r7, sp, #0
  /* Enable LSE CSS */
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
200128cc:	4b0d      	ldr	r3, [pc, #52]	@ (20012904 <HAL_RCCEx_EnableLSECSS_IT+0x3c>)
200128ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200128d2:	4a0c      	ldr	r2, [pc, #48]	@ (20012904 <HAL_RCCEx_EnableLSECSS_IT+0x3c>)
200128d4:	f043 0320 	orr.w	r3, r3, #32
200128d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Enable IT on LSECSS EXTI Line */
  SET_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS);
200128dc:	4b0a      	ldr	r3, [pc, #40]	@ (20012908 <HAL_RCCEx_EnableLSECSS_IT+0x40>)
200128de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200128e2:	4a09      	ldr	r2, [pc, #36]	@ (20012908 <HAL_RCCEx_EnableLSECSS_IT+0x40>)
200128e4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
200128e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  /* Enable the RCC LSECSS EXTI Interrupt Rising Edge */
  SET_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS);
200128ec:	4b06      	ldr	r3, [pc, #24]	@ (20012908 <HAL_RCCEx_EnableLSECSS_IT+0x40>)
200128ee:	681b      	ldr	r3, [r3, #0]
200128f0:	4a05      	ldr	r2, [pc, #20]	@ (20012908 <HAL_RCCEx_EnableLSECSS_IT+0x40>)
200128f2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
200128f6:	6013      	str	r3, [r2, #0]
}
200128f8:	bf00      	nop
200128fa:	46bd      	mov	sp, r7
200128fc:	f85d 7b04 	ldr.w	r7, [sp], #4
20012900:	4770      	bx	lr
20012902:	bf00      	nop
20012904:	46020c00 	.word	0x46020c00
20012908:	46022000 	.word	0x46022000

2001290c <HAL_RCCEx_LSECSS_IRQHandler>:
  * @brief Handle the RCC LSE Clock Security System interrupt request.
  * @note  LSECSS EXTI is not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval None
  */
void HAL_RCCEx_LSECSS_IRQHandler(void)
{
2001290c:	b580      	push	{r7, lr}
2001290e:	b082      	sub	sp, #8
20012910:	af00      	add	r7, sp, #0
  uint32_t falling_edge_flag;
  uint32_t rising_edge_flag;

  if (READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) != 0U)
20012912:	4b17      	ldr	r3, [pc, #92]	@ (20012970 <HAL_RCCEx_LSECSS_IRQHandler+0x64>)
20012914:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20012918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2001291c:	2b00      	cmp	r3, #0
2001291e:	d023      	beq.n	20012968 <HAL_RCCEx_LSECSS_IRQHandler+0x5c>
  {
    /* Read Falling Edge flag on LSECSS EXTI interrupt */
    falling_edge_flag = READ_BIT(EXTI->FPR1, RCC_EXTI_LINE_LSECSS);
20012920:	4b14      	ldr	r3, [pc, #80]	@ (20012974 <HAL_RCCEx_LSECSS_IRQHandler+0x68>)
20012922:	691b      	ldr	r3, [r3, #16]
20012924:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20012928:	607b      	str	r3, [r7, #4]

    /* Read Rising Edge flag on LSECSS EXTI interrupt */
    rising_edge_flag = READ_BIT(EXTI->RPR1, RCC_EXTI_LINE_LSECSS);
2001292a:	4b12      	ldr	r3, [pc, #72]	@ (20012974 <HAL_RCCEx_LSECSS_IRQHandler+0x68>)
2001292c:	68db      	ldr	r3, [r3, #12]
2001292e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20012932:	603b      	str	r3, [r7, #0]

    /* Check Rising/falling Edge flag on LSECSS EXTI interrupt */
    if ((falling_edge_flag == RCC_EXTI_LINE_LSECSS) || \
20012934:	687b      	ldr	r3, [r7, #4]
20012936:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2001293a:	d003      	beq.n	20012944 <HAL_RCCEx_LSECSS_IRQHandler+0x38>
2001293c:	683b      	ldr	r3, [r7, #0]
2001293e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20012942:	d10f      	bne.n	20012964 <HAL_RCCEx_LSECSS_IRQHandler+0x58>
        (rising_edge_flag == RCC_EXTI_LINE_LSECSS))
    {
      if (rising_edge_flag == RCC_EXTI_LINE_LSECSS)
20012944:	683b      	ldr	r3, [r7, #0]
20012946:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2001294a:	d103      	bne.n	20012954 <HAL_RCCEx_LSECSS_IRQHandler+0x48>
      {
        /* Clear the RCC LSECSS EXTI Rising Edge flag */
        WRITE_REG(EXTI->RPR1, RCC_EXTI_LINE_LSECSS);
2001294c:	4b09      	ldr	r3, [pc, #36]	@ (20012974 <HAL_RCCEx_LSECSS_IRQHandler+0x68>)
2001294e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
20012952:	60da      	str	r2, [r3, #12]
      }
      if (falling_edge_flag  == RCC_EXTI_LINE_LSECSS)
20012954:	687b      	ldr	r3, [r7, #4]
20012956:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2001295a:	d103      	bne.n	20012964 <HAL_RCCEx_LSECSS_IRQHandler+0x58>
      {
        /* Clear the RCC LSECSS EXTI Falling Edge flag */
        WRITE_REG(EXTI->FPR1, RCC_EXTI_LINE_LSECSS);
2001295c:	4b05      	ldr	r3, [pc, #20]	@ (20012974 <HAL_RCCEx_LSECSS_IRQHandler+0x68>)
2001295e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
20012962:	611a      	str	r2, [r3, #16]
      }
    }
    /* RCC LSECSS interrupt user callback */
    HAL_RCCEx_LSECSS_Callback();
20012964:	f000 f808 	bl	20012978 <HAL_RCCEx_LSECSS_Callback>
  }
}
20012968:	bf00      	nop
2001296a:	3708      	adds	r7, #8
2001296c:	46bd      	mov	sp, r7
2001296e:	bd80      	pop	{r7, pc}
20012970:	46020c00 	.word	0x46020c00
20012974:	46022000 	.word	0x46022000

20012978 <HAL_RCCEx_LSECSS_Callback>:
/**
  * @brief  RCCEx LSE Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_LSECSS_Callback(void)
{
20012978:	b480      	push	{r7}
2001297a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
   */
}
2001297c:	bf00      	nop
2001297e:	46bd      	mov	sp, r7
20012980:	f85d 7b04 	ldr.w	r7, [sp], #4
20012984:	4770      	bx	lr
	...

20012988 <HAL_RCCEx_EnableMSIPLLUNLCK_IT>:
  * @note   MSI PLL Unlock Interrupt is mapped on EXTI line
  *         Not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLUNLCK_IT(void)
{
20012988:	b480      	push	{r7}
2001298a:	af00      	add	r7, sp, #0
  /* Enable IT on MSI PLL Unlock EXTI Line */
  SET_BIT(EXTI->IMR1, RCC_EXTI_LINE_MSIPLLUNLCK);
2001298c:	4b09      	ldr	r3, [pc, #36]	@ (200129b4 <HAL_RCCEx_EnableMSIPLLUNLCK_IT+0x2c>)
2001298e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20012992:	4a08      	ldr	r2, [pc, #32]	@ (200129b4 <HAL_RCCEx_EnableMSIPLLUNLCK_IT+0x2c>)
20012994:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20012998:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  /* Enable the RCC MSI PLL UNLOCK EXTI Interrupt Rising Edge */
  SET_BIT(EXTI->RTSR1, RCC_EXTI_LINE_MSIPLLUNLCK);
2001299c:	4b05      	ldr	r3, [pc, #20]	@ (200129b4 <HAL_RCCEx_EnableMSIPLLUNLCK_IT+0x2c>)
2001299e:	681b      	ldr	r3, [r3, #0]
200129a0:	4a04      	ldr	r2, [pc, #16]	@ (200129b4 <HAL_RCCEx_EnableMSIPLLUNLCK_IT+0x2c>)
200129a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
200129a6:	6013      	str	r3, [r2, #0]
}
200129a8:	bf00      	nop
200129aa:	46bd      	mov	sp, r7
200129ac:	f85d 7b04 	ldr.w	r7, [sp], #4
200129b0:	4770      	bx	lr
200129b2:	bf00      	nop
200129b4:	46022000 	.word	0x46022000

200129b8 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler>:
  * @brief Handle the RCC MSI PLL Unlock interrupt request.
  * @note   Not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval None
  */
void HAL_RCCEx_MSIPLLUNLCK_IRQHandler(void)
{
200129b8:	b580      	push	{r7, lr}
200129ba:	b082      	sub	sp, #8
200129bc:	af00      	add	r7, sp, #0
  uint32_t rising_edge_flag = READ_BIT(EXTI->RPR1, RCC_EXTI_LINE_MSIPLLUNLCK);
200129be:	4b14      	ldr	r3, [pc, #80]	@ (20012a10 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x58>)
200129c0:	68db      	ldr	r3, [r3, #12]
200129c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200129c6:	607b      	str	r3, [r7, #4]
  uint32_t falling_edge_flag = READ_BIT(EXTI->FPR1, RCC_EXTI_LINE_MSIPLLUNLCK);
200129c8:	4b11      	ldr	r3, [pc, #68]	@ (20012a10 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x58>)
200129ca:	691b      	ldr	r3, [r3, #16]
200129cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200129d0:	603b      	str	r3, [r7, #0]

  /* Check Rising/falling Edge flag on MSI PLL UNLOCK EXTI interrupt */
  if ((rising_edge_flag == RCC_EXTI_LINE_MSIPLLUNLCK) || \
200129d2:	687b      	ldr	r3, [r7, #4]
200129d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
200129d8:	d003      	beq.n	200129e2 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x2a>
200129da:	683b      	ldr	r3, [r7, #0]
200129dc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
200129e0:	d111      	bne.n	20012a06 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x4e>
      (falling_edge_flag == RCC_EXTI_LINE_MSIPLLUNLCK))
  {
    if (rising_edge_flag == RCC_EXTI_LINE_MSIPLLUNLCK)
200129e2:	687b      	ldr	r3, [r7, #4]
200129e4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
200129e8:	d103      	bne.n	200129f2 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x3a>
    {
      /* Clear the RCC MSI PLL UNLOCK EXTI Rising Edge flag */
      WRITE_REG(EXTI->RPR1, RCC_EXTI_LINE_MSIPLLUNLCK);
200129ea:	4b09      	ldr	r3, [pc, #36]	@ (20012a10 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x58>)
200129ec:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
200129f0:	60da      	str	r2, [r3, #12]
    }
    if (falling_edge_flag == RCC_EXTI_LINE_MSIPLLUNLCK)
200129f2:	683b      	ldr	r3, [r7, #0]
200129f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
200129f8:	d103      	bne.n	20012a02 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x4a>
    {
      /* Clear the RCC MSI PLL UNLOCK EXTI Falling Edge flag */
      WRITE_REG(EXTI->FPR1, RCC_EXTI_LINE_MSIPLLUNLCK);
200129fa:	4b05      	ldr	r3, [pc, #20]	@ (20012a10 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x58>)
200129fc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
20012a00:	611a      	str	r2, [r3, #16]
    }
    /* RCC MSI PLL Unlock interrupt user callback */
    HAL_RCCEx_MSIPLLUNLCK_Callback();
20012a02:	f000 f807 	bl	20012a14 <HAL_RCCEx_MSIPLLUNLCK_Callback>
  }
}
20012a06:	bf00      	nop
20012a08:	3708      	adds	r7, #8
20012a0a:	46bd      	mov	sp, r7
20012a0c:	bd80      	pop	{r7, pc}
20012a0e:	bf00      	nop
20012a10:	46022000 	.word	0x46022000

20012a14 <HAL_RCCEx_MSIPLLUNLCK_Callback>:
  * @brief  RCCEx RCC MSI PLL Unlock interrupt callback.
  * @note   Not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval none
  */
__weak void HAL_RCCEx_MSIPLLUNLCK_Callback(void)
{
20012a14:	b480      	push	{r7}
20012a16:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_MSIPLLUNLCK_Callback should be implemented in the user file
   */
}
20012a18:	bf00      	nop
20012a1a:	46bd      	mov	sp, r7
20012a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
20012a20:	4770      	bx	lr
	...

20012a24 <HAL_RCCEx_EnableLSCO>:
  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
  * @retval None
  */
void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
{
20012a24:	b580      	push	{r7, lr}
20012a26:	b084      	sub	sp, #16
20012a28:	af00      	add	r7, sp, #0
20012a2a:	6078      	str	r0, [r7, #4]
  FlagStatus       pwrclkchanged = RESET;
20012a2c:	2300      	movs	r3, #0
20012a2e:	73fb      	strb	r3, [r7, #15]
  FlagStatus       backupchanged = RESET;
20012a30:	2300      	movs	r3, #0
20012a32:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));

  /* Update LSCOSEL clock source in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
20012a34:	4b20      	ldr	r3, [pc, #128]	@ (20012ab8 <HAL_RCCEx_EnableLSCO+0x94>)
20012a36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012a3a:	f003 0304 	and.w	r3, r3, #4
20012a3e:	2b00      	cmp	r3, #0
20012a40:	d110      	bne.n	20012a64 <HAL_RCCEx_EnableLSCO+0x40>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
20012a42:	4b1d      	ldr	r3, [pc, #116]	@ (20012ab8 <HAL_RCCEx_EnableLSCO+0x94>)
20012a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012a48:	4a1b      	ldr	r2, [pc, #108]	@ (20012ab8 <HAL_RCCEx_EnableLSCO+0x94>)
20012a4a:	f043 0304 	orr.w	r3, r3, #4
20012a4e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
20012a52:	4b19      	ldr	r3, [pc, #100]	@ (20012ab8 <HAL_RCCEx_EnableLSCO+0x94>)
20012a54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012a58:	f003 0304 	and.w	r3, r3, #4
20012a5c:	60bb      	str	r3, [r7, #8]
20012a5e:	68bb      	ldr	r3, [r7, #8]
    pwrclkchanged = SET;
20012a60:	2301      	movs	r3, #1
20012a62:	73fb      	strb	r3, [r7, #15]
  }
  if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
20012a64:	4b15      	ldr	r3, [pc, #84]	@ (20012abc <HAL_RCCEx_EnableLSCO+0x98>)
20012a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20012a68:	f003 0301 	and.w	r3, r3, #1
20012a6c:	2b00      	cmp	r3, #0
20012a6e:	d103      	bne.n	20012a78 <HAL_RCCEx_EnableLSCO+0x54>
  {
    HAL_PWR_EnableBkUpAccess();
20012a70:	f7f9 fdee 	bl	2000c650 <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
20012a74:	2301      	movs	r3, #1
20012a76:	73bb      	strb	r3, [r7, #14]
  }

  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
20012a78:	4b0f      	ldr	r3, [pc, #60]	@ (20012ab8 <HAL_RCCEx_EnableLSCO+0x94>)
20012a7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20012a7e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
20012a82:	687b      	ldr	r3, [r7, #4]
20012a84:	4313      	orrs	r3, r2
20012a86:	4a0c      	ldr	r2, [pc, #48]	@ (20012ab8 <HAL_RCCEx_EnableLSCO+0x94>)
20012a88:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
20012a8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  if (backupchanged == SET)
20012a90:	7bbb      	ldrb	r3, [r7, #14]
20012a92:	2b01      	cmp	r3, #1
20012a94:	d101      	bne.n	20012a9a <HAL_RCCEx_EnableLSCO+0x76>
  {
    HAL_PWR_DisableBkUpAccess();
20012a96:	f7f9 fdeb 	bl	2000c670 <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
20012a9a:	7bfb      	ldrb	r3, [r7, #15]
20012a9c:	2b01      	cmp	r3, #1
20012a9e:	d107      	bne.n	20012ab0 <HAL_RCCEx_EnableLSCO+0x8c>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
20012aa0:	4b05      	ldr	r3, [pc, #20]	@ (20012ab8 <HAL_RCCEx_EnableLSCO+0x94>)
20012aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012aa6:	4a04      	ldr	r2, [pc, #16]	@ (20012ab8 <HAL_RCCEx_EnableLSCO+0x94>)
20012aa8:	f023 0304 	bic.w	r3, r3, #4
20012aac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }
}
20012ab0:	bf00      	nop
20012ab2:	3710      	adds	r7, #16
20012ab4:	46bd      	mov	sp, r7
20012ab6:	bd80      	pop	{r7, pc}
20012ab8:	46020c00 	.word	0x46020c00
20012abc:	46020800 	.word	0x46020800

20012ac0 <HAL_RCCEx_DisableLSCO>:
/**
  * @brief  Disable the Low Speed clock output.
  * @retval None
  */
void HAL_RCCEx_DisableLSCO(void)
{
20012ac0:	b580      	push	{r7, lr}
20012ac2:	b082      	sub	sp, #8
20012ac4:	af00      	add	r7, sp, #0
  FlagStatus       pwrclkchanged = RESET;
20012ac6:	2300      	movs	r3, #0
20012ac8:	71fb      	strb	r3, [r7, #7]
  FlagStatus       backupchanged = RESET;
20012aca:	2300      	movs	r3, #0
20012acc:	71bb      	strb	r3, [r7, #6]

  /* Update LSCOEN bit in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
20012ace:	4b1f      	ldr	r3, [pc, #124]	@ (20012b4c <HAL_RCCEx_DisableLSCO+0x8c>)
20012ad0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012ad4:	f003 0304 	and.w	r3, r3, #4
20012ad8:	2b00      	cmp	r3, #0
20012ada:	d110      	bne.n	20012afe <HAL_RCCEx_DisableLSCO+0x3e>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
20012adc:	4b1b      	ldr	r3, [pc, #108]	@ (20012b4c <HAL_RCCEx_DisableLSCO+0x8c>)
20012ade:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012ae2:	4a1a      	ldr	r2, [pc, #104]	@ (20012b4c <HAL_RCCEx_DisableLSCO+0x8c>)
20012ae4:	f043 0304 	orr.w	r3, r3, #4
20012ae8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
20012aec:	4b17      	ldr	r3, [pc, #92]	@ (20012b4c <HAL_RCCEx_DisableLSCO+0x8c>)
20012aee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012af2:	f003 0304 	and.w	r3, r3, #4
20012af6:	603b      	str	r3, [r7, #0]
20012af8:	683b      	ldr	r3, [r7, #0]
    pwrclkchanged = SET;
20012afa:	2301      	movs	r3, #1
20012afc:	71fb      	strb	r3, [r7, #7]
  }
  if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
20012afe:	4b14      	ldr	r3, [pc, #80]	@ (20012b50 <HAL_RCCEx_DisableLSCO+0x90>)
20012b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20012b02:	f003 0301 	and.w	r3, r3, #1
20012b06:	2b00      	cmp	r3, #0
20012b08:	d103      	bne.n	20012b12 <HAL_RCCEx_DisableLSCO+0x52>
  {
    /* Enable access to the backup domain */
    HAL_PWR_EnableBkUpAccess();
20012b0a:	f7f9 fda1 	bl	2000c650 <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
20012b0e:	2301      	movs	r3, #1
20012b10:	71bb      	strb	r3, [r7, #6]
  }

  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
20012b12:	4b0e      	ldr	r3, [pc, #56]	@ (20012b4c <HAL_RCCEx_DisableLSCO+0x8c>)
20012b14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20012b18:	4a0c      	ldr	r2, [pc, #48]	@ (20012b4c <HAL_RCCEx_DisableLSCO+0x8c>)
20012b1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
20012b1e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Restore previous configuration */
  if (backupchanged == SET)
20012b22:	79bb      	ldrb	r3, [r7, #6]
20012b24:	2b01      	cmp	r3, #1
20012b26:	d101      	bne.n	20012b2c <HAL_RCCEx_DisableLSCO+0x6c>
  {
    /* Disable access to the backup domain */
    HAL_PWR_DisableBkUpAccess();
20012b28:	f7f9 fda2 	bl	2000c670 <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
20012b2c:	79fb      	ldrb	r3, [r7, #7]
20012b2e:	2b01      	cmp	r3, #1
20012b30:	d107      	bne.n	20012b42 <HAL_RCCEx_DisableLSCO+0x82>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
20012b32:	4b06      	ldr	r3, [pc, #24]	@ (20012b4c <HAL_RCCEx_DisableLSCO+0x8c>)
20012b34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012b38:	4a04      	ldr	r2, [pc, #16]	@ (20012b4c <HAL_RCCEx_DisableLSCO+0x8c>)
20012b3a:	f023 0304 	bic.w	r3, r3, #4
20012b3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }
}
20012b42:	bf00      	nop
20012b44:	3708      	adds	r7, #8
20012b46:	46bd      	mov	sp, r7
20012b48:	bd80      	pop	{r7, pc}
20012b4a:	bf00      	nop
20012b4c:	46020c00 	.word	0x46020c00
20012b50:	46020800 	.word	0x46020800

20012b54 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
20012b54:	b480      	push	{r7}
20012b56:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
20012b58:	4b05      	ldr	r3, [pc, #20]	@ (20012b70 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
20012b5a:	681b      	ldr	r3, [r3, #0]
20012b5c:	4a04      	ldr	r2, [pc, #16]	@ (20012b70 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
20012b5e:	f043 0308 	orr.w	r3, r3, #8
20012b62:	6013      	str	r3, [r2, #0]
}
20012b64:	bf00      	nop
20012b66:	46bd      	mov	sp, r7
20012b68:	f85d 7b04 	ldr.w	r7, [sp], #4
20012b6c:	4770      	bx	lr
20012b6e:	bf00      	nop
20012b70:	46020c00 	.word	0x46020c00

20012b74 <HAL_RCCEx_DisableMSIPLLMode>:
  * @brief  Disable the PLL-mode of the MSI.
  * @note   PLL-mode of the MSI is automatically reset when LSE oscillator is disabled.
  * @retval None
  */
void HAL_RCCEx_DisableMSIPLLMode(void)
{
20012b74:	b480      	push	{r7}
20012b76:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
20012b78:	4b05      	ldr	r3, [pc, #20]	@ (20012b90 <HAL_RCCEx_DisableMSIPLLMode+0x1c>)
20012b7a:	681b      	ldr	r3, [r3, #0]
20012b7c:	4a04      	ldr	r2, [pc, #16]	@ (20012b90 <HAL_RCCEx_DisableMSIPLLMode+0x1c>)
20012b7e:	f023 0308 	bic.w	r3, r3, #8
20012b82:	6013      	str	r3, [r2, #0]
}
20012b84:	bf00      	nop
20012b86:	46bd      	mov	sp, r7
20012b88:	f85d 7b04 	ldr.w	r7, [sp], #4
20012b8c:	4770      	bx	lr
20012b8e:	bf00      	nop
20012b90:	46020c00 	.word	0x46020c00

20012b94 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(const RCC_CRSInitTypeDef *const pInit)
{
20012b94:	b480      	push	{r7}
20012b96:	b085      	sub	sp, #20
20012b98:	af00      	add	r7, sp, #0
20012b9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
20012b9c:	4b1c      	ldr	r3, [pc, #112]	@ (20012c10 <HAL_RCCEx_CRSConfig+0x7c>)
20012b9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20012ba0:	4a1b      	ldr	r2, [pc, #108]	@ (20012c10 <HAL_RCCEx_CRSConfig+0x7c>)
20012ba2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
20012ba6:	6753      	str	r3, [r2, #116]	@ 0x74
  __HAL_RCC_CRS_RELEASE_RESET();
20012ba8:	4b19      	ldr	r3, [pc, #100]	@ (20012c10 <HAL_RCCEx_CRSConfig+0x7c>)
20012baa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20012bac:	4a18      	ldr	r2, [pc, #96]	@ (20012c10 <HAL_RCCEx_CRSConfig+0x7c>)
20012bae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
20012bb2:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
20012bb4:	687b      	ldr	r3, [r7, #4]
20012bb6:	681a      	ldr	r2, [r3, #0]
20012bb8:	687b      	ldr	r3, [r7, #4]
20012bba:	685b      	ldr	r3, [r3, #4]
20012bbc:	431a      	orrs	r2, r3
20012bbe:	687b      	ldr	r3, [r7, #4]
20012bc0:	689b      	ldr	r3, [r3, #8]
20012bc2:	4313      	orrs	r3, r2
20012bc4:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
20012bc6:	687b      	ldr	r3, [r7, #4]
20012bc8:	68db      	ldr	r3, [r3, #12]
20012bca:	68fa      	ldr	r2, [r7, #12]
20012bcc:	4313      	orrs	r3, r2
20012bce:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
20012bd0:	687b      	ldr	r3, [r7, #4]
20012bd2:	691b      	ldr	r3, [r3, #16]
20012bd4:	041b      	lsls	r3, r3, #16
20012bd6:	68fa      	ldr	r2, [r7, #12]
20012bd8:	4313      	orrs	r3, r2
20012bda:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
20012bdc:	4a0d      	ldr	r2, [pc, #52]	@ (20012c14 <HAL_RCCEx_CRSConfig+0x80>)
20012bde:	68fb      	ldr	r3, [r7, #12]
20012be0:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
20012be2:	4b0c      	ldr	r3, [pc, #48]	@ (20012c14 <HAL_RCCEx_CRSConfig+0x80>)
20012be4:	681b      	ldr	r3, [r3, #0]
20012be6:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
20012bea:	687b      	ldr	r3, [r7, #4]
20012bec:	695b      	ldr	r3, [r3, #20]
20012bee:	021b      	lsls	r3, r3, #8
20012bf0:	4908      	ldr	r1, [pc, #32]	@ (20012c14 <HAL_RCCEx_CRSConfig+0x80>)
20012bf2:	4313      	orrs	r3, r2
20012bf4:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
20012bf6:	4b07      	ldr	r3, [pc, #28]	@ (20012c14 <HAL_RCCEx_CRSConfig+0x80>)
20012bf8:	681b      	ldr	r3, [r3, #0]
20012bfa:	4a06      	ldr	r2, [pc, #24]	@ (20012c14 <HAL_RCCEx_CRSConfig+0x80>)
20012bfc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
20012c00:	6013      	str	r3, [r2, #0]
}
20012c02:	bf00      	nop
20012c04:	3714      	adds	r7, #20
20012c06:	46bd      	mov	sp, r7
20012c08:	f85d 7b04 	ldr.w	r7, [sp], #4
20012c0c:	4770      	bx	lr
20012c0e:	bf00      	nop
20012c10:	46020c00 	.word	0x46020c00
20012c14:	40006000 	.word	0x40006000

20012c18 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate>:
/**
  * @brief  Generate the software synchronization event
  * @retval None
  */
void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
{
20012c18:	b480      	push	{r7}
20012c1a:	af00      	add	r7, sp, #0
  SET_BIT(CRS->CR, CRS_CR_SWSYNC);
20012c1c:	4b05      	ldr	r3, [pc, #20]	@ (20012c34 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate+0x1c>)
20012c1e:	681b      	ldr	r3, [r3, #0]
20012c20:	4a04      	ldr	r2, [pc, #16]	@ (20012c34 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate+0x1c>)
20012c22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20012c26:	6013      	str	r3, [r2, #0]
}
20012c28:	bf00      	nop
20012c2a:	46bd      	mov	sp, r7
20012c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
20012c30:	4770      	bx	lr
20012c32:	bf00      	nop
20012c34:	40006000 	.word	0x40006000

20012c38 <HAL_RCCEx_CRSGetSynchronizationInfo>:
  * @brief  Return synchronization info
  * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
{
20012c38:	b480      	push	{r7}
20012c3a:	b083      	sub	sp, #12
20012c3c:	af00      	add	r7, sp, #0
20012c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(pSynchroInfo != (void *) NULL);

  /* Get the reload value */
  pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
20012c40:	4b0e      	ldr	r3, [pc, #56]	@ (20012c7c <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
20012c42:	685b      	ldr	r3, [r3, #4]
20012c44:	b29a      	uxth	r2, r3
20012c46:	687b      	ldr	r3, [r7, #4]
20012c48:	601a      	str	r2, [r3, #0]

  /* Get HSI48 oscillator smooth trimming */
  pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
20012c4a:	4b0c      	ldr	r3, [pc, #48]	@ (20012c7c <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
20012c4c:	681b      	ldr	r3, [r3, #0]
20012c4e:	0a1b      	lsrs	r3, r3, #8
20012c50:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20012c54:	687b      	ldr	r3, [r7, #4]
20012c56:	605a      	str	r2, [r3, #4]

  /* Get Frequency error capture */
  pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
20012c58:	4b08      	ldr	r3, [pc, #32]	@ (20012c7c <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
20012c5a:	689b      	ldr	r3, [r3, #8]
20012c5c:	0c1b      	lsrs	r3, r3, #16
20012c5e:	b29a      	uxth	r2, r3
20012c60:	687b      	ldr	r3, [r7, #4]
20012c62:	609a      	str	r2, [r3, #8]

  /* Get Frequency error direction */
  pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
20012c64:	4b05      	ldr	r3, [pc, #20]	@ (20012c7c <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
20012c66:	689b      	ldr	r3, [r3, #8]
20012c68:	f403 4200 	and.w	r2, r3, #32768	@ 0x8000
20012c6c:	687b      	ldr	r3, [r7, #4]
20012c6e:	60da      	str	r2, [r3, #12]
}
20012c70:	bf00      	nop
20012c72:	370c      	adds	r7, #12
20012c74:	46bd      	mov	sp, r7
20012c76:	f85d 7b04 	ldr.w	r7, [sp], #4
20012c7a:	4770      	bx	lr
20012c7c:	40006000 	.word	0x40006000

20012c80 <HAL_RCCEx_CRSWaitSynchronization>:
  *            @arg @ref RCC_CRS_SYNCERR
  *            @arg @ref RCC_CRS_SYNCMISS
  *            @arg @ref RCC_CRS_TRIMOVF
  */
uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
{
20012c80:	b580      	push	{r7, lr}
20012c82:	b084      	sub	sp, #16
20012c84:	af00      	add	r7, sp, #0
20012c86:	6078      	str	r0, [r7, #4]
  uint32_t crsstatus = RCC_CRS_NONE;
20012c88:	2300      	movs	r3, #0
20012c8a:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
20012c8c:	f7ef fe3a 	bl	20002904 <HAL_GetTick>
20012c90:	60b8      	str	r0, [r7, #8]

  /* Wait for CRS flag or timeout detection */
  do
  {
    if (Timeout != HAL_MAX_DELAY)
20012c92:	687b      	ldr	r3, [r7, #4]
20012c94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
20012c98:	d00c      	beq.n	20012cb4 <HAL_RCCEx_CRSWaitSynchronization+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
20012c9a:	f7ef fe33 	bl	20002904 <HAL_GetTick>
20012c9e:	4602      	mov	r2, r0
20012ca0:	68bb      	ldr	r3, [r7, #8]
20012ca2:	1ad3      	subs	r3, r2, r3
20012ca4:	687a      	ldr	r2, [r7, #4]
20012ca6:	429a      	cmp	r2, r3
20012ca8:	d302      	bcc.n	20012cb0 <HAL_RCCEx_CRSWaitSynchronization+0x30>
20012caa:	687b      	ldr	r3, [r7, #4]
20012cac:	2b00      	cmp	r3, #0
20012cae:	d101      	bne.n	20012cb4 <HAL_RCCEx_CRSWaitSynchronization+0x34>
      {
        crsstatus = RCC_CRS_TIMEOUT;
20012cb0:	2301      	movs	r3, #1
20012cb2:	60fb      	str	r3, [r7, #12]
      }
    }
    /* Check CRS SYNCOK flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
20012cb4:	4b2a      	ldr	r3, [pc, #168]	@ (20012d60 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012cb6:	689b      	ldr	r3, [r3, #8]
20012cb8:	f003 0301 	and.w	r3, r3, #1
20012cbc:	2b01      	cmp	r3, #1
20012cbe:	d106      	bne.n	20012cce <HAL_RCCEx_CRSWaitSynchronization+0x4e>
    {
      /* CRS SYNC event OK */
      crsstatus |= RCC_CRS_SYNCOK;
20012cc0:	68fb      	ldr	r3, [r7, #12]
20012cc2:	f043 0302 	orr.w	r3, r3, #2
20012cc6:	60fb      	str	r3, [r7, #12]

      /* Clear CRS SYNC event OK bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
20012cc8:	4b25      	ldr	r3, [pc, #148]	@ (20012d60 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012cca:	2201      	movs	r2, #1
20012ccc:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS SYNCWARN flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
20012cce:	4b24      	ldr	r3, [pc, #144]	@ (20012d60 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012cd0:	689b      	ldr	r3, [r3, #8]
20012cd2:	f003 0302 	and.w	r3, r3, #2
20012cd6:	2b02      	cmp	r3, #2
20012cd8:	d106      	bne.n	20012ce8 <HAL_RCCEx_CRSWaitSynchronization+0x68>
    {
      /* CRS SYNC warning */
      crsstatus |= RCC_CRS_SYNCWARN;
20012cda:	68fb      	ldr	r3, [r7, #12]
20012cdc:	f043 0304 	orr.w	r3, r3, #4
20012ce0:	60fb      	str	r3, [r7, #12]

      /* Clear CRS SYNCWARN bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
20012ce2:	4b1f      	ldr	r3, [pc, #124]	@ (20012d60 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012ce4:	2202      	movs	r2, #2
20012ce6:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS TRIM overflow flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
20012ce8:	4b1d      	ldr	r3, [pc, #116]	@ (20012d60 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012cea:	689b      	ldr	r3, [r3, #8]
20012cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012cf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20012cf4:	d106      	bne.n	20012d04 <HAL_RCCEx_CRSWaitSynchronization+0x84>
    {
      /* CRS SYNC Error */
      crsstatus |= RCC_CRS_TRIMOVF;
20012cf6:	68fb      	ldr	r3, [r7, #12]
20012cf8:	f043 0320 	orr.w	r3, r3, #32
20012cfc:	60fb      	str	r3, [r7, #12]

      /* Clear CRS Error bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
20012cfe:	4b18      	ldr	r3, [pc, #96]	@ (20012d60 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012d00:	2204      	movs	r2, #4
20012d02:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS Error flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
20012d04:	4b16      	ldr	r3, [pc, #88]	@ (20012d60 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012d06:	689b      	ldr	r3, [r3, #8]
20012d08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20012d0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20012d10:	d106      	bne.n	20012d20 <HAL_RCCEx_CRSWaitSynchronization+0xa0>
    {
      /* CRS SYNC Error */
      crsstatus |= RCC_CRS_SYNCERR;
20012d12:	68fb      	ldr	r3, [r7, #12]
20012d14:	f043 0308 	orr.w	r3, r3, #8
20012d18:	60fb      	str	r3, [r7, #12]

      /* Clear CRS Error bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
20012d1a:	4b11      	ldr	r3, [pc, #68]	@ (20012d60 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012d1c:	2204      	movs	r2, #4
20012d1e:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS SYNC Missed flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
20012d20:	4b0f      	ldr	r3, [pc, #60]	@ (20012d60 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012d22:	689b      	ldr	r3, [r3, #8]
20012d24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20012d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20012d2c:	d106      	bne.n	20012d3c <HAL_RCCEx_CRSWaitSynchronization+0xbc>
    {
      /* CRS SYNC Missed */
      crsstatus |= RCC_CRS_SYNCMISS;
20012d2e:	68fb      	ldr	r3, [r7, #12]
20012d30:	f043 0310 	orr.w	r3, r3, #16
20012d34:	60fb      	str	r3, [r7, #12]

      /* Clear CRS SYNC Missed bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
20012d36:	4b0a      	ldr	r3, [pc, #40]	@ (20012d60 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012d38:	2204      	movs	r2, #4
20012d3a:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS Expected SYNC flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
20012d3c:	4b08      	ldr	r3, [pc, #32]	@ (20012d60 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012d3e:	689b      	ldr	r3, [r3, #8]
20012d40:	f003 0308 	and.w	r3, r3, #8
20012d44:	2b08      	cmp	r3, #8
20012d46:	d102      	bne.n	20012d4e <HAL_RCCEx_CRSWaitSynchronization+0xce>
    {
      /* frequency error counter reached a zero value */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
20012d48:	4b05      	ldr	r3, [pc, #20]	@ (20012d60 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012d4a:	2208      	movs	r2, #8
20012d4c:	60da      	str	r2, [r3, #12]
    }
  } while (RCC_CRS_NONE == crsstatus);
20012d4e:	68fb      	ldr	r3, [r7, #12]
20012d50:	2b00      	cmp	r3, #0
20012d52:	d09e      	beq.n	20012c92 <HAL_RCCEx_CRSWaitSynchronization+0x12>

  return crsstatus;
20012d54:	68fb      	ldr	r3, [r7, #12]
}
20012d56:	4618      	mov	r0, r3
20012d58:	3710      	adds	r7, #16
20012d5a:	46bd      	mov	sp, r7
20012d5c:	bd80      	pop	{r7, pc}
20012d5e:	bf00      	nop
20012d60:	40006000 	.word	0x40006000

20012d64 <HAL_RCCEx_CRS_IRQHandler>:
/**
  * @brief Handle the Clock Recovery System interrupt request.
  * @retval None
  */
void HAL_RCCEx_CRS_IRQHandler(void)
{
20012d64:	b580      	push	{r7, lr}
20012d66:	b084      	sub	sp, #16
20012d68:	af00      	add	r7, sp, #0
  uint32_t crserror = RCC_CRS_NONE;
20012d6a:	2300      	movs	r3, #0
20012d6c:	60fb      	str	r3, [r7, #12]
  /* Get current IT flags and IT sources values */
  uint32_t itflags = READ_REG(CRS->ISR);
20012d6e:	4b33      	ldr	r3, [pc, #204]	@ (20012e3c <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012d70:	689b      	ldr	r3, [r3, #8]
20012d72:	60bb      	str	r3, [r7, #8]
  uint32_t itsources = READ_REG(CRS->CR);
20012d74:	4b31      	ldr	r3, [pc, #196]	@ (20012e3c <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012d76:	681b      	ldr	r3, [r3, #0]
20012d78:	607b      	str	r3, [r7, #4]

  /* Check CRS SYNCOK flag  */
  if (((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
20012d7a:	68bb      	ldr	r3, [r7, #8]
20012d7c:	f003 0301 	and.w	r3, r3, #1
20012d80:	2b00      	cmp	r3, #0
20012d82:	d00a      	beq.n	20012d9a <HAL_RCCEx_CRS_IRQHandler+0x36>
20012d84:	687b      	ldr	r3, [r7, #4]
20012d86:	f003 0301 	and.w	r3, r3, #1
20012d8a:	2b00      	cmp	r3, #0
20012d8c:	d005      	beq.n	20012d9a <HAL_RCCEx_CRS_IRQHandler+0x36>
  {
    /* Clear CRS SYNC event OK flag */
    WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
20012d8e:	4b2b      	ldr	r3, [pc, #172]	@ (20012e3c <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012d90:	2201      	movs	r2, #1
20012d92:	60da      	str	r2, [r3, #12]

    /* user callback */
    HAL_RCCEx_CRS_SyncOkCallback();
20012d94:	f000 f854 	bl	20012e40 <HAL_RCCEx_CRS_SyncOkCallback>
20012d98:	e04b      	b.n	20012e32 <HAL_RCCEx_CRS_IRQHandler+0xce>
  }
  /* Check CRS SYNCWARN flag  */
  else if (((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
20012d9a:	68bb      	ldr	r3, [r7, #8]
20012d9c:	f003 0302 	and.w	r3, r3, #2
20012da0:	2b00      	cmp	r3, #0
20012da2:	d00a      	beq.n	20012dba <HAL_RCCEx_CRS_IRQHandler+0x56>
20012da4:	687b      	ldr	r3, [r7, #4]
20012da6:	f003 0302 	and.w	r3, r3, #2
20012daa:	2b00      	cmp	r3, #0
20012dac:	d005      	beq.n	20012dba <HAL_RCCEx_CRS_IRQHandler+0x56>
  {
    /* Clear CRS SYNCWARN flag */
    WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
20012dae:	4b23      	ldr	r3, [pc, #140]	@ (20012e3c <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012db0:	2202      	movs	r2, #2
20012db2:	60da      	str	r2, [r3, #12]

    /* user callback */
    HAL_RCCEx_CRS_SyncWarnCallback();
20012db4:	f000 f84b 	bl	20012e4e <HAL_RCCEx_CRS_SyncWarnCallback>
20012db8:	e03b      	b.n	20012e32 <HAL_RCCEx_CRS_IRQHandler+0xce>
  }
  /* Check CRS Expected SYNC flag  */
  else if (((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
20012dba:	68bb      	ldr	r3, [r7, #8]
20012dbc:	f003 0308 	and.w	r3, r3, #8
20012dc0:	2b00      	cmp	r3, #0
20012dc2:	d00a      	beq.n	20012dda <HAL_RCCEx_CRS_IRQHandler+0x76>
20012dc4:	687b      	ldr	r3, [r7, #4]
20012dc6:	f003 0308 	and.w	r3, r3, #8
20012dca:	2b00      	cmp	r3, #0
20012dcc:	d005      	beq.n	20012dda <HAL_RCCEx_CRS_IRQHandler+0x76>
  {
    /* frequency error counter reached a zero value */
    WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
20012dce:	4b1b      	ldr	r3, [pc, #108]	@ (20012e3c <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012dd0:	2208      	movs	r2, #8
20012dd2:	60da      	str	r2, [r3, #12]

    /* user callback */
    HAL_RCCEx_CRS_ExpectedSyncCallback();
20012dd4:	f000 f842 	bl	20012e5c <HAL_RCCEx_CRS_ExpectedSyncCallback>
20012dd8:	e02b      	b.n	20012e32 <HAL_RCCEx_CRS_IRQHandler+0xce>
  }
  /* Check CRS Error flags  */
  else
  {
    if (((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
20012dda:	68bb      	ldr	r3, [r7, #8]
20012ddc:	f003 0304 	and.w	r3, r3, #4
20012de0:	2b00      	cmp	r3, #0
20012de2:	d026      	beq.n	20012e32 <HAL_RCCEx_CRS_IRQHandler+0xce>
20012de4:	687b      	ldr	r3, [r7, #4]
20012de6:	f003 0304 	and.w	r3, r3, #4
20012dea:	2b00      	cmp	r3, #0
20012dec:	d021      	beq.n	20012e32 <HAL_RCCEx_CRS_IRQHandler+0xce>
    {
      if ((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
20012dee:	68bb      	ldr	r3, [r7, #8]
20012df0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20012df4:	2b00      	cmp	r3, #0
20012df6:	d003      	beq.n	20012e00 <HAL_RCCEx_CRS_IRQHandler+0x9c>
      {
        crserror |= RCC_CRS_SYNCERR;
20012df8:	68fb      	ldr	r3, [r7, #12]
20012dfa:	f043 0308 	orr.w	r3, r3, #8
20012dfe:	60fb      	str	r3, [r7, #12]
      }
      if ((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
20012e00:	68bb      	ldr	r3, [r7, #8]
20012e02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20012e06:	2b00      	cmp	r3, #0
20012e08:	d003      	beq.n	20012e12 <HAL_RCCEx_CRS_IRQHandler+0xae>
      {
        crserror |= RCC_CRS_SYNCMISS;
20012e0a:	68fb      	ldr	r3, [r7, #12]
20012e0c:	f043 0310 	orr.w	r3, r3, #16
20012e10:	60fb      	str	r3, [r7, #12]
      }
      if ((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
20012e12:	68bb      	ldr	r3, [r7, #8]
20012e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012e18:	2b00      	cmp	r3, #0
20012e1a:	d003      	beq.n	20012e24 <HAL_RCCEx_CRS_IRQHandler+0xc0>
      {
        crserror |= RCC_CRS_TRIMOVF;
20012e1c:	68fb      	ldr	r3, [r7, #12]
20012e1e:	f043 0320 	orr.w	r3, r3, #32
20012e22:	60fb      	str	r3, [r7, #12]
      }

      /* Clear CRS Error flags */
      WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
20012e24:	4b05      	ldr	r3, [pc, #20]	@ (20012e3c <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012e26:	2204      	movs	r2, #4
20012e28:	60da      	str	r2, [r3, #12]

      /* user error callback */
      HAL_RCCEx_CRS_ErrorCallback(crserror);
20012e2a:	68f8      	ldr	r0, [r7, #12]
20012e2c:	f000 f81d 	bl	20012e6a <HAL_RCCEx_CRS_ErrorCallback>
    }
  }
}
20012e30:	e7ff      	b.n	20012e32 <HAL_RCCEx_CRS_IRQHandler+0xce>
20012e32:	bf00      	nop
20012e34:	3710      	adds	r7, #16
20012e36:	46bd      	mov	sp, r7
20012e38:	bd80      	pop	{r7, pc}
20012e3a:	bf00      	nop
20012e3c:	40006000 	.word	0x40006000

20012e40 <HAL_RCCEx_CRS_SyncOkCallback>:
/**
  * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_CRS_SyncOkCallback(void)
{
20012e40:	b480      	push	{r7}
20012e42:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
   */
}
20012e44:	bf00      	nop
20012e46:	46bd      	mov	sp, r7
20012e48:	f85d 7b04 	ldr.w	r7, [sp], #4
20012e4c:	4770      	bx	lr

20012e4e <HAL_RCCEx_CRS_SyncWarnCallback>:
/**
  * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
{
20012e4e:	b480      	push	{r7}
20012e50:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
   */
}
20012e52:	bf00      	nop
20012e54:	46bd      	mov	sp, r7
20012e56:	f85d 7b04 	ldr.w	r7, [sp], #4
20012e5a:	4770      	bx	lr

20012e5c <HAL_RCCEx_CRS_ExpectedSyncCallback>:
/**
  * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
{
20012e5c:	b480      	push	{r7}
20012e5e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
   */
}
20012e60:	bf00      	nop
20012e62:	46bd      	mov	sp, r7
20012e64:	f85d 7b04 	ldr.w	r7, [sp], #4
20012e68:	4770      	bx	lr

20012e6a <HAL_RCCEx_CRS_ErrorCallback>:
  *           @arg @ref RCC_CRS_SYNCMISS
  *           @arg @ref RCC_CRS_TRIMOVF
  * @retval none
  */
__weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
{
20012e6a:	b480      	push	{r7}
20012e6c:	b083      	sub	sp, #12
20012e6e:	af00      	add	r7, sp, #0
20012e70:	6078      	str	r0, [r7, #4]
  UNUSED(Error);

  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
   */
}
20012e72:	bf00      	nop
20012e74:	370c      	adds	r7, #12
20012e76:	46bd      	mov	sp, r7
20012e78:	f85d 7b04 	ldr.w	r7, [sp], #4
20012e7c:	4770      	bx	lr
	...

20012e80 <RCCEx_PLLSource_Enable>:
  *                             RCC_PLLSOURCE_HSE
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSource_Enable(uint32_t PllSource)
{
20012e80:	b580      	push	{r7, lr}
20012e82:	b084      	sub	sp, #16
20012e84:	af00      	add	r7, sp, #0
20012e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
20012e88:	2300      	movs	r3, #0
20012e8a:	73fb      	strb	r3, [r7, #15]

  switch (PllSource)
20012e8c:	687b      	ldr	r3, [r7, #4]
20012e8e:	2b03      	cmp	r3, #3
20012e90:	d04d      	beq.n	20012f2e <RCCEx_PLLSource_Enable+0xae>
20012e92:	687b      	ldr	r3, [r7, #4]
20012e94:	2b03      	cmp	r3, #3
20012e96:	d86c      	bhi.n	20012f72 <RCCEx_PLLSource_Enable+0xf2>
20012e98:	687b      	ldr	r3, [r7, #4]
20012e9a:	2b01      	cmp	r3, #1
20012e9c:	d003      	beq.n	20012ea6 <RCCEx_PLLSource_Enable+0x26>
20012e9e:	687b      	ldr	r3, [r7, #4]
20012ea0:	2b02      	cmp	r3, #2
20012ea2:	d022      	beq.n	20012eea <RCCEx_PLLSource_Enable+0x6a>
20012ea4:	e065      	b.n	20012f72 <RCCEx_PLLSource_Enable+0xf2>
  {
    case RCC_PLLSOURCE_MSI:
      /* Check whether MSI in not ready and enable it */
      if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
20012ea6:	4b39      	ldr	r3, [pc, #228]	@ (20012f8c <RCCEx_PLLSource_Enable+0x10c>)
20012ea8:	681b      	ldr	r3, [r3, #0]
20012eaa:	f003 0304 	and.w	r3, r3, #4
20012eae:	2b00      	cmp	r3, #0
20012eb0:	d162      	bne.n	20012f78 <RCCEx_PLLSource_Enable+0xf8>
      {
        /* Enable the Internal Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
20012eb2:	4b36      	ldr	r3, [pc, #216]	@ (20012f8c <RCCEx_PLLSource_Enable+0x10c>)
20012eb4:	681b      	ldr	r3, [r3, #0]
20012eb6:	4a35      	ldr	r2, [pc, #212]	@ (20012f8c <RCCEx_PLLSource_Enable+0x10c>)
20012eb8:	f043 0301 	orr.w	r3, r3, #1
20012ebc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
20012ebe:	f7ef fd21 	bl	20002904 <HAL_GetTick>
20012ec2:	60b8      	str	r0, [r7, #8]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
20012ec4:	e00a      	b.n	20012edc <RCCEx_PLLSource_Enable+0x5c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
20012ec6:	f7ef fd1d 	bl	20002904 <HAL_GetTick>
20012eca:	4602      	mov	r2, r0
20012ecc:	68bb      	ldr	r3, [r7, #8]
20012ece:	1ad3      	subs	r3, r2, r3
20012ed0:	2b02      	cmp	r3, #2
20012ed2:	d903      	bls.n	20012edc <RCCEx_PLLSource_Enable+0x5c>
          {
            status = HAL_TIMEOUT;
20012ed4:	2303      	movs	r3, #3
20012ed6:	73fb      	strb	r3, [r7, #15]
            break;
20012ed8:	bf00      	nop
          }
        }
      }
      break;
20012eda:	e04d      	b.n	20012f78 <RCCEx_PLLSource_Enable+0xf8>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
20012edc:	4b2b      	ldr	r3, [pc, #172]	@ (20012f8c <RCCEx_PLLSource_Enable+0x10c>)
20012ede:	681b      	ldr	r3, [r3, #0]
20012ee0:	f003 0304 	and.w	r3, r3, #4
20012ee4:	2b00      	cmp	r3, #0
20012ee6:	d0ee      	beq.n	20012ec6 <RCCEx_PLLSource_Enable+0x46>
      break;
20012ee8:	e046      	b.n	20012f78 <RCCEx_PLLSource_Enable+0xf8>

    case RCC_PLLSOURCE_HSI:
      /* Check whether HSI in not ready and enable it */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20012eea:	4b28      	ldr	r3, [pc, #160]	@ (20012f8c <RCCEx_PLLSource_Enable+0x10c>)
20012eec:	681b      	ldr	r3, [r3, #0]
20012eee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012ef2:	2b00      	cmp	r3, #0
20012ef4:	d142      	bne.n	20012f7c <RCCEx_PLLSource_Enable+0xfc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
20012ef6:	4b25      	ldr	r3, [pc, #148]	@ (20012f8c <RCCEx_PLLSource_Enable+0x10c>)
20012ef8:	681b      	ldr	r3, [r3, #0]
20012efa:	4a24      	ldr	r2, [pc, #144]	@ (20012f8c <RCCEx_PLLSource_Enable+0x10c>)
20012efc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20012f00:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
20012f02:	f7ef fcff 	bl	20002904 <HAL_GetTick>
20012f06:	60b8      	str	r0, [r7, #8]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20012f08:	e00a      	b.n	20012f20 <RCCEx_PLLSource_Enable+0xa0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
20012f0a:	f7ef fcfb 	bl	20002904 <HAL_GetTick>
20012f0e:	4602      	mov	r2, r0
20012f10:	68bb      	ldr	r3, [r7, #8]
20012f12:	1ad3      	subs	r3, r2, r3
20012f14:	2b02      	cmp	r3, #2
20012f16:	d903      	bls.n	20012f20 <RCCEx_PLLSource_Enable+0xa0>
          {
            status = HAL_TIMEOUT;
20012f18:	2303      	movs	r3, #3
20012f1a:	73fb      	strb	r3, [r7, #15]
            break;
20012f1c:	bf00      	nop
          }
        }
      }
      break;
20012f1e:	e02d      	b.n	20012f7c <RCCEx_PLLSource_Enable+0xfc>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20012f20:	4b1a      	ldr	r3, [pc, #104]	@ (20012f8c <RCCEx_PLLSource_Enable+0x10c>)
20012f22:	681b      	ldr	r3, [r3, #0]
20012f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012f28:	2b00      	cmp	r3, #0
20012f2a:	d0ee      	beq.n	20012f0a <RCCEx_PLLSource_Enable+0x8a>
      break;
20012f2c:	e026      	b.n	20012f7c <RCCEx_PLLSource_Enable+0xfc>

    case RCC_PLLSOURCE_HSE:
      /* Check whether HSE in not ready and enable it */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
20012f2e:	4b17      	ldr	r3, [pc, #92]	@ (20012f8c <RCCEx_PLLSource_Enable+0x10c>)
20012f30:	681b      	ldr	r3, [r3, #0]
20012f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20012f36:	2b00      	cmp	r3, #0
20012f38:	d122      	bne.n	20012f80 <RCCEx_PLLSource_Enable+0x100>
      {
        /* Enable the External High Speed oscillator (HSE) */
        SET_BIT(RCC->CR, RCC_CR_HSEON);
20012f3a:	4b14      	ldr	r3, [pc, #80]	@ (20012f8c <RCCEx_PLLSource_Enable+0x10c>)
20012f3c:	681b      	ldr	r3, [r3, #0]
20012f3e:	4a13      	ldr	r2, [pc, #76]	@ (20012f8c <RCCEx_PLLSource_Enable+0x10c>)
20012f40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20012f44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20012f46:	f7ef fcdd 	bl	20002904 <HAL_GetTick>
20012f4a:	60b8      	str	r0, [r7, #8]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
20012f4c:	e00a      	b.n	20012f64 <RCCEx_PLLSource_Enable+0xe4>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
20012f4e:	f7ef fcd9 	bl	20002904 <HAL_GetTick>
20012f52:	4602      	mov	r2, r0
20012f54:	68bb      	ldr	r3, [r7, #8]
20012f56:	1ad3      	subs	r3, r2, r3
20012f58:	2b64      	cmp	r3, #100	@ 0x64
20012f5a:	d903      	bls.n	20012f64 <RCCEx_PLLSource_Enable+0xe4>
          {
            status = HAL_TIMEOUT;
20012f5c:	2303      	movs	r3, #3
20012f5e:	73fb      	strb	r3, [r7, #15]
            break;
20012f60:	bf00      	nop
          }
        }
      }
      break;
20012f62:	e00d      	b.n	20012f80 <RCCEx_PLLSource_Enable+0x100>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
20012f64:	4b09      	ldr	r3, [pc, #36]	@ (20012f8c <RCCEx_PLLSource_Enable+0x10c>)
20012f66:	681b      	ldr	r3, [r3, #0]
20012f68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20012f6c:	2b00      	cmp	r3, #0
20012f6e:	d0ee      	beq.n	20012f4e <RCCEx_PLLSource_Enable+0xce>
      break;
20012f70:	e006      	b.n	20012f80 <RCCEx_PLLSource_Enable+0x100>

    default:
      status = HAL_ERROR;
20012f72:	2301      	movs	r3, #1
20012f74:	73fb      	strb	r3, [r7, #15]
      break;
20012f76:	e004      	b.n	20012f82 <RCCEx_PLLSource_Enable+0x102>
      break;
20012f78:	bf00      	nop
20012f7a:	e002      	b.n	20012f82 <RCCEx_PLLSource_Enable+0x102>
      break;
20012f7c:	bf00      	nop
20012f7e:	e000      	b.n	20012f82 <RCCEx_PLLSource_Enable+0x102>
      break;
20012f80:	bf00      	nop
  }

  return status;
20012f82:	7bfb      	ldrb	r3, [r7, #15]
}
20012f84:	4618      	mov	r0, r3
20012f86:	3710      	adds	r7, #16
20012f88:	46bd      	mov	sp, r7
20012f8a:	bd80      	pop	{r7, pc}
20012f8c:	46020c00 	.word	0x46020c00

20012f90 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
20012f90:	b580      	push	{r7, lr}
20012f92:	b084      	sub	sp, #16
20012f94:	af00      	add	r7, sp, #0
20012f96:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
20012f98:	4b47      	ldr	r3, [pc, #284]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20012f9a:	681b      	ldr	r3, [r3, #0]
20012f9c:	4a46      	ldr	r2, [pc, #280]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20012f9e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20012fa2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20012fa4:	f7ef fcae 	bl	20002904 <HAL_GetTick>
20012fa8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
20012faa:	e008      	b.n	20012fbe <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
20012fac:	f7ef fcaa 	bl	20002904 <HAL_GetTick>
20012fb0:	4602      	mov	r2, r0
20012fb2:	68fb      	ldr	r3, [r7, #12]
20012fb4:	1ad3      	subs	r3, r2, r3
20012fb6:	2b02      	cmp	r3, #2
20012fb8:	d901      	bls.n	20012fbe <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
20012fba:	2303      	movs	r3, #3
20012fbc:	e077      	b.n	200130ae <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
20012fbe:	4b3e      	ldr	r3, [pc, #248]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20012fc0:	681b      	ldr	r3, [r3, #0]
20012fc2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20012fc6:	2b00      	cmp	r3, #0
20012fc8:	d1f0      	bne.n	20012fac <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
20012fca:	4b3b      	ldr	r3, [pc, #236]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20012fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20012fce:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
20012fd2:	f023 0303 	bic.w	r3, r3, #3
20012fd6:	687a      	ldr	r2, [r7, #4]
20012fd8:	6811      	ldr	r1, [r2, #0]
20012fda:	687a      	ldr	r2, [r7, #4]
20012fdc:	6852      	ldr	r2, [r2, #4]
20012fde:	3a01      	subs	r2, #1
20012fe0:	0212      	lsls	r2, r2, #8
20012fe2:	430a      	orrs	r2, r1
20012fe4:	4934      	ldr	r1, [pc, #208]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20012fe6:	4313      	orrs	r3, r2
20012fe8:	62cb      	str	r3, [r1, #44]	@ 0x2c
20012fea:	4b33      	ldr	r3, [pc, #204]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20012fec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
20012fee:	4b33      	ldr	r3, [pc, #204]	@ (200130bc <RCCEx_PLL2_Config+0x12c>)
20012ff0:	4013      	ands	r3, r2
20012ff2:	687a      	ldr	r2, [r7, #4]
20012ff4:	6892      	ldr	r2, [r2, #8]
20012ff6:	3a01      	subs	r2, #1
20012ff8:	f3c2 0108 	ubfx	r1, r2, #0, #9
20012ffc:	687a      	ldr	r2, [r7, #4]
20012ffe:	68d2      	ldr	r2, [r2, #12]
20013000:	3a01      	subs	r2, #1
20013002:	0252      	lsls	r2, r2, #9
20013004:	b292      	uxth	r2, r2
20013006:	4311      	orrs	r1, r2
20013008:	687a      	ldr	r2, [r7, #4]
2001300a:	6912      	ldr	r2, [r2, #16]
2001300c:	3a01      	subs	r2, #1
2001300e:	0412      	lsls	r2, r2, #16
20013010:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
20013014:	4311      	orrs	r1, r2
20013016:	687a      	ldr	r2, [r7, #4]
20013018:	6952      	ldr	r2, [r2, #20]
2001301a:	3a01      	subs	r2, #1
2001301c:	0612      	lsls	r2, r2, #24
2001301e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
20013022:	430a      	orrs	r2, r1
20013024:	4924      	ldr	r1, [pc, #144]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20013026:	4313      	orrs	r3, r2
20013028:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
2001302a:	4b23      	ldr	r3, [pc, #140]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
2001302c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001302e:	f023 020c 	bic.w	r2, r3, #12
20013032:	687b      	ldr	r3, [r7, #4]
20013034:	699b      	ldr	r3, [r3, #24]
20013036:	4920      	ldr	r1, [pc, #128]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20013038:	4313      	orrs	r3, r2
2001303a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
2001303c:	4b1e      	ldr	r3, [pc, #120]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
2001303e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
20013040:	687b      	ldr	r3, [r7, #4]
20013042:	6a1b      	ldr	r3, [r3, #32]
20013044:	491c      	ldr	r1, [pc, #112]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20013046:	4313      	orrs	r3, r2
20013048:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
2001304a:	4b1b      	ldr	r3, [pc, #108]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
2001304c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001304e:	4a1a      	ldr	r2, [pc, #104]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20013050:	f023 0310 	bic.w	r3, r3, #16
20013054:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
20013056:	4b18      	ldr	r3, [pc, #96]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20013058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2001305a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
2001305e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
20013062:	687a      	ldr	r2, [r7, #4]
20013064:	69d2      	ldr	r2, [r2, #28]
20013066:	00d2      	lsls	r2, r2, #3
20013068:	4913      	ldr	r1, [pc, #76]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
2001306a:	4313      	orrs	r3, r2
2001306c:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
2001306e:	4b12      	ldr	r3, [pc, #72]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20013070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20013072:	4a11      	ldr	r2, [pc, #68]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20013074:	f043 0310 	orr.w	r3, r3, #16
20013078:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
2001307a:	4b0f      	ldr	r3, [pc, #60]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
2001307c:	681b      	ldr	r3, [r3, #0]
2001307e:	4a0e      	ldr	r2, [pc, #56]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
20013080:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
20013084:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20013086:	f7ef fc3d 	bl	20002904 <HAL_GetTick>
2001308a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
2001308c:	e008      	b.n	200130a0 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
2001308e:	f7ef fc39 	bl	20002904 <HAL_GetTick>
20013092:	4602      	mov	r2, r0
20013094:	68fb      	ldr	r3, [r7, #12]
20013096:	1ad3      	subs	r3, r2, r3
20013098:	2b02      	cmp	r3, #2
2001309a:	d901      	bls.n	200130a0 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
2001309c:	2303      	movs	r3, #3
2001309e:	e006      	b.n	200130ae <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
200130a0:	4b05      	ldr	r3, [pc, #20]	@ (200130b8 <RCCEx_PLL2_Config+0x128>)
200130a2:	681b      	ldr	r3, [r3, #0]
200130a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200130a8:	2b00      	cmp	r3, #0
200130aa:	d0f0      	beq.n	2001308e <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
200130ac:	2300      	movs	r3, #0

}
200130ae:	4618      	mov	r0, r3
200130b0:	3710      	adds	r7, #16
200130b2:	46bd      	mov	sp, r7
200130b4:	bd80      	pop	{r7, pc}
200130b6:	bf00      	nop
200130b8:	46020c00 	.word	0x46020c00
200130bc:	80800000 	.word	0x80800000

200130c0 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
200130c0:	b580      	push	{r7, lr}
200130c2:	b084      	sub	sp, #16
200130c4:	af00      	add	r7, sp, #0
200130c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
200130c8:	4b47      	ldr	r3, [pc, #284]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
200130ca:	681b      	ldr	r3, [r3, #0]
200130cc:	4a46      	ldr	r2, [pc, #280]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
200130ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
200130d2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
200130d4:	f7ef fc16 	bl	20002904 <HAL_GetTick>
200130d8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
200130da:	e008      	b.n	200130ee <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
200130dc:	f7ef fc12 	bl	20002904 <HAL_GetTick>
200130e0:	4602      	mov	r2, r0
200130e2:	68fb      	ldr	r3, [r7, #12]
200130e4:	1ad3      	subs	r3, r2, r3
200130e6:	2b02      	cmp	r3, #2
200130e8:	d901      	bls.n	200130ee <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
200130ea:	2303      	movs	r3, #3
200130ec:	e077      	b.n	200131de <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
200130ee:	4b3e      	ldr	r3, [pc, #248]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
200130f0:	681b      	ldr	r3, [r3, #0]
200130f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
200130f6:	2b00      	cmp	r3, #0
200130f8:	d1f0      	bne.n	200130dc <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
200130fa:	4b3b      	ldr	r3, [pc, #236]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
200130fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200130fe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
20013102:	f023 0303 	bic.w	r3, r3, #3
20013106:	687a      	ldr	r2, [r7, #4]
20013108:	6811      	ldr	r1, [r2, #0]
2001310a:	687a      	ldr	r2, [r7, #4]
2001310c:	6852      	ldr	r2, [r2, #4]
2001310e:	3a01      	subs	r2, #1
20013110:	0212      	lsls	r2, r2, #8
20013112:	430a      	orrs	r2, r1
20013114:	4934      	ldr	r1, [pc, #208]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
20013116:	4313      	orrs	r3, r2
20013118:	630b      	str	r3, [r1, #48]	@ 0x30
2001311a:	4b33      	ldr	r3, [pc, #204]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
2001311c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
2001311e:	4b33      	ldr	r3, [pc, #204]	@ (200131ec <RCCEx_PLL3_Config+0x12c>)
20013120:	4013      	ands	r3, r2
20013122:	687a      	ldr	r2, [r7, #4]
20013124:	6892      	ldr	r2, [r2, #8]
20013126:	3a01      	subs	r2, #1
20013128:	f3c2 0108 	ubfx	r1, r2, #0, #9
2001312c:	687a      	ldr	r2, [r7, #4]
2001312e:	68d2      	ldr	r2, [r2, #12]
20013130:	3a01      	subs	r2, #1
20013132:	0252      	lsls	r2, r2, #9
20013134:	b292      	uxth	r2, r2
20013136:	4311      	orrs	r1, r2
20013138:	687a      	ldr	r2, [r7, #4]
2001313a:	6912      	ldr	r2, [r2, #16]
2001313c:	3a01      	subs	r2, #1
2001313e:	0412      	lsls	r2, r2, #16
20013140:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
20013144:	4311      	orrs	r1, r2
20013146:	687a      	ldr	r2, [r7, #4]
20013148:	6952      	ldr	r2, [r2, #20]
2001314a:	3a01      	subs	r2, #1
2001314c:	0612      	lsls	r2, r2, #24
2001314e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
20013152:	430a      	orrs	r2, r1
20013154:	4924      	ldr	r1, [pc, #144]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
20013156:	4313      	orrs	r3, r2
20013158:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
2001315a:	4b23      	ldr	r3, [pc, #140]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
2001315c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2001315e:	f023 020c 	bic.w	r2, r3, #12
20013162:	687b      	ldr	r3, [r7, #4]
20013164:	699b      	ldr	r3, [r3, #24]
20013166:	4920      	ldr	r1, [pc, #128]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
20013168:	4313      	orrs	r3, r2
2001316a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
2001316c:	4b1e      	ldr	r3, [pc, #120]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
2001316e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
20013170:	687b      	ldr	r3, [r7, #4]
20013172:	6a1b      	ldr	r3, [r3, #32]
20013174:	491c      	ldr	r1, [pc, #112]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
20013176:	4313      	orrs	r3, r2
20013178:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
2001317a:	4b1b      	ldr	r3, [pc, #108]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
2001317c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2001317e:	4a1a      	ldr	r2, [pc, #104]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
20013180:	f023 0310 	bic.w	r3, r3, #16
20013184:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
20013186:	4b18      	ldr	r3, [pc, #96]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
20013188:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2001318a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
2001318e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
20013192:	687a      	ldr	r2, [r7, #4]
20013194:	69d2      	ldr	r2, [r2, #28]
20013196:	00d2      	lsls	r2, r2, #3
20013198:	4913      	ldr	r1, [pc, #76]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
2001319a:	4313      	orrs	r3, r2
2001319c:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
2001319e:	4b12      	ldr	r3, [pc, #72]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
200131a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200131a2:	4a11      	ldr	r2, [pc, #68]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
200131a4:	f043 0310 	orr.w	r3, r3, #16
200131a8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
200131aa:	4b0f      	ldr	r3, [pc, #60]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
200131ac:	681b      	ldr	r3, [r3, #0]
200131ae:	4a0e      	ldr	r2, [pc, #56]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
200131b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
200131b4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
200131b6:	f7ef fba5 	bl	20002904 <HAL_GetTick>
200131ba:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
200131bc:	e008      	b.n	200131d0 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
200131be:	f7ef fba1 	bl	20002904 <HAL_GetTick>
200131c2:	4602      	mov	r2, r0
200131c4:	68fb      	ldr	r3, [r7, #12]
200131c6:	1ad3      	subs	r3, r2, r3
200131c8:	2b02      	cmp	r3, #2
200131ca:	d901      	bls.n	200131d0 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
200131cc:	2303      	movs	r3, #3
200131ce:	e006      	b.n	200131de <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
200131d0:	4b05      	ldr	r3, [pc, #20]	@ (200131e8 <RCCEx_PLL3_Config+0x128>)
200131d2:	681b      	ldr	r3, [r3, #0]
200131d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
200131d8:	2b00      	cmp	r3, #0
200131da:	d0f0      	beq.n	200131be <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
200131dc:	2300      	movs	r3, #0
}
200131de:	4618      	mov	r0, r3
200131e0:	3710      	adds	r7, #16
200131e2:	46bd      	mov	sp, r7
200131e4:	bd80      	pop	{r7, pc}
200131e6:	bf00      	nop
200131e8:	46020c00 	.word	0x46020c00
200131ec:	80800000 	.word	0x80800000

200131f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
200131f0:	b580      	push	{r7, lr}
200131f2:	b082      	sub	sp, #8
200131f4:	af00      	add	r7, sp, #0
200131f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
200131f8:	687b      	ldr	r3, [r7, #4]
200131fa:	2b00      	cmp	r3, #0
200131fc:	d101      	bne.n	20013202 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
200131fe:	2301      	movs	r3, #1
20013200:	e042      	b.n	20013288 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
20013202:	687b      	ldr	r3, [r7, #4]
20013204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013208:	2b00      	cmp	r3, #0
2001320a:	d106      	bne.n	2001321a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
2001320c:	687b      	ldr	r3, [r7, #4]
2001320e:	2200      	movs	r2, #0
20013210:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
20013214:	6878      	ldr	r0, [r7, #4]
20013216:	f7ee fcc5 	bl	20001ba4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
2001321a:	687b      	ldr	r3, [r7, #4]
2001321c:	2224      	movs	r2, #36	@ 0x24
2001321e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
20013222:	687b      	ldr	r3, [r7, #4]
20013224:	681b      	ldr	r3, [r3, #0]
20013226:	681a      	ldr	r2, [r3, #0]
20013228:	687b      	ldr	r3, [r7, #4]
2001322a:	681b      	ldr	r3, [r3, #0]
2001322c:	f022 0201 	bic.w	r2, r2, #1
20013230:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
20013232:	687b      	ldr	r3, [r7, #4]
20013234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20013236:	2b00      	cmp	r3, #0
20013238:	d002      	beq.n	20013240 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
2001323a:	6878      	ldr	r0, [r7, #4]
2001323c:	f002 fa02 	bl	20015644 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
20013240:	6878      	ldr	r0, [r7, #4]
20013242:	f002 f85d 	bl	20015300 <UART_SetConfig>
20013246:	4603      	mov	r3, r0
20013248:	2b01      	cmp	r3, #1
2001324a:	d101      	bne.n	20013250 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
2001324c:	2301      	movs	r3, #1
2001324e:	e01b      	b.n	20013288 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
20013250:	687b      	ldr	r3, [r7, #4]
20013252:	681b      	ldr	r3, [r3, #0]
20013254:	685a      	ldr	r2, [r3, #4]
20013256:	687b      	ldr	r3, [r7, #4]
20013258:	681b      	ldr	r3, [r3, #0]
2001325a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
2001325e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
20013260:	687b      	ldr	r3, [r7, #4]
20013262:	681b      	ldr	r3, [r3, #0]
20013264:	689a      	ldr	r2, [r3, #8]
20013266:	687b      	ldr	r3, [r7, #4]
20013268:	681b      	ldr	r3, [r3, #0]
2001326a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
2001326e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
20013270:	687b      	ldr	r3, [r7, #4]
20013272:	681b      	ldr	r3, [r3, #0]
20013274:	681a      	ldr	r2, [r3, #0]
20013276:	687b      	ldr	r3, [r7, #4]
20013278:	681b      	ldr	r3, [r3, #0]
2001327a:	f042 0201 	orr.w	r2, r2, #1
2001327e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
20013280:	6878      	ldr	r0, [r7, #4]
20013282:	f002 fa81 	bl	20015788 <UART_CheckIdleState>
20013286:	4603      	mov	r3, r0
}
20013288:	4618      	mov	r0, r3
2001328a:	3708      	adds	r7, #8
2001328c:	46bd      	mov	sp, r7
2001328e:	bd80      	pop	{r7, pc}

20013290 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
20013290:	b580      	push	{r7, lr}
20013292:	b082      	sub	sp, #8
20013294:	af00      	add	r7, sp, #0
20013296:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
20013298:	687b      	ldr	r3, [r7, #4]
2001329a:	2b00      	cmp	r3, #0
2001329c:	d101      	bne.n	200132a2 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
2001329e:	2301      	movs	r3, #1
200132a0:	e04a      	b.n	20013338 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
200132a2:	687b      	ldr	r3, [r7, #4]
200132a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200132a8:	2b00      	cmp	r3, #0
200132aa:	d106      	bne.n	200132ba <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
200132ac:	687b      	ldr	r3, [r7, #4]
200132ae:	2200      	movs	r2, #0
200132b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
200132b4:	6878      	ldr	r0, [r7, #4]
200132b6:	f7ee fc75 	bl	20001ba4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
200132ba:	687b      	ldr	r3, [r7, #4]
200132bc:	2224      	movs	r2, #36	@ 0x24
200132be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
200132c2:	687b      	ldr	r3, [r7, #4]
200132c4:	681b      	ldr	r3, [r3, #0]
200132c6:	681a      	ldr	r2, [r3, #0]
200132c8:	687b      	ldr	r3, [r7, #4]
200132ca:	681b      	ldr	r3, [r3, #0]
200132cc:	f022 0201 	bic.w	r2, r2, #1
200132d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
200132d2:	687b      	ldr	r3, [r7, #4]
200132d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200132d6:	2b00      	cmp	r3, #0
200132d8:	d002      	beq.n	200132e0 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
200132da:	6878      	ldr	r0, [r7, #4]
200132dc:	f002 f9b2 	bl	20015644 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
200132e0:	6878      	ldr	r0, [r7, #4]
200132e2:	f002 f80d 	bl	20015300 <UART_SetConfig>
200132e6:	4603      	mov	r3, r0
200132e8:	2b01      	cmp	r3, #1
200132ea:	d101      	bne.n	200132f0 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
200132ec:	2301      	movs	r3, #1
200132ee:	e023      	b.n	20013338 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
200132f0:	687b      	ldr	r3, [r7, #4]
200132f2:	681b      	ldr	r3, [r3, #0]
200132f4:	685a      	ldr	r2, [r3, #4]
200132f6:	687b      	ldr	r3, [r7, #4]
200132f8:	681b      	ldr	r3, [r3, #0]
200132fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
200132fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
20013300:	687b      	ldr	r3, [r7, #4]
20013302:	681b      	ldr	r3, [r3, #0]
20013304:	689a      	ldr	r2, [r3, #8]
20013306:	687b      	ldr	r3, [r7, #4]
20013308:	681b      	ldr	r3, [r3, #0]
2001330a:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
2001330e:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
20013310:	687b      	ldr	r3, [r7, #4]
20013312:	681b      	ldr	r3, [r3, #0]
20013314:	689a      	ldr	r2, [r3, #8]
20013316:	687b      	ldr	r3, [r7, #4]
20013318:	681b      	ldr	r3, [r3, #0]
2001331a:	f042 0208 	orr.w	r2, r2, #8
2001331e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
20013320:	687b      	ldr	r3, [r7, #4]
20013322:	681b      	ldr	r3, [r3, #0]
20013324:	681a      	ldr	r2, [r3, #0]
20013326:	687b      	ldr	r3, [r7, #4]
20013328:	681b      	ldr	r3, [r3, #0]
2001332a:	f042 0201 	orr.w	r2, r2, #1
2001332e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
20013330:	6878      	ldr	r0, [r7, #4]
20013332:	f002 fa29 	bl	20015788 <UART_CheckIdleState>
20013336:	4603      	mov	r3, r0
}
20013338:	4618      	mov	r0, r3
2001333a:	3708      	adds	r7, #8
2001333c:	46bd      	mov	sp, r7
2001333e:	bd80      	pop	{r7, pc}

20013340 <HAL_LIN_Init>:
  *          @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection
  *          @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
20013340:	b580      	push	{r7, lr}
20013342:	b082      	sub	sp, #8
20013344:	af00      	add	r7, sp, #0
20013346:	6078      	str	r0, [r7, #4]
20013348:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
2001334a:	687b      	ldr	r3, [r7, #4]
2001334c:	2b00      	cmp	r3, #0
2001334e:	d101      	bne.n	20013354 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
20013350:	2301      	movs	r3, #1
20013352:	e061      	b.n	20013418 <HAL_LIN_Init+0xd8>
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));

  /* LIN mode limited to 16-bit oversampling only */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
20013354:	687b      	ldr	r3, [r7, #4]
20013356:	69db      	ldr	r3, [r3, #28]
20013358:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
2001335c:	d101      	bne.n	20013362 <HAL_LIN_Init+0x22>
  {
    return HAL_ERROR;
2001335e:	2301      	movs	r3, #1
20013360:	e05a      	b.n	20013418 <HAL_LIN_Init+0xd8>
  }
  /* LIN mode limited to 8-bit data length */
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
20013362:	687b      	ldr	r3, [r7, #4]
20013364:	689b      	ldr	r3, [r3, #8]
20013366:	2b00      	cmp	r3, #0
20013368:	d001      	beq.n	2001336e <HAL_LIN_Init+0x2e>
  {
    return HAL_ERROR;
2001336a:	2301      	movs	r3, #1
2001336c:	e054      	b.n	20013418 <HAL_LIN_Init+0xd8>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
2001336e:	687b      	ldr	r3, [r7, #4]
20013370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013374:	2b00      	cmp	r3, #0
20013376:	d106      	bne.n	20013386 <HAL_LIN_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
20013378:	687b      	ldr	r3, [r7, #4]
2001337a:	2200      	movs	r2, #0
2001337c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
20013380:	6878      	ldr	r0, [r7, #4]
20013382:	f7ee fc0f 	bl	20001ba4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
20013386:	687b      	ldr	r3, [r7, #4]
20013388:	2224      	movs	r2, #36	@ 0x24
2001338a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
2001338e:	687b      	ldr	r3, [r7, #4]
20013390:	681b      	ldr	r3, [r3, #0]
20013392:	681a      	ldr	r2, [r3, #0]
20013394:	687b      	ldr	r3, [r7, #4]
20013396:	681b      	ldr	r3, [r3, #0]
20013398:	f022 0201 	bic.w	r2, r2, #1
2001339c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
2001339e:	687b      	ldr	r3, [r7, #4]
200133a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200133a2:	2b00      	cmp	r3, #0
200133a4:	d002      	beq.n	200133ac <HAL_LIN_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
200133a6:	6878      	ldr	r0, [r7, #4]
200133a8:	f002 f94c 	bl	20015644 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
200133ac:	6878      	ldr	r0, [r7, #4]
200133ae:	f001 ffa7 	bl	20015300 <UART_SetConfig>
200133b2:	4603      	mov	r3, r0
200133b4:	2b01      	cmp	r3, #1
200133b6:	d101      	bne.n	200133bc <HAL_LIN_Init+0x7c>
  {
    return HAL_ERROR;
200133b8:	2301      	movs	r3, #1
200133ba:	e02d      	b.n	20013418 <HAL_LIN_Init+0xd8>
  }

  /* In LIN mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
200133bc:	687b      	ldr	r3, [r7, #4]
200133be:	681b      	ldr	r3, [r3, #0]
200133c0:	685a      	ldr	r2, [r3, #4]
200133c2:	687b      	ldr	r3, [r7, #4]
200133c4:	681b      	ldr	r3, [r3, #0]
200133c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
200133ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
200133cc:	687b      	ldr	r3, [r7, #4]
200133ce:	681b      	ldr	r3, [r3, #0]
200133d0:	689a      	ldr	r2, [r3, #8]
200133d2:	687b      	ldr	r3, [r7, #4]
200133d4:	681b      	ldr	r3, [r3, #0]
200133d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
200133da:	609a      	str	r2, [r3, #8]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
200133dc:	687b      	ldr	r3, [r7, #4]
200133de:	681b      	ldr	r3, [r3, #0]
200133e0:	685a      	ldr	r2, [r3, #4]
200133e2:	687b      	ldr	r3, [r7, #4]
200133e4:	681b      	ldr	r3, [r3, #0]
200133e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
200133ea:	605a      	str	r2, [r3, #4]

  /* Set the USART LIN Break detection length. */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
200133ec:	687b      	ldr	r3, [r7, #4]
200133ee:	681b      	ldr	r3, [r3, #0]
200133f0:	685b      	ldr	r3, [r3, #4]
200133f2:	f023 0120 	bic.w	r1, r3, #32
200133f6:	687b      	ldr	r3, [r7, #4]
200133f8:	681b      	ldr	r3, [r3, #0]
200133fa:	683a      	ldr	r2, [r7, #0]
200133fc:	430a      	orrs	r2, r1
200133fe:	605a      	str	r2, [r3, #4]

  __HAL_UART_ENABLE(huart);
20013400:	687b      	ldr	r3, [r7, #4]
20013402:	681b      	ldr	r3, [r3, #0]
20013404:	681a      	ldr	r2, [r3, #0]
20013406:	687b      	ldr	r3, [r7, #4]
20013408:	681b      	ldr	r3, [r3, #0]
2001340a:	f042 0201 	orr.w	r2, r2, #1
2001340e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
20013410:	6878      	ldr	r0, [r7, #4]
20013412:	f002 f9b9 	bl	20015788 <UART_CheckIdleState>
20013416:	4603      	mov	r3, r0
}
20013418:	4618      	mov	r0, r3
2001341a:	3708      	adds	r7, #8
2001341c:	46bd      	mov	sp, r7
2001341e:	bd80      	pop	{r7, pc}

20013420 <HAL_MultiProcessor_Init>:
  *        HAL_MultiProcessorEx_AddressLength_Set() must be called after
  *        HAL_MultiProcessor_Init().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
20013420:	b580      	push	{r7, lr}
20013422:	b084      	sub	sp, #16
20013424:	af00      	add	r7, sp, #0
20013426:	60f8      	str	r0, [r7, #12]
20013428:	460b      	mov	r3, r1
2001342a:	607a      	str	r2, [r7, #4]
2001342c:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
2001342e:	68fb      	ldr	r3, [r7, #12]
20013430:	2b00      	cmp	r3, #0
20013432:	d101      	bne.n	20013438 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
20013434:	2301      	movs	r3, #1
20013436:	e05b      	b.n	200134f0 <HAL_MultiProcessor_Init+0xd0>
  }

  /* Check the wake up method parameter */
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));

  if (huart->gState == HAL_UART_STATE_RESET)
20013438:	68fb      	ldr	r3, [r7, #12]
2001343a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2001343e:	2b00      	cmp	r3, #0
20013440:	d106      	bne.n	20013450 <HAL_MultiProcessor_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
20013442:	68fb      	ldr	r3, [r7, #12]
20013444:	2200      	movs	r2, #0
20013446:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
2001344a:	68f8      	ldr	r0, [r7, #12]
2001344c:	f7ee fbaa 	bl	20001ba4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
20013450:	68fb      	ldr	r3, [r7, #12]
20013452:	2224      	movs	r2, #36	@ 0x24
20013454:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
20013458:	68fb      	ldr	r3, [r7, #12]
2001345a:	681b      	ldr	r3, [r3, #0]
2001345c:	681a      	ldr	r2, [r3, #0]
2001345e:	68fb      	ldr	r3, [r7, #12]
20013460:	681b      	ldr	r3, [r3, #0]
20013462:	f022 0201 	bic.w	r2, r2, #1
20013466:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
20013468:	68fb      	ldr	r3, [r7, #12]
2001346a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001346c:	2b00      	cmp	r3, #0
2001346e:	d002      	beq.n	20013476 <HAL_MultiProcessor_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
20013470:	68f8      	ldr	r0, [r7, #12]
20013472:	f002 f8e7 	bl	20015644 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
20013476:	68f8      	ldr	r0, [r7, #12]
20013478:	f001 ff42 	bl	20015300 <UART_SetConfig>
2001347c:	4603      	mov	r3, r0
2001347e:	2b01      	cmp	r3, #1
20013480:	d101      	bne.n	20013486 <HAL_MultiProcessor_Init+0x66>
  {
    return HAL_ERROR;
20013482:	2301      	movs	r3, #1
20013484:	e034      	b.n	200134f0 <HAL_MultiProcessor_Init+0xd0>
  }

  /* In multiprocessor mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register. */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
20013486:	68fb      	ldr	r3, [r7, #12]
20013488:	681b      	ldr	r3, [r3, #0]
2001348a:	685a      	ldr	r2, [r3, #4]
2001348c:	68fb      	ldr	r3, [r7, #12]
2001348e:	681b      	ldr	r3, [r3, #0]
20013490:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
20013494:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
20013496:	68fb      	ldr	r3, [r7, #12]
20013498:	681b      	ldr	r3, [r3, #0]
2001349a:	689a      	ldr	r2, [r3, #8]
2001349c:	68fb      	ldr	r3, [r7, #12]
2001349e:	681b      	ldr	r3, [r3, #0]
200134a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
200134a4:	609a      	str	r2, [r3, #8]

  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
200134a6:	687b      	ldr	r3, [r7, #4]
200134a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
200134ac:	d10a      	bne.n	200134c4 <HAL_MultiProcessor_Init+0xa4>
  {
    /* If address mark wake up method is chosen, set the USART address node */
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
200134ae:	68fb      	ldr	r3, [r7, #12]
200134b0:	681b      	ldr	r3, [r3, #0]
200134b2:	685b      	ldr	r3, [r3, #4]
200134b4:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
200134b8:	7afb      	ldrb	r3, [r7, #11]
200134ba:	061a      	lsls	r2, r3, #24
200134bc:	68fb      	ldr	r3, [r7, #12]
200134be:	681b      	ldr	r3, [r3, #0]
200134c0:	430a      	orrs	r2, r1
200134c2:	605a      	str	r2, [r3, #4]
  }

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
200134c4:	68fb      	ldr	r3, [r7, #12]
200134c6:	681b      	ldr	r3, [r3, #0]
200134c8:	681b      	ldr	r3, [r3, #0]
200134ca:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
200134ce:	68fb      	ldr	r3, [r7, #12]
200134d0:	681b      	ldr	r3, [r3, #0]
200134d2:	687a      	ldr	r2, [r7, #4]
200134d4:	430a      	orrs	r2, r1
200134d6:	601a      	str	r2, [r3, #0]

  __HAL_UART_ENABLE(huart);
200134d8:	68fb      	ldr	r3, [r7, #12]
200134da:	681b      	ldr	r3, [r3, #0]
200134dc:	681a      	ldr	r2, [r3, #0]
200134de:	68fb      	ldr	r3, [r7, #12]
200134e0:	681b      	ldr	r3, [r3, #0]
200134e2:	f042 0201 	orr.w	r2, r2, #1
200134e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
200134e8:	68f8      	ldr	r0, [r7, #12]
200134ea:	f002 f94d 	bl	20015788 <UART_CheckIdleState>
200134ee:	4603      	mov	r3, r0
}
200134f0:	4618      	mov	r0, r3
200134f2:	3710      	adds	r7, #16
200134f4:	46bd      	mov	sp, r7
200134f6:	bd80      	pop	{r7, pc}

200134f8 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
200134f8:	b580      	push	{r7, lr}
200134fa:	b082      	sub	sp, #8
200134fc:	af00      	add	r7, sp, #0
200134fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
20013500:	687b      	ldr	r3, [r7, #4]
20013502:	2b00      	cmp	r3, #0
20013504:	d101      	bne.n	2001350a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
20013506:	2301      	movs	r3, #1
20013508:	e031      	b.n	2001356e <HAL_UART_DeInit+0x76>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
2001350a:	687b      	ldr	r3, [r7, #4]
2001350c:	2224      	movs	r2, #36	@ 0x24
2001350e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
20013512:	687b      	ldr	r3, [r7, #4]
20013514:	681b      	ldr	r3, [r3, #0]
20013516:	681a      	ldr	r2, [r3, #0]
20013518:	687b      	ldr	r3, [r7, #4]
2001351a:	681b      	ldr	r3, [r3, #0]
2001351c:	f022 0201 	bic.w	r2, r2, #1
20013520:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
20013522:	687b      	ldr	r3, [r7, #4]
20013524:	681b      	ldr	r3, [r3, #0]
20013526:	2200      	movs	r2, #0
20013528:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
2001352a:	687b      	ldr	r3, [r7, #4]
2001352c:	681b      	ldr	r3, [r3, #0]
2001352e:	2200      	movs	r2, #0
20013530:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
20013532:	687b      	ldr	r3, [r7, #4]
20013534:	681b      	ldr	r3, [r3, #0]
20013536:	2200      	movs	r2, #0
20013538:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
2001353a:	6878      	ldr	r0, [r7, #4]
2001353c:	f7ee fb9a 	bl	20001c74 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
20013540:	687b      	ldr	r3, [r7, #4]
20013542:	2200      	movs	r2, #0
20013544:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
20013548:	687b      	ldr	r3, [r7, #4]
2001354a:	2200      	movs	r2, #0
2001354c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
20013550:	687b      	ldr	r3, [r7, #4]
20013552:	2200      	movs	r2, #0
20013554:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20013558:	687b      	ldr	r3, [r7, #4]
2001355a:	2200      	movs	r2, #0
2001355c:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
2001355e:	687b      	ldr	r3, [r7, #4]
20013560:	2200      	movs	r2, #0
20013562:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
20013564:	687b      	ldr	r3, [r7, #4]
20013566:	2200      	movs	r2, #0
20013568:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2001356c:	2300      	movs	r3, #0
}
2001356e:	4618      	mov	r0, r3
20013570:	3708      	adds	r7, #8
20013572:	46bd      	mov	sp, r7
20013574:	bd80      	pop	{r7, pc}
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
20013576:	b480      	push	{r7}
20013578:	b083      	sub	sp, #12
2001357a:	af00      	add	r7, sp, #0
2001357c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
2001357e:	bf00      	nop
20013580:	370c      	adds	r7, #12
20013582:	46bd      	mov	sp, r7
20013584:	f85d 7b04 	ldr.w	r7, [sp], #4
20013588:	4770      	bx	lr
  * @brief DeInitialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
2001358a:	b480      	push	{r7}
2001358c:	b083      	sub	sp, #12
2001358e:	af00      	add	r7, sp, #0
20013590:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspDeInit can be implemented in the user file
   */
}
20013592:	bf00      	nop
20013594:	370c      	adds	r7, #12
20013596:	46bd      	mov	sp, r7
20013598:	f85d 7b04 	ldr.w	r7, [sp], #4
2001359c:	4770      	bx	lr

2001359e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
2001359e:	b580      	push	{r7, lr}
200135a0:	b08a      	sub	sp, #40	@ 0x28
200135a2:	af02      	add	r7, sp, #8
200135a4:	60f8      	str	r0, [r7, #12]
200135a6:	60b9      	str	r1, [r7, #8]
200135a8:	603b      	str	r3, [r7, #0]
200135aa:	4613      	mov	r3, r2
200135ac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
200135ae:	68fb      	ldr	r3, [r7, #12]
200135b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200135b4:	2b20      	cmp	r3, #32
200135b6:	f040 808b 	bne.w	200136d0 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
200135ba:	68bb      	ldr	r3, [r7, #8]
200135bc:	2b00      	cmp	r3, #0
200135be:	d002      	beq.n	200135c6 <HAL_UART_Transmit+0x28>
200135c0:	88fb      	ldrh	r3, [r7, #6]
200135c2:	2b00      	cmp	r3, #0
200135c4:	d101      	bne.n	200135ca <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
200135c6:	2301      	movs	r3, #1
200135c8:	e083      	b.n	200136d2 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
200135ca:	68fb      	ldr	r3, [r7, #12]
200135cc:	681b      	ldr	r3, [r3, #0]
200135ce:	689b      	ldr	r3, [r3, #8]
200135d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200135d4:	2b80      	cmp	r3, #128	@ 0x80
200135d6:	d107      	bne.n	200135e8 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
200135d8:	68fb      	ldr	r3, [r7, #12]
200135da:	681b      	ldr	r3, [r3, #0]
200135dc:	689a      	ldr	r2, [r3, #8]
200135de:	68fb      	ldr	r3, [r7, #12]
200135e0:	681b      	ldr	r3, [r3, #0]
200135e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
200135e6:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
200135e8:	68fb      	ldr	r3, [r7, #12]
200135ea:	2200      	movs	r2, #0
200135ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
200135f0:	68fb      	ldr	r3, [r7, #12]
200135f2:	2221      	movs	r2, #33	@ 0x21
200135f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
200135f8:	f7ef f984 	bl	20002904 <HAL_GetTick>
200135fc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
200135fe:	68fb      	ldr	r3, [r7, #12]
20013600:	88fa      	ldrh	r2, [r7, #6]
20013602:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
20013606:	68fb      	ldr	r3, [r7, #12]
20013608:	88fa      	ldrh	r2, [r7, #6]
2001360a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
2001360e:	68fb      	ldr	r3, [r7, #12]
20013610:	689b      	ldr	r3, [r3, #8]
20013612:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20013616:	d108      	bne.n	2001362a <HAL_UART_Transmit+0x8c>
20013618:	68fb      	ldr	r3, [r7, #12]
2001361a:	691b      	ldr	r3, [r3, #16]
2001361c:	2b00      	cmp	r3, #0
2001361e:	d104      	bne.n	2001362a <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
20013620:	2300      	movs	r3, #0
20013622:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
20013624:	68bb      	ldr	r3, [r7, #8]
20013626:	61bb      	str	r3, [r7, #24]
20013628:	e003      	b.n	20013632 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
2001362a:	68bb      	ldr	r3, [r7, #8]
2001362c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
2001362e:	2300      	movs	r3, #0
20013630:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
20013632:	e030      	b.n	20013696 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
20013634:	683b      	ldr	r3, [r7, #0]
20013636:	9300      	str	r3, [sp, #0]
20013638:	697b      	ldr	r3, [r7, #20]
2001363a:	2200      	movs	r2, #0
2001363c:	2180      	movs	r1, #128	@ 0x80
2001363e:	68f8      	ldr	r0, [r7, #12]
20013640:	f002 f94c 	bl	200158dc <UART_WaitOnFlagUntilTimeout>
20013644:	4603      	mov	r3, r0
20013646:	2b00      	cmp	r3, #0
20013648:	d005      	beq.n	20013656 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
2001364a:	68fb      	ldr	r3, [r7, #12]
2001364c:	2220      	movs	r2, #32
2001364e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
20013652:	2303      	movs	r3, #3
20013654:	e03d      	b.n	200136d2 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
20013656:	69fb      	ldr	r3, [r7, #28]
20013658:	2b00      	cmp	r3, #0
2001365a:	d10b      	bne.n	20013674 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
2001365c:	69bb      	ldr	r3, [r7, #24]
2001365e:	881b      	ldrh	r3, [r3, #0]
20013660:	461a      	mov	r2, r3
20013662:	68fb      	ldr	r3, [r7, #12]
20013664:	681b      	ldr	r3, [r3, #0]
20013666:	f3c2 0208 	ubfx	r2, r2, #0, #9
2001366a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
2001366c:	69bb      	ldr	r3, [r7, #24]
2001366e:	3302      	adds	r3, #2
20013670:	61bb      	str	r3, [r7, #24]
20013672:	e007      	b.n	20013684 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
20013674:	69fb      	ldr	r3, [r7, #28]
20013676:	781a      	ldrb	r2, [r3, #0]
20013678:	68fb      	ldr	r3, [r7, #12]
2001367a:	681b      	ldr	r3, [r3, #0]
2001367c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
2001367e:	69fb      	ldr	r3, [r7, #28]
20013680:	3301      	adds	r3, #1
20013682:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
20013684:	68fb      	ldr	r3, [r7, #12]
20013686:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
2001368a:	b29b      	uxth	r3, r3
2001368c:	3b01      	subs	r3, #1
2001368e:	b29a      	uxth	r2, r3
20013690:	68fb      	ldr	r3, [r7, #12]
20013692:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
20013696:	68fb      	ldr	r3, [r7, #12]
20013698:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
2001369c:	b29b      	uxth	r3, r3
2001369e:	2b00      	cmp	r3, #0
200136a0:	d1c8      	bne.n	20013634 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
200136a2:	683b      	ldr	r3, [r7, #0]
200136a4:	9300      	str	r3, [sp, #0]
200136a6:	697b      	ldr	r3, [r7, #20]
200136a8:	2200      	movs	r2, #0
200136aa:	2140      	movs	r1, #64	@ 0x40
200136ac:	68f8      	ldr	r0, [r7, #12]
200136ae:	f002 f915 	bl	200158dc <UART_WaitOnFlagUntilTimeout>
200136b2:	4603      	mov	r3, r0
200136b4:	2b00      	cmp	r3, #0
200136b6:	d005      	beq.n	200136c4 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
200136b8:	68fb      	ldr	r3, [r7, #12]
200136ba:	2220      	movs	r2, #32
200136bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
200136c0:	2303      	movs	r3, #3
200136c2:	e006      	b.n	200136d2 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
200136c4:	68fb      	ldr	r3, [r7, #12]
200136c6:	2220      	movs	r2, #32
200136c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
200136cc:	2300      	movs	r3, #0
200136ce:	e000      	b.n	200136d2 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
200136d0:	2302      	movs	r3, #2
  }
}
200136d2:	4618      	mov	r0, r3
200136d4:	3720      	adds	r7, #32
200136d6:	46bd      	mov	sp, r7
200136d8:	bd80      	pop	{r7, pc}

200136da <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
200136da:	b580      	push	{r7, lr}
200136dc:	b08a      	sub	sp, #40	@ 0x28
200136de:	af02      	add	r7, sp, #8
200136e0:	60f8      	str	r0, [r7, #12]
200136e2:	60b9      	str	r1, [r7, #8]
200136e4:	603b      	str	r3, [r7, #0]
200136e6:	4613      	mov	r3, r2
200136e8:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
200136ea:	68fb      	ldr	r3, [r7, #12]
200136ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200136f0:	2b20      	cmp	r3, #32
200136f2:	f040 80c4 	bne.w	2001387e <HAL_UART_Receive+0x1a4>
  {
    if ((pData == NULL) || (Size == 0U))
200136f6:	68bb      	ldr	r3, [r7, #8]
200136f8:	2b00      	cmp	r3, #0
200136fa:	d002      	beq.n	20013702 <HAL_UART_Receive+0x28>
200136fc:	88fb      	ldrh	r3, [r7, #6]
200136fe:	2b00      	cmp	r3, #0
20013700:	d101      	bne.n	20013706 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
20013702:	2301      	movs	r3, #1
20013704:	e0bc      	b.n	20013880 <HAL_UART_Receive+0x1a6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20013706:	68fb      	ldr	r3, [r7, #12]
20013708:	681b      	ldr	r3, [r3, #0]
2001370a:	689b      	ldr	r3, [r3, #8]
2001370c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20013710:	2b40      	cmp	r3, #64	@ 0x40
20013712:	d107      	bne.n	20013724 <HAL_UART_Receive+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
20013714:	68fb      	ldr	r3, [r7, #12]
20013716:	681b      	ldr	r3, [r3, #0]
20013718:	689a      	ldr	r2, [r3, #8]
2001371a:	68fb      	ldr	r3, [r7, #12]
2001371c:	681b      	ldr	r3, [r3, #0]
2001371e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
20013722:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
20013724:	68fb      	ldr	r3, [r7, #12]
20013726:	2200      	movs	r2, #0
20013728:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
2001372c:	68fb      	ldr	r3, [r7, #12]
2001372e:	2222      	movs	r2, #34	@ 0x22
20013730:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20013734:	68fb      	ldr	r3, [r7, #12]
20013736:	2200      	movs	r2, #0
20013738:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
2001373a:	f7ef f8e3 	bl	20002904 <HAL_GetTick>
2001373e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
20013740:	68fb      	ldr	r3, [r7, #12]
20013742:	88fa      	ldrh	r2, [r7, #6]
20013744:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
20013748:	68fb      	ldr	r3, [r7, #12]
2001374a:	88fa      	ldrh	r2, [r7, #6]
2001374c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
20013750:	68fb      	ldr	r3, [r7, #12]
20013752:	689b      	ldr	r3, [r3, #8]
20013754:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20013758:	d10e      	bne.n	20013778 <HAL_UART_Receive+0x9e>
2001375a:	68fb      	ldr	r3, [r7, #12]
2001375c:	691b      	ldr	r3, [r3, #16]
2001375e:	2b00      	cmp	r3, #0
20013760:	d105      	bne.n	2001376e <HAL_UART_Receive+0x94>
20013762:	68fb      	ldr	r3, [r7, #12]
20013764:	f240 12ff 	movw	r2, #511	@ 0x1ff
20013768:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
2001376c:	e02d      	b.n	200137ca <HAL_UART_Receive+0xf0>
2001376e:	68fb      	ldr	r3, [r7, #12]
20013770:	22ff      	movs	r2, #255	@ 0xff
20013772:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20013776:	e028      	b.n	200137ca <HAL_UART_Receive+0xf0>
20013778:	68fb      	ldr	r3, [r7, #12]
2001377a:	689b      	ldr	r3, [r3, #8]
2001377c:	2b00      	cmp	r3, #0
2001377e:	d10d      	bne.n	2001379c <HAL_UART_Receive+0xc2>
20013780:	68fb      	ldr	r3, [r7, #12]
20013782:	691b      	ldr	r3, [r3, #16]
20013784:	2b00      	cmp	r3, #0
20013786:	d104      	bne.n	20013792 <HAL_UART_Receive+0xb8>
20013788:	68fb      	ldr	r3, [r7, #12]
2001378a:	22ff      	movs	r2, #255	@ 0xff
2001378c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20013790:	e01b      	b.n	200137ca <HAL_UART_Receive+0xf0>
20013792:	68fb      	ldr	r3, [r7, #12]
20013794:	227f      	movs	r2, #127	@ 0x7f
20013796:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
2001379a:	e016      	b.n	200137ca <HAL_UART_Receive+0xf0>
2001379c:	68fb      	ldr	r3, [r7, #12]
2001379e:	689b      	ldr	r3, [r3, #8]
200137a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
200137a4:	d10d      	bne.n	200137c2 <HAL_UART_Receive+0xe8>
200137a6:	68fb      	ldr	r3, [r7, #12]
200137a8:	691b      	ldr	r3, [r3, #16]
200137aa:	2b00      	cmp	r3, #0
200137ac:	d104      	bne.n	200137b8 <HAL_UART_Receive+0xde>
200137ae:	68fb      	ldr	r3, [r7, #12]
200137b0:	227f      	movs	r2, #127	@ 0x7f
200137b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200137b6:	e008      	b.n	200137ca <HAL_UART_Receive+0xf0>
200137b8:	68fb      	ldr	r3, [r7, #12]
200137ba:	223f      	movs	r2, #63	@ 0x3f
200137bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200137c0:	e003      	b.n	200137ca <HAL_UART_Receive+0xf0>
200137c2:	68fb      	ldr	r3, [r7, #12]
200137c4:	2200      	movs	r2, #0
200137c6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
200137ca:	68fb      	ldr	r3, [r7, #12]
200137cc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
200137d0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
200137d2:	68fb      	ldr	r3, [r7, #12]
200137d4:	689b      	ldr	r3, [r3, #8]
200137d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200137da:	d108      	bne.n	200137ee <HAL_UART_Receive+0x114>
200137dc:	68fb      	ldr	r3, [r7, #12]
200137de:	691b      	ldr	r3, [r3, #16]
200137e0:	2b00      	cmp	r3, #0
200137e2:	d104      	bne.n	200137ee <HAL_UART_Receive+0x114>
    {
      pdata8bits  = NULL;
200137e4:	2300      	movs	r3, #0
200137e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
200137e8:	68bb      	ldr	r3, [r7, #8]
200137ea:	61bb      	str	r3, [r7, #24]
200137ec:	e003      	b.n	200137f6 <HAL_UART_Receive+0x11c>
    }
    else
    {
      pdata8bits  = pData;
200137ee:	68bb      	ldr	r3, [r7, #8]
200137f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
200137f2:	2300      	movs	r3, #0
200137f4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
200137f6:	e036      	b.n	20013866 <HAL_UART_Receive+0x18c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
200137f8:	683b      	ldr	r3, [r7, #0]
200137fa:	9300      	str	r3, [sp, #0]
200137fc:	697b      	ldr	r3, [r7, #20]
200137fe:	2200      	movs	r2, #0
20013800:	2120      	movs	r1, #32
20013802:	68f8      	ldr	r0, [r7, #12]
20013804:	f002 f86a 	bl	200158dc <UART_WaitOnFlagUntilTimeout>
20013808:	4603      	mov	r3, r0
2001380a:	2b00      	cmp	r3, #0
2001380c:	d005      	beq.n	2001381a <HAL_UART_Receive+0x140>
      {
        huart->RxState = HAL_UART_STATE_READY;
2001380e:	68fb      	ldr	r3, [r7, #12]
20013810:	2220      	movs	r2, #32
20013812:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
20013816:	2303      	movs	r3, #3
20013818:	e032      	b.n	20013880 <HAL_UART_Receive+0x1a6>
      }
      if (pdata8bits == NULL)
2001381a:	69fb      	ldr	r3, [r7, #28]
2001381c:	2b00      	cmp	r3, #0
2001381e:	d10c      	bne.n	2001383a <HAL_UART_Receive+0x160>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
20013820:	68fb      	ldr	r3, [r7, #12]
20013822:	681b      	ldr	r3, [r3, #0]
20013824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20013826:	b29a      	uxth	r2, r3
20013828:	8a7b      	ldrh	r3, [r7, #18]
2001382a:	4013      	ands	r3, r2
2001382c:	b29a      	uxth	r2, r3
2001382e:	69bb      	ldr	r3, [r7, #24]
20013830:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
20013832:	69bb      	ldr	r3, [r7, #24]
20013834:	3302      	adds	r3, #2
20013836:	61bb      	str	r3, [r7, #24]
20013838:	e00c      	b.n	20013854 <HAL_UART_Receive+0x17a>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
2001383a:	68fb      	ldr	r3, [r7, #12]
2001383c:	681b      	ldr	r3, [r3, #0]
2001383e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20013840:	b2da      	uxtb	r2, r3
20013842:	8a7b      	ldrh	r3, [r7, #18]
20013844:	b2db      	uxtb	r3, r3
20013846:	4013      	ands	r3, r2
20013848:	b2da      	uxtb	r2, r3
2001384a:	69fb      	ldr	r3, [r7, #28]
2001384c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
2001384e:	69fb      	ldr	r3, [r7, #28]
20013850:	3301      	adds	r3, #1
20013852:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
20013854:	68fb      	ldr	r3, [r7, #12]
20013856:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
2001385a:	b29b      	uxth	r3, r3
2001385c:	3b01      	subs	r3, #1
2001385e:	b29a      	uxth	r2, r3
20013860:	68fb      	ldr	r3, [r7, #12]
20013862:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
20013866:	68fb      	ldr	r3, [r7, #12]
20013868:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
2001386c:	b29b      	uxth	r3, r3
2001386e:	2b00      	cmp	r3, #0
20013870:	d1c2      	bne.n	200137f8 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
20013872:	68fb      	ldr	r3, [r7, #12]
20013874:	2220      	movs	r2, #32
20013876:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
2001387a:	2300      	movs	r3, #0
2001387c:	e000      	b.n	20013880 <HAL_UART_Receive+0x1a6>
  }
  else
  {
    return HAL_BUSY;
2001387e:	2302      	movs	r3, #2
  }
}
20013880:	4618      	mov	r0, r3
20013882:	3720      	adds	r7, #32
20013884:	46bd      	mov	sp, r7
20013886:	bd80      	pop	{r7, pc}

20013888 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
20013888:	b480      	push	{r7}
2001388a:	b091      	sub	sp, #68	@ 0x44
2001388c:	af00      	add	r7, sp, #0
2001388e:	60f8      	str	r0, [r7, #12]
20013890:	60b9      	str	r1, [r7, #8]
20013892:	4613      	mov	r3, r2
20013894:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
20013896:	68fb      	ldr	r3, [r7, #12]
20013898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2001389c:	2b20      	cmp	r3, #32
2001389e:	f040 8088 	bne.w	200139b2 <HAL_UART_Transmit_IT+0x12a>
  {
    if ((pData == NULL) || (Size == 0U))
200138a2:	68bb      	ldr	r3, [r7, #8]
200138a4:	2b00      	cmp	r3, #0
200138a6:	d002      	beq.n	200138ae <HAL_UART_Transmit_IT+0x26>
200138a8:	88fb      	ldrh	r3, [r7, #6]
200138aa:	2b00      	cmp	r3, #0
200138ac:	d101      	bne.n	200138b2 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
200138ae:	2301      	movs	r3, #1
200138b0:	e080      	b.n	200139b4 <HAL_UART_Transmit_IT+0x12c>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
200138b2:	68fb      	ldr	r3, [r7, #12]
200138b4:	681b      	ldr	r3, [r3, #0]
200138b6:	689b      	ldr	r3, [r3, #8]
200138b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200138bc:	2b80      	cmp	r3, #128	@ 0x80
200138be:	d107      	bne.n	200138d0 <HAL_UART_Transmit_IT+0x48>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
200138c0:	68fb      	ldr	r3, [r7, #12]
200138c2:	681b      	ldr	r3, [r3, #0]
200138c4:	689a      	ldr	r2, [r3, #8]
200138c6:	68fb      	ldr	r3, [r7, #12]
200138c8:	681b      	ldr	r3, [r3, #0]
200138ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
200138ce:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->pTxBuffPtr  = pData;
200138d0:	68fb      	ldr	r3, [r7, #12]
200138d2:	68ba      	ldr	r2, [r7, #8]
200138d4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
200138d6:	68fb      	ldr	r3, [r7, #12]
200138d8:	88fa      	ldrh	r2, [r7, #6]
200138da:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
200138de:	68fb      	ldr	r3, [r7, #12]
200138e0:	88fa      	ldrh	r2, [r7, #6]
200138e2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
200138e6:	68fb      	ldr	r3, [r7, #12]
200138e8:	2200      	movs	r2, #0
200138ea:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
200138ec:	68fb      	ldr	r3, [r7, #12]
200138ee:	2200      	movs	r2, #0
200138f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
200138f4:	68fb      	ldr	r3, [r7, #12]
200138f6:	2221      	movs	r2, #33	@ 0x21
200138f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
200138fc:	68fb      	ldr	r3, [r7, #12]
200138fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20013900:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20013904:	d12a      	bne.n	2001395c <HAL_UART_Transmit_IT+0xd4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20013906:	68fb      	ldr	r3, [r7, #12]
20013908:	689b      	ldr	r3, [r3, #8]
2001390a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2001390e:	d107      	bne.n	20013920 <HAL_UART_Transmit_IT+0x98>
20013910:	68fb      	ldr	r3, [r7, #12]
20013912:	691b      	ldr	r3, [r3, #16]
20013914:	2b00      	cmp	r3, #0
20013916:	d103      	bne.n	20013920 <HAL_UART_Transmit_IT+0x98>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
20013918:	68fb      	ldr	r3, [r7, #12]
2001391a:	4a29      	ldr	r2, [pc, #164]	@ (200139c0 <HAL_UART_Transmit_IT+0x138>)
2001391c:	679a      	str	r2, [r3, #120]	@ 0x78
2001391e:	e002      	b.n	20013926 <HAL_UART_Transmit_IT+0x9e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
20013920:	68fb      	ldr	r3, [r7, #12]
20013922:	4a28      	ldr	r2, [pc, #160]	@ (200139c4 <HAL_UART_Transmit_IT+0x13c>)
20013924:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
20013926:	68fb      	ldr	r3, [r7, #12]
20013928:	681b      	ldr	r3, [r3, #0]
2001392a:	3308      	adds	r3, #8
2001392c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001392e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20013930:	e853 3f00 	ldrex	r3, [r3]
20013934:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013938:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2001393c:	63bb      	str	r3, [r7, #56]	@ 0x38
2001393e:	68fb      	ldr	r3, [r7, #12]
20013940:	681b      	ldr	r3, [r3, #0]
20013942:	3308      	adds	r3, #8
20013944:	6bba      	ldr	r2, [r7, #56]	@ 0x38
20013946:	637a      	str	r2, [r7, #52]	@ 0x34
20013948:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001394a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
2001394c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
2001394e:	e841 2300 	strex	r3, r2, [r1]
20013952:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
20013954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20013956:	2b00      	cmp	r3, #0
20013958:	d1e5      	bne.n	20013926 <HAL_UART_Transmit_IT+0x9e>
2001395a:	e028      	b.n	200139ae <HAL_UART_Transmit_IT+0x126>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
2001395c:	68fb      	ldr	r3, [r7, #12]
2001395e:	689b      	ldr	r3, [r3, #8]
20013960:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20013964:	d107      	bne.n	20013976 <HAL_UART_Transmit_IT+0xee>
20013966:	68fb      	ldr	r3, [r7, #12]
20013968:	691b      	ldr	r3, [r3, #16]
2001396a:	2b00      	cmp	r3, #0
2001396c:	d103      	bne.n	20013976 <HAL_UART_Transmit_IT+0xee>
      {
        huart->TxISR = UART_TxISR_16BIT;
2001396e:	68fb      	ldr	r3, [r7, #12]
20013970:	4a15      	ldr	r2, [pc, #84]	@ (200139c8 <HAL_UART_Transmit_IT+0x140>)
20013972:	679a      	str	r2, [r3, #120]	@ 0x78
20013974:	e002      	b.n	2001397c <HAL_UART_Transmit_IT+0xf4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
20013976:	68fb      	ldr	r3, [r7, #12]
20013978:	4a14      	ldr	r2, [pc, #80]	@ (200139cc <HAL_UART_Transmit_IT+0x144>)
2001397a:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
2001397c:	68fb      	ldr	r3, [r7, #12]
2001397e:	681b      	ldr	r3, [r3, #0]
20013980:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013982:	697b      	ldr	r3, [r7, #20]
20013984:	e853 3f00 	ldrex	r3, [r3]
20013988:	613b      	str	r3, [r7, #16]
   return(result);
2001398a:	693b      	ldr	r3, [r7, #16]
2001398c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20013990:	63fb      	str	r3, [r7, #60]	@ 0x3c
20013992:	68fb      	ldr	r3, [r7, #12]
20013994:	681b      	ldr	r3, [r3, #0]
20013996:	461a      	mov	r2, r3
20013998:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2001399a:	623b      	str	r3, [r7, #32]
2001399c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001399e:	69f9      	ldr	r1, [r7, #28]
200139a0:	6a3a      	ldr	r2, [r7, #32]
200139a2:	e841 2300 	strex	r3, r2, [r1]
200139a6:	61bb      	str	r3, [r7, #24]
   return(result);
200139a8:	69bb      	ldr	r3, [r7, #24]
200139aa:	2b00      	cmp	r3, #0
200139ac:	d1e6      	bne.n	2001397c <HAL_UART_Transmit_IT+0xf4>
    }

    return HAL_OK;
200139ae:	2300      	movs	r3, #0
200139b0:	e000      	b.n	200139b4 <HAL_UART_Transmit_IT+0x12c>
  }
  else
  {
    return HAL_BUSY;
200139b2:	2302      	movs	r3, #2
  }
}
200139b4:	4618      	mov	r0, r3
200139b6:	3744      	adds	r7, #68	@ 0x44
200139b8:	46bd      	mov	sp, r7
200139ba:	f85d 7b04 	ldr.w	r7, [sp], #4
200139be:	4770      	bx	lr
200139c0:	200165eb 	.word	0x200165eb
200139c4:	2001650b 	.word	0x2001650b
200139c8:	20016449 	.word	0x20016449
200139cc:	20016391 	.word	0x20016391

200139d0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
200139d0:	b580      	push	{r7, lr}
200139d2:	b08a      	sub	sp, #40	@ 0x28
200139d4:	af00      	add	r7, sp, #0
200139d6:	60f8      	str	r0, [r7, #12]
200139d8:	60b9      	str	r1, [r7, #8]
200139da:	4613      	mov	r3, r2
200139dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
200139de:	68fb      	ldr	r3, [r7, #12]
200139e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200139e4:	2b20      	cmp	r3, #32
200139e6:	d14b      	bne.n	20013a80 <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
200139e8:	68bb      	ldr	r3, [r7, #8]
200139ea:	2b00      	cmp	r3, #0
200139ec:	d002      	beq.n	200139f4 <HAL_UART_Receive_IT+0x24>
200139ee:	88fb      	ldrh	r3, [r7, #6]
200139f0:	2b00      	cmp	r3, #0
200139f2:	d101      	bne.n	200139f8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
200139f4:	2301      	movs	r3, #1
200139f6:	e044      	b.n	20013a82 <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200139f8:	68fb      	ldr	r3, [r7, #12]
200139fa:	2200      	movs	r2, #0
200139fc:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200139fe:	68fb      	ldr	r3, [r7, #12]
20013a00:	681b      	ldr	r3, [r3, #0]
20013a02:	689b      	ldr	r3, [r3, #8]
20013a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20013a08:	2b40      	cmp	r3, #64	@ 0x40
20013a0a:	d107      	bne.n	20013a1c <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
20013a0c:	68fb      	ldr	r3, [r7, #12]
20013a0e:	681b      	ldr	r3, [r3, #0]
20013a10:	689a      	ldr	r2, [r3, #8]
20013a12:	68fb      	ldr	r3, [r7, #12]
20013a14:	681b      	ldr	r3, [r3, #0]
20013a16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
20013a1a:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
20013a1c:	68fb      	ldr	r3, [r7, #12]
20013a1e:	681b      	ldr	r3, [r3, #0]
20013a20:	4a1a      	ldr	r2, [pc, #104]	@ (20013a8c <HAL_UART_Receive_IT+0xbc>)
20013a22:	4293      	cmp	r3, r2
20013a24:	d024      	beq.n	20013a70 <HAL_UART_Receive_IT+0xa0>
20013a26:	68fb      	ldr	r3, [r7, #12]
20013a28:	681b      	ldr	r3, [r3, #0]
20013a2a:	4a19      	ldr	r2, [pc, #100]	@ (20013a90 <HAL_UART_Receive_IT+0xc0>)
20013a2c:	4293      	cmp	r3, r2
20013a2e:	d01f      	beq.n	20013a70 <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
20013a30:	68fb      	ldr	r3, [r7, #12]
20013a32:	681b      	ldr	r3, [r3, #0]
20013a34:	685b      	ldr	r3, [r3, #4]
20013a36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20013a3a:	2b00      	cmp	r3, #0
20013a3c:	d018      	beq.n	20013a70 <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
20013a3e:	68fb      	ldr	r3, [r7, #12]
20013a40:	681b      	ldr	r3, [r3, #0]
20013a42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013a44:	697b      	ldr	r3, [r7, #20]
20013a46:	e853 3f00 	ldrex	r3, [r3]
20013a4a:	613b      	str	r3, [r7, #16]
   return(result);
20013a4c:	693b      	ldr	r3, [r7, #16]
20013a4e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
20013a52:	627b      	str	r3, [r7, #36]	@ 0x24
20013a54:	68fb      	ldr	r3, [r7, #12]
20013a56:	681b      	ldr	r3, [r3, #0]
20013a58:	461a      	mov	r2, r3
20013a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013a5c:	623b      	str	r3, [r7, #32]
20013a5e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013a60:	69f9      	ldr	r1, [r7, #28]
20013a62:	6a3a      	ldr	r2, [r7, #32]
20013a64:	e841 2300 	strex	r3, r2, [r1]
20013a68:	61bb      	str	r3, [r7, #24]
   return(result);
20013a6a:	69bb      	ldr	r3, [r7, #24]
20013a6c:	2b00      	cmp	r3, #0
20013a6e:	d1e6      	bne.n	20013a3e <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
20013a70:	88fb      	ldrh	r3, [r7, #6]
20013a72:	461a      	mov	r2, r3
20013a74:	68b9      	ldr	r1, [r7, #8]
20013a76:	68f8      	ldr	r0, [r7, #12]
20013a78:	f001 ff9e 	bl	200159b8 <UART_Start_Receive_IT>
20013a7c:	4603      	mov	r3, r0
20013a7e:	e000      	b.n	20013a82 <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
20013a80:	2302      	movs	r3, #2
  }
}
20013a82:	4618      	mov	r0, r3
20013a84:	3728      	adds	r7, #40	@ 0x28
20013a86:	46bd      	mov	sp, r7
20013a88:	bd80      	pop	{r7, pc}
20013a8a:	bf00      	nop
20013a8c:	46002400 	.word	0x46002400
20013a90:	56002400 	.word	0x56002400

20013a94 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
20013a94:	b580      	push	{r7, lr}
20013a96:	b08c      	sub	sp, #48	@ 0x30
20013a98:	af00      	add	r7, sp, #0
20013a9a:	60f8      	str	r0, [r7, #12]
20013a9c:	60b9      	str	r1, [r7, #8]
20013a9e:	4613      	mov	r3, r2
20013aa0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint16_t nbByte = Size;
20013aa2:	88fb      	ldrh	r3, [r7, #6]
20013aa4:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
20013aa6:	68fb      	ldr	r3, [r7, #12]
20013aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013aac:	2b20      	cmp	r3, #32
20013aae:	f040 80ad 	bne.w	20013c0c <HAL_UART_Transmit_DMA+0x178>
  {
    if ((pData == NULL) || (Size == 0U))
20013ab2:	68bb      	ldr	r3, [r7, #8]
20013ab4:	2b00      	cmp	r3, #0
20013ab6:	d002      	beq.n	20013abe <HAL_UART_Transmit_DMA+0x2a>
20013ab8:	88fb      	ldrh	r3, [r7, #6]
20013aba:	2b00      	cmp	r3, #0
20013abc:	d101      	bne.n	20013ac2 <HAL_UART_Transmit_DMA+0x2e>
    {
      return HAL_ERROR;
20013abe:	2301      	movs	r3, #1
20013ac0:	e0a5      	b.n	20013c0e <HAL_UART_Transmit_DMA+0x17a>
    }

    huart->pTxBuffPtr  = pData;
20013ac2:	68fb      	ldr	r3, [r7, #12]
20013ac4:	68ba      	ldr	r2, [r7, #8]
20013ac6:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
20013ac8:	68fb      	ldr	r3, [r7, #12]
20013aca:	88fa      	ldrh	r2, [r7, #6]
20013acc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
20013ad0:	68fb      	ldr	r3, [r7, #12]
20013ad2:	88fa      	ldrh	r2, [r7, #6]
20013ad4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
20013ad8:	68fb      	ldr	r3, [r7, #12]
20013ada:	2200      	movs	r2, #0
20013adc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
20013ae0:	68fb      	ldr	r3, [r7, #12]
20013ae2:	2221      	movs	r2, #33	@ 0x21
20013ae4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
20013ae8:	68fb      	ldr	r3, [r7, #12]
20013aea:	681b      	ldr	r3, [r3, #0]
20013aec:	2240      	movs	r2, #64	@ 0x40
20013aee:	621a      	str	r2, [r3, #32]

#endif /* USART_DMAREQUESTS_SW_WA */
    if (huart->hdmatx != NULL)
20013af0:	68fb      	ldr	r3, [r7, #12]
20013af2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013af4:	2b00      	cmp	r3, #0
20013af6:	d06d      	beq.n	20013bd4 <HAL_UART_Transmit_DMA+0x140>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
20013af8:	68fb      	ldr	r3, [r7, #12]
20013afa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013afc:	4a46      	ldr	r2, [pc, #280]	@ (20013c18 <HAL_UART_Transmit_DMA+0x184>)
20013afe:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
20013b00:	68fb      	ldr	r3, [r7, #12]
20013b02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b04:	4a45      	ldr	r2, [pc, #276]	@ (20013c1c <HAL_UART_Transmit_DMA+0x188>)
20013b06:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
20013b08:	68fb      	ldr	r3, [r7, #12]
20013b0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b0c:	4a44      	ldr	r2, [pc, #272]	@ (20013c20 <HAL_UART_Transmit_DMA+0x18c>)
20013b0e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
20013b10:	68fb      	ldr	r3, [r7, #12]
20013b12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b14:	2200      	movs	r2, #0
20013b16:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
         should be aligned on a u16 frontier, so nbByte should be equal to Size * 2 */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20013b18:	68fb      	ldr	r3, [r7, #12]
20013b1a:	689b      	ldr	r3, [r3, #8]
20013b1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20013b20:	d106      	bne.n	20013b30 <HAL_UART_Transmit_DMA+0x9c>
20013b22:	68fb      	ldr	r3, [r7, #12]
20013b24:	691b      	ldr	r3, [r3, #16]
20013b26:	2b00      	cmp	r3, #0
20013b28:	d102      	bne.n	20013b30 <HAL_UART_Transmit_DMA+0x9c>
      {
        nbByte = Size * 2U;
20013b2a:	88fb      	ldrh	r3, [r7, #6]
20013b2c:	005b      	lsls	r3, r3, #1
20013b2e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
      }

      /* Check linked list mode */
      if ((huart->hdmatx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20013b30:	68fb      	ldr	r3, [r7, #12]
20013b32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20013b36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013b3a:	2b00      	cmp	r3, #0
20013b3c:	d02d      	beq.n	20013b9a <HAL_UART_Transmit_DMA+0x106>
      {
        if ((huart->hdmatx->LinkedListQueue != NULL) && (huart->hdmatx->LinkedListQueue->Head != NULL))
20013b3e:	68fb      	ldr	r3, [r7, #12]
20013b40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20013b44:	2b00      	cmp	r3, #0
20013b46:	d024      	beq.n	20013b92 <HAL_UART_Transmit_DMA+0xfe>
20013b48:	68fb      	ldr	r3, [r7, #12]
20013b4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20013b4e:	681b      	ldr	r3, [r3, #0]
20013b50:	2b00      	cmp	r3, #0
20013b52:	d01e      	beq.n	20013b92 <HAL_UART_Transmit_DMA+0xfe>
        {
          /* Set DMA data size */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
20013b54:	68fb      	ldr	r3, [r7, #12]
20013b56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20013b5a:	681b      	ldr	r3, [r3, #0]
20013b5c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
20013b5e:	609a      	str	r2, [r3, #8]

          /* Set DMA source address */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)huart->pTxBuffPtr;
20013b60:	68fb      	ldr	r3, [r7, #12]
20013b62:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
20013b64:	68fb      	ldr	r3, [r7, #12]
20013b66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20013b6a:	681b      	ldr	r3, [r3, #0]
20013b6c:	60da      	str	r2, [r3, #12]

          /* Set DMA destination address */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
            (uint32_t)&huart->Instance->TDR;
20013b6e:	68fb      	ldr	r3, [r7, #12]
20013b70:	681b      	ldr	r3, [r3, #0]
20013b72:	f103 0228 	add.w	r2, r3, #40	@ 0x28
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
20013b76:	68fb      	ldr	r3, [r7, #12]
20013b78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20013b7c:	681b      	ldr	r3, [r3, #0]
20013b7e:	611a      	str	r2, [r3, #16]

          /* Enable the UART transmit DMA channel */
          status = HAL_DMAEx_List_Start_IT(huart->hdmatx);
20013b80:	68fb      	ldr	r3, [r7, #12]
20013b82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b84:	4618      	mov	r0, r3
20013b86:	f7f1 f95b 	bl	20004e40 <HAL_DMAEx_List_Start_IT>
20013b8a:	4603      	mov	r3, r0
20013b8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
20013b90:	e012      	b.n	20013bb8 <HAL_UART_Transmit_DMA+0x124>
        }
        else
        {
          /* Update status */
          status = HAL_ERROR;
20013b92:	2301      	movs	r3, #1
20013b94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
20013b98:	e00e      	b.n	20013bb8 <HAL_UART_Transmit_DMA+0x124>
        }
      }
      else
      {
        /* Enable the UART transmit DMA channel */
        status = HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, nbByte);
20013b9a:	68fb      	ldr	r3, [r7, #12]
20013b9c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
20013b9e:	68fb      	ldr	r3, [r7, #12]
20013ba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20013ba2:	4619      	mov	r1, r3
20013ba4:	68fb      	ldr	r3, [r7, #12]
20013ba6:	681b      	ldr	r3, [r3, #0]
20013ba8:	3328      	adds	r3, #40	@ 0x28
20013baa:	461a      	mov	r2, r3
20013bac:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
20013bae:	f7ef ff55 	bl	20003a5c <HAL_DMA_Start_IT>
20013bb2:	4603      	mov	r3, r0
20013bb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }

      if (status != HAL_OK)
20013bb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
20013bbc:	2b00      	cmp	r3, #0
20013bbe:	d009      	beq.n	20013bd4 <HAL_UART_Transmit_DMA+0x140>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
20013bc0:	68fb      	ldr	r3, [r7, #12]
20013bc2:	2210      	movs	r2, #16
20013bc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
20013bc8:	68fb      	ldr	r3, [r7, #12]
20013bca:	2220      	movs	r2, #32
20013bcc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
20013bd0:	2301      	movs	r3, #1
20013bd2:	e01c      	b.n	20013c0e <HAL_UART_Transmit_DMA+0x17a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
20013bd4:	68fb      	ldr	r3, [r7, #12]
20013bd6:	681b      	ldr	r3, [r3, #0]
20013bd8:	3308      	adds	r3, #8
20013bda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013bdc:	69bb      	ldr	r3, [r7, #24]
20013bde:	e853 3f00 	ldrex	r3, [r3]
20013be2:	617b      	str	r3, [r7, #20]
   return(result);
20013be4:	697b      	ldr	r3, [r7, #20]
20013be6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20013bea:	62bb      	str	r3, [r7, #40]	@ 0x28
20013bec:	68fb      	ldr	r3, [r7, #12]
20013bee:	681b      	ldr	r3, [r3, #0]
20013bf0:	3308      	adds	r3, #8
20013bf2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20013bf4:	627a      	str	r2, [r7, #36]	@ 0x24
20013bf6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013bf8:	6a39      	ldr	r1, [r7, #32]
20013bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20013bfc:	e841 2300 	strex	r3, r2, [r1]
20013c00:	61fb      	str	r3, [r7, #28]
   return(result);
20013c02:	69fb      	ldr	r3, [r7, #28]
20013c04:	2b00      	cmp	r3, #0
20013c06:	d1e5      	bne.n	20013bd4 <HAL_UART_Transmit_DMA+0x140>

    return HAL_OK;
20013c08:	2300      	movs	r3, #0
20013c0a:	e000      	b.n	20013c0e <HAL_UART_Transmit_DMA+0x17a>
  }
  else
  {
    return HAL_BUSY;
20013c0c:	2302      	movs	r3, #2
  }
}
20013c0e:	4618      	mov	r0, r3
20013c10:	3730      	adds	r7, #48	@ 0x30
20013c12:	46bd      	mov	sp, r7
20013c14:	bd80      	pop	{r7, pc}
20013c16:	bf00      	nop
20013c18:	20015f3b 	.word	0x20015f3b
20013c1c:	20015f9b 	.word	0x20015f9b
20013c20:	20016151 	.word	0x20016151

20013c24 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
20013c24:	b580      	push	{r7, lr}
20013c26:	b08a      	sub	sp, #40	@ 0x28
20013c28:	af00      	add	r7, sp, #0
20013c2a:	60f8      	str	r0, [r7, #12]
20013c2c:	60b9      	str	r1, [r7, #8]
20013c2e:	4613      	mov	r3, r2
20013c30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
20013c32:	68fb      	ldr	r3, [r7, #12]
20013c34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013c38:	2b20      	cmp	r3, #32
20013c3a:	d13c      	bne.n	20013cb6 <HAL_UART_Receive_DMA+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
20013c3c:	68bb      	ldr	r3, [r7, #8]
20013c3e:	2b00      	cmp	r3, #0
20013c40:	d002      	beq.n	20013c48 <HAL_UART_Receive_DMA+0x24>
20013c42:	88fb      	ldrh	r3, [r7, #6]
20013c44:	2b00      	cmp	r3, #0
20013c46:	d101      	bne.n	20013c4c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
20013c48:	2301      	movs	r3, #1
20013c4a:	e035      	b.n	20013cb8 <HAL_UART_Receive_DMA+0x94>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20013c4c:	68fb      	ldr	r3, [r7, #12]
20013c4e:	2200      	movs	r2, #0
20013c50:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
20013c52:	68fb      	ldr	r3, [r7, #12]
20013c54:	681b      	ldr	r3, [r3, #0]
20013c56:	4a1a      	ldr	r2, [pc, #104]	@ (20013cc0 <HAL_UART_Receive_DMA+0x9c>)
20013c58:	4293      	cmp	r3, r2
20013c5a:	d024      	beq.n	20013ca6 <HAL_UART_Receive_DMA+0x82>
20013c5c:	68fb      	ldr	r3, [r7, #12]
20013c5e:	681b      	ldr	r3, [r3, #0]
20013c60:	4a18      	ldr	r2, [pc, #96]	@ (20013cc4 <HAL_UART_Receive_DMA+0xa0>)
20013c62:	4293      	cmp	r3, r2
20013c64:	d01f      	beq.n	20013ca6 <HAL_UART_Receive_DMA+0x82>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
20013c66:	68fb      	ldr	r3, [r7, #12]
20013c68:	681b      	ldr	r3, [r3, #0]
20013c6a:	685b      	ldr	r3, [r3, #4]
20013c6c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20013c70:	2b00      	cmp	r3, #0
20013c72:	d018      	beq.n	20013ca6 <HAL_UART_Receive_DMA+0x82>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
20013c74:	68fb      	ldr	r3, [r7, #12]
20013c76:	681b      	ldr	r3, [r3, #0]
20013c78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013c7a:	697b      	ldr	r3, [r7, #20]
20013c7c:	e853 3f00 	ldrex	r3, [r3]
20013c80:	613b      	str	r3, [r7, #16]
   return(result);
20013c82:	693b      	ldr	r3, [r7, #16]
20013c84:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
20013c88:	627b      	str	r3, [r7, #36]	@ 0x24
20013c8a:	68fb      	ldr	r3, [r7, #12]
20013c8c:	681b      	ldr	r3, [r3, #0]
20013c8e:	461a      	mov	r2, r3
20013c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013c92:	623b      	str	r3, [r7, #32]
20013c94:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013c96:	69f9      	ldr	r1, [r7, #28]
20013c98:	6a3a      	ldr	r2, [r7, #32]
20013c9a:	e841 2300 	strex	r3, r2, [r1]
20013c9e:	61bb      	str	r3, [r7, #24]
   return(result);
20013ca0:	69bb      	ldr	r3, [r7, #24]
20013ca2:	2b00      	cmp	r3, #0
20013ca4:	d1e6      	bne.n	20013c74 <HAL_UART_Receive_DMA+0x50>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
20013ca6:	88fb      	ldrh	r3, [r7, #6]
20013ca8:	461a      	mov	r2, r3
20013caa:	68b9      	ldr	r1, [r7, #8]
20013cac:	68f8      	ldr	r0, [r7, #12]
20013cae:	f001 ffa5 	bl	20015bfc <UART_Start_Receive_DMA>
20013cb2:	4603      	mov	r3, r0
20013cb4:	e000      	b.n	20013cb8 <HAL_UART_Receive_DMA+0x94>
  }
  else
  {
    return HAL_BUSY;
20013cb6:	2302      	movs	r3, #2
  }
}
20013cb8:	4618      	mov	r0, r3
20013cba:	3728      	adds	r7, #40	@ 0x28
20013cbc:	46bd      	mov	sp, r7
20013cbe:	bd80      	pop	{r7, pc}
20013cc0:	46002400 	.word	0x46002400
20013cc4:	56002400 	.word	0x56002400

20013cc8 <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
20013cc8:	b580      	push	{r7, lr}
20013cca:	b090      	sub	sp, #64	@ 0x40
20013ccc:	af00      	add	r7, sp, #0
20013cce:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
20013cd0:	687b      	ldr	r3, [r7, #4]
20013cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
20013cd8:	687b      	ldr	r3, [r7, #4]
20013cda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013cde:	63bb      	str	r3, [r7, #56]	@ 0x38

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
20013ce0:	687b      	ldr	r3, [r7, #4]
20013ce2:	681b      	ldr	r3, [r3, #0]
20013ce4:	689b      	ldr	r3, [r3, #8]
20013ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013cea:	2b80      	cmp	r3, #128	@ 0x80
20013cec:	d120      	bne.n	20013d30 <HAL_UART_DMAPause+0x68>
20013cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20013cf0:	2b21      	cmp	r3, #33	@ 0x21
20013cf2:	d11d      	bne.n	20013d30 <HAL_UART_DMAPause+0x68>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Suspend the UART DMA Tx channel : use blocking DMA Suspend API (no callback) */
    if (huart->hdmatx != NULL)
20013cf4:	687b      	ldr	r3, [r7, #4]
20013cf6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013cf8:	2b00      	cmp	r3, #0
20013cfa:	d019      	beq.n	20013d30 <HAL_UART_DMAPause+0x68>
    {
      /* Set the UART DMA Suspend callback to Null.
         No call back execution at end of DMA Suspend procedure */
      huart->hdmatx->XferSuspendCallback = NULL;
20013cfc:	687b      	ldr	r3, [r7, #4]
20013cfe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013d00:	2200      	movs	r2, #0
20013d02:	671a      	str	r2, [r3, #112]	@ 0x70

      if (HAL_DMAEx_Suspend(huart->hdmatx) != HAL_OK)
20013d04:	687b      	ldr	r3, [r7, #4]
20013d06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013d08:	4618      	mov	r0, r3
20013d0a:	f7f2 fd8c 	bl	20006826 <HAL_DMAEx_Suspend>
20013d0e:	4603      	mov	r3, r0
20013d10:	2b00      	cmp	r3, #0
20013d12:	d00d      	beq.n	20013d30 <HAL_UART_DMAPause+0x68>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
20013d14:	687b      	ldr	r3, [r7, #4]
20013d16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013d18:	4618      	mov	r0, r3
20013d1a:	f7f0 fa93 	bl	20004244 <HAL_DMA_GetError>
20013d1e:	4603      	mov	r3, r0
20013d20:	2b10      	cmp	r3, #16
20013d22:	d105      	bne.n	20013d30 <HAL_UART_DMAPause+0x68>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013d24:	687b      	ldr	r3, [r7, #4]
20013d26:	2210      	movs	r2, #16
20013d28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013d2c:	2303      	movs	r3, #3
20013d2e:	e05f      	b.n	20013df0 <HAL_UART_DMAPause+0x128>
        }
      }
    }
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
20013d30:	687b      	ldr	r3, [r7, #4]
20013d32:	681b      	ldr	r3, [r3, #0]
20013d34:	689b      	ldr	r3, [r3, #8]
20013d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20013d3a:	2b40      	cmp	r3, #64	@ 0x40
20013d3c:	d157      	bne.n	20013dee <HAL_UART_DMAPause+0x126>
20013d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20013d40:	2b22      	cmp	r3, #34	@ 0x22
20013d42:	d154      	bne.n	20013dee <HAL_UART_DMAPause+0x126>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Suspend the UART DMA Rx channel : use blocking DMA Suspend API (no callback) */
    if (huart->hdmarx != NULL)
20013d44:	687b      	ldr	r3, [r7, #4]
20013d46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013d4a:	2b00      	cmp	r3, #0
20013d4c:	d04f      	beq.n	20013dee <HAL_UART_DMAPause+0x126>
    {
      /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20013d4e:	687b      	ldr	r3, [r7, #4]
20013d50:	681b      	ldr	r3, [r3, #0]
20013d52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013d54:	6a3b      	ldr	r3, [r7, #32]
20013d56:	e853 3f00 	ldrex	r3, [r3]
20013d5a:	61fb      	str	r3, [r7, #28]
   return(result);
20013d5c:	69fb      	ldr	r3, [r7, #28]
20013d5e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20013d62:	637b      	str	r3, [r7, #52]	@ 0x34
20013d64:	687b      	ldr	r3, [r7, #4]
20013d66:	681b      	ldr	r3, [r3, #0]
20013d68:	461a      	mov	r2, r3
20013d6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20013d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
20013d6e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013d70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20013d72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20013d74:	e841 2300 	strex	r3, r2, [r1]
20013d78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013d7c:	2b00      	cmp	r3, #0
20013d7e:	d1e6      	bne.n	20013d4e <HAL_UART_DMAPause+0x86>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20013d80:	687b      	ldr	r3, [r7, #4]
20013d82:	681b      	ldr	r3, [r3, #0]
20013d84:	3308      	adds	r3, #8
20013d86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013d88:	68fb      	ldr	r3, [r7, #12]
20013d8a:	e853 3f00 	ldrex	r3, [r3]
20013d8e:	60bb      	str	r3, [r7, #8]
   return(result);
20013d90:	68bb      	ldr	r3, [r7, #8]
20013d92:	f023 0301 	bic.w	r3, r3, #1
20013d96:	633b      	str	r3, [r7, #48]	@ 0x30
20013d98:	687b      	ldr	r3, [r7, #4]
20013d9a:	681b      	ldr	r3, [r3, #0]
20013d9c:	3308      	adds	r3, #8
20013d9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20013da0:	61ba      	str	r2, [r7, #24]
20013da2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013da4:	6979      	ldr	r1, [r7, #20]
20013da6:	69ba      	ldr	r2, [r7, #24]
20013da8:	e841 2300 	strex	r3, r2, [r1]
20013dac:	613b      	str	r3, [r7, #16]
   return(result);
20013dae:	693b      	ldr	r3, [r7, #16]
20013db0:	2b00      	cmp	r3, #0
20013db2:	d1e5      	bne.n	20013d80 <HAL_UART_DMAPause+0xb8>

      /* Set the UART DMA Suspend callback to Null.
         No call back execution at end of DMA Suspend procedure */
      huart->hdmarx->XferSuspendCallback = NULL;
20013db4:	687b      	ldr	r3, [r7, #4]
20013db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013dba:	2200      	movs	r2, #0
20013dbc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (HAL_DMAEx_Suspend(huart->hdmarx) != HAL_OK)
20013dbe:	687b      	ldr	r3, [r7, #4]
20013dc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013dc4:	4618      	mov	r0, r3
20013dc6:	f7f2 fd2e 	bl	20006826 <HAL_DMAEx_Suspend>
20013dca:	4603      	mov	r3, r0
20013dcc:	2b00      	cmp	r3, #0
20013dce:	d00e      	beq.n	20013dee <HAL_UART_DMAPause+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
20013dd0:	687b      	ldr	r3, [r7, #4]
20013dd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013dd6:	4618      	mov	r0, r3
20013dd8:	f7f0 fa34 	bl	20004244 <HAL_DMA_GetError>
20013ddc:	4603      	mov	r3, r0
20013dde:	2b10      	cmp	r3, #16
20013de0:	d105      	bne.n	20013dee <HAL_UART_DMAPause+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013de2:	687b      	ldr	r3, [r7, #4]
20013de4:	2210      	movs	r2, #16
20013de6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013dea:	2303      	movs	r3, #3
20013dec:	e000      	b.n	20013df0 <HAL_UART_DMAPause+0x128>
        }
      }
    }
  }

  return HAL_OK;
20013dee:	2300      	movs	r3, #0
}
20013df0:	4618      	mov	r0, r3
20013df2:	3740      	adds	r7, #64	@ 0x40
20013df4:	46bd      	mov	sp, r7
20013df6:	bd80      	pop	{r7, pc}

20013df8 <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
20013df8:	b580      	push	{r7, lr}
20013dfa:	b08e      	sub	sp, #56	@ 0x38
20013dfc:	af00      	add	r7, sp, #0
20013dfe:	6078      	str	r0, [r7, #4]
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
20013e00:	687b      	ldr	r3, [r7, #4]
20013e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013e06:	2b21      	cmp	r3, #33	@ 0x21
20013e08:	d111      	bne.n	20013e2e <HAL_UART_DMAResume+0x36>
  {
    /* Resume the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
20013e0a:	687b      	ldr	r3, [r7, #4]
20013e0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013e0e:	2b00      	cmp	r3, #0
20013e10:	d00d      	beq.n	20013e2e <HAL_UART_DMAResume+0x36>
    {
      if (HAL_DMAEx_Resume(huart->hdmatx) != HAL_OK)
20013e12:	687b      	ldr	r3, [r7, #4]
20013e14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013e16:	4618      	mov	r0, r3
20013e18:	f7f2 fd79 	bl	2000690e <HAL_DMAEx_Resume>
20013e1c:	4603      	mov	r3, r0
20013e1e:	2b00      	cmp	r3, #0
20013e20:	d005      	beq.n	20013e2e <HAL_UART_DMAResume+0x36>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
20013e22:	687b      	ldr	r3, [r7, #4]
20013e24:	2210      	movs	r2, #16
20013e26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        return HAL_ERROR;
20013e2a:	2301      	movs	r3, #1
20013e2c:	e054      	b.n	20013ed8 <HAL_UART_DMAResume+0xe0>
      }
    }
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
20013e2e:	687b      	ldr	r3, [r7, #4]
20013e30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013e34:	2b22      	cmp	r3, #34	@ 0x22
20013e36:	d14e      	bne.n	20013ed6 <HAL_UART_DMAResume+0xde>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
20013e38:	687b      	ldr	r3, [r7, #4]
20013e3a:	681b      	ldr	r3, [r3, #0]
20013e3c:	2208      	movs	r2, #8
20013e3e:	621a      	str	r2, [r3, #32]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    if (huart->Init.Parity != UART_PARITY_NONE)
20013e40:	687b      	ldr	r3, [r7, #4]
20013e42:	691b      	ldr	r3, [r3, #16]
20013e44:	2b00      	cmp	r3, #0
20013e46:	d018      	beq.n	20013e7a <HAL_UART_DMAResume+0x82>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20013e48:	687b      	ldr	r3, [r7, #4]
20013e4a:	681b      	ldr	r3, [r3, #0]
20013e4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013e4e:	6a3b      	ldr	r3, [r7, #32]
20013e50:	e853 3f00 	ldrex	r3, [r3]
20013e54:	61fb      	str	r3, [r7, #28]
   return(result);
20013e56:	69fb      	ldr	r3, [r7, #28]
20013e58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20013e5c:	637b      	str	r3, [r7, #52]	@ 0x34
20013e5e:	687b      	ldr	r3, [r7, #4]
20013e60:	681b      	ldr	r3, [r3, #0]
20013e62:	461a      	mov	r2, r3
20013e64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20013e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
20013e68:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013e6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20013e6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20013e6e:	e841 2300 	strex	r3, r2, [r1]
20013e72:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013e76:	2b00      	cmp	r3, #0
20013e78:	d1e6      	bne.n	20013e48 <HAL_UART_DMAResume+0x50>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
20013e7a:	687b      	ldr	r3, [r7, #4]
20013e7c:	681b      	ldr	r3, [r3, #0]
20013e7e:	3308      	adds	r3, #8
20013e80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013e82:	68fb      	ldr	r3, [r7, #12]
20013e84:	e853 3f00 	ldrex	r3, [r3]
20013e88:	60bb      	str	r3, [r7, #8]
   return(result);
20013e8a:	68bb      	ldr	r3, [r7, #8]
20013e8c:	f043 0301 	orr.w	r3, r3, #1
20013e90:	633b      	str	r3, [r7, #48]	@ 0x30
20013e92:	687b      	ldr	r3, [r7, #4]
20013e94:	681b      	ldr	r3, [r3, #0]
20013e96:	3308      	adds	r3, #8
20013e98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20013e9a:	61ba      	str	r2, [r7, #24]
20013e9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013e9e:	6979      	ldr	r1, [r7, #20]
20013ea0:	69ba      	ldr	r2, [r7, #24]
20013ea2:	e841 2300 	strex	r3, r2, [r1]
20013ea6:	613b      	str	r3, [r7, #16]
   return(result);
20013ea8:	693b      	ldr	r3, [r7, #16]
20013eaa:	2b00      	cmp	r3, #0
20013eac:	d1e5      	bne.n	20013e7a <HAL_UART_DMAResume+0x82>

    /* Resume the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
20013eae:	687b      	ldr	r3, [r7, #4]
20013eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013eb4:	2b00      	cmp	r3, #0
20013eb6:	d00e      	beq.n	20013ed6 <HAL_UART_DMAResume+0xde>
    {
      if (HAL_DMAEx_Resume(huart->hdmarx) != HAL_OK)
20013eb8:	687b      	ldr	r3, [r7, #4]
20013eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013ebe:	4618      	mov	r0, r3
20013ec0:	f7f2 fd25 	bl	2000690e <HAL_DMAEx_Resume>
20013ec4:	4603      	mov	r3, r0
20013ec6:	2b00      	cmp	r3, #0
20013ec8:	d005      	beq.n	20013ed6 <HAL_UART_DMAResume+0xde>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
20013eca:	687b      	ldr	r3, [r7, #4]
20013ecc:	2210      	movs	r2, #16
20013ece:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        return HAL_ERROR;
20013ed2:	2301      	movs	r3, #1
20013ed4:	e000      	b.n	20013ed8 <HAL_UART_DMAResume+0xe0>
      }
    }
  }

  return HAL_OK;
20013ed6:	2300      	movs	r3, #0
}
20013ed8:	4618      	mov	r0, r3
20013eda:	3738      	adds	r7, #56	@ 0x38
20013edc:	46bd      	mov	sp, r7
20013ede:	bd80      	pop	{r7, pc}

20013ee0 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
20013ee0:	b580      	push	{r7, lr}
20013ee2:	b090      	sub	sp, #64	@ 0x40
20013ee4:	af00      	add	r7, sp, #0
20013ee6:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
20013ee8:	687b      	ldr	r3, [r7, #4]
20013eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
20013ef0:	687b      	ldr	r3, [r7, #4]
20013ef2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013ef6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
20013ef8:	687b      	ldr	r3, [r7, #4]
20013efa:	681b      	ldr	r3, [r3, #0]
20013efc:	689b      	ldr	r3, [r3, #8]
20013efe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013f02:	2b80      	cmp	r3, #128	@ 0x80
20013f04:	d139      	bne.n	20013f7a <HAL_UART_DMAStop+0x9a>
20013f06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20013f08:	2b21      	cmp	r3, #33	@ 0x21
20013f0a:	d136      	bne.n	20013f7a <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
20013f0c:	687b      	ldr	r3, [r7, #4]
20013f0e:	681b      	ldr	r3, [r3, #0]
20013f10:	3308      	adds	r3, #8
20013f12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013f14:	6a3b      	ldr	r3, [r7, #32]
20013f16:	e853 3f00 	ldrex	r3, [r3]
20013f1a:	61fb      	str	r3, [r7, #28]
   return(result);
20013f1c:	69fb      	ldr	r3, [r7, #28]
20013f1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
20013f22:	637b      	str	r3, [r7, #52]	@ 0x34
20013f24:	687b      	ldr	r3, [r7, #4]
20013f26:	681b      	ldr	r3, [r3, #0]
20013f28:	3308      	adds	r3, #8
20013f2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
20013f2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
20013f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013f30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20013f32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20013f34:	e841 2300 	strex	r3, r2, [r1]
20013f38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013f3c:	2b00      	cmp	r3, #0
20013f3e:	d1e5      	bne.n	20013f0c <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
20013f40:	687b      	ldr	r3, [r7, #4]
20013f42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013f44:	2b00      	cmp	r3, #0
20013f46:	d015      	beq.n	20013f74 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
20013f48:	687b      	ldr	r3, [r7, #4]
20013f4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013f4c:	4618      	mov	r0, r3
20013f4e:	f7ef fde5 	bl	20003b1c <HAL_DMA_Abort>
20013f52:	4603      	mov	r3, r0
20013f54:	2b00      	cmp	r3, #0
20013f56:	d00d      	beq.n	20013f74 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
20013f58:	687b      	ldr	r3, [r7, #4]
20013f5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013f5c:	4618      	mov	r0, r3
20013f5e:	f7f0 f971 	bl	20004244 <HAL_DMA_GetError>
20013f62:	4603      	mov	r3, r0
20013f64:	2b10      	cmp	r3, #16
20013f66:	d105      	bne.n	20013f74 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013f68:	687b      	ldr	r3, [r7, #4]
20013f6a:	2210      	movs	r2, #16
20013f6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013f70:	2303      	movs	r3, #3
20013f72:	e047      	b.n	20014004 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
20013f74:	6878      	ldr	r0, [r7, #4]
20013f76:	f001 ff39 	bl	20015dec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
20013f7a:	687b      	ldr	r3, [r7, #4]
20013f7c:	681b      	ldr	r3, [r3, #0]
20013f7e:	689b      	ldr	r3, [r3, #8]
20013f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20013f84:	2b40      	cmp	r3, #64	@ 0x40
20013f86:	d13c      	bne.n	20014002 <HAL_UART_DMAStop+0x122>
20013f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20013f8a:	2b22      	cmp	r3, #34	@ 0x22
20013f8c:	d139      	bne.n	20014002 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
20013f8e:	687b      	ldr	r3, [r7, #4]
20013f90:	681b      	ldr	r3, [r3, #0]
20013f92:	3308      	adds	r3, #8
20013f94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013f96:	68fb      	ldr	r3, [r7, #12]
20013f98:	e853 3f00 	ldrex	r3, [r3]
20013f9c:	60bb      	str	r3, [r7, #8]
   return(result);
20013f9e:	68bb      	ldr	r3, [r7, #8]
20013fa0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
20013fa4:	633b      	str	r3, [r7, #48]	@ 0x30
20013fa6:	687b      	ldr	r3, [r7, #4]
20013fa8:	681b      	ldr	r3, [r3, #0]
20013faa:	3308      	adds	r3, #8
20013fac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20013fae:	61ba      	str	r2, [r7, #24]
20013fb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013fb2:	6979      	ldr	r1, [r7, #20]
20013fb4:	69ba      	ldr	r2, [r7, #24]
20013fb6:	e841 2300 	strex	r3, r2, [r1]
20013fba:	613b      	str	r3, [r7, #16]
   return(result);
20013fbc:	693b      	ldr	r3, [r7, #16]
20013fbe:	2b00      	cmp	r3, #0
20013fc0:	d1e5      	bne.n	20013f8e <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
20013fc2:	687b      	ldr	r3, [r7, #4]
20013fc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013fc8:	2b00      	cmp	r3, #0
20013fca:	d017      	beq.n	20013ffc <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
20013fcc:	687b      	ldr	r3, [r7, #4]
20013fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013fd2:	4618      	mov	r0, r3
20013fd4:	f7ef fda2 	bl	20003b1c <HAL_DMA_Abort>
20013fd8:	4603      	mov	r3, r0
20013fda:	2b00      	cmp	r3, #0
20013fdc:	d00e      	beq.n	20013ffc <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
20013fde:	687b      	ldr	r3, [r7, #4]
20013fe0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013fe4:	4618      	mov	r0, r3
20013fe6:	f7f0 f92d 	bl	20004244 <HAL_DMA_GetError>
20013fea:	4603      	mov	r3, r0
20013fec:	2b10      	cmp	r3, #16
20013fee:	d105      	bne.n	20013ffc <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013ff0:	687b      	ldr	r3, [r7, #4]
20013ff2:	2210      	movs	r2, #16
20013ff4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013ff8:	2303      	movs	r3, #3
20013ffa:	e003      	b.n	20014004 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
20013ffc:	6878      	ldr	r0, [r7, #4]
20013ffe:	f001 ff36 	bl	20015e6e <UART_EndRxTransfer>
  }

  return HAL_OK;
20014002:	2300      	movs	r3, #0
}
20014004:	4618      	mov	r0, r3
20014006:	3740      	adds	r7, #64	@ 0x40
20014008:	46bd      	mov	sp, r7
2001400a:	bd80      	pop	{r7, pc}

2001400c <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
2001400c:	b580      	push	{r7, lr}
2001400e:	b094      	sub	sp, #80	@ 0x50
20014010:	af00      	add	r7, sp, #0
20014012:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
20014014:	687b      	ldr	r3, [r7, #4]
20014016:	681b      	ldr	r3, [r3, #0]
20014018:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001401a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
2001401c:	e853 3f00 	ldrex	r3, [r3]
20014020:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20014022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20014024:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
20014028:	64fb      	str	r3, [r7, #76]	@ 0x4c
2001402a:	687b      	ldr	r3, [r7, #4]
2001402c:	681b      	ldr	r3, [r3, #0]
2001402e:	461a      	mov	r2, r3
20014030:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20014032:	643b      	str	r3, [r7, #64]	@ 0x40
20014034:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014036:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20014038:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
2001403a:	e841 2300 	strex	r3, r2, [r1]
2001403e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20014040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20014042:	2b00      	cmp	r3, #0
20014044:	d1e6      	bne.n	20014014 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
20014046:	687b      	ldr	r3, [r7, #4]
20014048:	681b      	ldr	r3, [r3, #0]
2001404a:	3308      	adds	r3, #8
2001404c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001404e:	6a3b      	ldr	r3, [r7, #32]
20014050:	e853 3f00 	ldrex	r3, [r3]
20014054:	61fb      	str	r3, [r7, #28]
   return(result);
20014056:	69fb      	ldr	r3, [r7, #28]
20014058:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
2001405c:	f023 0301 	bic.w	r3, r3, #1
20014060:	64bb      	str	r3, [r7, #72]	@ 0x48
20014062:	687b      	ldr	r3, [r7, #4]
20014064:	681b      	ldr	r3, [r3, #0]
20014066:	3308      	adds	r3, #8
20014068:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2001406a:	62fa      	str	r2, [r7, #44]	@ 0x2c
2001406c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001406e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20014070:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20014072:	e841 2300 	strex	r3, r2, [r1]
20014076:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20014078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001407a:	2b00      	cmp	r3, #0
2001407c:	d1e3      	bne.n	20014046 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
2001407e:	687b      	ldr	r3, [r7, #4]
20014080:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20014082:	2b01      	cmp	r3, #1
20014084:	d118      	bne.n	200140b8 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
20014086:	687b      	ldr	r3, [r7, #4]
20014088:	681b      	ldr	r3, [r3, #0]
2001408a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001408c:	68fb      	ldr	r3, [r7, #12]
2001408e:	e853 3f00 	ldrex	r3, [r3]
20014092:	60bb      	str	r3, [r7, #8]
   return(result);
20014094:	68bb      	ldr	r3, [r7, #8]
20014096:	f023 0310 	bic.w	r3, r3, #16
2001409a:	647b      	str	r3, [r7, #68]	@ 0x44
2001409c:	687b      	ldr	r3, [r7, #4]
2001409e:	681b      	ldr	r3, [r3, #0]
200140a0:	461a      	mov	r2, r3
200140a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
200140a4:	61bb      	str	r3, [r7, #24]
200140a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200140a8:	6979      	ldr	r1, [r7, #20]
200140aa:	69ba      	ldr	r2, [r7, #24]
200140ac:	e841 2300 	strex	r3, r2, [r1]
200140b0:	613b      	str	r3, [r7, #16]
   return(result);
200140b2:	693b      	ldr	r3, [r7, #16]
200140b4:	2b00      	cmp	r3, #0
200140b6:	d1e6      	bne.n	20014086 <HAL_UART_Abort+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
200140b8:	687b      	ldr	r3, [r7, #4]
200140ba:	681b      	ldr	r3, [r3, #0]
200140bc:	689b      	ldr	r3, [r3, #8]
200140be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200140c2:	2b80      	cmp	r3, #128	@ 0x80
200140c4:	d11d      	bne.n	20014102 <HAL_UART_Abort+0xf6>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
200140c6:	687b      	ldr	r3, [r7, #4]
200140c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200140ca:	2b00      	cmp	r3, #0
200140cc:	d019      	beq.n	20014102 <HAL_UART_Abort+0xf6>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
200140ce:	687b      	ldr	r3, [r7, #4]
200140d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200140d2:	2200      	movs	r2, #0
200140d4:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
200140d6:	687b      	ldr	r3, [r7, #4]
200140d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200140da:	4618      	mov	r0, r3
200140dc:	f7ef fd1e 	bl	20003b1c <HAL_DMA_Abort>
200140e0:	4603      	mov	r3, r0
200140e2:	2b00      	cmp	r3, #0
200140e4:	d00d      	beq.n	20014102 <HAL_UART_Abort+0xf6>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
200140e6:	687b      	ldr	r3, [r7, #4]
200140e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200140ea:	4618      	mov	r0, r3
200140ec:	f7f0 f8aa 	bl	20004244 <HAL_DMA_GetError>
200140f0:	4603      	mov	r3, r0
200140f2:	2b10      	cmp	r3, #16
200140f4:	d105      	bne.n	20014102 <HAL_UART_Abort+0xf6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
200140f6:	687b      	ldr	r3, [r7, #4]
200140f8:	2210      	movs	r2, #16
200140fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
200140fe:	2303      	movs	r3, #3
20014100:	e059      	b.n	200141b6 <HAL_UART_Abort+0x1aa>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014102:	687b      	ldr	r3, [r7, #4]
20014104:	681b      	ldr	r3, [r3, #0]
20014106:	689b      	ldr	r3, [r3, #8]
20014108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2001410c:	2b40      	cmp	r3, #64	@ 0x40
2001410e:	d121      	bne.n	20014154 <HAL_UART_Abort+0x148>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
20014110:	687b      	ldr	r3, [r7, #4]
20014112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014116:	2b00      	cmp	r3, #0
20014118:	d01c      	beq.n	20014154 <HAL_UART_Abort+0x148>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
2001411a:	687b      	ldr	r3, [r7, #4]
2001411c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014120:	2200      	movs	r2, #0
20014122:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
20014124:	687b      	ldr	r3, [r7, #4]
20014126:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001412a:	4618      	mov	r0, r3
2001412c:	f7ef fcf6 	bl	20003b1c <HAL_DMA_Abort>
20014130:	4603      	mov	r3, r0
20014132:	2b00      	cmp	r3, #0
20014134:	d00e      	beq.n	20014154 <HAL_UART_Abort+0x148>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
20014136:	687b      	ldr	r3, [r7, #4]
20014138:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001413c:	4618      	mov	r0, r3
2001413e:	f7f0 f881 	bl	20004244 <HAL_DMA_GetError>
20014142:	4603      	mov	r3, r0
20014144:	2b10      	cmp	r3, #16
20014146:	d105      	bne.n	20014154 <HAL_UART_Abort+0x148>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20014148:	687b      	ldr	r3, [r7, #4]
2001414a:	2210      	movs	r2, #16
2001414c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20014150:	2303      	movs	r3, #3
20014152:	e030      	b.n	200141b6 <HAL_UART_Abort+0x1aa>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
20014154:	687b      	ldr	r3, [r7, #4]
20014156:	2200      	movs	r2, #0
20014158:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
2001415c:	687b      	ldr	r3, [r7, #4]
2001415e:	2200      	movs	r2, #0
20014160:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
20014164:	687b      	ldr	r3, [r7, #4]
20014166:	681b      	ldr	r3, [r3, #0]
20014168:	220f      	movs	r2, #15
2001416a:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
2001416c:	687b      	ldr	r3, [r7, #4]
2001416e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20014170:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20014174:	d107      	bne.n	20014186 <HAL_UART_Abort+0x17a>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
20014176:	687b      	ldr	r3, [r7, #4]
20014178:	681b      	ldr	r3, [r3, #0]
2001417a:	699a      	ldr	r2, [r3, #24]
2001417c:	687b      	ldr	r3, [r7, #4]
2001417e:	681b      	ldr	r3, [r3, #0]
20014180:	f042 0210 	orr.w	r2, r2, #16
20014184:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20014186:	687b      	ldr	r3, [r7, #4]
20014188:	681b      	ldr	r3, [r3, #0]
2001418a:	699a      	ldr	r2, [r3, #24]
2001418c:	687b      	ldr	r3, [r7, #4]
2001418e:	681b      	ldr	r3, [r3, #0]
20014190:	f042 0208 	orr.w	r2, r2, #8
20014194:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
20014196:	687b      	ldr	r3, [r7, #4]
20014198:	2220      	movs	r2, #32
2001419a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
2001419e:	687b      	ldr	r3, [r7, #4]
200141a0:	2220      	movs	r2, #32
200141a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200141a6:	687b      	ldr	r3, [r7, #4]
200141a8:	2200      	movs	r2, #0
200141aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
200141ac:	687b      	ldr	r3, [r7, #4]
200141ae:	2200      	movs	r2, #0
200141b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
200141b4:	2300      	movs	r3, #0
}
200141b6:	4618      	mov	r0, r3
200141b8:	3750      	adds	r7, #80	@ 0x50
200141ba:	46bd      	mov	sp, r7
200141bc:	bd80      	pop	{r7, pc}

200141be <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
200141be:	b580      	push	{r7, lr}
200141c0:	b08e      	sub	sp, #56	@ 0x38
200141c2:	af00      	add	r7, sp, #0
200141c4:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
200141c6:	687b      	ldr	r3, [r7, #4]
200141c8:	681b      	ldr	r3, [r3, #0]
200141ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200141cc:	6a3b      	ldr	r3, [r7, #32]
200141ce:	e853 3f00 	ldrex	r3, [r3]
200141d2:	61fb      	str	r3, [r7, #28]
   return(result);
200141d4:	69fb      	ldr	r3, [r7, #28]
200141d6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
200141da:	637b      	str	r3, [r7, #52]	@ 0x34
200141dc:	687b      	ldr	r3, [r7, #4]
200141de:	681b      	ldr	r3, [r3, #0]
200141e0:	461a      	mov	r2, r3
200141e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200141e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
200141e6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200141e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
200141ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
200141ec:	e841 2300 	strex	r3, r2, [r1]
200141f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
200141f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200141f4:	2b00      	cmp	r3, #0
200141f6:	d1e6      	bne.n	200141c6 <HAL_UART_AbortTransmit+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
200141f8:	687b      	ldr	r3, [r7, #4]
200141fa:	681b      	ldr	r3, [r3, #0]
200141fc:	3308      	adds	r3, #8
200141fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014200:	68fb      	ldr	r3, [r7, #12]
20014202:	e853 3f00 	ldrex	r3, [r3]
20014206:	60bb      	str	r3, [r7, #8]
   return(result);
20014208:	68bb      	ldr	r3, [r7, #8]
2001420a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
2001420e:	633b      	str	r3, [r7, #48]	@ 0x30
20014210:	687b      	ldr	r3, [r7, #4]
20014212:	681b      	ldr	r3, [r3, #0]
20014214:	3308      	adds	r3, #8
20014216:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20014218:	61ba      	str	r2, [r7, #24]
2001421a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001421c:	6979      	ldr	r1, [r7, #20]
2001421e:	69ba      	ldr	r2, [r7, #24]
20014220:	e841 2300 	strex	r3, r2, [r1]
20014224:	613b      	str	r3, [r7, #16]
   return(result);
20014226:	693b      	ldr	r3, [r7, #16]
20014228:	2b00      	cmp	r3, #0
2001422a:	d1e5      	bne.n	200141f8 <HAL_UART_AbortTransmit+0x3a>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
2001422c:	687b      	ldr	r3, [r7, #4]
2001422e:	681b      	ldr	r3, [r3, #0]
20014230:	689b      	ldr	r3, [r3, #8]
20014232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20014236:	2b80      	cmp	r3, #128	@ 0x80
20014238:	d11d      	bne.n	20014276 <HAL_UART_AbortTransmit+0xb8>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
2001423a:	687b      	ldr	r3, [r7, #4]
2001423c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2001423e:	2b00      	cmp	r3, #0
20014240:	d019      	beq.n	20014276 <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
20014242:	687b      	ldr	r3, [r7, #4]
20014244:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014246:	2200      	movs	r2, #0
20014248:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
2001424a:	687b      	ldr	r3, [r7, #4]
2001424c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2001424e:	4618      	mov	r0, r3
20014250:	f7ef fc64 	bl	20003b1c <HAL_DMA_Abort>
20014254:	4603      	mov	r3, r0
20014256:	2b00      	cmp	r3, #0
20014258:	d00d      	beq.n	20014276 <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
2001425a:	687b      	ldr	r3, [r7, #4]
2001425c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2001425e:	4618      	mov	r0, r3
20014260:	f7ef fff0 	bl	20004244 <HAL_DMA_GetError>
20014264:	4603      	mov	r3, r0
20014266:	2b10      	cmp	r3, #16
20014268:	d105      	bne.n	20014276 <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
2001426a:	687b      	ldr	r3, [r7, #4]
2001426c:	2210      	movs	r2, #16
2001426e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20014272:	2303      	movs	r3, #3
20014274:	e015      	b.n	200142a2 <HAL_UART_AbortTransmit+0xe4>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
20014276:	687b      	ldr	r3, [r7, #4]
20014278:	2200      	movs	r2, #0
2001427a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
2001427e:	687b      	ldr	r3, [r7, #4]
20014280:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20014282:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20014286:	d107      	bne.n	20014298 <HAL_UART_AbortTransmit+0xda>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
20014288:	687b      	ldr	r3, [r7, #4]
2001428a:	681b      	ldr	r3, [r3, #0]
2001428c:	699a      	ldr	r2, [r3, #24]
2001428e:	687b      	ldr	r3, [r7, #4]
20014290:	681b      	ldr	r3, [r3, #0]
20014292:	f042 0210 	orr.w	r2, r2, #16
20014296:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
20014298:	687b      	ldr	r3, [r7, #4]
2001429a:	2220      	movs	r2, #32
2001429c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
200142a0:	2300      	movs	r3, #0
}
200142a2:	4618      	mov	r0, r3
200142a4:	3738      	adds	r7, #56	@ 0x38
200142a6:	46bd      	mov	sp, r7
200142a8:	bd80      	pop	{r7, pc}

200142aa <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
200142aa:	b580      	push	{r7, lr}
200142ac:	b094      	sub	sp, #80	@ 0x50
200142ae:	af00      	add	r7, sp, #0
200142b0:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
200142b2:	687b      	ldr	r3, [r7, #4]
200142b4:	681b      	ldr	r3, [r3, #0]
200142b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200142b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200142ba:	e853 3f00 	ldrex	r3, [r3]
200142be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
200142c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200142c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
200142c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
200142c8:	687b      	ldr	r3, [r7, #4]
200142ca:	681b      	ldr	r3, [r3, #0]
200142cc:	461a      	mov	r2, r3
200142ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
200142d0:	643b      	str	r3, [r7, #64]	@ 0x40
200142d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200142d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
200142d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
200142d8:	e841 2300 	strex	r3, r2, [r1]
200142dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
200142de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200142e0:	2b00      	cmp	r3, #0
200142e2:	d1e6      	bne.n	200142b2 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
200142e4:	687b      	ldr	r3, [r7, #4]
200142e6:	681b      	ldr	r3, [r3, #0]
200142e8:	3308      	adds	r3, #8
200142ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200142ec:	6a3b      	ldr	r3, [r7, #32]
200142ee:	e853 3f00 	ldrex	r3, [r3]
200142f2:	61fb      	str	r3, [r7, #28]
   return(result);
200142f4:	69fb      	ldr	r3, [r7, #28]
200142f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
200142fa:	f023 0301 	bic.w	r3, r3, #1
200142fe:	64bb      	str	r3, [r7, #72]	@ 0x48
20014300:	687b      	ldr	r3, [r7, #4]
20014302:	681b      	ldr	r3, [r3, #0]
20014304:	3308      	adds	r3, #8
20014306:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20014308:	62fa      	str	r2, [r7, #44]	@ 0x2c
2001430a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001430c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
2001430e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20014310:	e841 2300 	strex	r3, r2, [r1]
20014314:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20014316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014318:	2b00      	cmp	r3, #0
2001431a:	d1e3      	bne.n	200142e4 <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
2001431c:	687b      	ldr	r3, [r7, #4]
2001431e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20014320:	2b01      	cmp	r3, #1
20014322:	d118      	bne.n	20014356 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
20014324:	687b      	ldr	r3, [r7, #4]
20014326:	681b      	ldr	r3, [r3, #0]
20014328:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001432a:	68fb      	ldr	r3, [r7, #12]
2001432c:	e853 3f00 	ldrex	r3, [r3]
20014330:	60bb      	str	r3, [r7, #8]
   return(result);
20014332:	68bb      	ldr	r3, [r7, #8]
20014334:	f023 0310 	bic.w	r3, r3, #16
20014338:	647b      	str	r3, [r7, #68]	@ 0x44
2001433a:	687b      	ldr	r3, [r7, #4]
2001433c:	681b      	ldr	r3, [r3, #0]
2001433e:	461a      	mov	r2, r3
20014340:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20014342:	61bb      	str	r3, [r7, #24]
20014344:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014346:	6979      	ldr	r1, [r7, #20]
20014348:	69ba      	ldr	r2, [r7, #24]
2001434a:	e841 2300 	strex	r3, r2, [r1]
2001434e:	613b      	str	r3, [r7, #16]
   return(result);
20014350:	693b      	ldr	r3, [r7, #16]
20014352:	2b00      	cmp	r3, #0
20014354:	d1e6      	bne.n	20014324 <HAL_UART_AbortReceive+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014356:	687b      	ldr	r3, [r7, #4]
20014358:	681b      	ldr	r3, [r3, #0]
2001435a:	689b      	ldr	r3, [r3, #8]
2001435c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014360:	2b40      	cmp	r3, #64	@ 0x40
20014362:	d121      	bne.n	200143a8 <HAL_UART_AbortReceive+0xfe>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
20014364:	687b      	ldr	r3, [r7, #4]
20014366:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001436a:	2b00      	cmp	r3, #0
2001436c:	d01c      	beq.n	200143a8 <HAL_UART_AbortReceive+0xfe>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
2001436e:	687b      	ldr	r3, [r7, #4]
20014370:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014374:	2200      	movs	r2, #0
20014376:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
20014378:	687b      	ldr	r3, [r7, #4]
2001437a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001437e:	4618      	mov	r0, r3
20014380:	f7ef fbcc 	bl	20003b1c <HAL_DMA_Abort>
20014384:	4603      	mov	r3, r0
20014386:	2b00      	cmp	r3, #0
20014388:	d00e      	beq.n	200143a8 <HAL_UART_AbortReceive+0xfe>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
2001438a:	687b      	ldr	r3, [r7, #4]
2001438c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014390:	4618      	mov	r0, r3
20014392:	f7ef ff57 	bl	20004244 <HAL_DMA_GetError>
20014396:	4603      	mov	r3, r0
20014398:	2b10      	cmp	r3, #16
2001439a:	d105      	bne.n	200143a8 <HAL_UART_AbortReceive+0xfe>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
2001439c:	687b      	ldr	r3, [r7, #4]
2001439e:	2210      	movs	r2, #16
200143a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
200143a4:	2303      	movs	r3, #3
200143a6:	e017      	b.n	200143d8 <HAL_UART_AbortReceive+0x12e>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
200143a8:	687b      	ldr	r3, [r7, #4]
200143aa:	2200      	movs	r2, #0
200143ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
200143b0:	687b      	ldr	r3, [r7, #4]
200143b2:	681b      	ldr	r3, [r3, #0]
200143b4:	220f      	movs	r2, #15
200143b6:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
200143b8:	687b      	ldr	r3, [r7, #4]
200143ba:	681b      	ldr	r3, [r3, #0]
200143bc:	699a      	ldr	r2, [r3, #24]
200143be:	687b      	ldr	r3, [r7, #4]
200143c0:	681b      	ldr	r3, [r3, #0]
200143c2:	f042 0208 	orr.w	r2, r2, #8
200143c6:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
200143c8:	687b      	ldr	r3, [r7, #4]
200143ca:	2220      	movs	r2, #32
200143cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200143d0:	687b      	ldr	r3, [r7, #4]
200143d2:	2200      	movs	r2, #0
200143d4:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
200143d6:	2300      	movs	r3, #0
}
200143d8:	4618      	mov	r0, r3
200143da:	3750      	adds	r7, #80	@ 0x50
200143dc:	46bd      	mov	sp, r7
200143de:	bd80      	pop	{r7, pc}

200143e0 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
200143e0:	b580      	push	{r7, lr}
200143e2:	b096      	sub	sp, #88	@ 0x58
200143e4:	af00      	add	r7, sp, #0
200143e6:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt = 1U;
200143e8:	2301      	movs	r3, #1
200143ea:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_TCIE | USART_CR1_RXNEIE_RXFNEIE |
200143ec:	687b      	ldr	r3, [r7, #4]
200143ee:	681b      	ldr	r3, [r3, #0]
200143f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200143f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200143f4:	e853 3f00 	ldrex	r3, [r3]
200143f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
200143fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200143fc:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
20014400:	653b      	str	r3, [r7, #80]	@ 0x50
20014402:	687b      	ldr	r3, [r7, #4]
20014404:	681b      	ldr	r3, [r3, #0]
20014406:	461a      	mov	r2, r3
20014408:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
2001440a:	647b      	str	r3, [r7, #68]	@ 0x44
2001440c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001440e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
20014410:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
20014412:	e841 2300 	strex	r3, r2, [r1]
20014416:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20014418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2001441a:	2b00      	cmp	r3, #0
2001441c:	d1e6      	bne.n	200143ec <HAL_UART_Abort_IT+0xc>
                                          USART_CR1_TXEIE_TXFNFIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
2001441e:	687b      	ldr	r3, [r7, #4]
20014420:	681b      	ldr	r3, [r3, #0]
20014422:	3308      	adds	r3, #8
20014424:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014428:	e853 3f00 	ldrex	r3, [r3]
2001442c:	623b      	str	r3, [r7, #32]
   return(result);
2001442e:	6a3b      	ldr	r3, [r7, #32]
20014430:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
20014434:	f023 0301 	bic.w	r3, r3, #1
20014438:	64fb      	str	r3, [r7, #76]	@ 0x4c
2001443a:	687b      	ldr	r3, [r7, #4]
2001443c:	681b      	ldr	r3, [r3, #0]
2001443e:	3308      	adds	r3, #8
20014440:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
20014442:	633a      	str	r2, [r7, #48]	@ 0x30
20014444:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014446:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20014448:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2001444a:	e841 2300 	strex	r3, r2, [r1]
2001444e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20014450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20014452:	2b00      	cmp	r3, #0
20014454:	d1e3      	bne.n	2001441e <HAL_UART_Abort_IT+0x3e>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20014456:	687b      	ldr	r3, [r7, #4]
20014458:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2001445a:	2b01      	cmp	r3, #1
2001445c:	d118      	bne.n	20014490 <HAL_UART_Abort_IT+0xb0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
2001445e:	687b      	ldr	r3, [r7, #4]
20014460:	681b      	ldr	r3, [r3, #0]
20014462:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014464:	693b      	ldr	r3, [r7, #16]
20014466:	e853 3f00 	ldrex	r3, [r3]
2001446a:	60fb      	str	r3, [r7, #12]
   return(result);
2001446c:	68fb      	ldr	r3, [r7, #12]
2001446e:	f023 0310 	bic.w	r3, r3, #16
20014472:	64bb      	str	r3, [r7, #72]	@ 0x48
20014474:	687b      	ldr	r3, [r7, #4]
20014476:	681b      	ldr	r3, [r3, #0]
20014478:	461a      	mov	r2, r3
2001447a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2001447c:	61fb      	str	r3, [r7, #28]
2001447e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014480:	69b9      	ldr	r1, [r7, #24]
20014482:	69fa      	ldr	r2, [r7, #28]
20014484:	e841 2300 	strex	r3, r2, [r1]
20014488:	617b      	str	r3, [r7, #20]
   return(result);
2001448a:	697b      	ldr	r3, [r7, #20]
2001448c:	2b00      	cmp	r3, #0
2001448e:	d1e6      	bne.n	2001445e <HAL_UART_Abort_IT+0x7e>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
20014490:	687b      	ldr	r3, [r7, #4]
20014492:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014494:	2b00      	cmp	r3, #0
20014496:	d00f      	beq.n	200144b8 <HAL_UART_Abort_IT+0xd8>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
20014498:	687b      	ldr	r3, [r7, #4]
2001449a:	681b      	ldr	r3, [r3, #0]
2001449c:	689b      	ldr	r3, [r3, #8]
2001449e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200144a2:	2b80      	cmp	r3, #128	@ 0x80
200144a4:	d104      	bne.n	200144b0 <HAL_UART_Abort_IT+0xd0>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
200144a6:	687b      	ldr	r3, [r7, #4]
200144a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200144aa:	4a4c      	ldr	r2, [pc, #304]	@ (200145dc <HAL_UART_Abort_IT+0x1fc>)
200144ac:	66da      	str	r2, [r3, #108]	@ 0x6c
200144ae:	e003      	b.n	200144b8 <HAL_UART_Abort_IT+0xd8>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
200144b0:	687b      	ldr	r3, [r7, #4]
200144b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200144b4:	2200      	movs	r2, #0
200144b6:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
200144b8:	687b      	ldr	r3, [r7, #4]
200144ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200144be:	2b00      	cmp	r3, #0
200144c0:	d011      	beq.n	200144e6 <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200144c2:	687b      	ldr	r3, [r7, #4]
200144c4:	681b      	ldr	r3, [r3, #0]
200144c6:	689b      	ldr	r3, [r3, #8]
200144c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200144cc:	2b40      	cmp	r3, #64	@ 0x40
200144ce:	d105      	bne.n	200144dc <HAL_UART_Abort_IT+0xfc>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
200144d0:	687b      	ldr	r3, [r7, #4]
200144d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200144d6:	4a42      	ldr	r2, [pc, #264]	@ (200145e0 <HAL_UART_Abort_IT+0x200>)
200144d8:	66da      	str	r2, [r3, #108]	@ 0x6c
200144da:	e004      	b.n	200144e6 <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
200144dc:	687b      	ldr	r3, [r7, #4]
200144de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200144e2:	2200      	movs	r2, #0
200144e4:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
200144e6:	687b      	ldr	r3, [r7, #4]
200144e8:	681b      	ldr	r3, [r3, #0]
200144ea:	689b      	ldr	r3, [r3, #8]
200144ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200144f0:	2b80      	cmp	r3, #128	@ 0x80
200144f2:	d112      	bne.n	2001451a <HAL_UART_Abort_IT+0x13a>
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
200144f4:	687b      	ldr	r3, [r7, #4]
200144f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200144f8:	2b00      	cmp	r3, #0
200144fa:	d00e      	beq.n	2001451a <HAL_UART_Abort_IT+0x13a>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
200144fc:	687b      	ldr	r3, [r7, #4]
200144fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014500:	4618      	mov	r0, r3
20014502:	f7ef fb87 	bl	20003c14 <HAL_DMA_Abort_IT>
20014506:	4603      	mov	r3, r0
20014508:	2b00      	cmp	r3, #0
2001450a:	d004      	beq.n	20014516 <HAL_UART_Abort_IT+0x136>
      {
        huart->hdmatx->XferAbortCallback = NULL;
2001450c:	687b      	ldr	r3, [r7, #4]
2001450e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014510:	2200      	movs	r2, #0
20014512:	66da      	str	r2, [r3, #108]	@ 0x6c
20014514:	e001      	b.n	2001451a <HAL_UART_Abort_IT+0x13a>
      }
      else
      {
        abortcplt = 0U;
20014516:	2300      	movs	r3, #0
20014518:	657b      	str	r3, [r7, #84]	@ 0x54
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
2001451a:	687b      	ldr	r3, [r7, #4]
2001451c:	681b      	ldr	r3, [r3, #0]
2001451e:	689b      	ldr	r3, [r3, #8]
20014520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014524:	2b40      	cmp	r3, #64	@ 0x40
20014526:	d117      	bne.n	20014558 <HAL_UART_Abort_IT+0x178>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
20014528:	687b      	ldr	r3, [r7, #4]
2001452a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001452e:	2b00      	cmp	r3, #0
20014530:	d012      	beq.n	20014558 <HAL_UART_Abort_IT+0x178>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
20014532:	687b      	ldr	r3, [r7, #4]
20014534:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014538:	4618      	mov	r0, r3
2001453a:	f7ef fb6b 	bl	20003c14 <HAL_DMA_Abort_IT>
2001453e:	4603      	mov	r3, r0
20014540:	2b00      	cmp	r3, #0
20014542:	d007      	beq.n	20014554 <HAL_UART_Abort_IT+0x174>
      {
        huart->hdmarx->XferAbortCallback = NULL;
20014544:	687b      	ldr	r3, [r7, #4]
20014546:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001454a:	2200      	movs	r2, #0
2001454c:	66da      	str	r2, [r3, #108]	@ 0x6c
        abortcplt = 1U;
2001454e:	2301      	movs	r3, #1
20014550:	657b      	str	r3, [r7, #84]	@ 0x54
20014552:	e001      	b.n	20014558 <HAL_UART_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
20014554:	2300      	movs	r3, #0
20014556:	657b      	str	r3, [r7, #84]	@ 0x54
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (abortcplt == 1U)
20014558:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2001455a:	2b01      	cmp	r3, #1
2001455c:	d138      	bne.n	200145d0 <HAL_UART_Abort_IT+0x1f0>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0U;
2001455e:	687b      	ldr	r3, [r7, #4]
20014560:	2200      	movs	r2, #0
20014562:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->RxXferCount = 0U;
20014566:	687b      	ldr	r3, [r7, #4]
20014568:	2200      	movs	r2, #0
2001456a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear ISR function pointers */
    huart->RxISR = NULL;
2001456e:	687b      	ldr	r3, [r7, #4]
20014570:	2200      	movs	r2, #0
20014572:	675a      	str	r2, [r3, #116]	@ 0x74
    huart->TxISR = NULL;
20014574:	687b      	ldr	r3, [r7, #4]
20014576:	2200      	movs	r2, #0
20014578:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Reset errorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
2001457a:	687b      	ldr	r3, [r7, #4]
2001457c:	2200      	movs	r2, #0
2001457e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
20014582:	687b      	ldr	r3, [r7, #4]
20014584:	681b      	ldr	r3, [r3, #0]
20014586:	220f      	movs	r2, #15
20014588:	621a      	str	r2, [r3, #32]

    /* Flush the whole TX FIFO (if needed) */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
2001458a:	687b      	ldr	r3, [r7, #4]
2001458c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
2001458e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20014592:	d107      	bne.n	200145a4 <HAL_UART_Abort_IT+0x1c4>
    {
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
20014594:	687b      	ldr	r3, [r7, #4]
20014596:	681b      	ldr	r3, [r3, #0]
20014598:	699a      	ldr	r2, [r3, #24]
2001459a:	687b      	ldr	r3, [r7, #4]
2001459c:	681b      	ldr	r3, [r3, #0]
2001459e:	f042 0210 	orr.w	r2, r2, #16
200145a2:	619a      	str	r2, [r3, #24]
    }

    /* Discard the received data */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
200145a4:	687b      	ldr	r3, [r7, #4]
200145a6:	681b      	ldr	r3, [r3, #0]
200145a8:	699a      	ldr	r2, [r3, #24]
200145aa:	687b      	ldr	r3, [r7, #4]
200145ac:	681b      	ldr	r3, [r3, #0]
200145ae:	f042 0208 	orr.w	r2, r2, #8
200145b2:	619a      	str	r2, [r3, #24]

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
200145b4:	687b      	ldr	r3, [r7, #4]
200145b6:	2220      	movs	r2, #32
200145b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    huart->RxState = HAL_UART_STATE_READY;
200145bc:	687b      	ldr	r3, [r7, #4]
200145be:	2220      	movs	r2, #32
200145c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200145c4:	687b      	ldr	r3, [r7, #4]
200145c6:	2200      	movs	r2, #0
200145c8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
200145ca:	6878      	ldr	r0, [r7, #4]
200145cc:	f000 fc50 	bl	20014e70 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
200145d0:	2300      	movs	r3, #0
}
200145d2:	4618      	mov	r0, r3
200145d4:	3758      	adds	r7, #88	@ 0x58
200145d6:	46bd      	mov	sp, r7
200145d8:	bd80      	pop	{r7, pc}
200145da:	bf00      	nop
200145dc:	200161f5 	.word	0x200161f5
200145e0:	20016281 	.word	0x20016281

200145e4 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
200145e4:	b580      	push	{r7, lr}
200145e6:	b08e      	sub	sp, #56	@ 0x38
200145e8:	af00      	add	r7, sp, #0
200145ea:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
200145ec:	687b      	ldr	r3, [r7, #4]
200145ee:	681b      	ldr	r3, [r3, #0]
200145f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200145f2:	6a3b      	ldr	r3, [r7, #32]
200145f4:	e853 3f00 	ldrex	r3, [r3]
200145f8:	61fb      	str	r3, [r7, #28]
   return(result);
200145fa:	69fb      	ldr	r3, [r7, #28]
200145fc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
20014600:	637b      	str	r3, [r7, #52]	@ 0x34
20014602:	687b      	ldr	r3, [r7, #4]
20014604:	681b      	ldr	r3, [r3, #0]
20014606:	461a      	mov	r2, r3
20014608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
2001460a:	62fb      	str	r3, [r7, #44]	@ 0x2c
2001460c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001460e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20014610:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20014612:	e841 2300 	strex	r3, r2, [r1]
20014616:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20014618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001461a:	2b00      	cmp	r3, #0
2001461c:	d1e6      	bne.n	200145ec <HAL_UART_AbortTransmit_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
2001461e:	687b      	ldr	r3, [r7, #4]
20014620:	681b      	ldr	r3, [r3, #0]
20014622:	3308      	adds	r3, #8
20014624:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014626:	68fb      	ldr	r3, [r7, #12]
20014628:	e853 3f00 	ldrex	r3, [r3]
2001462c:	60bb      	str	r3, [r7, #8]
   return(result);
2001462e:	68bb      	ldr	r3, [r7, #8]
20014630:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20014634:	633b      	str	r3, [r7, #48]	@ 0x30
20014636:	687b      	ldr	r3, [r7, #4]
20014638:	681b      	ldr	r3, [r3, #0]
2001463a:	3308      	adds	r3, #8
2001463c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2001463e:	61ba      	str	r2, [r7, #24]
20014640:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014642:	6979      	ldr	r1, [r7, #20]
20014644:	69ba      	ldr	r2, [r7, #24]
20014646:	e841 2300 	strex	r3, r2, [r1]
2001464a:	613b      	str	r3, [r7, #16]
   return(result);
2001464c:	693b      	ldr	r3, [r7, #16]
2001464e:	2b00      	cmp	r3, #0
20014650:	d1e5      	bne.n	2001461e <HAL_UART_AbortTransmit_IT+0x3a>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
20014652:	687b      	ldr	r3, [r7, #4]
20014654:	681b      	ldr	r3, [r3, #0]
20014656:	689b      	ldr	r3, [r3, #8]
20014658:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2001465c:	2b80      	cmp	r3, #128	@ 0x80
2001465e:	d126      	bne.n	200146ae <HAL_UART_AbortTransmit_IT+0xca>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
20014660:	687b      	ldr	r3, [r7, #4]
20014662:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014664:	2b00      	cmp	r3, #0
20014666:	d013      	beq.n	20014690 <HAL_UART_AbortTransmit_IT+0xac>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
20014668:	687b      	ldr	r3, [r7, #4]
2001466a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2001466c:	4a20      	ldr	r2, [pc, #128]	@ (200146f0 <HAL_UART_AbortTransmit_IT+0x10c>)
2001466e:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
20014670:	687b      	ldr	r3, [r7, #4]
20014672:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014674:	4618      	mov	r0, r3
20014676:	f7ef facd 	bl	20003c14 <HAL_DMA_Abort_IT>
2001467a:	4603      	mov	r3, r0
2001467c:	2b00      	cmp	r3, #0
2001467e:	d031      	beq.n	200146e4 <HAL_UART_AbortTransmit_IT+0x100>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
20014680:	687b      	ldr	r3, [r7, #4]
20014682:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014684:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20014686:	687a      	ldr	r2, [r7, #4]
20014688:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
2001468a:	4610      	mov	r0, r2
2001468c:	4798      	blx	r3
2001468e:	e029      	b.n	200146e4 <HAL_UART_AbortTransmit_IT+0x100>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
20014690:	687b      	ldr	r3, [r7, #4]
20014692:	2200      	movs	r2, #0
20014694:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
20014698:	687b      	ldr	r3, [r7, #4]
2001469a:	2200      	movs	r2, #0
2001469c:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
2001469e:	687b      	ldr	r3, [r7, #4]
200146a0:	2220      	movs	r2, #32
200146a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
200146a6:	6878      	ldr	r0, [r7, #4]
200146a8:	f000 fbec 	bl	20014e84 <HAL_UART_AbortTransmitCpltCallback>
200146ac:	e01a      	b.n	200146e4 <HAL_UART_AbortTransmit_IT+0x100>
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
200146ae:	687b      	ldr	r3, [r7, #4]
200146b0:	2200      	movs	r2, #0
200146b2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
200146b6:	687b      	ldr	r3, [r7, #4]
200146b8:	2200      	movs	r2, #0
200146ba:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Flush the whole TX FIFO (if needed) */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
200146bc:	687b      	ldr	r3, [r7, #4]
200146be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
200146c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
200146c4:	d107      	bne.n	200146d6 <HAL_UART_AbortTransmit_IT+0xf2>
    {
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
200146c6:	687b      	ldr	r3, [r7, #4]
200146c8:	681b      	ldr	r3, [r3, #0]
200146ca:	699a      	ldr	r2, [r3, #24]
200146cc:	687b      	ldr	r3, [r7, #4]
200146ce:	681b      	ldr	r3, [r3, #0]
200146d0:	f042 0210 	orr.w	r2, r2, #16
200146d4:	619a      	str	r2, [r3, #24]
    }

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
200146d6:	687b      	ldr	r3, [r7, #4]
200146d8:	2220      	movs	r2, #32
200146da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
200146de:	6878      	ldr	r0, [r7, #4]
200146e0:	f000 fbd0 	bl	20014e84 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
200146e4:	2300      	movs	r3, #0
}
200146e6:	4618      	mov	r0, r3
200146e8:	3738      	adds	r7, #56	@ 0x38
200146ea:	46bd      	mov	sp, r7
200146ec:	bd80      	pop	{r7, pc}
200146ee:	bf00      	nop
200146f0:	20016301 	.word	0x20016301

200146f4 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
200146f4:	b580      	push	{r7, lr}
200146f6:	b094      	sub	sp, #80	@ 0x50
200146f8:	af00      	add	r7, sp, #0
200146fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
200146fc:	687b      	ldr	r3, [r7, #4]
200146fe:	681b      	ldr	r3, [r3, #0]
20014700:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20014704:	e853 3f00 	ldrex	r3, [r3]
20014708:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
2001470a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001470c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20014710:	64fb      	str	r3, [r7, #76]	@ 0x4c
20014712:	687b      	ldr	r3, [r7, #4]
20014714:	681b      	ldr	r3, [r3, #0]
20014716:	461a      	mov	r2, r3
20014718:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2001471a:	643b      	str	r3, [r7, #64]	@ 0x40
2001471c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001471e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20014720:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20014722:	e841 2300 	strex	r3, r2, [r1]
20014726:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20014728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
2001472a:	2b00      	cmp	r3, #0
2001472c:	d1e6      	bne.n	200146fc <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
2001472e:	687b      	ldr	r3, [r7, #4]
20014730:	681b      	ldr	r3, [r3, #0]
20014732:	3308      	adds	r3, #8
20014734:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014736:	6a3b      	ldr	r3, [r7, #32]
20014738:	e853 3f00 	ldrex	r3, [r3]
2001473c:	61fb      	str	r3, [r7, #28]
   return(result);
2001473e:	69fb      	ldr	r3, [r7, #28]
20014740:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20014744:	f023 0301 	bic.w	r3, r3, #1
20014748:	64bb      	str	r3, [r7, #72]	@ 0x48
2001474a:	687b      	ldr	r3, [r7, #4]
2001474c:	681b      	ldr	r3, [r3, #0]
2001474e:	3308      	adds	r3, #8
20014750:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20014752:	62fa      	str	r2, [r7, #44]	@ 0x2c
20014754:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014756:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20014758:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
2001475a:	e841 2300 	strex	r3, r2, [r1]
2001475e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20014760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014762:	2b00      	cmp	r3, #0
20014764:	d1e3      	bne.n	2001472e <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20014766:	687b      	ldr	r3, [r7, #4]
20014768:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2001476a:	2b01      	cmp	r3, #1
2001476c:	d118      	bne.n	200147a0 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
2001476e:	687b      	ldr	r3, [r7, #4]
20014770:	681b      	ldr	r3, [r3, #0]
20014772:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014774:	68fb      	ldr	r3, [r7, #12]
20014776:	e853 3f00 	ldrex	r3, [r3]
2001477a:	60bb      	str	r3, [r7, #8]
   return(result);
2001477c:	68bb      	ldr	r3, [r7, #8]
2001477e:	f023 0310 	bic.w	r3, r3, #16
20014782:	647b      	str	r3, [r7, #68]	@ 0x44
20014784:	687b      	ldr	r3, [r7, #4]
20014786:	681b      	ldr	r3, [r3, #0]
20014788:	461a      	mov	r2, r3
2001478a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
2001478c:	61bb      	str	r3, [r7, #24]
2001478e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014790:	6979      	ldr	r1, [r7, #20]
20014792:	69ba      	ldr	r2, [r7, #24]
20014794:	e841 2300 	strex	r3, r2, [r1]
20014798:	613b      	str	r3, [r7, #16]
   return(result);
2001479a:	693b      	ldr	r3, [r7, #16]
2001479c:	2b00      	cmp	r3, #0
2001479e:	d1e6      	bne.n	2001476e <HAL_UART_AbortReceive_IT+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200147a0:	687b      	ldr	r3, [r7, #4]
200147a2:	681b      	ldr	r3, [r3, #0]
200147a4:	689b      	ldr	r3, [r3, #8]
200147a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200147aa:	2b40      	cmp	r3, #64	@ 0x40
200147ac:	d13a      	bne.n	20014824 <HAL_UART_AbortReceive_IT+0x130>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
200147ae:	687b      	ldr	r3, [r7, #4]
200147b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200147b4:	2b00      	cmp	r3, #0
200147b6:	d017      	beq.n	200147e8 <HAL_UART_AbortReceive_IT+0xf4>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
200147b8:	687b      	ldr	r3, [r7, #4]
200147ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200147be:	4a26      	ldr	r2, [pc, #152]	@ (20014858 <HAL_UART_AbortReceive_IT+0x164>)
200147c0:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
200147c2:	687b      	ldr	r3, [r7, #4]
200147c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200147c8:	4618      	mov	r0, r3
200147ca:	f7ef fa23 	bl	20003c14 <HAL_DMA_Abort_IT>
200147ce:	4603      	mov	r3, r0
200147d0:	2b00      	cmp	r3, #0
200147d2:	d03c      	beq.n	2001484e <HAL_UART_AbortReceive_IT+0x15a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
200147d4:	687b      	ldr	r3, [r7, #4]
200147d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200147da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200147dc:	687a      	ldr	r2, [r7, #4]
200147de:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
200147e2:	4610      	mov	r0, r2
200147e4:	4798      	blx	r3
200147e6:	e032      	b.n	2001484e <HAL_UART_AbortReceive_IT+0x15a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
200147e8:	687b      	ldr	r3, [r7, #4]
200147ea:	2200      	movs	r2, #0
200147ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
200147f0:	687b      	ldr	r3, [r7, #4]
200147f2:	2200      	movs	r2, #0
200147f4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
200147f6:	687b      	ldr	r3, [r7, #4]
200147f8:	681b      	ldr	r3, [r3, #0]
200147fa:	220f      	movs	r2, #15
200147fc:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
200147fe:	687b      	ldr	r3, [r7, #4]
20014800:	681b      	ldr	r3, [r3, #0]
20014802:	699a      	ldr	r2, [r3, #24]
20014804:	687b      	ldr	r3, [r7, #4]
20014806:	681b      	ldr	r3, [r3, #0]
20014808:	f042 0208 	orr.w	r2, r2, #8
2001480c:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
2001480e:	687b      	ldr	r3, [r7, #4]
20014810:	2220      	movs	r2, #32
20014812:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20014816:	687b      	ldr	r3, [r7, #4]
20014818:	2200      	movs	r2, #0
2001481a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
2001481c:	6878      	ldr	r0, [r7, #4]
2001481e:	f000 fb3b 	bl	20014e98 <HAL_UART_AbortReceiveCpltCallback>
20014822:	e014      	b.n	2001484e <HAL_UART_AbortReceive_IT+0x15a>
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
20014824:	687b      	ldr	r3, [r7, #4]
20014826:	2200      	movs	r2, #0
20014828:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
2001482c:	687b      	ldr	r3, [r7, #4]
2001482e:	2200      	movs	r2, #0
20014830:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
20014832:	687b      	ldr	r3, [r7, #4]
20014834:	681b      	ldr	r3, [r3, #0]
20014836:	220f      	movs	r2, #15
20014838:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
2001483a:	687b      	ldr	r3, [r7, #4]
2001483c:	2220      	movs	r2, #32
2001483e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20014842:	687b      	ldr	r3, [r7, #4]
20014844:	2200      	movs	r2, #0
20014846:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
20014848:	6878      	ldr	r0, [r7, #4]
2001484a:	f000 fb25 	bl	20014e98 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
2001484e:	2300      	movs	r3, #0
}
20014850:	4618      	mov	r0, r3
20014852:	3750      	adds	r7, #80	@ 0x50
20014854:	46bd      	mov	sp, r7
20014856:	bd80      	pop	{r7, pc}
20014858:	20016347 	.word	0x20016347

2001485c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
2001485c:	b580      	push	{r7, lr}
2001485e:	b0ae      	sub	sp, #184	@ 0xb8
20014860:	af00      	add	r7, sp, #0
20014862:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
20014864:	687b      	ldr	r3, [r7, #4]
20014866:	681b      	ldr	r3, [r3, #0]
20014868:	69db      	ldr	r3, [r3, #28]
2001486a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
2001486e:	687b      	ldr	r3, [r7, #4]
20014870:	681b      	ldr	r3, [r3, #0]
20014872:	681b      	ldr	r3, [r3, #0]
20014874:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
20014878:	687b      	ldr	r3, [r7, #4]
2001487a:	681b      	ldr	r3, [r3, #0]
2001487c:	689b      	ldr	r3, [r3, #8]
2001487e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
20014882:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
20014886:	f640 030f 	movw	r3, #2063	@ 0x80f
2001488a:	4013      	ands	r3, r2
2001488c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
20014890:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
20014894:	2b00      	cmp	r3, #0
20014896:	d11b      	bne.n	200148d0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
20014898:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
2001489c:	f003 0320 	and.w	r3, r3, #32
200148a0:	2b00      	cmp	r3, #0
200148a2:	d015      	beq.n	200148d0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
200148a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
200148a8:	f003 0320 	and.w	r3, r3, #32
200148ac:	2b00      	cmp	r3, #0
200148ae:	d105      	bne.n	200148bc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
200148b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
200148b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
200148b8:	2b00      	cmp	r3, #0
200148ba:	d009      	beq.n	200148d0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
200148bc:	687b      	ldr	r3, [r7, #4]
200148be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200148c0:	2b00      	cmp	r3, #0
200148c2:	f000 8297 	beq.w	20014df4 <HAL_UART_IRQHandler+0x598>
      {
        huart->RxISR(huart);
200148c6:	687b      	ldr	r3, [r7, #4]
200148c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200148ca:	6878      	ldr	r0, [r7, #4]
200148cc:	4798      	blx	r3
      }
      return;
200148ce:	e291      	b.n	20014df4 <HAL_UART_IRQHandler+0x598>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
200148d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
200148d4:	2b00      	cmp	r3, #0
200148d6:	f000 80fd 	beq.w	20014ad4 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
200148da:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
200148de:	4b7a      	ldr	r3, [pc, #488]	@ (20014ac8 <HAL_UART_IRQHandler+0x26c>)
200148e0:	4013      	ands	r3, r2
200148e2:	2b00      	cmp	r3, #0
200148e4:	d106      	bne.n	200148f4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
200148e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
200148ea:	4b78      	ldr	r3, [pc, #480]	@ (20014acc <HAL_UART_IRQHandler+0x270>)
200148ec:	4013      	ands	r3, r2
200148ee:	2b00      	cmp	r3, #0
200148f0:	f000 80f0 	beq.w	20014ad4 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
200148f4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
200148f8:	f003 0301 	and.w	r3, r3, #1
200148fc:	2b00      	cmp	r3, #0
200148fe:	d011      	beq.n	20014924 <HAL_UART_IRQHandler+0xc8>
20014900:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20014908:	2b00      	cmp	r3, #0
2001490a:	d00b      	beq.n	20014924 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
2001490c:	687b      	ldr	r3, [r7, #4]
2001490e:	681b      	ldr	r3, [r3, #0]
20014910:	2201      	movs	r2, #1
20014912:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
20014914:	687b      	ldr	r3, [r7, #4]
20014916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
2001491a:	f043 0201 	orr.w	r2, r3, #1
2001491e:	687b      	ldr	r3, [r7, #4]
20014920:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20014924:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014928:	f003 0302 	and.w	r3, r3, #2
2001492c:	2b00      	cmp	r3, #0
2001492e:	d011      	beq.n	20014954 <HAL_UART_IRQHandler+0xf8>
20014930:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20014934:	f003 0301 	and.w	r3, r3, #1
20014938:	2b00      	cmp	r3, #0
2001493a:	d00b      	beq.n	20014954 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
2001493c:	687b      	ldr	r3, [r7, #4]
2001493e:	681b      	ldr	r3, [r3, #0]
20014940:	2202      	movs	r2, #2
20014942:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
20014944:	687b      	ldr	r3, [r7, #4]
20014946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
2001494a:	f043 0204 	orr.w	r2, r3, #4
2001494e:	687b      	ldr	r3, [r7, #4]
20014950:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20014954:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014958:	f003 0304 	and.w	r3, r3, #4
2001495c:	2b00      	cmp	r3, #0
2001495e:	d011      	beq.n	20014984 <HAL_UART_IRQHandler+0x128>
20014960:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20014964:	f003 0301 	and.w	r3, r3, #1
20014968:	2b00      	cmp	r3, #0
2001496a:	d00b      	beq.n	20014984 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
2001496c:	687b      	ldr	r3, [r7, #4]
2001496e:	681b      	ldr	r3, [r3, #0]
20014970:	2204      	movs	r2, #4
20014972:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
20014974:	687b      	ldr	r3, [r7, #4]
20014976:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
2001497a:	f043 0202 	orr.w	r2, r3, #2
2001497e:	687b      	ldr	r3, [r7, #4]
20014980:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
20014984:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014988:	f003 0308 	and.w	r3, r3, #8
2001498c:	2b00      	cmp	r3, #0
2001498e:	d017      	beq.n	200149c0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
20014990:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014994:	f003 0320 	and.w	r3, r3, #32
20014998:	2b00      	cmp	r3, #0
2001499a:	d105      	bne.n	200149a8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
2001499c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
200149a0:	4b49      	ldr	r3, [pc, #292]	@ (20014ac8 <HAL_UART_IRQHandler+0x26c>)
200149a2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
200149a4:	2b00      	cmp	r3, #0
200149a6:	d00b      	beq.n	200149c0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
200149a8:	687b      	ldr	r3, [r7, #4]
200149aa:	681b      	ldr	r3, [r3, #0]
200149ac:	2208      	movs	r2, #8
200149ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
200149b0:	687b      	ldr	r3, [r7, #4]
200149b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200149b6:	f043 0208 	orr.w	r2, r3, #8
200149ba:	687b      	ldr	r3, [r7, #4]
200149bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
200149c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
200149c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
200149c8:	2b00      	cmp	r3, #0
200149ca:	d012      	beq.n	200149f2 <HAL_UART_IRQHandler+0x196>
200149cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
200149d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
200149d4:	2b00      	cmp	r3, #0
200149d6:	d00c      	beq.n	200149f2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
200149d8:	687b      	ldr	r3, [r7, #4]
200149da:	681b      	ldr	r3, [r3, #0]
200149dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
200149e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
200149e2:	687b      	ldr	r3, [r7, #4]
200149e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200149e8:	f043 0220 	orr.w	r2, r3, #32
200149ec:	687b      	ldr	r3, [r7, #4]
200149ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
200149f2:	687b      	ldr	r3, [r7, #4]
200149f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200149f8:	2b00      	cmp	r3, #0
200149fa:	f000 81fd 	beq.w	20014df8 <HAL_UART_IRQHandler+0x59c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
200149fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014a02:	f003 0320 	and.w	r3, r3, #32
20014a06:	2b00      	cmp	r3, #0
20014a08:	d013      	beq.n	20014a32 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
20014a0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014a0e:	f003 0320 	and.w	r3, r3, #32
20014a12:	2b00      	cmp	r3, #0
20014a14:	d105      	bne.n	20014a22 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
20014a16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20014a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20014a1e:	2b00      	cmp	r3, #0
20014a20:	d007      	beq.n	20014a32 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
20014a22:	687b      	ldr	r3, [r7, #4]
20014a24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20014a26:	2b00      	cmp	r3, #0
20014a28:	d003      	beq.n	20014a32 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
20014a2a:	687b      	ldr	r3, [r7, #4]
20014a2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20014a2e:	6878      	ldr	r0, [r7, #4]
20014a30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
20014a32:	687b      	ldr	r3, [r7, #4]
20014a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20014a38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
20014a3c:	687b      	ldr	r3, [r7, #4]
20014a3e:	681b      	ldr	r3, [r3, #0]
20014a40:	689b      	ldr	r3, [r3, #8]
20014a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014a46:	2b40      	cmp	r3, #64	@ 0x40
20014a48:	d005      	beq.n	20014a56 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
20014a4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
20014a4e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
20014a52:	2b00      	cmp	r3, #0
20014a54:	d02e      	beq.n	20014ab4 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
20014a56:	6878      	ldr	r0, [r7, #4]
20014a58:	f001 fa09 	bl	20015e6e <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014a5c:	687b      	ldr	r3, [r7, #4]
20014a5e:	681b      	ldr	r3, [r3, #0]
20014a60:	689b      	ldr	r3, [r3, #8]
20014a62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014a66:	2b40      	cmp	r3, #64	@ 0x40
20014a68:	d120      	bne.n	20014aac <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
20014a6a:	687b      	ldr	r3, [r7, #4]
20014a6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014a70:	2b00      	cmp	r3, #0
20014a72:	d017      	beq.n	20014aa4 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
20014a74:	687b      	ldr	r3, [r7, #4]
20014a76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014a7a:	4a15      	ldr	r2, [pc, #84]	@ (20014ad0 <HAL_UART_IRQHandler+0x274>)
20014a7c:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
20014a7e:	687b      	ldr	r3, [r7, #4]
20014a80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014a84:	4618      	mov	r0, r3
20014a86:	f7ef f8c5 	bl	20003c14 <HAL_DMA_Abort_IT>
20014a8a:	4603      	mov	r3, r0
20014a8c:	2b00      	cmp	r3, #0
20014a8e:	d019      	beq.n	20014ac4 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
20014a90:	687b      	ldr	r3, [r7, #4]
20014a92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014a96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20014a98:	687a      	ldr	r2, [r7, #4]
20014a9a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
20014a9e:	4610      	mov	r0, r2
20014aa0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014aa2:	e00f      	b.n	20014ac4 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
20014aa4:	6878      	ldr	r0, [r7, #4]
20014aa6:	f000 f9d9 	bl	20014e5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014aaa:	e00b      	b.n	20014ac4 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
20014aac:	6878      	ldr	r0, [r7, #4]
20014aae:	f000 f9d5 	bl	20014e5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014ab2:	e007      	b.n	20014ac4 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
20014ab4:	6878      	ldr	r0, [r7, #4]
20014ab6:	f000 f9d1 	bl	20014e5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
20014aba:	687b      	ldr	r3, [r7, #4]
20014abc:	2200      	movs	r2, #0
20014abe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
20014ac2:	e199      	b.n	20014df8 <HAL_UART_IRQHandler+0x59c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014ac4:	bf00      	nop
    return;
20014ac6:	e197      	b.n	20014df8 <HAL_UART_IRQHandler+0x59c>
20014ac8:	10000001 	.word	0x10000001
20014acc:	04000120 	.word	0x04000120
20014ad0:	200161d1 	.word	0x200161d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20014ad4:	687b      	ldr	r3, [r7, #4]
20014ad6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20014ad8:	2b01      	cmp	r3, #1
20014ada:	f040 8142 	bne.w	20014d62 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
20014ade:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014ae2:	f003 0310 	and.w	r3, r3, #16
20014ae6:	2b00      	cmp	r3, #0
20014ae8:	f000 813b 	beq.w	20014d62 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
20014aec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014af0:	f003 0310 	and.w	r3, r3, #16
20014af4:	2b00      	cmp	r3, #0
20014af6:	f000 8134 	beq.w	20014d62 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
20014afa:	687b      	ldr	r3, [r7, #4]
20014afc:	681b      	ldr	r3, [r3, #0]
20014afe:	2210      	movs	r2, #16
20014b00:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014b02:	687b      	ldr	r3, [r7, #4]
20014b04:	681b      	ldr	r3, [r3, #0]
20014b06:	689b      	ldr	r3, [r3, #8]
20014b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014b0c:	2b40      	cmp	r3, #64	@ 0x40
20014b0e:	f040 80aa 	bne.w	20014c66 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
20014b12:	687b      	ldr	r3, [r7, #4]
20014b14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014b18:	681b      	ldr	r3, [r3, #0]
20014b1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20014b1c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
20014b20:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
20014b24:	2b00      	cmp	r3, #0
20014b26:	f000 8084 	beq.w	20014c32 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
20014b2a:	687b      	ldr	r3, [r7, #4]
20014b2c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20014b30:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
20014b34:	429a      	cmp	r2, r3
20014b36:	d27c      	bcs.n	20014c32 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
20014b38:	687b      	ldr	r3, [r7, #4]
20014b3a:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
20014b3e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
20014b42:	687b      	ldr	r3, [r7, #4]
20014b44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014b48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20014b4a:	2b81      	cmp	r3, #129	@ 0x81
20014b4c:	d060      	beq.n	20014c10 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20014b4e:	687b      	ldr	r3, [r7, #4]
20014b50:	681b      	ldr	r3, [r3, #0]
20014b52:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014b54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
20014b56:	e853 3f00 	ldrex	r3, [r3]
20014b5a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
20014b5c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
20014b5e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20014b62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
20014b66:	687b      	ldr	r3, [r7, #4]
20014b68:	681b      	ldr	r3, [r3, #0]
20014b6a:	461a      	mov	r2, r3
20014b6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
20014b70:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
20014b74:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014b76:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
20014b78:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
20014b7c:	e841 2300 	strex	r3, r2, [r1]
20014b80:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
20014b82:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
20014b84:	2b00      	cmp	r3, #0
20014b86:	d1e2      	bne.n	20014b4e <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20014b88:	687b      	ldr	r3, [r7, #4]
20014b8a:	681b      	ldr	r3, [r3, #0]
20014b8c:	3308      	adds	r3, #8
20014b8e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014b90:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
20014b92:	e853 3f00 	ldrex	r3, [r3]
20014b96:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
20014b98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
20014b9a:	f023 0301 	bic.w	r3, r3, #1
20014b9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
20014ba2:	687b      	ldr	r3, [r7, #4]
20014ba4:	681b      	ldr	r3, [r3, #0]
20014ba6:	3308      	adds	r3, #8
20014ba8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
20014bac:	66fa      	str	r2, [r7, #108]	@ 0x6c
20014bae:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014bb0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
20014bb2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
20014bb4:	e841 2300 	strex	r3, r2, [r1]
20014bb8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
20014bba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20014bbc:	2b00      	cmp	r3, #0
20014bbe:	d1e3      	bne.n	20014b88 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
20014bc0:	687b      	ldr	r3, [r7, #4]
20014bc2:	2220      	movs	r2, #32
20014bc4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20014bc8:	687b      	ldr	r3, [r7, #4]
20014bca:	2200      	movs	r2, #0
20014bcc:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20014bce:	687b      	ldr	r3, [r7, #4]
20014bd0:	681b      	ldr	r3, [r3, #0]
20014bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014bd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20014bd6:	e853 3f00 	ldrex	r3, [r3]
20014bda:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
20014bdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20014bde:	f023 0310 	bic.w	r3, r3, #16
20014be2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
20014be6:	687b      	ldr	r3, [r7, #4]
20014be8:	681b      	ldr	r3, [r3, #0]
20014bea:	461a      	mov	r2, r3
20014bec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
20014bf0:	65bb      	str	r3, [r7, #88]	@ 0x58
20014bf2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014bf4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
20014bf6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
20014bf8:	e841 2300 	strex	r3, r2, [r1]
20014bfc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
20014bfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20014c00:	2b00      	cmp	r3, #0
20014c02:	d1e4      	bne.n	20014bce <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
20014c04:	687b      	ldr	r3, [r7, #4]
20014c06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014c0a:	4618      	mov	r0, r3
20014c0c:	f7ee ff86 	bl	20003b1c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
20014c10:	687b      	ldr	r3, [r7, #4]
20014c12:	2202      	movs	r2, #2
20014c14:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
20014c16:	687b      	ldr	r3, [r7, #4]
20014c18:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
20014c1c:	687b      	ldr	r3, [r7, #4]
20014c1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20014c22:	b29b      	uxth	r3, r3
20014c24:	1ad3      	subs	r3, r2, r3
20014c26:	b29b      	uxth	r3, r3
20014c28:	4619      	mov	r1, r3
20014c2a:	6878      	ldr	r0, [r7, #4]
20014c2c:	f000 f93e 	bl	20014eac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
20014c30:	e0e4      	b.n	20014dfc <HAL_UART_IRQHandler+0x5a0>
        if (nb_remaining_rx_data == huart->RxXferSize)
20014c32:	687b      	ldr	r3, [r7, #4]
20014c34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20014c38:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
20014c3c:	429a      	cmp	r2, r3
20014c3e:	f040 80dd 	bne.w	20014dfc <HAL_UART_IRQHandler+0x5a0>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
20014c42:	687b      	ldr	r3, [r7, #4]
20014c44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014c48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20014c4a:	2b81      	cmp	r3, #129	@ 0x81
20014c4c:	f040 80d6 	bne.w	20014dfc <HAL_UART_IRQHandler+0x5a0>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
20014c50:	687b      	ldr	r3, [r7, #4]
20014c52:	2202      	movs	r2, #2
20014c54:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
20014c56:	687b      	ldr	r3, [r7, #4]
20014c58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20014c5c:	4619      	mov	r1, r3
20014c5e:	6878      	ldr	r0, [r7, #4]
20014c60:	f000 f924 	bl	20014eac <HAL_UARTEx_RxEventCallback>
      return;
20014c64:	e0ca      	b.n	20014dfc <HAL_UART_IRQHandler+0x5a0>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
20014c66:	687b      	ldr	r3, [r7, #4]
20014c68:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
20014c6c:	687b      	ldr	r3, [r7, #4]
20014c6e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20014c72:	b29b      	uxth	r3, r3
20014c74:	1ad3      	subs	r3, r2, r3
20014c76:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
20014c7a:	687b      	ldr	r3, [r7, #4]
20014c7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20014c80:	b29b      	uxth	r3, r3
20014c82:	2b00      	cmp	r3, #0
20014c84:	f000 80bc 	beq.w	20014e00 <HAL_UART_IRQHandler+0x5a4>
          && (nb_rx_data > 0U))
20014c88:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
20014c8c:	2b00      	cmp	r3, #0
20014c8e:	f000 80b7 	beq.w	20014e00 <HAL_UART_IRQHandler+0x5a4>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20014c92:	687b      	ldr	r3, [r7, #4]
20014c94:	681b      	ldr	r3, [r3, #0]
20014c96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20014c9a:	e853 3f00 	ldrex	r3, [r3]
20014c9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
20014ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20014ca2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20014ca6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
20014caa:	687b      	ldr	r3, [r7, #4]
20014cac:	681b      	ldr	r3, [r3, #0]
20014cae:	461a      	mov	r2, r3
20014cb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
20014cb4:	647b      	str	r3, [r7, #68]	@ 0x44
20014cb6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014cb8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
20014cba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
20014cbc:	e841 2300 	strex	r3, r2, [r1]
20014cc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20014cc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20014cc4:	2b00      	cmp	r3, #0
20014cc6:	d1e4      	bne.n	20014c92 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20014cc8:	687b      	ldr	r3, [r7, #4]
20014cca:	681b      	ldr	r3, [r3, #0]
20014ccc:	3308      	adds	r3, #8
20014cce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014cd2:	e853 3f00 	ldrex	r3, [r3]
20014cd6:	623b      	str	r3, [r7, #32]
   return(result);
20014cd8:	6a3b      	ldr	r3, [r7, #32]
20014cda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20014cde:	f023 0301 	bic.w	r3, r3, #1
20014ce2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
20014ce6:	687b      	ldr	r3, [r7, #4]
20014ce8:	681b      	ldr	r3, [r3, #0]
20014cea:	3308      	adds	r3, #8
20014cec:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
20014cf0:	633a      	str	r2, [r7, #48]	@ 0x30
20014cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014cf4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20014cf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20014cf8:	e841 2300 	strex	r3, r2, [r1]
20014cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20014cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20014d00:	2b00      	cmp	r3, #0
20014d02:	d1e1      	bne.n	20014cc8 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
20014d04:	687b      	ldr	r3, [r7, #4]
20014d06:	2220      	movs	r2, #32
20014d08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20014d0c:	687b      	ldr	r3, [r7, #4]
20014d0e:	2200      	movs	r2, #0
20014d10:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
20014d12:	687b      	ldr	r3, [r7, #4]
20014d14:	2200      	movs	r2, #0
20014d16:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20014d18:	687b      	ldr	r3, [r7, #4]
20014d1a:	681b      	ldr	r3, [r3, #0]
20014d1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014d1e:	693b      	ldr	r3, [r7, #16]
20014d20:	e853 3f00 	ldrex	r3, [r3]
20014d24:	60fb      	str	r3, [r7, #12]
   return(result);
20014d26:	68fb      	ldr	r3, [r7, #12]
20014d28:	f023 0310 	bic.w	r3, r3, #16
20014d2c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
20014d30:	687b      	ldr	r3, [r7, #4]
20014d32:	681b      	ldr	r3, [r3, #0]
20014d34:	461a      	mov	r2, r3
20014d36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
20014d3a:	61fb      	str	r3, [r7, #28]
20014d3c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014d3e:	69b9      	ldr	r1, [r7, #24]
20014d40:	69fa      	ldr	r2, [r7, #28]
20014d42:	e841 2300 	strex	r3, r2, [r1]
20014d46:	617b      	str	r3, [r7, #20]
   return(result);
20014d48:	697b      	ldr	r3, [r7, #20]
20014d4a:	2b00      	cmp	r3, #0
20014d4c:	d1e4      	bne.n	20014d18 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
20014d4e:	687b      	ldr	r3, [r7, #4]
20014d50:	2202      	movs	r2, #2
20014d52:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
20014d54:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
20014d58:	4619      	mov	r1, r3
20014d5a:	6878      	ldr	r0, [r7, #4]
20014d5c:	f000 f8a6 	bl	20014eac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
20014d60:	e04e      	b.n	20014e00 <HAL_UART_IRQHandler+0x5a4>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
20014d62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20014d6a:	2b00      	cmp	r3, #0
20014d6c:	d014      	beq.n	20014d98 <HAL_UART_IRQHandler+0x53c>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
20014d6e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20014d76:	2b00      	cmp	r3, #0
20014d78:	d105      	bne.n	20014d86 <HAL_UART_IRQHandler+0x52a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
20014d7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20014d7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20014d82:	2b00      	cmp	r3, #0
20014d84:	d008      	beq.n	20014d98 <HAL_UART_IRQHandler+0x53c>
  {
    if (huart->TxISR != NULL)
20014d86:	687b      	ldr	r3, [r7, #4]
20014d88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
20014d8a:	2b00      	cmp	r3, #0
20014d8c:	d03a      	beq.n	20014e04 <HAL_UART_IRQHandler+0x5a8>
    {
      huart->TxISR(huart);
20014d8e:	687b      	ldr	r3, [r7, #4]
20014d90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
20014d92:	6878      	ldr	r0, [r7, #4]
20014d94:	4798      	blx	r3
    }
    return;
20014d96:	e035      	b.n	20014e04 <HAL_UART_IRQHandler+0x5a8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
20014d98:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014da0:	2b00      	cmp	r3, #0
20014da2:	d009      	beq.n	20014db8 <HAL_UART_IRQHandler+0x55c>
20014da4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014dac:	2b00      	cmp	r3, #0
20014dae:	d003      	beq.n	20014db8 <HAL_UART_IRQHandler+0x55c>
  {
    UART_EndTransmit_IT(huart);
20014db0:	6878      	ldr	r0, [r7, #4]
20014db2:	f001 fc8f 	bl	200166d4 <UART_EndTransmit_IT>
    return;
20014db6:	e026      	b.n	20014e06 <HAL_UART_IRQHandler+0x5aa>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
20014db8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014dbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20014dc0:	2b00      	cmp	r3, #0
20014dc2:	d009      	beq.n	20014dd8 <HAL_UART_IRQHandler+0x57c>
20014dc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014dc8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
20014dcc:	2b00      	cmp	r3, #0
20014dce:	d003      	beq.n	20014dd8 <HAL_UART_IRQHandler+0x57c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
20014dd0:	6878      	ldr	r0, [r7, #4]
20014dd2:	f002 fa56 	bl	20017282 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
20014dd6:	e016      	b.n	20014e06 <HAL_UART_IRQHandler+0x5aa>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
20014dd8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014ddc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
20014de0:	2b00      	cmp	r3, #0
20014de2:	d010      	beq.n	20014e06 <HAL_UART_IRQHandler+0x5aa>
20014de4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014de8:	2b00      	cmp	r3, #0
20014dea:	da0c      	bge.n	20014e06 <HAL_UART_IRQHandler+0x5aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
20014dec:	6878      	ldr	r0, [r7, #4]
20014dee:	f002 fa3e 	bl	2001726e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
20014df2:	e008      	b.n	20014e06 <HAL_UART_IRQHandler+0x5aa>
      return;
20014df4:	bf00      	nop
20014df6:	e006      	b.n	20014e06 <HAL_UART_IRQHandler+0x5aa>
    return;
20014df8:	bf00      	nop
20014dfa:	e004      	b.n	20014e06 <HAL_UART_IRQHandler+0x5aa>
      return;
20014dfc:	bf00      	nop
20014dfe:	e002      	b.n	20014e06 <HAL_UART_IRQHandler+0x5aa>
      return;
20014e00:	bf00      	nop
20014e02:	e000      	b.n	20014e06 <HAL_UART_IRQHandler+0x5aa>
    return;
20014e04:	bf00      	nop
  }
}
20014e06:	37b8      	adds	r7, #184	@ 0xb8
20014e08:	46bd      	mov	sp, r7
20014e0a:	bd80      	pop	{r7, pc}

20014e0c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
20014e0c:	b480      	push	{r7}
20014e0e:	b083      	sub	sp, #12
20014e10:	af00      	add	r7, sp, #0
20014e12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
20014e14:	bf00      	nop
20014e16:	370c      	adds	r7, #12
20014e18:	46bd      	mov	sp, r7
20014e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e1e:	4770      	bx	lr

20014e20 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
20014e20:	b480      	push	{r7}
20014e22:	b083      	sub	sp, #12
20014e24:	af00      	add	r7, sp, #0
20014e26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
20014e28:	bf00      	nop
20014e2a:	370c      	adds	r7, #12
20014e2c:	46bd      	mov	sp, r7
20014e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e32:	4770      	bx	lr

20014e34 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
20014e34:	b480      	push	{r7}
20014e36:	b083      	sub	sp, #12
20014e38:	af00      	add	r7, sp, #0
20014e3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
20014e3c:	bf00      	nop
20014e3e:	370c      	adds	r7, #12
20014e40:	46bd      	mov	sp, r7
20014e42:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e46:	4770      	bx	lr

20014e48 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
20014e48:	b480      	push	{r7}
20014e4a:	b083      	sub	sp, #12
20014e4c:	af00      	add	r7, sp, #0
20014e4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
20014e50:	bf00      	nop
20014e52:	370c      	adds	r7, #12
20014e54:	46bd      	mov	sp, r7
20014e56:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e5a:	4770      	bx	lr

20014e5c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
20014e5c:	b480      	push	{r7}
20014e5e:	b083      	sub	sp, #12
20014e60:	af00      	add	r7, sp, #0
20014e62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
20014e64:	bf00      	nop
20014e66:	370c      	adds	r7, #12
20014e68:	46bd      	mov	sp, r7
20014e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e6e:	4770      	bx	lr

20014e70 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
20014e70:	b480      	push	{r7}
20014e72:	b083      	sub	sp, #12
20014e74:	af00      	add	r7, sp, #0
20014e76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
20014e78:	bf00      	nop
20014e7a:	370c      	adds	r7, #12
20014e7c:	46bd      	mov	sp, r7
20014e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e82:	4770      	bx	lr

20014e84 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
20014e84:	b480      	push	{r7}
20014e86:	b083      	sub	sp, #12
20014e88:	af00      	add	r7, sp, #0
20014e8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
20014e8c:	bf00      	nop
20014e8e:	370c      	adds	r7, #12
20014e90:	46bd      	mov	sp, r7
20014e92:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e96:	4770      	bx	lr

20014e98 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
20014e98:	b480      	push	{r7}
20014e9a:	b083      	sub	sp, #12
20014e9c:	af00      	add	r7, sp, #0
20014e9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
20014ea0:	bf00      	nop
20014ea2:	370c      	adds	r7, #12
20014ea4:	46bd      	mov	sp, r7
20014ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
20014eaa:	4770      	bx	lr

20014eac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
20014eac:	b480      	push	{r7}
20014eae:	b083      	sub	sp, #12
20014eb0:	af00      	add	r7, sp, #0
20014eb2:	6078      	str	r0, [r7, #4]
20014eb4:	460b      	mov	r3, r1
20014eb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
20014eb8:	bf00      	nop
20014eba:	370c      	adds	r7, #12
20014ebc:	46bd      	mov	sp, r7
20014ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
20014ec2:	4770      	bx	lr

20014ec4 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
20014ec4:	b480      	push	{r7}
20014ec6:	b083      	sub	sp, #12
20014ec8:	af00      	add	r7, sp, #0
20014eca:	6078      	str	r0, [r7, #4]
20014ecc:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
20014ece:	687b      	ldr	r3, [r7, #4]
20014ed0:	681b      	ldr	r3, [r3, #0]
20014ed2:	4a0c      	ldr	r2, [pc, #48]	@ (20014f04 <HAL_UART_ReceiverTimeout_Config+0x40>)
20014ed4:	4293      	cmp	r3, r2
20014ed6:	d00e      	beq.n	20014ef6 <HAL_UART_ReceiverTimeout_Config+0x32>
20014ed8:	687b      	ldr	r3, [r7, #4]
20014eda:	681b      	ldr	r3, [r3, #0]
20014edc:	4a0a      	ldr	r2, [pc, #40]	@ (20014f08 <HAL_UART_ReceiverTimeout_Config+0x44>)
20014ede:	4293      	cmp	r3, r2
20014ee0:	d009      	beq.n	20014ef6 <HAL_UART_ReceiverTimeout_Config+0x32>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
20014ee2:	687b      	ldr	r3, [r7, #4]
20014ee4:	681b      	ldr	r3, [r3, #0]
20014ee6:	695b      	ldr	r3, [r3, #20]
20014ee8:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
20014eec:	687b      	ldr	r3, [r7, #4]
20014eee:	681b      	ldr	r3, [r3, #0]
20014ef0:	683a      	ldr	r2, [r7, #0]
20014ef2:	430a      	orrs	r2, r1
20014ef4:	615a      	str	r2, [r3, #20]
  }
}
20014ef6:	bf00      	nop
20014ef8:	370c      	adds	r7, #12
20014efa:	46bd      	mov	sp, r7
20014efc:	f85d 7b04 	ldr.w	r7, [sp], #4
20014f00:	4770      	bx	lr
20014f02:	bf00      	nop
20014f04:	46002400 	.word	0x46002400
20014f08:	56002400 	.word	0x56002400

20014f0c <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
20014f0c:	b480      	push	{r7}
20014f0e:	b083      	sub	sp, #12
20014f10:	af00      	add	r7, sp, #0
20014f12:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
20014f14:	687b      	ldr	r3, [r7, #4]
20014f16:	681b      	ldr	r3, [r3, #0]
20014f18:	4a1b      	ldr	r2, [pc, #108]	@ (20014f88 <HAL_UART_EnableReceiverTimeout+0x7c>)
20014f1a:	4293      	cmp	r3, r2
20014f1c:	d02c      	beq.n	20014f78 <HAL_UART_EnableReceiverTimeout+0x6c>
20014f1e:	687b      	ldr	r3, [r7, #4]
20014f20:	681b      	ldr	r3, [r3, #0]
20014f22:	4a1a      	ldr	r2, [pc, #104]	@ (20014f8c <HAL_UART_EnableReceiverTimeout+0x80>)
20014f24:	4293      	cmp	r3, r2
20014f26:	d027      	beq.n	20014f78 <HAL_UART_EnableReceiverTimeout+0x6c>
  {
    if (huart->gState == HAL_UART_STATE_READY)
20014f28:	687b      	ldr	r3, [r7, #4]
20014f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20014f2e:	2b20      	cmp	r3, #32
20014f30:	d120      	bne.n	20014f74 <HAL_UART_EnableReceiverTimeout+0x68>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
20014f32:	687b      	ldr	r3, [r7, #4]
20014f34:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20014f38:	2b01      	cmp	r3, #1
20014f3a:	d101      	bne.n	20014f40 <HAL_UART_EnableReceiverTimeout+0x34>
20014f3c:	2302      	movs	r3, #2
20014f3e:	e01c      	b.n	20014f7a <HAL_UART_EnableReceiverTimeout+0x6e>
20014f40:	687b      	ldr	r3, [r7, #4]
20014f42:	2201      	movs	r2, #1
20014f44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
20014f48:	687b      	ldr	r3, [r7, #4]
20014f4a:	2224      	movs	r2, #36	@ 0x24
20014f4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
20014f50:	687b      	ldr	r3, [r7, #4]
20014f52:	681b      	ldr	r3, [r3, #0]
20014f54:	685a      	ldr	r2, [r3, #4]
20014f56:	687b      	ldr	r3, [r7, #4]
20014f58:	681b      	ldr	r3, [r3, #0]
20014f5a:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
20014f5e:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
20014f60:	687b      	ldr	r3, [r7, #4]
20014f62:	2220      	movs	r2, #32
20014f64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
20014f68:	687b      	ldr	r3, [r7, #4]
20014f6a:	2200      	movs	r2, #0
20014f6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
20014f70:	2300      	movs	r3, #0
20014f72:	e002      	b.n	20014f7a <HAL_UART_EnableReceiverTimeout+0x6e>
    }
    else
    {
      return HAL_BUSY;
20014f74:	2302      	movs	r3, #2
20014f76:	e000      	b.n	20014f7a <HAL_UART_EnableReceiverTimeout+0x6e>
    }
  }
  else
  {
    return HAL_ERROR;
20014f78:	2301      	movs	r3, #1
  }
}
20014f7a:	4618      	mov	r0, r3
20014f7c:	370c      	adds	r7, #12
20014f7e:	46bd      	mov	sp, r7
20014f80:	f85d 7b04 	ldr.w	r7, [sp], #4
20014f84:	4770      	bx	lr
20014f86:	bf00      	nop
20014f88:	46002400 	.word	0x46002400
20014f8c:	56002400 	.word	0x56002400

20014f90 <HAL_UART_DisableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DisableReceiverTimeout(UART_HandleTypeDef *huart)
{
20014f90:	b480      	push	{r7}
20014f92:	b083      	sub	sp, #12
20014f94:	af00      	add	r7, sp, #0
20014f96:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
20014f98:	687b      	ldr	r3, [r7, #4]
20014f9a:	681b      	ldr	r3, [r3, #0]
20014f9c:	4a1b      	ldr	r2, [pc, #108]	@ (2001500c <HAL_UART_DisableReceiverTimeout+0x7c>)
20014f9e:	4293      	cmp	r3, r2
20014fa0:	d02c      	beq.n	20014ffc <HAL_UART_DisableReceiverTimeout+0x6c>
20014fa2:	687b      	ldr	r3, [r7, #4]
20014fa4:	681b      	ldr	r3, [r3, #0]
20014fa6:	4a1a      	ldr	r2, [pc, #104]	@ (20015010 <HAL_UART_DisableReceiverTimeout+0x80>)
20014fa8:	4293      	cmp	r3, r2
20014faa:	d027      	beq.n	20014ffc <HAL_UART_DisableReceiverTimeout+0x6c>
  {
    if (huart->gState == HAL_UART_STATE_READY)
20014fac:	687b      	ldr	r3, [r7, #4]
20014fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20014fb2:	2b20      	cmp	r3, #32
20014fb4:	d120      	bne.n	20014ff8 <HAL_UART_DisableReceiverTimeout+0x68>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
20014fb6:	687b      	ldr	r3, [r7, #4]
20014fb8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20014fbc:	2b01      	cmp	r3, #1
20014fbe:	d101      	bne.n	20014fc4 <HAL_UART_DisableReceiverTimeout+0x34>
20014fc0:	2302      	movs	r3, #2
20014fc2:	e01c      	b.n	20014ffe <HAL_UART_DisableReceiverTimeout+0x6e>
20014fc4:	687b      	ldr	r3, [r7, #4]
20014fc6:	2201      	movs	r2, #1
20014fc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
20014fcc:	687b      	ldr	r3, [r7, #4]
20014fce:	2224      	movs	r2, #36	@ 0x24
20014fd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear the USART RTOEN bit */
      CLEAR_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
20014fd4:	687b      	ldr	r3, [r7, #4]
20014fd6:	681b      	ldr	r3, [r3, #0]
20014fd8:	685a      	ldr	r2, [r3, #4]
20014fda:	687b      	ldr	r3, [r7, #4]
20014fdc:	681b      	ldr	r3, [r3, #0]
20014fde:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
20014fe2:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
20014fe4:	687b      	ldr	r3, [r7, #4]
20014fe6:	2220      	movs	r2, #32
20014fe8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
20014fec:	687b      	ldr	r3, [r7, #4]
20014fee:	2200      	movs	r2, #0
20014ff0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
20014ff4:	2300      	movs	r3, #0
20014ff6:	e002      	b.n	20014ffe <HAL_UART_DisableReceiverTimeout+0x6e>
    }
    else
    {
      return HAL_BUSY;
20014ff8:	2302      	movs	r3, #2
20014ffa:	e000      	b.n	20014ffe <HAL_UART_DisableReceiverTimeout+0x6e>
    }
  }
  else
  {
    return HAL_ERROR;
20014ffc:	2301      	movs	r3, #1
  }
}
20014ffe:	4618      	mov	r0, r3
20015000:	370c      	adds	r7, #12
20015002:	46bd      	mov	sp, r7
20015004:	f85d 7b04 	ldr.w	r7, [sp], #4
20015008:	4770      	bx	lr
2001500a:	bf00      	nop
2001500c:	46002400 	.word	0x46002400
20015010:	56002400 	.word	0x56002400

20015014 <HAL_MultiProcessor_EnableMuteMode>:
  *         to enter mute mode, HAL_MultiProcessor_EnterMuteMode() API must be called).
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_EnableMuteMode(UART_HandleTypeDef *huart)
{
20015014:	b580      	push	{r7, lr}
20015016:	b088      	sub	sp, #32
20015018:	af00      	add	r7, sp, #0
2001501a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
2001501c:	687b      	ldr	r3, [r7, #4]
2001501e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20015022:	2b01      	cmp	r3, #1
20015024:	d101      	bne.n	2001502a <HAL_MultiProcessor_EnableMuteMode+0x16>
20015026:	2302      	movs	r3, #2
20015028:	e028      	b.n	2001507c <HAL_MultiProcessor_EnableMuteMode+0x68>
2001502a:	687b      	ldr	r3, [r7, #4]
2001502c:	2201      	movs	r2, #1
2001502e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
20015032:	687b      	ldr	r3, [r7, #4]
20015034:	2224      	movs	r2, #36	@ 0x24
20015036:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable USART mute mode by setting the MME bit in the CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_MME);
2001503a:	687b      	ldr	r3, [r7, #4]
2001503c:	681b      	ldr	r3, [r3, #0]
2001503e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015040:	68fb      	ldr	r3, [r7, #12]
20015042:	e853 3f00 	ldrex	r3, [r3]
20015046:	60bb      	str	r3, [r7, #8]
   return(result);
20015048:	68bb      	ldr	r3, [r7, #8]
2001504a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
2001504e:	61fb      	str	r3, [r7, #28]
20015050:	687b      	ldr	r3, [r7, #4]
20015052:	681b      	ldr	r3, [r3, #0]
20015054:	461a      	mov	r2, r3
20015056:	69fb      	ldr	r3, [r7, #28]
20015058:	61bb      	str	r3, [r7, #24]
2001505a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001505c:	6979      	ldr	r1, [r7, #20]
2001505e:	69ba      	ldr	r2, [r7, #24]
20015060:	e841 2300 	strex	r3, r2, [r1]
20015064:	613b      	str	r3, [r7, #16]
   return(result);
20015066:	693b      	ldr	r3, [r7, #16]
20015068:	2b00      	cmp	r3, #0
2001506a:	d1e6      	bne.n	2001503a <HAL_MultiProcessor_EnableMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
2001506c:	687b      	ldr	r3, [r7, #4]
2001506e:	2220      	movs	r2, #32
20015070:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return (UART_CheckIdleState(huart));
20015074:	6878      	ldr	r0, [r7, #4]
20015076:	f000 fb87 	bl	20015788 <UART_CheckIdleState>
2001507a:	4603      	mov	r3, r0
}
2001507c:	4618      	mov	r0, r3
2001507e:	3720      	adds	r7, #32
20015080:	46bd      	mov	sp, r7
20015082:	bd80      	pop	{r7, pc}

20015084 <HAL_MultiProcessor_DisableMuteMode>:
  *         as it may not have been in mute mode at this very moment).
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_DisableMuteMode(UART_HandleTypeDef *huart)
{
20015084:	b580      	push	{r7, lr}
20015086:	b088      	sub	sp, #32
20015088:	af00      	add	r7, sp, #0
2001508a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
2001508c:	687b      	ldr	r3, [r7, #4]
2001508e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20015092:	2b01      	cmp	r3, #1
20015094:	d101      	bne.n	2001509a <HAL_MultiProcessor_DisableMuteMode+0x16>
20015096:	2302      	movs	r3, #2
20015098:	e028      	b.n	200150ec <HAL_MultiProcessor_DisableMuteMode+0x68>
2001509a:	687b      	ldr	r3, [r7, #4]
2001509c:	2201      	movs	r2, #1
2001509e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
200150a2:	687b      	ldr	r3, [r7, #4]
200150a4:	2224      	movs	r2, #36	@ 0x24
200150a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable USART mute mode by clearing the MME bit in the CR1 register */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_MME);
200150aa:	687b      	ldr	r3, [r7, #4]
200150ac:	681b      	ldr	r3, [r3, #0]
200150ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200150b0:	68fb      	ldr	r3, [r7, #12]
200150b2:	e853 3f00 	ldrex	r3, [r3]
200150b6:	60bb      	str	r3, [r7, #8]
   return(result);
200150b8:	68bb      	ldr	r3, [r7, #8]
200150ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
200150be:	61fb      	str	r3, [r7, #28]
200150c0:	687b      	ldr	r3, [r7, #4]
200150c2:	681b      	ldr	r3, [r3, #0]
200150c4:	461a      	mov	r2, r3
200150c6:	69fb      	ldr	r3, [r7, #28]
200150c8:	61bb      	str	r3, [r7, #24]
200150ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200150cc:	6979      	ldr	r1, [r7, #20]
200150ce:	69ba      	ldr	r2, [r7, #24]
200150d0:	e841 2300 	strex	r3, r2, [r1]
200150d4:	613b      	str	r3, [r7, #16]
   return(result);
200150d6:	693b      	ldr	r3, [r7, #16]
200150d8:	2b00      	cmp	r3, #0
200150da:	d1e6      	bne.n	200150aa <HAL_MultiProcessor_DisableMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
200150dc:	687b      	ldr	r3, [r7, #4]
200150de:	2220      	movs	r2, #32
200150e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return (UART_CheckIdleState(huart));
200150e4:	6878      	ldr	r0, [r7, #4]
200150e6:	f000 fb4f 	bl	20015788 <UART_CheckIdleState>
200150ea:	4603      	mov	r3, r0
}
200150ec:	4618      	mov	r0, r3
200150ee:	3720      	adds	r7, #32
200150f0:	46bd      	mov	sp, r7
200150f2:	bd80      	pop	{r7, pc}

200150f4 <HAL_MultiProcessor_EnterMuteMode>:
  * @note  To exit from mute mode, HAL_MultiProcessor_DisableMuteMode() API must be called.
  * @param huart UART handle.
  * @retval None
  */
void HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
{
200150f4:	b480      	push	{r7}
200150f6:	b083      	sub	sp, #12
200150f8:	af00      	add	r7, sp, #0
200150fa:	6078      	str	r0, [r7, #4]
  __HAL_UART_SEND_REQ(huart, UART_MUTE_MODE_REQUEST);
200150fc:	687b      	ldr	r3, [r7, #4]
200150fe:	681b      	ldr	r3, [r3, #0]
20015100:	699a      	ldr	r2, [r3, #24]
20015102:	687b      	ldr	r3, [r7, #4]
20015104:	681b      	ldr	r3, [r3, #0]
20015106:	f042 0204 	orr.w	r2, r2, #4
2001510a:	619a      	str	r2, [r3, #24]
}
2001510c:	bf00      	nop
2001510e:	370c      	adds	r7, #12
20015110:	46bd      	mov	sp, r7
20015112:	f85d 7b04 	ldr.w	r7, [sp], #4
20015116:	4770      	bx	lr

20015118 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
20015118:	b480      	push	{r7}
2001511a:	b08f      	sub	sp, #60	@ 0x3c
2001511c:	af00      	add	r7, sp, #0
2001511e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
20015120:	687b      	ldr	r3, [r7, #4]
20015122:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20015126:	2b01      	cmp	r3, #1
20015128:	d101      	bne.n	2001512e <HAL_HalfDuplex_EnableTransmitter+0x16>
2001512a:	2302      	movs	r3, #2
2001512c:	e042      	b.n	200151b4 <HAL_HalfDuplex_EnableTransmitter+0x9c>
2001512e:	687b      	ldr	r3, [r7, #4]
20015130:	2201      	movs	r2, #1
20015132:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
20015136:	687b      	ldr	r3, [r7, #4]
20015138:	2224      	movs	r2, #36	@ 0x24
2001513a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
2001513e:	687b      	ldr	r3, [r7, #4]
20015140:	681b      	ldr	r3, [r3, #0]
20015142:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015144:	6a3b      	ldr	r3, [r7, #32]
20015146:	e853 3f00 	ldrex	r3, [r3]
2001514a:	61fb      	str	r3, [r7, #28]
   return(result);
2001514c:	69fb      	ldr	r3, [r7, #28]
2001514e:	f023 030c 	bic.w	r3, r3, #12
20015152:	637b      	str	r3, [r7, #52]	@ 0x34
20015154:	687b      	ldr	r3, [r7, #4]
20015156:	681b      	ldr	r3, [r3, #0]
20015158:	461a      	mov	r2, r3
2001515a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
2001515c:	62fb      	str	r3, [r7, #44]	@ 0x2c
2001515e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015160:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20015162:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20015164:	e841 2300 	strex	r3, r2, [r1]
20015168:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
2001516a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001516c:	2b00      	cmp	r3, #0
2001516e:	d1e6      	bne.n	2001513e <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
20015170:	687b      	ldr	r3, [r7, #4]
20015172:	681b      	ldr	r3, [r3, #0]
20015174:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015176:	68fb      	ldr	r3, [r7, #12]
20015178:	e853 3f00 	ldrex	r3, [r3]
2001517c:	60bb      	str	r3, [r7, #8]
   return(result);
2001517e:	68bb      	ldr	r3, [r7, #8]
20015180:	f043 0308 	orr.w	r3, r3, #8
20015184:	633b      	str	r3, [r7, #48]	@ 0x30
20015186:	687b      	ldr	r3, [r7, #4]
20015188:	681b      	ldr	r3, [r3, #0]
2001518a:	461a      	mov	r2, r3
2001518c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001518e:	61bb      	str	r3, [r7, #24]
20015190:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015192:	6979      	ldr	r1, [r7, #20]
20015194:	69ba      	ldr	r2, [r7, #24]
20015196:	e841 2300 	strex	r3, r2, [r1]
2001519a:	613b      	str	r3, [r7, #16]
   return(result);
2001519c:	693b      	ldr	r3, [r7, #16]
2001519e:	2b00      	cmp	r3, #0
200151a0:	d1e6      	bne.n	20015170 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
200151a2:	687b      	ldr	r3, [r7, #4]
200151a4:	2220      	movs	r2, #32
200151a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
200151aa:	687b      	ldr	r3, [r7, #4]
200151ac:	2200      	movs	r2, #0
200151ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200151b2:	2300      	movs	r3, #0
}
200151b4:	4618      	mov	r0, r3
200151b6:	373c      	adds	r7, #60	@ 0x3c
200151b8:	46bd      	mov	sp, r7
200151ba:	f85d 7b04 	ldr.w	r7, [sp], #4
200151be:	4770      	bx	lr

200151c0 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
200151c0:	b480      	push	{r7}
200151c2:	b08f      	sub	sp, #60	@ 0x3c
200151c4:	af00      	add	r7, sp, #0
200151c6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
200151c8:	687b      	ldr	r3, [r7, #4]
200151ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200151ce:	2b01      	cmp	r3, #1
200151d0:	d101      	bne.n	200151d6 <HAL_HalfDuplex_EnableReceiver+0x16>
200151d2:	2302      	movs	r3, #2
200151d4:	e042      	b.n	2001525c <HAL_HalfDuplex_EnableReceiver+0x9c>
200151d6:	687b      	ldr	r3, [r7, #4]
200151d8:	2201      	movs	r2, #1
200151da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
200151de:	687b      	ldr	r3, [r7, #4]
200151e0:	2224      	movs	r2, #36	@ 0x24
200151e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
200151e6:	687b      	ldr	r3, [r7, #4]
200151e8:	681b      	ldr	r3, [r3, #0]
200151ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200151ec:	6a3b      	ldr	r3, [r7, #32]
200151ee:	e853 3f00 	ldrex	r3, [r3]
200151f2:	61fb      	str	r3, [r7, #28]
   return(result);
200151f4:	69fb      	ldr	r3, [r7, #28]
200151f6:	f023 030c 	bic.w	r3, r3, #12
200151fa:	637b      	str	r3, [r7, #52]	@ 0x34
200151fc:	687b      	ldr	r3, [r7, #4]
200151fe:	681b      	ldr	r3, [r3, #0]
20015200:	461a      	mov	r2, r3
20015202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20015204:	62fb      	str	r3, [r7, #44]	@ 0x2c
20015206:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015208:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
2001520a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
2001520c:	e841 2300 	strex	r3, r2, [r1]
20015210:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20015212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015214:	2b00      	cmp	r3, #0
20015216:	d1e6      	bne.n	200151e6 <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
20015218:	687b      	ldr	r3, [r7, #4]
2001521a:	681b      	ldr	r3, [r3, #0]
2001521c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001521e:	68fb      	ldr	r3, [r7, #12]
20015220:	e853 3f00 	ldrex	r3, [r3]
20015224:	60bb      	str	r3, [r7, #8]
   return(result);
20015226:	68bb      	ldr	r3, [r7, #8]
20015228:	f043 0304 	orr.w	r3, r3, #4
2001522c:	633b      	str	r3, [r7, #48]	@ 0x30
2001522e:	687b      	ldr	r3, [r7, #4]
20015230:	681b      	ldr	r3, [r3, #0]
20015232:	461a      	mov	r2, r3
20015234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20015236:	61bb      	str	r3, [r7, #24]
20015238:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001523a:	6979      	ldr	r1, [r7, #20]
2001523c:	69ba      	ldr	r2, [r7, #24]
2001523e:	e841 2300 	strex	r3, r2, [r1]
20015242:	613b      	str	r3, [r7, #16]
   return(result);
20015244:	693b      	ldr	r3, [r7, #16]
20015246:	2b00      	cmp	r3, #0
20015248:	d1e6      	bne.n	20015218 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
2001524a:	687b      	ldr	r3, [r7, #4]
2001524c:	2220      	movs	r2, #32
2001524e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
20015252:	687b      	ldr	r3, [r7, #4]
20015254:	2200      	movs	r2, #0
20015256:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2001525a:	2300      	movs	r3, #0
}
2001525c:	4618      	mov	r0, r3
2001525e:	373c      	adds	r7, #60	@ 0x3c
20015260:	46bd      	mov	sp, r7
20015262:	f85d 7b04 	ldr.w	r7, [sp], #4
20015266:	4770      	bx	lr

20015268 <HAL_LIN_SendBreak>:
  * @brief  Transmit break characters.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
20015268:	b480      	push	{r7}
2001526a:	b083      	sub	sp, #12
2001526c:	af00      	add	r7, sp, #0
2001526e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));

  __HAL_LOCK(huart);
20015270:	687b      	ldr	r3, [r7, #4]
20015272:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20015276:	2b01      	cmp	r3, #1
20015278:	d101      	bne.n	2001527e <HAL_LIN_SendBreak+0x16>
2001527a:	2302      	movs	r3, #2
2001527c:	e018      	b.n	200152b0 <HAL_LIN_SendBreak+0x48>
2001527e:	687b      	ldr	r3, [r7, #4]
20015280:	2201      	movs	r2, #1
20015282:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
20015286:	687b      	ldr	r3, [r7, #4]
20015288:	2224      	movs	r2, #36	@ 0x24
2001528a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Send break characters */
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
2001528e:	687b      	ldr	r3, [r7, #4]
20015290:	681b      	ldr	r3, [r3, #0]
20015292:	699a      	ldr	r2, [r3, #24]
20015294:	687b      	ldr	r3, [r7, #4]
20015296:	681b      	ldr	r3, [r3, #0]
20015298:	f042 0202 	orr.w	r2, r2, #2
2001529c:	619a      	str	r2, [r3, #24]

  huart->gState = HAL_UART_STATE_READY;
2001529e:	687b      	ldr	r3, [r7, #4]
200152a0:	2220      	movs	r2, #32
200152a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
200152a6:	687b      	ldr	r3, [r7, #4]
200152a8:	2200      	movs	r2, #0
200152aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200152ae:	2300      	movs	r3, #0
}
200152b0:	4618      	mov	r0, r3
200152b2:	370c      	adds	r7, #12
200152b4:	46bd      	mov	sp, r7
200152b6:	f85d 7b04 	ldr.w	r7, [sp], #4
200152ba:	4770      	bx	lr

200152bc <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
200152bc:	b480      	push	{r7}
200152be:	b085      	sub	sp, #20
200152c0:	af00      	add	r7, sp, #0
200152c2:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
200152c4:	687b      	ldr	r3, [r7, #4]
200152c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200152ca:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
200152cc:	687b      	ldr	r3, [r7, #4]
200152ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200152d2:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
200152d4:	68fa      	ldr	r2, [r7, #12]
200152d6:	68bb      	ldr	r3, [r7, #8]
200152d8:	4313      	orrs	r3, r2
}
200152da:	4618      	mov	r0, r3
200152dc:	3714      	adds	r7, #20
200152de:	46bd      	mov	sp, r7
200152e0:	f85d 7b04 	ldr.w	r7, [sp], #4
200152e4:	4770      	bx	lr

200152e6 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
200152e6:	b480      	push	{r7}
200152e8:	b083      	sub	sp, #12
200152ea:	af00      	add	r7, sp, #0
200152ec:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
200152ee:	687b      	ldr	r3, [r7, #4]
200152f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
200152f4:	4618      	mov	r0, r3
200152f6:	370c      	adds	r7, #12
200152f8:	46bd      	mov	sp, r7
200152fa:	f85d 7b04 	ldr.w	r7, [sp], #4
200152fe:	4770      	bx	lr

20015300 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
20015300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
20015304:	b094      	sub	sp, #80	@ 0x50
20015306:	af00      	add	r7, sp, #0
20015308:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
2001530a:	2300      	movs	r3, #0
2001530c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
20015310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015312:	681a      	ldr	r2, [r3, #0]
20015314:	4b7e      	ldr	r3, [pc, #504]	@ (20015510 <UART_SetConfig+0x210>)
20015316:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
20015318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001531a:	689a      	ldr	r2, [r3, #8]
2001531c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001531e:	691b      	ldr	r3, [r3, #16]
20015320:	431a      	orrs	r2, r3
20015322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015324:	695b      	ldr	r3, [r3, #20]
20015326:	431a      	orrs	r2, r3
20015328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001532a:	69db      	ldr	r3, [r3, #28]
2001532c:	4313      	orrs	r3, r2
2001532e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
20015330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015332:	681b      	ldr	r3, [r3, #0]
20015334:	681b      	ldr	r3, [r3, #0]
20015336:	4977      	ldr	r1, [pc, #476]	@ (20015514 <UART_SetConfig+0x214>)
20015338:	4019      	ands	r1, r3
2001533a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001533c:	681a      	ldr	r2, [r3, #0]
2001533e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20015340:	430b      	orrs	r3, r1
20015342:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
20015344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015346:	681b      	ldr	r3, [r3, #0]
20015348:	685b      	ldr	r3, [r3, #4]
2001534a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
2001534e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015350:	68d9      	ldr	r1, [r3, #12]
20015352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015354:	681a      	ldr	r2, [r3, #0]
20015356:	ea40 0301 	orr.w	r3, r0, r1
2001535a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
2001535c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001535e:	699b      	ldr	r3, [r3, #24]
20015360:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
20015362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015364:	681a      	ldr	r2, [r3, #0]
20015366:	4b6a      	ldr	r3, [pc, #424]	@ (20015510 <UART_SetConfig+0x210>)
20015368:	429a      	cmp	r2, r3
2001536a:	d009      	beq.n	20015380 <UART_SetConfig+0x80>
2001536c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001536e:	681a      	ldr	r2, [r3, #0]
20015370:	4b69      	ldr	r3, [pc, #420]	@ (20015518 <UART_SetConfig+0x218>)
20015372:	429a      	cmp	r2, r3
20015374:	d004      	beq.n	20015380 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
20015376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015378:	6a1a      	ldr	r2, [r3, #32]
2001537a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2001537c:	4313      	orrs	r3, r2
2001537e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
20015380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015382:	681b      	ldr	r3, [r3, #0]
20015384:	689b      	ldr	r3, [r3, #8]
20015386:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
2001538a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
2001538e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015390:	681a      	ldr	r2, [r3, #0]
20015392:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20015394:	430b      	orrs	r3, r1
20015396:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
20015398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001539a:	681b      	ldr	r3, [r3, #0]
2001539c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001539e:	f023 000f 	bic.w	r0, r3, #15
200153a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200153a4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
200153a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200153a8:	681a      	ldr	r2, [r3, #0]
200153aa:	ea40 0301 	orr.w	r3, r0, r1
200153ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
200153b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200153b2:	681a      	ldr	r2, [r3, #0]
200153b4:	4b59      	ldr	r3, [pc, #356]	@ (2001551c <UART_SetConfig+0x21c>)
200153b6:	429a      	cmp	r2, r3
200153b8:	d102      	bne.n	200153c0 <UART_SetConfig+0xc0>
200153ba:	2301      	movs	r3, #1
200153bc:	64bb      	str	r3, [r7, #72]	@ 0x48
200153be:	e029      	b.n	20015414 <UART_SetConfig+0x114>
200153c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200153c2:	681a      	ldr	r2, [r3, #0]
200153c4:	4b56      	ldr	r3, [pc, #344]	@ (20015520 <UART_SetConfig+0x220>)
200153c6:	429a      	cmp	r2, r3
200153c8:	d102      	bne.n	200153d0 <UART_SetConfig+0xd0>
200153ca:	2302      	movs	r3, #2
200153cc:	64bb      	str	r3, [r7, #72]	@ 0x48
200153ce:	e021      	b.n	20015414 <UART_SetConfig+0x114>
200153d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200153d2:	681a      	ldr	r2, [r3, #0]
200153d4:	4b53      	ldr	r3, [pc, #332]	@ (20015524 <UART_SetConfig+0x224>)
200153d6:	429a      	cmp	r2, r3
200153d8:	d102      	bne.n	200153e0 <UART_SetConfig+0xe0>
200153da:	2304      	movs	r3, #4
200153dc:	64bb      	str	r3, [r7, #72]	@ 0x48
200153de:	e019      	b.n	20015414 <UART_SetConfig+0x114>
200153e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200153e2:	681a      	ldr	r2, [r3, #0]
200153e4:	4b50      	ldr	r3, [pc, #320]	@ (20015528 <UART_SetConfig+0x228>)
200153e6:	429a      	cmp	r2, r3
200153e8:	d102      	bne.n	200153f0 <UART_SetConfig+0xf0>
200153ea:	2308      	movs	r3, #8
200153ec:	64bb      	str	r3, [r7, #72]	@ 0x48
200153ee:	e011      	b.n	20015414 <UART_SetConfig+0x114>
200153f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200153f2:	681a      	ldr	r2, [r3, #0]
200153f4:	4b4d      	ldr	r3, [pc, #308]	@ (2001552c <UART_SetConfig+0x22c>)
200153f6:	429a      	cmp	r2, r3
200153f8:	d102      	bne.n	20015400 <UART_SetConfig+0x100>
200153fa:	2310      	movs	r3, #16
200153fc:	64bb      	str	r3, [r7, #72]	@ 0x48
200153fe:	e009      	b.n	20015414 <UART_SetConfig+0x114>
20015400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015402:	681a      	ldr	r2, [r3, #0]
20015404:	4b42      	ldr	r3, [pc, #264]	@ (20015510 <UART_SetConfig+0x210>)
20015406:	429a      	cmp	r2, r3
20015408:	d102      	bne.n	20015410 <UART_SetConfig+0x110>
2001540a:	2320      	movs	r3, #32
2001540c:	64bb      	str	r3, [r7, #72]	@ 0x48
2001540e:	e001      	b.n	20015414 <UART_SetConfig+0x114>
20015410:	2300      	movs	r3, #0
20015412:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
20015414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015416:	681a      	ldr	r2, [r3, #0]
20015418:	4b3d      	ldr	r3, [pc, #244]	@ (20015510 <UART_SetConfig+0x210>)
2001541a:	429a      	cmp	r2, r3
2001541c:	d005      	beq.n	2001542a <UART_SetConfig+0x12a>
2001541e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015420:	681a      	ldr	r2, [r3, #0]
20015422:	4b3d      	ldr	r3, [pc, #244]	@ (20015518 <UART_SetConfig+0x218>)
20015424:	429a      	cmp	r2, r3
20015426:	f040 8085 	bne.w	20015534 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
2001542a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2001542c:	2200      	movs	r2, #0
2001542e:	623b      	str	r3, [r7, #32]
20015430:	627a      	str	r2, [r7, #36]	@ 0x24
20015432:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
20015436:	f7fb fdfd 	bl	20011034 <HAL_RCCEx_GetPeriphCLKFreq>
2001543a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
2001543c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2001543e:	2b00      	cmp	r3, #0
20015440:	f000 80e8 	beq.w	20015614 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
20015444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20015448:	4a39      	ldr	r2, [pc, #228]	@ (20015530 <UART_SetConfig+0x230>)
2001544a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
2001544e:	461a      	mov	r2, r3
20015450:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20015452:	fbb3 f3f2 	udiv	r3, r3, r2
20015456:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
20015458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001545a:	685a      	ldr	r2, [r3, #4]
2001545c:	4613      	mov	r3, r2
2001545e:	005b      	lsls	r3, r3, #1
20015460:	4413      	add	r3, r2
20015462:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
20015464:	429a      	cmp	r2, r3
20015466:	d305      	bcc.n	20015474 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
20015468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001546a:	685b      	ldr	r3, [r3, #4]
2001546c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
2001546e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
20015470:	429a      	cmp	r2, r3
20015472:	d903      	bls.n	2001547c <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
20015474:	2301      	movs	r3, #1
20015476:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
2001547a:	e048      	b.n	2001550e <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
2001547c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2001547e:	2200      	movs	r2, #0
20015480:	61bb      	str	r3, [r7, #24]
20015482:	61fa      	str	r2, [r7, #28]
20015484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20015488:	4a29      	ldr	r2, [pc, #164]	@ (20015530 <UART_SetConfig+0x230>)
2001548a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
2001548e:	b29b      	uxth	r3, r3
20015490:	2200      	movs	r2, #0
20015492:	613b      	str	r3, [r7, #16]
20015494:	617a      	str	r2, [r7, #20]
20015496:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
2001549a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
2001549e:	f7eb fa29 	bl	200008f4 <__aeabi_uldivmod>
200154a2:	4602      	mov	r2, r0
200154a4:	460b      	mov	r3, r1
200154a6:	4610      	mov	r0, r2
200154a8:	4619      	mov	r1, r3
200154aa:	f04f 0200 	mov.w	r2, #0
200154ae:	f04f 0300 	mov.w	r3, #0
200154b2:	020b      	lsls	r3, r1, #8
200154b4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
200154b8:	0202      	lsls	r2, r0, #8
200154ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200154bc:	6849      	ldr	r1, [r1, #4]
200154be:	0849      	lsrs	r1, r1, #1
200154c0:	2000      	movs	r0, #0
200154c2:	460c      	mov	r4, r1
200154c4:	4605      	mov	r5, r0
200154c6:	eb12 0804 	adds.w	r8, r2, r4
200154ca:	eb43 0905 	adc.w	r9, r3, r5
200154ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200154d0:	685b      	ldr	r3, [r3, #4]
200154d2:	2200      	movs	r2, #0
200154d4:	60bb      	str	r3, [r7, #8]
200154d6:	60fa      	str	r2, [r7, #12]
200154d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
200154dc:	4640      	mov	r0, r8
200154de:	4649      	mov	r1, r9
200154e0:	f7eb fa08 	bl	200008f4 <__aeabi_uldivmod>
200154e4:	4602      	mov	r2, r0
200154e6:	460b      	mov	r3, r1
200154e8:	4613      	mov	r3, r2
200154ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
200154ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200154ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200154f2:	d308      	bcc.n	20015506 <UART_SetConfig+0x206>
200154f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200154f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
200154fa:	d204      	bcs.n	20015506 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
200154fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200154fe:	681b      	ldr	r3, [r3, #0]
20015500:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
20015502:	60da      	str	r2, [r3, #12]
20015504:	e003      	b.n	2001550e <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
20015506:	2301      	movs	r3, #1
20015508:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
2001550c:	e082      	b.n	20015614 <UART_SetConfig+0x314>
2001550e:	e081      	b.n	20015614 <UART_SetConfig+0x314>
20015510:	46002400 	.word	0x46002400
20015514:	cfff69f3 	.word	0xcfff69f3
20015518:	56002400 	.word	0x56002400
2001551c:	40013800 	.word	0x40013800
20015520:	40004400 	.word	0x40004400
20015524:	40004800 	.word	0x40004800
20015528:	40004c00 	.word	0x40004c00
2001552c:	40005000 	.word	0x40005000
20015530:	200188a4 	.word	0x200188a4
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
20015534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015536:	69db      	ldr	r3, [r3, #28]
20015538:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
2001553c:	d13c      	bne.n	200155b8 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
2001553e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20015540:	2200      	movs	r2, #0
20015542:	603b      	str	r3, [r7, #0]
20015544:	607a      	str	r2, [r7, #4]
20015546:	e9d7 0100 	ldrd	r0, r1, [r7]
2001554a:	f7fb fd73 	bl	20011034 <HAL_RCCEx_GetPeriphCLKFreq>
2001554e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
20015550:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20015552:	2b00      	cmp	r3, #0
20015554:	d05e      	beq.n	20015614 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
20015556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2001555a:	4a39      	ldr	r2, [pc, #228]	@ (20015640 <UART_SetConfig+0x340>)
2001555c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
20015560:	461a      	mov	r2, r3
20015562:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20015564:	fbb3 f3f2 	udiv	r3, r3, r2
20015568:	005a      	lsls	r2, r3, #1
2001556a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001556c:	685b      	ldr	r3, [r3, #4]
2001556e:	085b      	lsrs	r3, r3, #1
20015570:	441a      	add	r2, r3
20015572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015574:	685b      	ldr	r3, [r3, #4]
20015576:	fbb2 f3f3 	udiv	r3, r2, r3
2001557a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
2001557c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2001557e:	2b0f      	cmp	r3, #15
20015580:	d916      	bls.n	200155b0 <UART_SetConfig+0x2b0>
20015582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20015588:	d212      	bcs.n	200155b0 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
2001558a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2001558c:	b29b      	uxth	r3, r3
2001558e:	f023 030f 	bic.w	r3, r3, #15
20015592:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
20015594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015596:	085b      	lsrs	r3, r3, #1
20015598:	b29b      	uxth	r3, r3
2001559a:	f003 0307 	and.w	r3, r3, #7
2001559e:	b29a      	uxth	r2, r3
200155a0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
200155a2:	4313      	orrs	r3, r2
200155a4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
200155a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200155a8:	681b      	ldr	r3, [r3, #0]
200155aa:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
200155ac:	60da      	str	r2, [r3, #12]
200155ae:	e031      	b.n	20015614 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
200155b0:	2301      	movs	r3, #1
200155b2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
200155b6:	e02d      	b.n	20015614 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
200155b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
200155ba:	2200      	movs	r2, #0
200155bc:	469a      	mov	sl, r3
200155be:	4693      	mov	fp, r2
200155c0:	4650      	mov	r0, sl
200155c2:	4659      	mov	r1, fp
200155c4:	f7fb fd36 	bl	20011034 <HAL_RCCEx_GetPeriphCLKFreq>
200155c8:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
200155ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200155cc:	2b00      	cmp	r3, #0
200155ce:	d021      	beq.n	20015614 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
200155d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200155d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200155d4:	4a1a      	ldr	r2, [pc, #104]	@ (20015640 <UART_SetConfig+0x340>)
200155d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
200155da:	461a      	mov	r2, r3
200155dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200155de:	fbb3 f2f2 	udiv	r2, r3, r2
200155e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200155e4:	685b      	ldr	r3, [r3, #4]
200155e6:	085b      	lsrs	r3, r3, #1
200155e8:	441a      	add	r2, r3
200155ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200155ec:	685b      	ldr	r3, [r3, #4]
200155ee:	fbb2 f3f3 	udiv	r3, r2, r3
200155f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
200155f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200155f6:	2b0f      	cmp	r3, #15
200155f8:	d909      	bls.n	2001560e <UART_SetConfig+0x30e>
200155fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200155fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20015600:	d205      	bcs.n	2001560e <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
20015602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015604:	b29a      	uxth	r2, r3
20015606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015608:	681b      	ldr	r3, [r3, #0]
2001560a:	60da      	str	r2, [r3, #12]
2001560c:	e002      	b.n	20015614 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
2001560e:	2301      	movs	r3, #1
20015610:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
20015614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015616:	2201      	movs	r2, #1
20015618:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
2001561c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001561e:	2201      	movs	r2, #1
20015620:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
20015624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015626:	2200      	movs	r2, #0
20015628:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
2001562a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001562c:	2200      	movs	r2, #0
2001562e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
20015630:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
20015634:	4618      	mov	r0, r3
20015636:	3750      	adds	r7, #80	@ 0x50
20015638:	46bd      	mov	sp, r7
2001563a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
2001563e:	bf00      	nop
20015640:	200188a4 	.word	0x200188a4

20015644 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
20015644:	b480      	push	{r7}
20015646:	b083      	sub	sp, #12
20015648:	af00      	add	r7, sp, #0
2001564a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
2001564c:	687b      	ldr	r3, [r7, #4]
2001564e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20015650:	f003 0308 	and.w	r3, r3, #8
20015654:	2b00      	cmp	r3, #0
20015656:	d00a      	beq.n	2001566e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
20015658:	687b      	ldr	r3, [r7, #4]
2001565a:	681b      	ldr	r3, [r3, #0]
2001565c:	685b      	ldr	r3, [r3, #4]
2001565e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
20015662:	687b      	ldr	r3, [r7, #4]
20015664:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
20015666:	687b      	ldr	r3, [r7, #4]
20015668:	681b      	ldr	r3, [r3, #0]
2001566a:	430a      	orrs	r2, r1
2001566c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
2001566e:	687b      	ldr	r3, [r7, #4]
20015670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20015672:	f003 0301 	and.w	r3, r3, #1
20015676:	2b00      	cmp	r3, #0
20015678:	d00a      	beq.n	20015690 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
2001567a:	687b      	ldr	r3, [r7, #4]
2001567c:	681b      	ldr	r3, [r3, #0]
2001567e:	685b      	ldr	r3, [r3, #4]
20015680:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
20015684:	687b      	ldr	r3, [r7, #4]
20015686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
20015688:	687b      	ldr	r3, [r7, #4]
2001568a:	681b      	ldr	r3, [r3, #0]
2001568c:	430a      	orrs	r2, r1
2001568e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
20015690:	687b      	ldr	r3, [r7, #4]
20015692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20015694:	f003 0302 	and.w	r3, r3, #2
20015698:	2b00      	cmp	r3, #0
2001569a:	d00a      	beq.n	200156b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
2001569c:	687b      	ldr	r3, [r7, #4]
2001569e:	681b      	ldr	r3, [r3, #0]
200156a0:	685b      	ldr	r3, [r3, #4]
200156a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
200156a6:	687b      	ldr	r3, [r7, #4]
200156a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
200156aa:	687b      	ldr	r3, [r7, #4]
200156ac:	681b      	ldr	r3, [r3, #0]
200156ae:	430a      	orrs	r2, r1
200156b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
200156b2:	687b      	ldr	r3, [r7, #4]
200156b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200156b6:	f003 0304 	and.w	r3, r3, #4
200156ba:	2b00      	cmp	r3, #0
200156bc:	d00a      	beq.n	200156d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
200156be:	687b      	ldr	r3, [r7, #4]
200156c0:	681b      	ldr	r3, [r3, #0]
200156c2:	685b      	ldr	r3, [r3, #4]
200156c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
200156c8:	687b      	ldr	r3, [r7, #4]
200156ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
200156cc:	687b      	ldr	r3, [r7, #4]
200156ce:	681b      	ldr	r3, [r3, #0]
200156d0:	430a      	orrs	r2, r1
200156d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
200156d4:	687b      	ldr	r3, [r7, #4]
200156d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200156d8:	f003 0310 	and.w	r3, r3, #16
200156dc:	2b00      	cmp	r3, #0
200156de:	d00a      	beq.n	200156f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
200156e0:	687b      	ldr	r3, [r7, #4]
200156e2:	681b      	ldr	r3, [r3, #0]
200156e4:	689b      	ldr	r3, [r3, #8]
200156e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
200156ea:	687b      	ldr	r3, [r7, #4]
200156ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
200156ee:	687b      	ldr	r3, [r7, #4]
200156f0:	681b      	ldr	r3, [r3, #0]
200156f2:	430a      	orrs	r2, r1
200156f4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
200156f6:	687b      	ldr	r3, [r7, #4]
200156f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200156fa:	f003 0320 	and.w	r3, r3, #32
200156fe:	2b00      	cmp	r3, #0
20015700:	d00a      	beq.n	20015718 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
20015702:	687b      	ldr	r3, [r7, #4]
20015704:	681b      	ldr	r3, [r3, #0]
20015706:	689b      	ldr	r3, [r3, #8]
20015708:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
2001570c:	687b      	ldr	r3, [r7, #4]
2001570e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
20015710:	687b      	ldr	r3, [r7, #4]
20015712:	681b      	ldr	r3, [r3, #0]
20015714:	430a      	orrs	r2, r1
20015716:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
20015718:	687b      	ldr	r3, [r7, #4]
2001571a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001571c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20015720:	2b00      	cmp	r3, #0
20015722:	d01a      	beq.n	2001575a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
20015724:	687b      	ldr	r3, [r7, #4]
20015726:	681b      	ldr	r3, [r3, #0]
20015728:	685b      	ldr	r3, [r3, #4]
2001572a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
2001572e:	687b      	ldr	r3, [r7, #4]
20015730:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
20015732:	687b      	ldr	r3, [r7, #4]
20015734:	681b      	ldr	r3, [r3, #0]
20015736:	430a      	orrs	r2, r1
20015738:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
2001573a:	687b      	ldr	r3, [r7, #4]
2001573c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2001573e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20015742:	d10a      	bne.n	2001575a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
20015744:	687b      	ldr	r3, [r7, #4]
20015746:	681b      	ldr	r3, [r3, #0]
20015748:	685b      	ldr	r3, [r3, #4]
2001574a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
2001574e:	687b      	ldr	r3, [r7, #4]
20015750:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
20015752:	687b      	ldr	r3, [r7, #4]
20015754:	681b      	ldr	r3, [r3, #0]
20015756:	430a      	orrs	r2, r1
20015758:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
2001575a:	687b      	ldr	r3, [r7, #4]
2001575c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001575e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20015762:	2b00      	cmp	r3, #0
20015764:	d00a      	beq.n	2001577c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
20015766:	687b      	ldr	r3, [r7, #4]
20015768:	681b      	ldr	r3, [r3, #0]
2001576a:	685b      	ldr	r3, [r3, #4]
2001576c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
20015770:	687b      	ldr	r3, [r7, #4]
20015772:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
20015774:	687b      	ldr	r3, [r7, #4]
20015776:	681b      	ldr	r3, [r3, #0]
20015778:	430a      	orrs	r2, r1
2001577a:	605a      	str	r2, [r3, #4]
  }
}
2001577c:	bf00      	nop
2001577e:	370c      	adds	r7, #12
20015780:	46bd      	mov	sp, r7
20015782:	f85d 7b04 	ldr.w	r7, [sp], #4
20015786:	4770      	bx	lr

20015788 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
20015788:	b580      	push	{r7, lr}
2001578a:	b098      	sub	sp, #96	@ 0x60
2001578c:	af02      	add	r7, sp, #8
2001578e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
20015790:	687b      	ldr	r3, [r7, #4]
20015792:	2200      	movs	r2, #0
20015794:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
20015798:	f7ed f8b4 	bl	20002904 <HAL_GetTick>
2001579c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
2001579e:	687b      	ldr	r3, [r7, #4]
200157a0:	681b      	ldr	r3, [r3, #0]
200157a2:	681b      	ldr	r3, [r3, #0]
200157a4:	f003 0308 	and.w	r3, r3, #8
200157a8:	2b08      	cmp	r3, #8
200157aa:	d12f      	bne.n	2001580c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
200157ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
200157b0:	9300      	str	r3, [sp, #0]
200157b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
200157b4:	2200      	movs	r2, #0
200157b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
200157ba:	6878      	ldr	r0, [r7, #4]
200157bc:	f000 f88e 	bl	200158dc <UART_WaitOnFlagUntilTimeout>
200157c0:	4603      	mov	r3, r0
200157c2:	2b00      	cmp	r3, #0
200157c4:	d022      	beq.n	2001580c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
200157c6:	687b      	ldr	r3, [r7, #4]
200157c8:	681b      	ldr	r3, [r3, #0]
200157ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200157cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200157ce:	e853 3f00 	ldrex	r3, [r3]
200157d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
200157d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200157d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
200157da:	653b      	str	r3, [r7, #80]	@ 0x50
200157dc:	687b      	ldr	r3, [r7, #4]
200157de:	681b      	ldr	r3, [r3, #0]
200157e0:	461a      	mov	r2, r3
200157e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
200157e4:	647b      	str	r3, [r7, #68]	@ 0x44
200157e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200157e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
200157ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200157ec:	e841 2300 	strex	r3, r2, [r1]
200157f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
200157f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200157f4:	2b00      	cmp	r3, #0
200157f6:	d1e6      	bne.n	200157c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
200157f8:	687b      	ldr	r3, [r7, #4]
200157fa:	2220      	movs	r2, #32
200157fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
20015800:	687b      	ldr	r3, [r7, #4]
20015802:	2200      	movs	r2, #0
20015804:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
20015808:	2303      	movs	r3, #3
2001580a:	e063      	b.n	200158d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
2001580c:	687b      	ldr	r3, [r7, #4]
2001580e:	681b      	ldr	r3, [r3, #0]
20015810:	681b      	ldr	r3, [r3, #0]
20015812:	f003 0304 	and.w	r3, r3, #4
20015816:	2b04      	cmp	r3, #4
20015818:	d149      	bne.n	200158ae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
2001581a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
2001581e:	9300      	str	r3, [sp, #0]
20015820:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015822:	2200      	movs	r2, #0
20015824:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
20015828:	6878      	ldr	r0, [r7, #4]
2001582a:	f000 f857 	bl	200158dc <UART_WaitOnFlagUntilTimeout>
2001582e:	4603      	mov	r3, r0
20015830:	2b00      	cmp	r3, #0
20015832:	d03c      	beq.n	200158ae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20015834:	687b      	ldr	r3, [r7, #4]
20015836:	681b      	ldr	r3, [r3, #0]
20015838:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001583a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001583c:	e853 3f00 	ldrex	r3, [r3]
20015840:	623b      	str	r3, [r7, #32]
   return(result);
20015842:	6a3b      	ldr	r3, [r7, #32]
20015844:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20015848:	64fb      	str	r3, [r7, #76]	@ 0x4c
2001584a:	687b      	ldr	r3, [r7, #4]
2001584c:	681b      	ldr	r3, [r3, #0]
2001584e:	461a      	mov	r2, r3
20015850:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20015852:	633b      	str	r3, [r7, #48]	@ 0x30
20015854:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015856:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20015858:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2001585a:	e841 2300 	strex	r3, r2, [r1]
2001585e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20015860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20015862:	2b00      	cmp	r3, #0
20015864:	d1e6      	bne.n	20015834 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20015866:	687b      	ldr	r3, [r7, #4]
20015868:	681b      	ldr	r3, [r3, #0]
2001586a:	3308      	adds	r3, #8
2001586c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001586e:	693b      	ldr	r3, [r7, #16]
20015870:	e853 3f00 	ldrex	r3, [r3]
20015874:	60fb      	str	r3, [r7, #12]
   return(result);
20015876:	68fb      	ldr	r3, [r7, #12]
20015878:	f023 0301 	bic.w	r3, r3, #1
2001587c:	64bb      	str	r3, [r7, #72]	@ 0x48
2001587e:	687b      	ldr	r3, [r7, #4]
20015880:	681b      	ldr	r3, [r3, #0]
20015882:	3308      	adds	r3, #8
20015884:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20015886:	61fa      	str	r2, [r7, #28]
20015888:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001588a:	69b9      	ldr	r1, [r7, #24]
2001588c:	69fa      	ldr	r2, [r7, #28]
2001588e:	e841 2300 	strex	r3, r2, [r1]
20015892:	617b      	str	r3, [r7, #20]
   return(result);
20015894:	697b      	ldr	r3, [r7, #20]
20015896:	2b00      	cmp	r3, #0
20015898:	d1e5      	bne.n	20015866 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
2001589a:	687b      	ldr	r3, [r7, #4]
2001589c:	2220      	movs	r2, #32
2001589e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
200158a2:	687b      	ldr	r3, [r7, #4]
200158a4:	2200      	movs	r2, #0
200158a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
200158aa:	2303      	movs	r3, #3
200158ac:	e012      	b.n	200158d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
200158ae:	687b      	ldr	r3, [r7, #4]
200158b0:	2220      	movs	r2, #32
200158b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
200158b6:	687b      	ldr	r3, [r7, #4]
200158b8:	2220      	movs	r2, #32
200158ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200158be:	687b      	ldr	r3, [r7, #4]
200158c0:	2200      	movs	r2, #0
200158c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
200158c4:	687b      	ldr	r3, [r7, #4]
200158c6:	2200      	movs	r2, #0
200158c8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
200158ca:	687b      	ldr	r3, [r7, #4]
200158cc:	2200      	movs	r2, #0
200158ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200158d2:	2300      	movs	r3, #0
}
200158d4:	4618      	mov	r0, r3
200158d6:	3758      	adds	r7, #88	@ 0x58
200158d8:	46bd      	mov	sp, r7
200158da:	bd80      	pop	{r7, pc}

200158dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
200158dc:	b580      	push	{r7, lr}
200158de:	b084      	sub	sp, #16
200158e0:	af00      	add	r7, sp, #0
200158e2:	60f8      	str	r0, [r7, #12]
200158e4:	60b9      	str	r1, [r7, #8]
200158e6:	603b      	str	r3, [r7, #0]
200158e8:	4613      	mov	r3, r2
200158ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
200158ec:	e04f      	b.n	2001598e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
200158ee:	69bb      	ldr	r3, [r7, #24]
200158f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
200158f4:	d04b      	beq.n	2001598e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
200158f6:	f7ed f805 	bl	20002904 <HAL_GetTick>
200158fa:	4602      	mov	r2, r0
200158fc:	683b      	ldr	r3, [r7, #0]
200158fe:	1ad3      	subs	r3, r2, r3
20015900:	69ba      	ldr	r2, [r7, #24]
20015902:	429a      	cmp	r2, r3
20015904:	d302      	bcc.n	2001590c <UART_WaitOnFlagUntilTimeout+0x30>
20015906:	69bb      	ldr	r3, [r7, #24]
20015908:	2b00      	cmp	r3, #0
2001590a:	d101      	bne.n	20015910 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
2001590c:	2303      	movs	r3, #3
2001590e:	e04e      	b.n	200159ae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
20015910:	68fb      	ldr	r3, [r7, #12]
20015912:	681b      	ldr	r3, [r3, #0]
20015914:	681b      	ldr	r3, [r3, #0]
20015916:	f003 0304 	and.w	r3, r3, #4
2001591a:	2b00      	cmp	r3, #0
2001591c:	d037      	beq.n	2001598e <UART_WaitOnFlagUntilTimeout+0xb2>
2001591e:	68bb      	ldr	r3, [r7, #8]
20015920:	2b80      	cmp	r3, #128	@ 0x80
20015922:	d034      	beq.n	2001598e <UART_WaitOnFlagUntilTimeout+0xb2>
20015924:	68bb      	ldr	r3, [r7, #8]
20015926:	2b40      	cmp	r3, #64	@ 0x40
20015928:	d031      	beq.n	2001598e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
2001592a:	68fb      	ldr	r3, [r7, #12]
2001592c:	681b      	ldr	r3, [r3, #0]
2001592e:	69db      	ldr	r3, [r3, #28]
20015930:	f003 0308 	and.w	r3, r3, #8
20015934:	2b08      	cmp	r3, #8
20015936:	d110      	bne.n	2001595a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
20015938:	68fb      	ldr	r3, [r7, #12]
2001593a:	681b      	ldr	r3, [r3, #0]
2001593c:	2208      	movs	r2, #8
2001593e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
20015940:	68f8      	ldr	r0, [r7, #12]
20015942:	f000 fa94 	bl	20015e6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
20015946:	68fb      	ldr	r3, [r7, #12]
20015948:	2208      	movs	r2, #8
2001594a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
2001594e:	68fb      	ldr	r3, [r7, #12]
20015950:	2200      	movs	r2, #0
20015952:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
20015956:	2301      	movs	r3, #1
20015958:	e029      	b.n	200159ae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
2001595a:	68fb      	ldr	r3, [r7, #12]
2001595c:	681b      	ldr	r3, [r3, #0]
2001595e:	69db      	ldr	r3, [r3, #28]
20015960:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20015964:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20015968:	d111      	bne.n	2001598e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
2001596a:	68fb      	ldr	r3, [r7, #12]
2001596c:	681b      	ldr	r3, [r3, #0]
2001596e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
20015972:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
20015974:	68f8      	ldr	r0, [r7, #12]
20015976:	f000 fa7a 	bl	20015e6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
2001597a:	68fb      	ldr	r3, [r7, #12]
2001597c:	2220      	movs	r2, #32
2001597e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
20015982:	68fb      	ldr	r3, [r7, #12]
20015984:	2200      	movs	r2, #0
20015986:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
2001598a:	2303      	movs	r3, #3
2001598c:	e00f      	b.n	200159ae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
2001598e:	68fb      	ldr	r3, [r7, #12]
20015990:	681b      	ldr	r3, [r3, #0]
20015992:	69da      	ldr	r2, [r3, #28]
20015994:	68bb      	ldr	r3, [r7, #8]
20015996:	4013      	ands	r3, r2
20015998:	68ba      	ldr	r2, [r7, #8]
2001599a:	429a      	cmp	r2, r3
2001599c:	bf0c      	ite	eq
2001599e:	2301      	moveq	r3, #1
200159a0:	2300      	movne	r3, #0
200159a2:	b2db      	uxtb	r3, r3
200159a4:	461a      	mov	r2, r3
200159a6:	79fb      	ldrb	r3, [r7, #7]
200159a8:	429a      	cmp	r2, r3
200159aa:	d0a0      	beq.n	200158ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
200159ac:	2300      	movs	r3, #0
}
200159ae:	4618      	mov	r0, r3
200159b0:	3710      	adds	r7, #16
200159b2:	46bd      	mov	sp, r7
200159b4:	bd80      	pop	{r7, pc}
	...

200159b8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
200159b8:	b480      	push	{r7}
200159ba:	b0a3      	sub	sp, #140	@ 0x8c
200159bc:	af00      	add	r7, sp, #0
200159be:	60f8      	str	r0, [r7, #12]
200159c0:	60b9      	str	r1, [r7, #8]
200159c2:	4613      	mov	r3, r2
200159c4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
200159c6:	68fb      	ldr	r3, [r7, #12]
200159c8:	68ba      	ldr	r2, [r7, #8]
200159ca:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
200159cc:	68fb      	ldr	r3, [r7, #12]
200159ce:	88fa      	ldrh	r2, [r7, #6]
200159d0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
200159d4:	68fb      	ldr	r3, [r7, #12]
200159d6:	88fa      	ldrh	r2, [r7, #6]
200159d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
200159dc:	68fb      	ldr	r3, [r7, #12]
200159de:	2200      	movs	r2, #0
200159e0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
200159e2:	68fb      	ldr	r3, [r7, #12]
200159e4:	689b      	ldr	r3, [r3, #8]
200159e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200159ea:	d10e      	bne.n	20015a0a <UART_Start_Receive_IT+0x52>
200159ec:	68fb      	ldr	r3, [r7, #12]
200159ee:	691b      	ldr	r3, [r3, #16]
200159f0:	2b00      	cmp	r3, #0
200159f2:	d105      	bne.n	20015a00 <UART_Start_Receive_IT+0x48>
200159f4:	68fb      	ldr	r3, [r7, #12]
200159f6:	f240 12ff 	movw	r2, #511	@ 0x1ff
200159fa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200159fe:	e02d      	b.n	20015a5c <UART_Start_Receive_IT+0xa4>
20015a00:	68fb      	ldr	r3, [r7, #12]
20015a02:	22ff      	movs	r2, #255	@ 0xff
20015a04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20015a08:	e028      	b.n	20015a5c <UART_Start_Receive_IT+0xa4>
20015a0a:	68fb      	ldr	r3, [r7, #12]
20015a0c:	689b      	ldr	r3, [r3, #8]
20015a0e:	2b00      	cmp	r3, #0
20015a10:	d10d      	bne.n	20015a2e <UART_Start_Receive_IT+0x76>
20015a12:	68fb      	ldr	r3, [r7, #12]
20015a14:	691b      	ldr	r3, [r3, #16]
20015a16:	2b00      	cmp	r3, #0
20015a18:	d104      	bne.n	20015a24 <UART_Start_Receive_IT+0x6c>
20015a1a:	68fb      	ldr	r3, [r7, #12]
20015a1c:	22ff      	movs	r2, #255	@ 0xff
20015a1e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20015a22:	e01b      	b.n	20015a5c <UART_Start_Receive_IT+0xa4>
20015a24:	68fb      	ldr	r3, [r7, #12]
20015a26:	227f      	movs	r2, #127	@ 0x7f
20015a28:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20015a2c:	e016      	b.n	20015a5c <UART_Start_Receive_IT+0xa4>
20015a2e:	68fb      	ldr	r3, [r7, #12]
20015a30:	689b      	ldr	r3, [r3, #8]
20015a32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20015a36:	d10d      	bne.n	20015a54 <UART_Start_Receive_IT+0x9c>
20015a38:	68fb      	ldr	r3, [r7, #12]
20015a3a:	691b      	ldr	r3, [r3, #16]
20015a3c:	2b00      	cmp	r3, #0
20015a3e:	d104      	bne.n	20015a4a <UART_Start_Receive_IT+0x92>
20015a40:	68fb      	ldr	r3, [r7, #12]
20015a42:	227f      	movs	r2, #127	@ 0x7f
20015a44:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20015a48:	e008      	b.n	20015a5c <UART_Start_Receive_IT+0xa4>
20015a4a:	68fb      	ldr	r3, [r7, #12]
20015a4c:	223f      	movs	r2, #63	@ 0x3f
20015a4e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20015a52:	e003      	b.n	20015a5c <UART_Start_Receive_IT+0xa4>
20015a54:	68fb      	ldr	r3, [r7, #12]
20015a56:	2200      	movs	r2, #0
20015a58:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
20015a5c:	68fb      	ldr	r3, [r7, #12]
20015a5e:	2200      	movs	r2, #0
20015a60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
20015a64:	68fb      	ldr	r3, [r7, #12]
20015a66:	2222      	movs	r2, #34	@ 0x22
20015a68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
20015a6c:	68fb      	ldr	r3, [r7, #12]
20015a6e:	681b      	ldr	r3, [r3, #0]
20015a70:	3308      	adds	r3, #8
20015a72:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015a74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20015a76:	e853 3f00 	ldrex	r3, [r3]
20015a7a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
20015a7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
20015a7e:	f043 0301 	orr.w	r3, r3, #1
20015a82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
20015a86:	68fb      	ldr	r3, [r7, #12]
20015a88:	681b      	ldr	r3, [r3, #0]
20015a8a:	3308      	adds	r3, #8
20015a8c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
20015a90:	673a      	str	r2, [r7, #112]	@ 0x70
20015a92:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015a94:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
20015a96:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
20015a98:	e841 2300 	strex	r3, r2, [r1]
20015a9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
20015a9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
20015aa0:	2b00      	cmp	r3, #0
20015aa2:	d1e3      	bne.n	20015a6c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
20015aa4:	68fb      	ldr	r3, [r7, #12]
20015aa6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20015aa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20015aac:	d14f      	bne.n	20015b4e <UART_Start_Receive_IT+0x196>
20015aae:	68fb      	ldr	r3, [r7, #12]
20015ab0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20015ab4:	88fa      	ldrh	r2, [r7, #6]
20015ab6:	429a      	cmp	r2, r3
20015ab8:	d349      	bcc.n	20015b4e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20015aba:	68fb      	ldr	r3, [r7, #12]
20015abc:	689b      	ldr	r3, [r3, #8]
20015abe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20015ac2:	d107      	bne.n	20015ad4 <UART_Start_Receive_IT+0x11c>
20015ac4:	68fb      	ldr	r3, [r7, #12]
20015ac6:	691b      	ldr	r3, [r3, #16]
20015ac8:	2b00      	cmp	r3, #0
20015aca:	d103      	bne.n	20015ad4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
20015acc:	68fb      	ldr	r3, [r7, #12]
20015ace:	4a47      	ldr	r2, [pc, #284]	@ (20015bec <UART_Start_Receive_IT+0x234>)
20015ad0:	675a      	str	r2, [r3, #116]	@ 0x74
20015ad2:	e002      	b.n	20015ada <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
20015ad4:	68fb      	ldr	r3, [r7, #12]
20015ad6:	4a46      	ldr	r2, [pc, #280]	@ (20015bf0 <UART_Start_Receive_IT+0x238>)
20015ad8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
20015ada:	68fb      	ldr	r3, [r7, #12]
20015adc:	691b      	ldr	r3, [r3, #16]
20015ade:	2b00      	cmp	r3, #0
20015ae0:	d01a      	beq.n	20015b18 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20015ae2:	68fb      	ldr	r3, [r7, #12]
20015ae4:	681b      	ldr	r3, [r3, #0]
20015ae6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015ae8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20015aea:	e853 3f00 	ldrex	r3, [r3]
20015aee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
20015af0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20015af2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20015af6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
20015afa:	68fb      	ldr	r3, [r7, #12]
20015afc:	681b      	ldr	r3, [r3, #0]
20015afe:	461a      	mov	r2, r3
20015b00:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
20015b04:	65fb      	str	r3, [r7, #92]	@ 0x5c
20015b06:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015b08:	6db9      	ldr	r1, [r7, #88]	@ 0x58
20015b0a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
20015b0c:	e841 2300 	strex	r3, r2, [r1]
20015b10:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
20015b12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015b14:	2b00      	cmp	r3, #0
20015b16:	d1e4      	bne.n	20015ae2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
20015b18:	68fb      	ldr	r3, [r7, #12]
20015b1a:	681b      	ldr	r3, [r3, #0]
20015b1c:	3308      	adds	r3, #8
20015b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015b20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015b22:	e853 3f00 	ldrex	r3, [r3]
20015b26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20015b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20015b2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20015b2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
20015b30:	68fb      	ldr	r3, [r7, #12]
20015b32:	681b      	ldr	r3, [r3, #0]
20015b34:	3308      	adds	r3, #8
20015b36:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
20015b38:	64ba      	str	r2, [r7, #72]	@ 0x48
20015b3a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015b3c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
20015b3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20015b40:	e841 2300 	strex	r3, r2, [r1]
20015b44:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
20015b46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20015b48:	2b00      	cmp	r3, #0
20015b4a:	d1e5      	bne.n	20015b18 <UART_Start_Receive_IT+0x160>
20015b4c:	e046      	b.n	20015bdc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20015b4e:	68fb      	ldr	r3, [r7, #12]
20015b50:	689b      	ldr	r3, [r3, #8]
20015b52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20015b56:	d107      	bne.n	20015b68 <UART_Start_Receive_IT+0x1b0>
20015b58:	68fb      	ldr	r3, [r7, #12]
20015b5a:	691b      	ldr	r3, [r3, #16]
20015b5c:	2b00      	cmp	r3, #0
20015b5e:	d103      	bne.n	20015b68 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
20015b60:	68fb      	ldr	r3, [r7, #12]
20015b62:	4a24      	ldr	r2, [pc, #144]	@ (20015bf4 <UART_Start_Receive_IT+0x23c>)
20015b64:	675a      	str	r2, [r3, #116]	@ 0x74
20015b66:	e002      	b.n	20015b6e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
20015b68:	68fb      	ldr	r3, [r7, #12]
20015b6a:	4a23      	ldr	r2, [pc, #140]	@ (20015bf8 <UART_Start_Receive_IT+0x240>)
20015b6c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
20015b6e:	68fb      	ldr	r3, [r7, #12]
20015b70:	691b      	ldr	r3, [r3, #16]
20015b72:	2b00      	cmp	r3, #0
20015b74:	d019      	beq.n	20015baa <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
20015b76:	68fb      	ldr	r3, [r7, #12]
20015b78:	681b      	ldr	r3, [r3, #0]
20015b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20015b7e:	e853 3f00 	ldrex	r3, [r3]
20015b82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20015b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015b86:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
20015b8a:	677b      	str	r3, [r7, #116]	@ 0x74
20015b8c:	68fb      	ldr	r3, [r7, #12]
20015b8e:	681b      	ldr	r3, [r3, #0]
20015b90:	461a      	mov	r2, r3
20015b92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
20015b94:	637b      	str	r3, [r7, #52]	@ 0x34
20015b96:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015b98:	6b39      	ldr	r1, [r7, #48]	@ 0x30
20015b9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
20015b9c:	e841 2300 	strex	r3, r2, [r1]
20015ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
20015ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015ba4:	2b00      	cmp	r3, #0
20015ba6:	d1e6      	bne.n	20015b76 <UART_Start_Receive_IT+0x1be>
20015ba8:	e018      	b.n	20015bdc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
20015baa:	68fb      	ldr	r3, [r7, #12]
20015bac:	681b      	ldr	r3, [r3, #0]
20015bae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015bb0:	697b      	ldr	r3, [r7, #20]
20015bb2:	e853 3f00 	ldrex	r3, [r3]
20015bb6:	613b      	str	r3, [r7, #16]
   return(result);
20015bb8:	693b      	ldr	r3, [r7, #16]
20015bba:	f043 0320 	orr.w	r3, r3, #32
20015bbe:	67bb      	str	r3, [r7, #120]	@ 0x78
20015bc0:	68fb      	ldr	r3, [r7, #12]
20015bc2:	681b      	ldr	r3, [r3, #0]
20015bc4:	461a      	mov	r2, r3
20015bc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
20015bc8:	623b      	str	r3, [r7, #32]
20015bca:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015bcc:	69f9      	ldr	r1, [r7, #28]
20015bce:	6a3a      	ldr	r2, [r7, #32]
20015bd0:	e841 2300 	strex	r3, r2, [r1]
20015bd4:	61bb      	str	r3, [r7, #24]
   return(result);
20015bd6:	69bb      	ldr	r3, [r7, #24]
20015bd8:	2b00      	cmp	r3, #0
20015bda:	d1e6      	bne.n	20015baa <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
20015bdc:	2300      	movs	r3, #0
}
20015bde:	4618      	mov	r0, r3
20015be0:	378c      	adds	r7, #140	@ 0x8c
20015be2:	46bd      	mov	sp, r7
20015be4:	f85d 7b04 	ldr.w	r7, [sp], #4
20015be8:	4770      	bx	lr
20015bea:	bf00      	nop
20015bec:	20016e25 	.word	0x20016e25
20015bf0:	20016ab5 	.word	0x20016ab5
20015bf4:	200168f1 	.word	0x200168f1
20015bf8:	2001672d 	.word	0x2001672d

20015bfc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
20015bfc:	b580      	push	{r7, lr}
20015bfe:	b098      	sub	sp, #96	@ 0x60
20015c00:	af00      	add	r7, sp, #0
20015c02:	60f8      	str	r0, [r7, #12]
20015c04:	60b9      	str	r1, [r7, #8]
20015c06:	4613      	mov	r3, r2
20015c08:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint16_t nbByte = Size;
20015c0a:	88fb      	ldrh	r3, [r7, #6]
20015c0c:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

  huart->pRxBuffPtr = pData;
20015c10:	68fb      	ldr	r3, [r7, #12]
20015c12:	68ba      	ldr	r2, [r7, #8]
20015c14:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
20015c16:	68fb      	ldr	r3, [r7, #12]
20015c18:	88fa      	ldrh	r2, [r7, #6]
20015c1a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
20015c1e:	68fb      	ldr	r3, [r7, #12]
20015c20:	2200      	movs	r2, #0
20015c22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
20015c26:	68fb      	ldr	r3, [r7, #12]
20015c28:	2222      	movs	r2, #34	@ 0x22
20015c2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
20015c2e:	68fb      	ldr	r3, [r7, #12]
20015c30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c34:	2b00      	cmp	r3, #0
20015c36:	d07c      	beq.n	20015d32 <UART_Start_Receive_DMA+0x136>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
20015c38:	68fb      	ldr	r3, [r7, #12]
20015c3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c3e:	4a68      	ldr	r2, [pc, #416]	@ (20015de0 <UART_Start_Receive_DMA+0x1e4>)
20015c40:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
20015c42:	68fb      	ldr	r3, [r7, #12]
20015c44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c48:	4a66      	ldr	r2, [pc, #408]	@ (20015de4 <UART_Start_Receive_DMA+0x1e8>)
20015c4a:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
20015c4c:	68fb      	ldr	r3, [r7, #12]
20015c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c52:	4a65      	ldr	r2, [pc, #404]	@ (20015de8 <UART_Start_Receive_DMA+0x1ec>)
20015c54:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
20015c56:	68fb      	ldr	r3, [r7, #12]
20015c58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c5c:	2200      	movs	r2, #0
20015c5e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, so nbByte should be equal to Size * 2 */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20015c60:	68fb      	ldr	r3, [r7, #12]
20015c62:	689b      	ldr	r3, [r3, #8]
20015c64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20015c68:	d107      	bne.n	20015c7a <UART_Start_Receive_DMA+0x7e>
20015c6a:	68fb      	ldr	r3, [r7, #12]
20015c6c:	691b      	ldr	r3, [r3, #16]
20015c6e:	2b00      	cmp	r3, #0
20015c70:	d103      	bne.n	20015c7a <UART_Start_Receive_DMA+0x7e>
    {
      nbByte = Size * 2U;
20015c72:	88fb      	ldrh	r3, [r7, #6]
20015c74:	005b      	lsls	r3, r3, #1
20015c76:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    }

    /* Check linked list mode */
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20015c7a:	68fb      	ldr	r3, [r7, #12]
20015c7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20015c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20015c86:	2b00      	cmp	r3, #0
20015c88:	d034      	beq.n	20015cf4 <UART_Start_Receive_DMA+0xf8>
    {
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
20015c8a:	68fb      	ldr	r3, [r7, #12]
20015c8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20015c92:	2b00      	cmp	r3, #0
20015c94:	d02a      	beq.n	20015cec <UART_Start_Receive_DMA+0xf0>
20015c96:	68fb      	ldr	r3, [r7, #12]
20015c98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20015c9e:	681b      	ldr	r3, [r3, #0]
20015ca0:	2b00      	cmp	r3, #0
20015ca2:	d023      	beq.n	20015cec <UART_Start_Receive_DMA+0xf0>
      {
        /* Set DMA data size */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
20015ca4:	68fb      	ldr	r3, [r7, #12]
20015ca6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015caa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20015cac:	681b      	ldr	r3, [r3, #0]
20015cae:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
20015cb2:	609a      	str	r2, [r3, #8]

        /* Set DMA source address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
          (uint32_t)&huart->Instance->RDR;
20015cb4:	68fb      	ldr	r3, [r7, #12]
20015cb6:	681b      	ldr	r3, [r3, #0]
20015cb8:	f103 0224 	add.w	r2, r3, #36	@ 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
20015cbc:	68fb      	ldr	r3, [r7, #12]
20015cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015cc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20015cc4:	681b      	ldr	r3, [r3, #0]
20015cc6:	60da      	str	r2, [r3, #12]

        /* Set DMA destination address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
20015cc8:	68fb      	ldr	r3, [r7, #12]
20015cca:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
20015ccc:	68fb      	ldr	r3, [r7, #12]
20015cce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015cd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20015cd4:	681b      	ldr	r3, [r3, #0]
20015cd6:	611a      	str	r2, [r3, #16]

        /* Enable the UART receive DMA channel */
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
20015cd8:	68fb      	ldr	r3, [r7, #12]
20015cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015cde:	4618      	mov	r0, r3
20015ce0:	f7ef f8ae 	bl	20004e40 <HAL_DMAEx_List_Start_IT>
20015ce4:	4603      	mov	r3, r0
20015ce6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
20015cea:	e014      	b.n	20015d16 <UART_Start_Receive_DMA+0x11a>
      }
      else
      {
        /* Update status */
        status = HAL_ERROR;
20015cec:	2301      	movs	r3, #1
20015cee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
20015cf2:	e010      	b.n	20015d16 <UART_Start_Receive_DMA+0x11a>
      }
    }
    else
    {
      /* Enable the UART receive DMA channel */
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
20015cf4:	68fb      	ldr	r3, [r7, #12]
20015cf6:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
20015cfa:	68fb      	ldr	r3, [r7, #12]
20015cfc:	681b      	ldr	r3, [r3, #0]
20015cfe:	3324      	adds	r3, #36	@ 0x24
20015d00:	4619      	mov	r1, r3
20015d02:	68fb      	ldr	r3, [r7, #12]
20015d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20015d06:	461a      	mov	r2, r3
20015d08:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
20015d0c:	f7ed fea6 	bl	20003a5c <HAL_DMA_Start_IT>
20015d10:	4603      	mov	r3, r0
20015d12:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    }

    if (status != HAL_OK)
20015d16:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
20015d1a:	2b00      	cmp	r3, #0
20015d1c:	d009      	beq.n	20015d32 <UART_Start_Receive_DMA+0x136>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
20015d1e:	68fb      	ldr	r3, [r7, #12]
20015d20:	2210      	movs	r2, #16
20015d22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
20015d26:	68fb      	ldr	r3, [r7, #12]
20015d28:	2220      	movs	r2, #32
20015d2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
20015d2e:	2301      	movs	r3, #1
20015d30:	e051      	b.n	20015dd6 <UART_Start_Receive_DMA+0x1da>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
20015d32:	68fb      	ldr	r3, [r7, #12]
20015d34:	691b      	ldr	r3, [r3, #16]
20015d36:	2b00      	cmp	r3, #0
20015d38:	d018      	beq.n	20015d6c <UART_Start_Receive_DMA+0x170>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20015d3a:	68fb      	ldr	r3, [r7, #12]
20015d3c:	681b      	ldr	r3, [r3, #0]
20015d3e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015d40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20015d42:	e853 3f00 	ldrex	r3, [r3]
20015d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20015d48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015d4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20015d4e:	65bb      	str	r3, [r7, #88]	@ 0x58
20015d50:	68fb      	ldr	r3, [r7, #12]
20015d52:	681b      	ldr	r3, [r3, #0]
20015d54:	461a      	mov	r2, r3
20015d56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
20015d58:	64fb      	str	r3, [r7, #76]	@ 0x4c
20015d5a:	64ba      	str	r2, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015d5c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
20015d5e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
20015d60:	e841 2300 	strex	r3, r2, [r1]
20015d64:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
20015d66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20015d68:	2b00      	cmp	r3, #0
20015d6a:	d1e6      	bne.n	20015d3a <UART_Start_Receive_DMA+0x13e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
20015d6c:	68fb      	ldr	r3, [r7, #12]
20015d6e:	681b      	ldr	r3, [r3, #0]
20015d70:	3308      	adds	r3, #8
20015d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015d76:	e853 3f00 	ldrex	r3, [r3]
20015d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20015d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20015d7e:	f043 0301 	orr.w	r3, r3, #1
20015d82:	657b      	str	r3, [r7, #84]	@ 0x54
20015d84:	68fb      	ldr	r3, [r7, #12]
20015d86:	681b      	ldr	r3, [r3, #0]
20015d88:	3308      	adds	r3, #8
20015d8a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
20015d8c:	63ba      	str	r2, [r7, #56]	@ 0x38
20015d8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015d90:	6b79      	ldr	r1, [r7, #52]	@ 0x34
20015d92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
20015d94:	e841 2300 	strex	r3, r2, [r1]
20015d98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20015d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20015d9c:	2b00      	cmp	r3, #0
20015d9e:	d1e5      	bne.n	20015d6c <UART_Start_Receive_DMA+0x170>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
20015da0:	68fb      	ldr	r3, [r7, #12]
20015da2:	681b      	ldr	r3, [r3, #0]
20015da4:	3308      	adds	r3, #8
20015da6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015da8:	69bb      	ldr	r3, [r7, #24]
20015daa:	e853 3f00 	ldrex	r3, [r3]
20015dae:	617b      	str	r3, [r7, #20]
   return(result);
20015db0:	697b      	ldr	r3, [r7, #20]
20015db2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20015db6:	653b      	str	r3, [r7, #80]	@ 0x50
20015db8:	68fb      	ldr	r3, [r7, #12]
20015dba:	681b      	ldr	r3, [r3, #0]
20015dbc:	3308      	adds	r3, #8
20015dbe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
20015dc0:	627a      	str	r2, [r7, #36]	@ 0x24
20015dc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015dc4:	6a39      	ldr	r1, [r7, #32]
20015dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20015dc8:	e841 2300 	strex	r3, r2, [r1]
20015dcc:	61fb      	str	r3, [r7, #28]
   return(result);
20015dce:	69fb      	ldr	r3, [r7, #28]
20015dd0:	2b00      	cmp	r3, #0
20015dd2:	d1e5      	bne.n	20015da0 <UART_Start_Receive_DMA+0x1a4>

  return HAL_OK;
20015dd4:	2300      	movs	r3, #0
}
20015dd6:	4618      	mov	r0, r3
20015dd8:	3760      	adds	r7, #96	@ 0x60
20015dda:	46bd      	mov	sp, r7
20015ddc:	bd80      	pop	{r7, pc}
20015dde:	bf00      	nop
20015de0:	20015fb7 	.word	0x20015fb7
20015de4:	200160df 	.word	0x200160df
20015de8:	20016151 	.word	0x20016151

20015dec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
20015dec:	b480      	push	{r7}
20015dee:	b08f      	sub	sp, #60	@ 0x3c
20015df0:	af00      	add	r7, sp, #0
20015df2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
20015df4:	687b      	ldr	r3, [r7, #4]
20015df6:	681b      	ldr	r3, [r3, #0]
20015df8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015dfa:	6a3b      	ldr	r3, [r7, #32]
20015dfc:	e853 3f00 	ldrex	r3, [r3]
20015e00:	61fb      	str	r3, [r7, #28]
   return(result);
20015e02:	69fb      	ldr	r3, [r7, #28]
20015e04:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
20015e08:	637b      	str	r3, [r7, #52]	@ 0x34
20015e0a:	687b      	ldr	r3, [r7, #4]
20015e0c:	681b      	ldr	r3, [r3, #0]
20015e0e:	461a      	mov	r2, r3
20015e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20015e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
20015e14:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015e16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20015e18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20015e1a:	e841 2300 	strex	r3, r2, [r1]
20015e1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20015e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015e22:	2b00      	cmp	r3, #0
20015e24:	d1e6      	bne.n	20015df4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
20015e26:	687b      	ldr	r3, [r7, #4]
20015e28:	681b      	ldr	r3, [r3, #0]
20015e2a:	3308      	adds	r3, #8
20015e2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015e2e:	68fb      	ldr	r3, [r7, #12]
20015e30:	e853 3f00 	ldrex	r3, [r3]
20015e34:	60bb      	str	r3, [r7, #8]
   return(result);
20015e36:	68bb      	ldr	r3, [r7, #8]
20015e38:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20015e3c:	633b      	str	r3, [r7, #48]	@ 0x30
20015e3e:	687b      	ldr	r3, [r7, #4]
20015e40:	681b      	ldr	r3, [r3, #0]
20015e42:	3308      	adds	r3, #8
20015e44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20015e46:	61ba      	str	r2, [r7, #24]
20015e48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015e4a:	6979      	ldr	r1, [r7, #20]
20015e4c:	69ba      	ldr	r2, [r7, #24]
20015e4e:	e841 2300 	strex	r3, r2, [r1]
20015e52:	613b      	str	r3, [r7, #16]
   return(result);
20015e54:	693b      	ldr	r3, [r7, #16]
20015e56:	2b00      	cmp	r3, #0
20015e58:	d1e5      	bne.n	20015e26 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
20015e5a:	687b      	ldr	r3, [r7, #4]
20015e5c:	2220      	movs	r2, #32
20015e5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
20015e62:	bf00      	nop
20015e64:	373c      	adds	r7, #60	@ 0x3c
20015e66:	46bd      	mov	sp, r7
20015e68:	f85d 7b04 	ldr.w	r7, [sp], #4
20015e6c:	4770      	bx	lr

20015e6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
20015e6e:	b480      	push	{r7}
20015e70:	b095      	sub	sp, #84	@ 0x54
20015e72:	af00      	add	r7, sp, #0
20015e74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20015e76:	687b      	ldr	r3, [r7, #4]
20015e78:	681b      	ldr	r3, [r3, #0]
20015e7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20015e7e:	e853 3f00 	ldrex	r3, [r3]
20015e82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20015e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20015e86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20015e8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
20015e8c:	687b      	ldr	r3, [r7, #4]
20015e8e:	681b      	ldr	r3, [r3, #0]
20015e90:	461a      	mov	r2, r3
20015e92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20015e94:	643b      	str	r3, [r7, #64]	@ 0x40
20015e96:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015e98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20015e9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20015e9c:	e841 2300 	strex	r3, r2, [r1]
20015ea0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20015ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20015ea4:	2b00      	cmp	r3, #0
20015ea6:	d1e6      	bne.n	20015e76 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20015ea8:	687b      	ldr	r3, [r7, #4]
20015eaa:	681b      	ldr	r3, [r3, #0]
20015eac:	3308      	adds	r3, #8
20015eae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015eb0:	6a3b      	ldr	r3, [r7, #32]
20015eb2:	e853 3f00 	ldrex	r3, [r3]
20015eb6:	61fb      	str	r3, [r7, #28]
   return(result);
20015eb8:	69fb      	ldr	r3, [r7, #28]
20015eba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20015ebe:	f023 0301 	bic.w	r3, r3, #1
20015ec2:	64bb      	str	r3, [r7, #72]	@ 0x48
20015ec4:	687b      	ldr	r3, [r7, #4]
20015ec6:	681b      	ldr	r3, [r3, #0]
20015ec8:	3308      	adds	r3, #8
20015eca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20015ecc:	62fa      	str	r2, [r7, #44]	@ 0x2c
20015ece:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015ed0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20015ed2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20015ed4:	e841 2300 	strex	r3, r2, [r1]
20015ed8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20015eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015edc:	2b00      	cmp	r3, #0
20015ede:	d1e3      	bne.n	20015ea8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20015ee0:	687b      	ldr	r3, [r7, #4]
20015ee2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20015ee4:	2b01      	cmp	r3, #1
20015ee6:	d118      	bne.n	20015f1a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20015ee8:	687b      	ldr	r3, [r7, #4]
20015eea:	681b      	ldr	r3, [r3, #0]
20015eec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015eee:	68fb      	ldr	r3, [r7, #12]
20015ef0:	e853 3f00 	ldrex	r3, [r3]
20015ef4:	60bb      	str	r3, [r7, #8]
   return(result);
20015ef6:	68bb      	ldr	r3, [r7, #8]
20015ef8:	f023 0310 	bic.w	r3, r3, #16
20015efc:	647b      	str	r3, [r7, #68]	@ 0x44
20015efe:	687b      	ldr	r3, [r7, #4]
20015f00:	681b      	ldr	r3, [r3, #0]
20015f02:	461a      	mov	r2, r3
20015f04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20015f06:	61bb      	str	r3, [r7, #24]
20015f08:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015f0a:	6979      	ldr	r1, [r7, #20]
20015f0c:	69ba      	ldr	r2, [r7, #24]
20015f0e:	e841 2300 	strex	r3, r2, [r1]
20015f12:	613b      	str	r3, [r7, #16]
   return(result);
20015f14:	693b      	ldr	r3, [r7, #16]
20015f16:	2b00      	cmp	r3, #0
20015f18:	d1e6      	bne.n	20015ee8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
20015f1a:	687b      	ldr	r3, [r7, #4]
20015f1c:	2220      	movs	r2, #32
20015f1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20015f22:	687b      	ldr	r3, [r7, #4]
20015f24:	2200      	movs	r2, #0
20015f26:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
20015f28:	687b      	ldr	r3, [r7, #4]
20015f2a:	2200      	movs	r2, #0
20015f2c:	675a      	str	r2, [r3, #116]	@ 0x74
}
20015f2e:	bf00      	nop
20015f30:	3754      	adds	r7, #84	@ 0x54
20015f32:	46bd      	mov	sp, r7
20015f34:	f85d 7b04 	ldr.w	r7, [sp], #4
20015f38:	4770      	bx	lr

20015f3a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
20015f3a:	b580      	push	{r7, lr}
20015f3c:	b08a      	sub	sp, #40	@ 0x28
20015f3e:	af00      	add	r7, sp, #0
20015f40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015f42:	687b      	ldr	r3, [r7, #4]
20015f44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015f46:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
20015f48:	687b      	ldr	r3, [r7, #4]
20015f4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20015f4c:	2b81      	cmp	r3, #129	@ 0x81
20015f4e:	d01d      	beq.n	20015f8c <UART_DMATransmitCplt+0x52>
  {
    huart->TxXferCount = 0U;
20015f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015f52:	2200      	movs	r2, #0
20015f54:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
20015f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015f5a:	681b      	ldr	r3, [r3, #0]
20015f5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015f5e:	693b      	ldr	r3, [r7, #16]
20015f60:	e853 3f00 	ldrex	r3, [r3]
20015f64:	60fb      	str	r3, [r7, #12]
   return(result);
20015f66:	68fb      	ldr	r3, [r7, #12]
20015f68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20015f6c:	623b      	str	r3, [r7, #32]
20015f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015f70:	681b      	ldr	r3, [r3, #0]
20015f72:	461a      	mov	r2, r3
20015f74:	6a3b      	ldr	r3, [r7, #32]
20015f76:	61fb      	str	r3, [r7, #28]
20015f78:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015f7a:	69b9      	ldr	r1, [r7, #24]
20015f7c:	69fa      	ldr	r2, [r7, #28]
20015f7e:	e841 2300 	strex	r3, r2, [r1]
20015f82:	617b      	str	r3, [r7, #20]
   return(result);
20015f84:	697b      	ldr	r3, [r7, #20]
20015f86:	2b00      	cmp	r3, #0
20015f88:	d1e6      	bne.n	20015f58 <UART_DMATransmitCplt+0x1e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
20015f8a:	e002      	b.n	20015f92 <UART_DMATransmitCplt+0x58>
    HAL_UART_TxCpltCallback(huart);
20015f8c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
20015f8e:	f7fe ff3d 	bl	20014e0c <HAL_UART_TxCpltCallback>
}
20015f92:	bf00      	nop
20015f94:	3728      	adds	r7, #40	@ 0x28
20015f96:	46bd      	mov	sp, r7
20015f98:	bd80      	pop	{r7, pc}

20015f9a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
20015f9a:	b580      	push	{r7, lr}
20015f9c:	b084      	sub	sp, #16
20015f9e:	af00      	add	r7, sp, #0
20015fa0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015fa2:	687b      	ldr	r3, [r7, #4]
20015fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015fa6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
20015fa8:	68f8      	ldr	r0, [r7, #12]
20015faa:	f7fe ff39 	bl	20014e20 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
20015fae:	bf00      	nop
20015fb0:	3710      	adds	r7, #16
20015fb2:	46bd      	mov	sp, r7
20015fb4:	bd80      	pop	{r7, pc}

20015fb6 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
20015fb6:	b580      	push	{r7, lr}
20015fb8:	b096      	sub	sp, #88	@ 0x58
20015fba:	af00      	add	r7, sp, #0
20015fbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015fbe:	687b      	ldr	r3, [r7, #4]
20015fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015fc2:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
20015fc4:	687b      	ldr	r3, [r7, #4]
20015fc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20015fc8:	2b81      	cmp	r3, #129	@ 0x81
20015fca:	d057      	beq.n	2001607c <UART_DMAReceiveCplt+0xc6>
  {
    huart->RxXferCount = 0U;
20015fcc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015fce:	2200      	movs	r2, #0
20015fd0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20015fd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015fd6:	681b      	ldr	r3, [r3, #0]
20015fd8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015fda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20015fdc:	e853 3f00 	ldrex	r3, [r3]
20015fe0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20015fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20015fe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20015fe8:	653b      	str	r3, [r7, #80]	@ 0x50
20015fea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015fec:	681b      	ldr	r3, [r3, #0]
20015fee:	461a      	mov	r2, r3
20015ff0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20015ff2:	643b      	str	r3, [r7, #64]	@ 0x40
20015ff4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015ff6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20015ff8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20015ffa:	e841 2300 	strex	r3, r2, [r1]
20015ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20016000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20016002:	2b00      	cmp	r3, #0
20016004:	d1e6      	bne.n	20015fd4 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20016006:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20016008:	681b      	ldr	r3, [r3, #0]
2001600a:	3308      	adds	r3, #8
2001600c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001600e:	6a3b      	ldr	r3, [r7, #32]
20016010:	e853 3f00 	ldrex	r3, [r3]
20016014:	61fb      	str	r3, [r7, #28]
   return(result);
20016016:	69fb      	ldr	r3, [r7, #28]
20016018:	f023 0301 	bic.w	r3, r3, #1
2001601c:	64fb      	str	r3, [r7, #76]	@ 0x4c
2001601e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20016020:	681b      	ldr	r3, [r3, #0]
20016022:	3308      	adds	r3, #8
20016024:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
20016026:	62fa      	str	r2, [r7, #44]	@ 0x2c
20016028:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001602a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
2001602c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
2001602e:	e841 2300 	strex	r3, r2, [r1]
20016032:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20016034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016036:	2b00      	cmp	r3, #0
20016038:	d1e5      	bne.n	20016006 <UART_DMAReceiveCplt+0x50>
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
2001603a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2001603c:	2220      	movs	r2, #32
2001603e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20016042:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20016044:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016046:	2b01      	cmp	r3, #1
20016048:	d118      	bne.n	2001607c <UART_DMAReceiveCplt+0xc6>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
2001604a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2001604c:	681b      	ldr	r3, [r3, #0]
2001604e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016050:	68fb      	ldr	r3, [r7, #12]
20016052:	e853 3f00 	ldrex	r3, [r3]
20016056:	60bb      	str	r3, [r7, #8]
   return(result);
20016058:	68bb      	ldr	r3, [r7, #8]
2001605a:	f023 0310 	bic.w	r3, r3, #16
2001605e:	64bb      	str	r3, [r7, #72]	@ 0x48
20016060:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20016062:	681b      	ldr	r3, [r3, #0]
20016064:	461a      	mov	r2, r3
20016066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20016068:	61bb      	str	r3, [r7, #24]
2001606a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001606c:	6979      	ldr	r1, [r7, #20]
2001606e:	69ba      	ldr	r2, [r7, #24]
20016070:	e841 2300 	strex	r3, r2, [r1]
20016074:	613b      	str	r3, [r7, #16]
   return(result);
20016076:	693b      	ldr	r3, [r7, #16]
20016078:	2b00      	cmp	r3, #0
2001607a:	d1e6      	bne.n	2001604a <UART_DMAReceiveCplt+0x94>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
2001607c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2001607e:	2200      	movs	r2, #0
20016080:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20016082:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20016084:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016086:	2b01      	cmp	r3, #1
20016088:	d122      	bne.n	200160d0 <UART_DMAReceiveCplt+0x11a>
  {
    huart->RxXferCount = 0;
2001608a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2001608c:	2200      	movs	r2, #0
2001608e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
20016092:	687b      	ldr	r3, [r7, #4]
20016094:	681b      	ldr	r3, [r3, #0]
20016096:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20016098:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (nb_remaining_rx_data < huart->RxXferSize)
2001609c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2001609e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
200160a2:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
200160a6:	429a      	cmp	r2, r3
200160a8:	d204      	bcs.n	200160b4 <UART_DMAReceiveCplt+0xfe>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
200160aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
200160ac:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
200160b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
200160b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
200160b6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
200160ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
200160bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
200160c0:	b29b      	uxth	r3, r3
200160c2:	1ad3      	subs	r3, r2, r3
200160c4:	b29b      	uxth	r3, r3
200160c6:	4619      	mov	r1, r3
200160c8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
200160ca:	f7fe feef 	bl	20014eac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
200160ce:	e002      	b.n	200160d6 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
200160d0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
200160d2:	f7fe feaf 	bl	20014e34 <HAL_UART_RxCpltCallback>
}
200160d6:	bf00      	nop
200160d8:	3758      	adds	r7, #88	@ 0x58
200160da:	46bd      	mov	sp, r7
200160dc:	bd80      	pop	{r7, pc}

200160de <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
200160de:	b580      	push	{r7, lr}
200160e0:	b084      	sub	sp, #16
200160e2:	af00      	add	r7, sp, #0
200160e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
200160e6:	687b      	ldr	r3, [r7, #4]
200160e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
200160ea:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
200160ec:	68fb      	ldr	r3, [r7, #12]
200160ee:	2201      	movs	r2, #1
200160f0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
200160f2:	68fb      	ldr	r3, [r7, #12]
200160f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200160f6:	2b01      	cmp	r3, #1
200160f8:	d123      	bne.n	20016142 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
200160fa:	68fb      	ldr	r3, [r7, #12]
200160fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20016100:	085b      	lsrs	r3, r3, #1
20016102:	b29a      	uxth	r2, r3
20016104:	68fb      	ldr	r3, [r7, #12]
20016106:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
2001610a:	687b      	ldr	r3, [r7, #4]
2001610c:	681b      	ldr	r3, [r3, #0]
2001610e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20016110:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
20016112:	68fb      	ldr	r3, [r7, #12]
20016114:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20016118:	897a      	ldrh	r2, [r7, #10]
2001611a:	429a      	cmp	r2, r3
2001611c:	d803      	bhi.n	20016126 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
2001611e:	68fb      	ldr	r3, [r7, #12]
20016120:	897a      	ldrh	r2, [r7, #10]
20016122:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
20016126:	68fb      	ldr	r3, [r7, #12]
20016128:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
2001612c:	68fb      	ldr	r3, [r7, #12]
2001612e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016132:	b29b      	uxth	r3, r3
20016134:	1ad3      	subs	r3, r2, r3
20016136:	b29b      	uxth	r3, r3
20016138:	4619      	mov	r1, r3
2001613a:	68f8      	ldr	r0, [r7, #12]
2001613c:	f7fe feb6 	bl	20014eac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
20016140:	e002      	b.n	20016148 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
20016142:	68f8      	ldr	r0, [r7, #12]
20016144:	f7fe fe80 	bl	20014e48 <HAL_UART_RxHalfCpltCallback>
}
20016148:	bf00      	nop
2001614a:	3710      	adds	r7, #16
2001614c:	46bd      	mov	sp, r7
2001614e:	bd80      	pop	{r7, pc}

20016150 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
20016150:	b580      	push	{r7, lr}
20016152:	b086      	sub	sp, #24
20016154:	af00      	add	r7, sp, #0
20016156:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20016158:	687b      	ldr	r3, [r7, #4]
2001615a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2001615c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
2001615e:	697b      	ldr	r3, [r7, #20]
20016160:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20016164:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
20016166:	697b      	ldr	r3, [r7, #20]
20016168:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2001616c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
2001616e:	697b      	ldr	r3, [r7, #20]
20016170:	681b      	ldr	r3, [r3, #0]
20016172:	689b      	ldr	r3, [r3, #8]
20016174:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20016178:	2b80      	cmp	r3, #128	@ 0x80
2001617a:	d109      	bne.n	20016190 <UART_DMAError+0x40>
2001617c:	693b      	ldr	r3, [r7, #16]
2001617e:	2b21      	cmp	r3, #33	@ 0x21
20016180:	d106      	bne.n	20016190 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
20016182:	697b      	ldr	r3, [r7, #20]
20016184:	2200      	movs	r2, #0
20016186:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
2001618a:	6978      	ldr	r0, [r7, #20]
2001618c:	f7ff fe2e 	bl	20015dec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
20016190:	697b      	ldr	r3, [r7, #20]
20016192:	681b      	ldr	r3, [r3, #0]
20016194:	689b      	ldr	r3, [r3, #8]
20016196:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2001619a:	2b40      	cmp	r3, #64	@ 0x40
2001619c:	d109      	bne.n	200161b2 <UART_DMAError+0x62>
2001619e:	68fb      	ldr	r3, [r7, #12]
200161a0:	2b22      	cmp	r3, #34	@ 0x22
200161a2:	d106      	bne.n	200161b2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
200161a4:	697b      	ldr	r3, [r7, #20]
200161a6:	2200      	movs	r2, #0
200161a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
200161ac:	6978      	ldr	r0, [r7, #20]
200161ae:	f7ff fe5e 	bl	20015e6e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
200161b2:	697b      	ldr	r3, [r7, #20]
200161b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200161b8:	f043 0210 	orr.w	r2, r3, #16
200161bc:	697b      	ldr	r3, [r7, #20]
200161be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
200161c2:	6978      	ldr	r0, [r7, #20]
200161c4:	f7fe fe4a 	bl	20014e5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
200161c8:	bf00      	nop
200161ca:	3718      	adds	r7, #24
200161cc:	46bd      	mov	sp, r7
200161ce:	bd80      	pop	{r7, pc}

200161d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
200161d0:	b580      	push	{r7, lr}
200161d2:	b084      	sub	sp, #16
200161d4:	af00      	add	r7, sp, #0
200161d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
200161d8:	687b      	ldr	r3, [r7, #4]
200161da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
200161dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
200161de:	68fb      	ldr	r3, [r7, #12]
200161e0:	2200      	movs	r2, #0
200161e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
200161e6:	68f8      	ldr	r0, [r7, #12]
200161e8:	f7fe fe38 	bl	20014e5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
200161ec:	bf00      	nop
200161ee:	3710      	adds	r7, #16
200161f0:	46bd      	mov	sp, r7
200161f2:	bd80      	pop	{r7, pc}

200161f4 <UART_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
200161f4:	b580      	push	{r7, lr}
200161f6:	b084      	sub	sp, #16
200161f8:	af00      	add	r7, sp, #0
200161fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
200161fc:	687b      	ldr	r3, [r7, #4]
200161fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20016200:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
20016202:	68fb      	ldr	r3, [r7, #12]
20016204:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20016206:	2200      	movs	r2, #0
20016208:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
2001620a:	68fb      	ldr	r3, [r7, #12]
2001620c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20016210:	2b00      	cmp	r3, #0
20016212:	d005      	beq.n	20016220 <UART_DMATxAbortCallback+0x2c>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
20016214:	68fb      	ldr	r3, [r7, #12]
20016216:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001621a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2001621c:	2b00      	cmp	r3, #0
2001621e:	d12b      	bne.n	20016278 <UART_DMATxAbortCallback+0x84>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
20016220:	68fb      	ldr	r3, [r7, #12]
20016222:	2200      	movs	r2, #0
20016224:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
20016228:	68fb      	ldr	r3, [r7, #12]
2001622a:	2200      	movs	r2, #0
2001622c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
20016230:	68fb      	ldr	r3, [r7, #12]
20016232:	2200      	movs	r2, #0
20016234:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
20016238:	68fb      	ldr	r3, [r7, #12]
2001623a:	681b      	ldr	r3, [r3, #0]
2001623c:	220f      	movs	r2, #15
2001623e:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
20016240:	68fb      	ldr	r3, [r7, #12]
20016242:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20016244:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20016248:	d107      	bne.n	2001625a <UART_DMATxAbortCallback+0x66>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
2001624a:	68fb      	ldr	r3, [r7, #12]
2001624c:	681b      	ldr	r3, [r3, #0]
2001624e:	699a      	ldr	r2, [r3, #24]
20016250:	68fb      	ldr	r3, [r7, #12]
20016252:	681b      	ldr	r3, [r3, #0]
20016254:	f042 0210 	orr.w	r2, r2, #16
20016258:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
2001625a:	68fb      	ldr	r3, [r7, #12]
2001625c:	2220      	movs	r2, #32
2001625e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
20016262:	68fb      	ldr	r3, [r7, #12]
20016264:	2220      	movs	r2, #32
20016266:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
2001626a:	68fb      	ldr	r3, [r7, #12]
2001626c:	2200      	movs	r2, #0
2001626e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
20016270:	68f8      	ldr	r0, [r7, #12]
20016272:	f7fe fdfd 	bl	20014e70 <HAL_UART_AbortCpltCallback>
20016276:	e000      	b.n	2001627a <UART_DMATxAbortCallback+0x86>
      return;
20016278:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
2001627a:	3710      	adds	r7, #16
2001627c:	46bd      	mov	sp, r7
2001627e:	bd80      	pop	{r7, pc}

20016280 <UART_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
20016280:	b580      	push	{r7, lr}
20016282:	b084      	sub	sp, #16
20016284:	af00      	add	r7, sp, #0
20016286:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20016288:	687b      	ldr	r3, [r7, #4]
2001628a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2001628c:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
2001628e:	68fb      	ldr	r3, [r7, #12]
20016290:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20016294:	2200      	movs	r2, #0
20016296:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
20016298:	68fb      	ldr	r3, [r7, #12]
2001629a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2001629c:	2b00      	cmp	r3, #0
2001629e:	d004      	beq.n	200162aa <UART_DMARxAbortCallback+0x2a>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
200162a0:	68fb      	ldr	r3, [r7, #12]
200162a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200162a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200162a6:	2b00      	cmp	r3, #0
200162a8:	d126      	bne.n	200162f8 <UART_DMARxAbortCallback+0x78>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
200162aa:	68fb      	ldr	r3, [r7, #12]
200162ac:	2200      	movs	r2, #0
200162ae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
200162b2:	68fb      	ldr	r3, [r7, #12]
200162b4:	2200      	movs	r2, #0
200162b6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
200162ba:	68fb      	ldr	r3, [r7, #12]
200162bc:	2200      	movs	r2, #0
200162be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
200162c2:	68fb      	ldr	r3, [r7, #12]
200162c4:	681b      	ldr	r3, [r3, #0]
200162c6:	220f      	movs	r2, #15
200162c8:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
200162ca:	68fb      	ldr	r3, [r7, #12]
200162cc:	681b      	ldr	r3, [r3, #0]
200162ce:	699a      	ldr	r2, [r3, #24]
200162d0:	68fb      	ldr	r3, [r7, #12]
200162d2:	681b      	ldr	r3, [r3, #0]
200162d4:	f042 0208 	orr.w	r2, r2, #8
200162d8:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
200162da:	68fb      	ldr	r3, [r7, #12]
200162dc:	2220      	movs	r2, #32
200162de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
200162e2:	68fb      	ldr	r3, [r7, #12]
200162e4:	2220      	movs	r2, #32
200162e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200162ea:	68fb      	ldr	r3, [r7, #12]
200162ec:	2200      	movs	r2, #0
200162ee:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
200162f0:	68f8      	ldr	r0, [r7, #12]
200162f2:	f7fe fdbd 	bl	20014e70 <HAL_UART_AbortCpltCallback>
200162f6:	e000      	b.n	200162fa <UART_DMARxAbortCallback+0x7a>
      return;
200162f8:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
200162fa:	3710      	adds	r7, #16
200162fc:	46bd      	mov	sp, r7
200162fe:	bd80      	pop	{r7, pc}

20016300 <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
20016300:	b580      	push	{r7, lr}
20016302:	b084      	sub	sp, #16
20016304:	af00      	add	r7, sp, #0
20016306:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20016308:	687b      	ldr	r3, [r7, #4]
2001630a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2001630c:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
2001630e:	68fb      	ldr	r3, [r7, #12]
20016310:	2200      	movs	r2, #0
20016312:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
20016316:	68fb      	ldr	r3, [r7, #12]
20016318:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
2001631a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
2001631e:	d107      	bne.n	20016330 <UART_DMATxOnlyAbortCallback+0x30>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
20016320:	68fb      	ldr	r3, [r7, #12]
20016322:	681b      	ldr	r3, [r3, #0]
20016324:	699a      	ldr	r2, [r3, #24]
20016326:	68fb      	ldr	r3, [r7, #12]
20016328:	681b      	ldr	r3, [r3, #0]
2001632a:	f042 0210 	orr.w	r2, r2, #16
2001632e:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
20016330:	68fb      	ldr	r3, [r7, #12]
20016332:	2220      	movs	r2, #32
20016334:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
20016338:	68f8      	ldr	r0, [r7, #12]
2001633a:	f7fe fda3 	bl	20014e84 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
2001633e:	bf00      	nop
20016340:	3710      	adds	r7, #16
20016342:	46bd      	mov	sp, r7
20016344:	bd80      	pop	{r7, pc}

20016346 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
20016346:	b580      	push	{r7, lr}
20016348:	b084      	sub	sp, #16
2001634a:	af00      	add	r7, sp, #0
2001634c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
2001634e:	687b      	ldr	r3, [r7, #4]
20016350:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20016352:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
20016354:	68fb      	ldr	r3, [r7, #12]
20016356:	2200      	movs	r2, #0
20016358:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
2001635c:	68fb      	ldr	r3, [r7, #12]
2001635e:	681b      	ldr	r3, [r3, #0]
20016360:	220f      	movs	r2, #15
20016362:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20016364:	68fb      	ldr	r3, [r7, #12]
20016366:	681b      	ldr	r3, [r3, #0]
20016368:	699a      	ldr	r2, [r3, #24]
2001636a:	68fb      	ldr	r3, [r7, #12]
2001636c:	681b      	ldr	r3, [r3, #0]
2001636e:	f042 0208 	orr.w	r2, r2, #8
20016372:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
20016374:	68fb      	ldr	r3, [r7, #12]
20016376:	2220      	movs	r2, #32
20016378:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
2001637c:	68fb      	ldr	r3, [r7, #12]
2001637e:	2200      	movs	r2, #0
20016380:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
20016382:	68f8      	ldr	r0, [r7, #12]
20016384:	f7fe fd88 	bl	20014e98 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
20016388:	bf00      	nop
2001638a:	3710      	adds	r7, #16
2001638c:	46bd      	mov	sp, r7
2001638e:	bd80      	pop	{r7, pc}

20016390 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
20016390:	b480      	push	{r7}
20016392:	b08f      	sub	sp, #60	@ 0x3c
20016394:	af00      	add	r7, sp, #0
20016396:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
20016398:	687b      	ldr	r3, [r7, #4]
2001639a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2001639e:	2b21      	cmp	r3, #33	@ 0x21
200163a0:	d14c      	bne.n	2001643c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
200163a2:	687b      	ldr	r3, [r7, #4]
200163a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200163a8:	b29b      	uxth	r3, r3
200163aa:	2b00      	cmp	r3, #0
200163ac:	d132      	bne.n	20016414 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
200163ae:	687b      	ldr	r3, [r7, #4]
200163b0:	681b      	ldr	r3, [r3, #0]
200163b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200163b4:	6a3b      	ldr	r3, [r7, #32]
200163b6:	e853 3f00 	ldrex	r3, [r3]
200163ba:	61fb      	str	r3, [r7, #28]
   return(result);
200163bc:	69fb      	ldr	r3, [r7, #28]
200163be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
200163c2:	637b      	str	r3, [r7, #52]	@ 0x34
200163c4:	687b      	ldr	r3, [r7, #4]
200163c6:	681b      	ldr	r3, [r3, #0]
200163c8:	461a      	mov	r2, r3
200163ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200163cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
200163ce:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200163d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
200163d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
200163d4:	e841 2300 	strex	r3, r2, [r1]
200163d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
200163da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200163dc:	2b00      	cmp	r3, #0
200163de:	d1e6      	bne.n	200163ae <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
200163e0:	687b      	ldr	r3, [r7, #4]
200163e2:	681b      	ldr	r3, [r3, #0]
200163e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200163e6:	68fb      	ldr	r3, [r7, #12]
200163e8:	e853 3f00 	ldrex	r3, [r3]
200163ec:	60bb      	str	r3, [r7, #8]
   return(result);
200163ee:	68bb      	ldr	r3, [r7, #8]
200163f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
200163f4:	633b      	str	r3, [r7, #48]	@ 0x30
200163f6:	687b      	ldr	r3, [r7, #4]
200163f8:	681b      	ldr	r3, [r3, #0]
200163fa:	461a      	mov	r2, r3
200163fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200163fe:	61bb      	str	r3, [r7, #24]
20016400:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016402:	6979      	ldr	r1, [r7, #20]
20016404:	69ba      	ldr	r2, [r7, #24]
20016406:	e841 2300 	strex	r3, r2, [r1]
2001640a:	613b      	str	r3, [r7, #16]
   return(result);
2001640c:	693b      	ldr	r3, [r7, #16]
2001640e:	2b00      	cmp	r3, #0
20016410:	d1e6      	bne.n	200163e0 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
20016412:	e013      	b.n	2001643c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
20016414:	687b      	ldr	r3, [r7, #4]
20016416:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20016418:	781a      	ldrb	r2, [r3, #0]
2001641a:	687b      	ldr	r3, [r7, #4]
2001641c:	681b      	ldr	r3, [r3, #0]
2001641e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
20016420:	687b      	ldr	r3, [r7, #4]
20016422:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20016424:	1c5a      	adds	r2, r3, #1
20016426:	687b      	ldr	r3, [r7, #4]
20016428:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
2001642a:	687b      	ldr	r3, [r7, #4]
2001642c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
20016430:	b29b      	uxth	r3, r3
20016432:	3b01      	subs	r3, #1
20016434:	b29a      	uxth	r2, r3
20016436:	687b      	ldr	r3, [r7, #4]
20016438:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
2001643c:	bf00      	nop
2001643e:	373c      	adds	r7, #60	@ 0x3c
20016440:	46bd      	mov	sp, r7
20016442:	f85d 7b04 	ldr.w	r7, [sp], #4
20016446:	4770      	bx	lr

20016448 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
20016448:	b480      	push	{r7}
2001644a:	b091      	sub	sp, #68	@ 0x44
2001644c:	af00      	add	r7, sp, #0
2001644e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
20016450:	687b      	ldr	r3, [r7, #4]
20016452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20016456:	2b21      	cmp	r3, #33	@ 0x21
20016458:	d151      	bne.n	200164fe <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
2001645a:	687b      	ldr	r3, [r7, #4]
2001645c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
20016460:	b29b      	uxth	r3, r3
20016462:	2b00      	cmp	r3, #0
20016464:	d132      	bne.n	200164cc <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
20016466:	687b      	ldr	r3, [r7, #4]
20016468:	681b      	ldr	r3, [r3, #0]
2001646a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001646c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001646e:	e853 3f00 	ldrex	r3, [r3]
20016472:	623b      	str	r3, [r7, #32]
   return(result);
20016474:	6a3b      	ldr	r3, [r7, #32]
20016476:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2001647a:	63bb      	str	r3, [r7, #56]	@ 0x38
2001647c:	687b      	ldr	r3, [r7, #4]
2001647e:	681b      	ldr	r3, [r3, #0]
20016480:	461a      	mov	r2, r3
20016482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20016484:	633b      	str	r3, [r7, #48]	@ 0x30
20016486:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016488:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
2001648a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2001648c:	e841 2300 	strex	r3, r2, [r1]
20016490:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20016492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20016494:	2b00      	cmp	r3, #0
20016496:	d1e6      	bne.n	20016466 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
20016498:	687b      	ldr	r3, [r7, #4]
2001649a:	681b      	ldr	r3, [r3, #0]
2001649c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001649e:	693b      	ldr	r3, [r7, #16]
200164a0:	e853 3f00 	ldrex	r3, [r3]
200164a4:	60fb      	str	r3, [r7, #12]
   return(result);
200164a6:	68fb      	ldr	r3, [r7, #12]
200164a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
200164ac:	637b      	str	r3, [r7, #52]	@ 0x34
200164ae:	687b      	ldr	r3, [r7, #4]
200164b0:	681b      	ldr	r3, [r3, #0]
200164b2:	461a      	mov	r2, r3
200164b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200164b6:	61fb      	str	r3, [r7, #28]
200164b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200164ba:	69b9      	ldr	r1, [r7, #24]
200164bc:	69fa      	ldr	r2, [r7, #28]
200164be:	e841 2300 	strex	r3, r2, [r1]
200164c2:	617b      	str	r3, [r7, #20]
   return(result);
200164c4:	697b      	ldr	r3, [r7, #20]
200164c6:	2b00      	cmp	r3, #0
200164c8:	d1e6      	bne.n	20016498 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
200164ca:	e018      	b.n	200164fe <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
200164cc:	687b      	ldr	r3, [r7, #4]
200164ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200164d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
200164d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200164d4:	881b      	ldrh	r3, [r3, #0]
200164d6:	461a      	mov	r2, r3
200164d8:	687b      	ldr	r3, [r7, #4]
200164da:	681b      	ldr	r3, [r3, #0]
200164dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
200164e0:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
200164e2:	687b      	ldr	r3, [r7, #4]
200164e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200164e6:	1c9a      	adds	r2, r3, #2
200164e8:	687b      	ldr	r3, [r7, #4]
200164ea:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
200164ec:	687b      	ldr	r3, [r7, #4]
200164ee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200164f2:	b29b      	uxth	r3, r3
200164f4:	3b01      	subs	r3, #1
200164f6:	b29a      	uxth	r2, r3
200164f8:	687b      	ldr	r3, [r7, #4]
200164fa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
200164fe:	bf00      	nop
20016500:	3744      	adds	r7, #68	@ 0x44
20016502:	46bd      	mov	sp, r7
20016504:	f85d 7b04 	ldr.w	r7, [sp], #4
20016508:	4770      	bx	lr

2001650a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
2001650a:	b480      	push	{r7}
2001650c:	b091      	sub	sp, #68	@ 0x44
2001650e:	af00      	add	r7, sp, #0
20016510:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
20016512:	687b      	ldr	r3, [r7, #4]
20016514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20016518:	2b21      	cmp	r3, #33	@ 0x21
2001651a:	d160      	bne.n	200165de <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
2001651c:	687b      	ldr	r3, [r7, #4]
2001651e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
20016522:	87fb      	strh	r3, [r7, #62]	@ 0x3e
20016524:	e057      	b.n	200165d6 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
20016526:	687b      	ldr	r3, [r7, #4]
20016528:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
2001652c:	b29b      	uxth	r3, r3
2001652e:	2b00      	cmp	r3, #0
20016530:	d133      	bne.n	2001659a <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
20016532:	687b      	ldr	r3, [r7, #4]
20016534:	681b      	ldr	r3, [r3, #0]
20016536:	3308      	adds	r3, #8
20016538:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001653a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001653c:	e853 3f00 	ldrex	r3, [r3]
20016540:	623b      	str	r3, [r7, #32]
   return(result);
20016542:	6a3b      	ldr	r3, [r7, #32]
20016544:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20016548:	63bb      	str	r3, [r7, #56]	@ 0x38
2001654a:	687b      	ldr	r3, [r7, #4]
2001654c:	681b      	ldr	r3, [r3, #0]
2001654e:	3308      	adds	r3, #8
20016550:	6bba      	ldr	r2, [r7, #56]	@ 0x38
20016552:	633a      	str	r2, [r7, #48]	@ 0x30
20016554:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016556:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20016558:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2001655a:	e841 2300 	strex	r3, r2, [r1]
2001655e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20016560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20016562:	2b00      	cmp	r3, #0
20016564:	d1e5      	bne.n	20016532 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
20016566:	687b      	ldr	r3, [r7, #4]
20016568:	681b      	ldr	r3, [r3, #0]
2001656a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001656c:	693b      	ldr	r3, [r7, #16]
2001656e:	e853 3f00 	ldrex	r3, [r3]
20016572:	60fb      	str	r3, [r7, #12]
   return(result);
20016574:	68fb      	ldr	r3, [r7, #12]
20016576:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2001657a:	637b      	str	r3, [r7, #52]	@ 0x34
2001657c:	687b      	ldr	r3, [r7, #4]
2001657e:	681b      	ldr	r3, [r3, #0]
20016580:	461a      	mov	r2, r3
20016582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20016584:	61fb      	str	r3, [r7, #28]
20016586:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016588:	69b9      	ldr	r1, [r7, #24]
2001658a:	69fa      	ldr	r2, [r7, #28]
2001658c:	e841 2300 	strex	r3, r2, [r1]
20016590:	617b      	str	r3, [r7, #20]
   return(result);
20016592:	697b      	ldr	r3, [r7, #20]
20016594:	2b00      	cmp	r3, #0
20016596:	d1e6      	bne.n	20016566 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
20016598:	e021      	b.n	200165de <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
2001659a:	687b      	ldr	r3, [r7, #4]
2001659c:	681b      	ldr	r3, [r3, #0]
2001659e:	69db      	ldr	r3, [r3, #28]
200165a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200165a4:	2b00      	cmp	r3, #0
200165a6:	d013      	beq.n	200165d0 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
200165a8:	687b      	ldr	r3, [r7, #4]
200165aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200165ac:	781a      	ldrb	r2, [r3, #0]
200165ae:	687b      	ldr	r3, [r7, #4]
200165b0:	681b      	ldr	r3, [r3, #0]
200165b2:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
200165b4:	687b      	ldr	r3, [r7, #4]
200165b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200165b8:	1c5a      	adds	r2, r3, #1
200165ba:	687b      	ldr	r3, [r7, #4]
200165bc:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
200165be:	687b      	ldr	r3, [r7, #4]
200165c0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200165c4:	b29b      	uxth	r3, r3
200165c6:	3b01      	subs	r3, #1
200165c8:	b29a      	uxth	r2, r3
200165ca:	687b      	ldr	r3, [r7, #4]
200165cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
200165d0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
200165d2:	3b01      	subs	r3, #1
200165d4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
200165d6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
200165d8:	2b00      	cmp	r3, #0
200165da:	d1a4      	bne.n	20016526 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
200165dc:	e7ff      	b.n	200165de <UART_TxISR_8BIT_FIFOEN+0xd4>
200165de:	bf00      	nop
200165e0:	3744      	adds	r7, #68	@ 0x44
200165e2:	46bd      	mov	sp, r7
200165e4:	f85d 7b04 	ldr.w	r7, [sp], #4
200165e8:	4770      	bx	lr

200165ea <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
200165ea:	b480      	push	{r7}
200165ec:	b091      	sub	sp, #68	@ 0x44
200165ee:	af00      	add	r7, sp, #0
200165f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
200165f2:	687b      	ldr	r3, [r7, #4]
200165f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200165f8:	2b21      	cmp	r3, #33	@ 0x21
200165fa:	d165      	bne.n	200166c8 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
200165fc:	687b      	ldr	r3, [r7, #4]
200165fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
20016602:	87fb      	strh	r3, [r7, #62]	@ 0x3e
20016604:	e05c      	b.n	200166c0 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
20016606:	687b      	ldr	r3, [r7, #4]
20016608:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
2001660c:	b29b      	uxth	r3, r3
2001660e:	2b00      	cmp	r3, #0
20016610:	d133      	bne.n	2001667a <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
20016612:	687b      	ldr	r3, [r7, #4]
20016614:	681b      	ldr	r3, [r3, #0]
20016616:	3308      	adds	r3, #8
20016618:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001661a:	6a3b      	ldr	r3, [r7, #32]
2001661c:	e853 3f00 	ldrex	r3, [r3]
20016620:	61fb      	str	r3, [r7, #28]
   return(result);
20016622:	69fb      	ldr	r3, [r7, #28]
20016624:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20016628:	637b      	str	r3, [r7, #52]	@ 0x34
2001662a:	687b      	ldr	r3, [r7, #4]
2001662c:	681b      	ldr	r3, [r3, #0]
2001662e:	3308      	adds	r3, #8
20016630:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
20016632:	62fa      	str	r2, [r7, #44]	@ 0x2c
20016634:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016636:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20016638:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
2001663a:	e841 2300 	strex	r3, r2, [r1]
2001663e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20016640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016642:	2b00      	cmp	r3, #0
20016644:	d1e5      	bne.n	20016612 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
20016646:	687b      	ldr	r3, [r7, #4]
20016648:	681b      	ldr	r3, [r3, #0]
2001664a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001664c:	68fb      	ldr	r3, [r7, #12]
2001664e:	e853 3f00 	ldrex	r3, [r3]
20016652:	60bb      	str	r3, [r7, #8]
   return(result);
20016654:	68bb      	ldr	r3, [r7, #8]
20016656:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2001665a:	633b      	str	r3, [r7, #48]	@ 0x30
2001665c:	687b      	ldr	r3, [r7, #4]
2001665e:	681b      	ldr	r3, [r3, #0]
20016660:	461a      	mov	r2, r3
20016662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20016664:	61bb      	str	r3, [r7, #24]
20016666:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016668:	6979      	ldr	r1, [r7, #20]
2001666a:	69ba      	ldr	r2, [r7, #24]
2001666c:	e841 2300 	strex	r3, r2, [r1]
20016670:	613b      	str	r3, [r7, #16]
   return(result);
20016672:	693b      	ldr	r3, [r7, #16]
20016674:	2b00      	cmp	r3, #0
20016676:	d1e6      	bne.n	20016646 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
20016678:	e026      	b.n	200166c8 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
2001667a:	687b      	ldr	r3, [r7, #4]
2001667c:	681b      	ldr	r3, [r3, #0]
2001667e:	69db      	ldr	r3, [r3, #28]
20016680:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20016684:	2b00      	cmp	r3, #0
20016686:	d018      	beq.n	200166ba <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
20016688:	687b      	ldr	r3, [r7, #4]
2001668a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2001668c:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
2001668e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20016690:	881b      	ldrh	r3, [r3, #0]
20016692:	461a      	mov	r2, r3
20016694:	687b      	ldr	r3, [r7, #4]
20016696:	681b      	ldr	r3, [r3, #0]
20016698:	f3c2 0208 	ubfx	r2, r2, #0, #9
2001669c:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
2001669e:	687b      	ldr	r3, [r7, #4]
200166a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200166a2:	1c9a      	adds	r2, r3, #2
200166a4:	687b      	ldr	r3, [r7, #4]
200166a6:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
200166a8:	687b      	ldr	r3, [r7, #4]
200166aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200166ae:	b29b      	uxth	r3, r3
200166b0:	3b01      	subs	r3, #1
200166b2:	b29a      	uxth	r2, r3
200166b4:	687b      	ldr	r3, [r7, #4]
200166b6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
200166ba:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
200166bc:	3b01      	subs	r3, #1
200166be:	87fb      	strh	r3, [r7, #62]	@ 0x3e
200166c0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
200166c2:	2b00      	cmp	r3, #0
200166c4:	d19f      	bne.n	20016606 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
200166c6:	e7ff      	b.n	200166c8 <UART_TxISR_16BIT_FIFOEN+0xde>
200166c8:	bf00      	nop
200166ca:	3744      	adds	r7, #68	@ 0x44
200166cc:	46bd      	mov	sp, r7
200166ce:	f85d 7b04 	ldr.w	r7, [sp], #4
200166d2:	4770      	bx	lr

200166d4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
200166d4:	b580      	push	{r7, lr}
200166d6:	b088      	sub	sp, #32
200166d8:	af00      	add	r7, sp, #0
200166da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
200166dc:	687b      	ldr	r3, [r7, #4]
200166de:	681b      	ldr	r3, [r3, #0]
200166e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200166e2:	68fb      	ldr	r3, [r7, #12]
200166e4:	e853 3f00 	ldrex	r3, [r3]
200166e8:	60bb      	str	r3, [r7, #8]
   return(result);
200166ea:	68bb      	ldr	r3, [r7, #8]
200166ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
200166f0:	61fb      	str	r3, [r7, #28]
200166f2:	687b      	ldr	r3, [r7, #4]
200166f4:	681b      	ldr	r3, [r3, #0]
200166f6:	461a      	mov	r2, r3
200166f8:	69fb      	ldr	r3, [r7, #28]
200166fa:	61bb      	str	r3, [r7, #24]
200166fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200166fe:	6979      	ldr	r1, [r7, #20]
20016700:	69ba      	ldr	r2, [r7, #24]
20016702:	e841 2300 	strex	r3, r2, [r1]
20016706:	613b      	str	r3, [r7, #16]
   return(result);
20016708:	693b      	ldr	r3, [r7, #16]
2001670a:	2b00      	cmp	r3, #0
2001670c:	d1e6      	bne.n	200166dc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
2001670e:	687b      	ldr	r3, [r7, #4]
20016710:	2220      	movs	r2, #32
20016712:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
20016716:	687b      	ldr	r3, [r7, #4]
20016718:	2200      	movs	r2, #0
2001671a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
2001671c:	6878      	ldr	r0, [r7, #4]
2001671e:	f7fe fb75 	bl	20014e0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
20016722:	bf00      	nop
20016724:	3720      	adds	r7, #32
20016726:	46bd      	mov	sp, r7
20016728:	bd80      	pop	{r7, pc}
	...

2001672c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
2001672c:	b580      	push	{r7, lr}
2001672e:	b09c      	sub	sp, #112	@ 0x70
20016730:	af00      	add	r7, sp, #0
20016732:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
20016734:	687b      	ldr	r3, [r7, #4]
20016736:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
2001673a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
2001673e:	687b      	ldr	r3, [r7, #4]
20016740:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20016744:	2b22      	cmp	r3, #34	@ 0x22
20016746:	f040 80c3 	bne.w	200168d0 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
2001674a:	687b      	ldr	r3, [r7, #4]
2001674c:	681b      	ldr	r3, [r3, #0]
2001674e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20016750:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
20016754:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
20016758:	b2d9      	uxtb	r1, r3
2001675a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
2001675e:	b2da      	uxtb	r2, r3
20016760:	687b      	ldr	r3, [r7, #4]
20016762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016764:	400a      	ands	r2, r1
20016766:	b2d2      	uxtb	r2, r2
20016768:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
2001676a:	687b      	ldr	r3, [r7, #4]
2001676c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2001676e:	1c5a      	adds	r2, r3, #1
20016770:	687b      	ldr	r3, [r7, #4]
20016772:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
20016774:	687b      	ldr	r3, [r7, #4]
20016776:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
2001677a:	b29b      	uxth	r3, r3
2001677c:	3b01      	subs	r3, #1
2001677e:	b29a      	uxth	r2, r3
20016780:	687b      	ldr	r3, [r7, #4]
20016782:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
20016786:	687b      	ldr	r3, [r7, #4]
20016788:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
2001678c:	b29b      	uxth	r3, r3
2001678e:	2b00      	cmp	r3, #0
20016790:	f040 80a6 	bne.w	200168e0 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20016794:	687b      	ldr	r3, [r7, #4]
20016796:	681b      	ldr	r3, [r3, #0]
20016798:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001679a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2001679c:	e853 3f00 	ldrex	r3, [r3]
200167a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
200167a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
200167a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
200167a8:	66bb      	str	r3, [r7, #104]	@ 0x68
200167aa:	687b      	ldr	r3, [r7, #4]
200167ac:	681b      	ldr	r3, [r3, #0]
200167ae:	461a      	mov	r2, r3
200167b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200167b2:	65bb      	str	r3, [r7, #88]	@ 0x58
200167b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200167b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
200167b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
200167ba:	e841 2300 	strex	r3, r2, [r1]
200167be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
200167c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
200167c2:	2b00      	cmp	r3, #0
200167c4:	d1e6      	bne.n	20016794 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
200167c6:	687b      	ldr	r3, [r7, #4]
200167c8:	681b      	ldr	r3, [r3, #0]
200167ca:	3308      	adds	r3, #8
200167cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200167ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200167d0:	e853 3f00 	ldrex	r3, [r3]
200167d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
200167d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200167d8:	f023 0301 	bic.w	r3, r3, #1
200167dc:	667b      	str	r3, [r7, #100]	@ 0x64
200167de:	687b      	ldr	r3, [r7, #4]
200167e0:	681b      	ldr	r3, [r3, #0]
200167e2:	3308      	adds	r3, #8
200167e4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
200167e6:	647a      	str	r2, [r7, #68]	@ 0x44
200167e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200167ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
200167ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200167ee:	e841 2300 	strex	r3, r2, [r1]
200167f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
200167f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200167f6:	2b00      	cmp	r3, #0
200167f8:	d1e5      	bne.n	200167c6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
200167fa:	687b      	ldr	r3, [r7, #4]
200167fc:	2220      	movs	r2, #32
200167fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
20016802:	687b      	ldr	r3, [r7, #4]
20016804:	2200      	movs	r2, #0
20016806:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
20016808:	687b      	ldr	r3, [r7, #4]
2001680a:	2200      	movs	r2, #0
2001680c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
2001680e:	687b      	ldr	r3, [r7, #4]
20016810:	681b      	ldr	r3, [r3, #0]
20016812:	4a35      	ldr	r2, [pc, #212]	@ (200168e8 <UART_RxISR_8BIT+0x1bc>)
20016814:	4293      	cmp	r3, r2
20016816:	d024      	beq.n	20016862 <UART_RxISR_8BIT+0x136>
20016818:	687b      	ldr	r3, [r7, #4]
2001681a:	681b      	ldr	r3, [r3, #0]
2001681c:	4a33      	ldr	r2, [pc, #204]	@ (200168ec <UART_RxISR_8BIT+0x1c0>)
2001681e:	4293      	cmp	r3, r2
20016820:	d01f      	beq.n	20016862 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
20016822:	687b      	ldr	r3, [r7, #4]
20016824:	681b      	ldr	r3, [r3, #0]
20016826:	685b      	ldr	r3, [r3, #4]
20016828:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001682c:	2b00      	cmp	r3, #0
2001682e:	d018      	beq.n	20016862 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
20016830:	687b      	ldr	r3, [r7, #4]
20016832:	681b      	ldr	r3, [r3, #0]
20016834:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016838:	e853 3f00 	ldrex	r3, [r3]
2001683c:	623b      	str	r3, [r7, #32]
   return(result);
2001683e:	6a3b      	ldr	r3, [r7, #32]
20016840:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20016844:	663b      	str	r3, [r7, #96]	@ 0x60
20016846:	687b      	ldr	r3, [r7, #4]
20016848:	681b      	ldr	r3, [r3, #0]
2001684a:	461a      	mov	r2, r3
2001684c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
2001684e:	633b      	str	r3, [r7, #48]	@ 0x30
20016850:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016852:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20016854:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20016856:	e841 2300 	strex	r3, r2, [r1]
2001685a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
2001685c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001685e:	2b00      	cmp	r3, #0
20016860:	d1e6      	bne.n	20016830 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20016862:	687b      	ldr	r3, [r7, #4]
20016864:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016866:	2b01      	cmp	r3, #1
20016868:	d12e      	bne.n	200168c8 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
2001686a:	687b      	ldr	r3, [r7, #4]
2001686c:	2200      	movs	r2, #0
2001686e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20016870:	687b      	ldr	r3, [r7, #4]
20016872:	681b      	ldr	r3, [r3, #0]
20016874:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016876:	693b      	ldr	r3, [r7, #16]
20016878:	e853 3f00 	ldrex	r3, [r3]
2001687c:	60fb      	str	r3, [r7, #12]
   return(result);
2001687e:	68fb      	ldr	r3, [r7, #12]
20016880:	f023 0310 	bic.w	r3, r3, #16
20016884:	65fb      	str	r3, [r7, #92]	@ 0x5c
20016886:	687b      	ldr	r3, [r7, #4]
20016888:	681b      	ldr	r3, [r3, #0]
2001688a:	461a      	mov	r2, r3
2001688c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
2001688e:	61fb      	str	r3, [r7, #28]
20016890:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016892:	69b9      	ldr	r1, [r7, #24]
20016894:	69fa      	ldr	r2, [r7, #28]
20016896:	e841 2300 	strex	r3, r2, [r1]
2001689a:	617b      	str	r3, [r7, #20]
   return(result);
2001689c:	697b      	ldr	r3, [r7, #20]
2001689e:	2b00      	cmp	r3, #0
200168a0:	d1e6      	bne.n	20016870 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
200168a2:	687b      	ldr	r3, [r7, #4]
200168a4:	681b      	ldr	r3, [r3, #0]
200168a6:	69db      	ldr	r3, [r3, #28]
200168a8:	f003 0310 	and.w	r3, r3, #16
200168ac:	2b10      	cmp	r3, #16
200168ae:	d103      	bne.n	200168b8 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
200168b0:	687b      	ldr	r3, [r7, #4]
200168b2:	681b      	ldr	r3, [r3, #0]
200168b4:	2210      	movs	r2, #16
200168b6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
200168b8:	687b      	ldr	r3, [r7, #4]
200168ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
200168be:	4619      	mov	r1, r3
200168c0:	6878      	ldr	r0, [r7, #4]
200168c2:	f7fe faf3 	bl	20014eac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
200168c6:	e00b      	b.n	200168e0 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
200168c8:	6878      	ldr	r0, [r7, #4]
200168ca:	f7fe fab3 	bl	20014e34 <HAL_UART_RxCpltCallback>
}
200168ce:	e007      	b.n	200168e0 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
200168d0:	687b      	ldr	r3, [r7, #4]
200168d2:	681b      	ldr	r3, [r3, #0]
200168d4:	699a      	ldr	r2, [r3, #24]
200168d6:	687b      	ldr	r3, [r7, #4]
200168d8:	681b      	ldr	r3, [r3, #0]
200168da:	f042 0208 	orr.w	r2, r2, #8
200168de:	619a      	str	r2, [r3, #24]
}
200168e0:	bf00      	nop
200168e2:	3770      	adds	r7, #112	@ 0x70
200168e4:	46bd      	mov	sp, r7
200168e6:	bd80      	pop	{r7, pc}
200168e8:	46002400 	.word	0x46002400
200168ec:	56002400 	.word	0x56002400

200168f0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
200168f0:	b580      	push	{r7, lr}
200168f2:	b09c      	sub	sp, #112	@ 0x70
200168f4:	af00      	add	r7, sp, #0
200168f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
200168f8:	687b      	ldr	r3, [r7, #4]
200168fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
200168fe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
20016902:	687b      	ldr	r3, [r7, #4]
20016904:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20016908:	2b22      	cmp	r3, #34	@ 0x22
2001690a:	f040 80c3 	bne.w	20016a94 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
2001690e:	687b      	ldr	r3, [r7, #4]
20016910:	681b      	ldr	r3, [r3, #0]
20016912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20016914:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
20016918:	687b      	ldr	r3, [r7, #4]
2001691a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2001691c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
2001691e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
20016922:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
20016926:	4013      	ands	r3, r2
20016928:	b29a      	uxth	r2, r3
2001692a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
2001692c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
2001692e:	687b      	ldr	r3, [r7, #4]
20016930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016932:	1c9a      	adds	r2, r3, #2
20016934:	687b      	ldr	r3, [r7, #4]
20016936:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
20016938:	687b      	ldr	r3, [r7, #4]
2001693a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
2001693e:	b29b      	uxth	r3, r3
20016940:	3b01      	subs	r3, #1
20016942:	b29a      	uxth	r2, r3
20016944:	687b      	ldr	r3, [r7, #4]
20016946:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
2001694a:	687b      	ldr	r3, [r7, #4]
2001694c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016950:	b29b      	uxth	r3, r3
20016952:	2b00      	cmp	r3, #0
20016954:	f040 80a6 	bne.w	20016aa4 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20016958:	687b      	ldr	r3, [r7, #4]
2001695a:	681b      	ldr	r3, [r3, #0]
2001695c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001695e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20016960:	e853 3f00 	ldrex	r3, [r3]
20016964:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
20016966:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20016968:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
2001696c:	667b      	str	r3, [r7, #100]	@ 0x64
2001696e:	687b      	ldr	r3, [r7, #4]
20016970:	681b      	ldr	r3, [r3, #0]
20016972:	461a      	mov	r2, r3
20016974:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20016976:	657b      	str	r3, [r7, #84]	@ 0x54
20016978:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001697a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
2001697c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
2001697e:	e841 2300 	strex	r3, r2, [r1]
20016982:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
20016984:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20016986:	2b00      	cmp	r3, #0
20016988:	d1e6      	bne.n	20016958 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
2001698a:	687b      	ldr	r3, [r7, #4]
2001698c:	681b      	ldr	r3, [r3, #0]
2001698e:	3308      	adds	r3, #8
20016990:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20016994:	e853 3f00 	ldrex	r3, [r3]
20016998:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
2001699a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001699c:	f023 0301 	bic.w	r3, r3, #1
200169a0:	663b      	str	r3, [r7, #96]	@ 0x60
200169a2:	687b      	ldr	r3, [r7, #4]
200169a4:	681b      	ldr	r3, [r3, #0]
200169a6:	3308      	adds	r3, #8
200169a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
200169aa:	643a      	str	r2, [r7, #64]	@ 0x40
200169ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200169ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
200169b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
200169b2:	e841 2300 	strex	r3, r2, [r1]
200169b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
200169b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200169ba:	2b00      	cmp	r3, #0
200169bc:	d1e5      	bne.n	2001698a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
200169be:	687b      	ldr	r3, [r7, #4]
200169c0:	2220      	movs	r2, #32
200169c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
200169c6:	687b      	ldr	r3, [r7, #4]
200169c8:	2200      	movs	r2, #0
200169ca:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
200169cc:	687b      	ldr	r3, [r7, #4]
200169ce:	2200      	movs	r2, #0
200169d0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
200169d2:	687b      	ldr	r3, [r7, #4]
200169d4:	681b      	ldr	r3, [r3, #0]
200169d6:	4a35      	ldr	r2, [pc, #212]	@ (20016aac <UART_RxISR_16BIT+0x1bc>)
200169d8:	4293      	cmp	r3, r2
200169da:	d024      	beq.n	20016a26 <UART_RxISR_16BIT+0x136>
200169dc:	687b      	ldr	r3, [r7, #4]
200169de:	681b      	ldr	r3, [r3, #0]
200169e0:	4a33      	ldr	r2, [pc, #204]	@ (20016ab0 <UART_RxISR_16BIT+0x1c0>)
200169e2:	4293      	cmp	r3, r2
200169e4:	d01f      	beq.n	20016a26 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
200169e6:	687b      	ldr	r3, [r7, #4]
200169e8:	681b      	ldr	r3, [r3, #0]
200169ea:	685b      	ldr	r3, [r3, #4]
200169ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200169f0:	2b00      	cmp	r3, #0
200169f2:	d018      	beq.n	20016a26 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
200169f4:	687b      	ldr	r3, [r7, #4]
200169f6:	681b      	ldr	r3, [r3, #0]
200169f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200169fa:	6a3b      	ldr	r3, [r7, #32]
200169fc:	e853 3f00 	ldrex	r3, [r3]
20016a00:	61fb      	str	r3, [r7, #28]
   return(result);
20016a02:	69fb      	ldr	r3, [r7, #28]
20016a04:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20016a08:	65fb      	str	r3, [r7, #92]	@ 0x5c
20016a0a:	687b      	ldr	r3, [r7, #4]
20016a0c:	681b      	ldr	r3, [r3, #0]
20016a0e:	461a      	mov	r2, r3
20016a10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
20016a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
20016a14:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016a16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20016a18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20016a1a:	e841 2300 	strex	r3, r2, [r1]
20016a1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20016a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016a22:	2b00      	cmp	r3, #0
20016a24:	d1e6      	bne.n	200169f4 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20016a26:	687b      	ldr	r3, [r7, #4]
20016a28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016a2a:	2b01      	cmp	r3, #1
20016a2c:	d12e      	bne.n	20016a8c <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20016a2e:	687b      	ldr	r3, [r7, #4]
20016a30:	2200      	movs	r2, #0
20016a32:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20016a34:	687b      	ldr	r3, [r7, #4]
20016a36:	681b      	ldr	r3, [r3, #0]
20016a38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016a3a:	68fb      	ldr	r3, [r7, #12]
20016a3c:	e853 3f00 	ldrex	r3, [r3]
20016a40:	60bb      	str	r3, [r7, #8]
   return(result);
20016a42:	68bb      	ldr	r3, [r7, #8]
20016a44:	f023 0310 	bic.w	r3, r3, #16
20016a48:	65bb      	str	r3, [r7, #88]	@ 0x58
20016a4a:	687b      	ldr	r3, [r7, #4]
20016a4c:	681b      	ldr	r3, [r3, #0]
20016a4e:	461a      	mov	r2, r3
20016a50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
20016a52:	61bb      	str	r3, [r7, #24]
20016a54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016a56:	6979      	ldr	r1, [r7, #20]
20016a58:	69ba      	ldr	r2, [r7, #24]
20016a5a:	e841 2300 	strex	r3, r2, [r1]
20016a5e:	613b      	str	r3, [r7, #16]
   return(result);
20016a60:	693b      	ldr	r3, [r7, #16]
20016a62:	2b00      	cmp	r3, #0
20016a64:	d1e6      	bne.n	20016a34 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
20016a66:	687b      	ldr	r3, [r7, #4]
20016a68:	681b      	ldr	r3, [r3, #0]
20016a6a:	69db      	ldr	r3, [r3, #28]
20016a6c:	f003 0310 	and.w	r3, r3, #16
20016a70:	2b10      	cmp	r3, #16
20016a72:	d103      	bne.n	20016a7c <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
20016a74:	687b      	ldr	r3, [r7, #4]
20016a76:	681b      	ldr	r3, [r3, #0]
20016a78:	2210      	movs	r2, #16
20016a7a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
20016a7c:	687b      	ldr	r3, [r7, #4]
20016a7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20016a82:	4619      	mov	r1, r3
20016a84:	6878      	ldr	r0, [r7, #4]
20016a86:	f7fe fa11 	bl	20014eac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
20016a8a:	e00b      	b.n	20016aa4 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
20016a8c:	6878      	ldr	r0, [r7, #4]
20016a8e:	f7fe f9d1 	bl	20014e34 <HAL_UART_RxCpltCallback>
}
20016a92:	e007      	b.n	20016aa4 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20016a94:	687b      	ldr	r3, [r7, #4]
20016a96:	681b      	ldr	r3, [r3, #0]
20016a98:	699a      	ldr	r2, [r3, #24]
20016a9a:	687b      	ldr	r3, [r7, #4]
20016a9c:	681b      	ldr	r3, [r3, #0]
20016a9e:	f042 0208 	orr.w	r2, r2, #8
20016aa2:	619a      	str	r2, [r3, #24]
}
20016aa4:	bf00      	nop
20016aa6:	3770      	adds	r7, #112	@ 0x70
20016aa8:	46bd      	mov	sp, r7
20016aaa:	bd80      	pop	{r7, pc}
20016aac:	46002400 	.word	0x46002400
20016ab0:	56002400 	.word	0x56002400

20016ab4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
20016ab4:	b580      	push	{r7, lr}
20016ab6:	b0ac      	sub	sp, #176	@ 0xb0
20016ab8:	af00      	add	r7, sp, #0
20016aba:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
20016abc:	687b      	ldr	r3, [r7, #4]
20016abe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
20016ac2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
20016ac6:	687b      	ldr	r3, [r7, #4]
20016ac8:	681b      	ldr	r3, [r3, #0]
20016aca:	69db      	ldr	r3, [r3, #28]
20016acc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
20016ad0:	687b      	ldr	r3, [r7, #4]
20016ad2:	681b      	ldr	r3, [r3, #0]
20016ad4:	681b      	ldr	r3, [r3, #0]
20016ad6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
20016ada:	687b      	ldr	r3, [r7, #4]
20016adc:	681b      	ldr	r3, [r3, #0]
20016ade:	689b      	ldr	r3, [r3, #8]
20016ae0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
20016ae4:	687b      	ldr	r3, [r7, #4]
20016ae6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20016aea:	2b22      	cmp	r3, #34	@ 0x22
20016aec:	f040 8188 	bne.w	20016e00 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
20016af0:	687b      	ldr	r3, [r7, #4]
20016af2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20016af6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
20016afa:	e12b      	b.n	20016d54 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
20016afc:	687b      	ldr	r3, [r7, #4]
20016afe:	681b      	ldr	r3, [r3, #0]
20016b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20016b02:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
20016b06:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
20016b0a:	b2d9      	uxtb	r1, r3
20016b0c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
20016b10:	b2da      	uxtb	r2, r3
20016b12:	687b      	ldr	r3, [r7, #4]
20016b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016b16:	400a      	ands	r2, r1
20016b18:	b2d2      	uxtb	r2, r2
20016b1a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
20016b1c:	687b      	ldr	r3, [r7, #4]
20016b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016b20:	1c5a      	adds	r2, r3, #1
20016b22:	687b      	ldr	r3, [r7, #4]
20016b24:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
20016b26:	687b      	ldr	r3, [r7, #4]
20016b28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016b2c:	b29b      	uxth	r3, r3
20016b2e:	3b01      	subs	r3, #1
20016b30:	b29a      	uxth	r2, r3
20016b32:	687b      	ldr	r3, [r7, #4]
20016b34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
20016b38:	687b      	ldr	r3, [r7, #4]
20016b3a:	681b      	ldr	r3, [r3, #0]
20016b3c:	69db      	ldr	r3, [r3, #28]
20016b3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
20016b42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016b46:	f003 0307 	and.w	r3, r3, #7
20016b4a:	2b00      	cmp	r3, #0
20016b4c:	d053      	beq.n	20016bf6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
20016b4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016b52:	f003 0301 	and.w	r3, r3, #1
20016b56:	2b00      	cmp	r3, #0
20016b58:	d011      	beq.n	20016b7e <UART_RxISR_8BIT_FIFOEN+0xca>
20016b5a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
20016b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20016b62:	2b00      	cmp	r3, #0
20016b64:	d00b      	beq.n	20016b7e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
20016b66:	687b      	ldr	r3, [r7, #4]
20016b68:	681b      	ldr	r3, [r3, #0]
20016b6a:	2201      	movs	r2, #1
20016b6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
20016b6e:	687b      	ldr	r3, [r7, #4]
20016b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016b74:	f043 0201 	orr.w	r2, r3, #1
20016b78:	687b      	ldr	r3, [r7, #4]
20016b7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20016b7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016b82:	f003 0302 	and.w	r3, r3, #2
20016b86:	2b00      	cmp	r3, #0
20016b88:	d011      	beq.n	20016bae <UART_RxISR_8BIT_FIFOEN+0xfa>
20016b8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
20016b8e:	f003 0301 	and.w	r3, r3, #1
20016b92:	2b00      	cmp	r3, #0
20016b94:	d00b      	beq.n	20016bae <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
20016b96:	687b      	ldr	r3, [r7, #4]
20016b98:	681b      	ldr	r3, [r3, #0]
20016b9a:	2202      	movs	r2, #2
20016b9c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
20016b9e:	687b      	ldr	r3, [r7, #4]
20016ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016ba4:	f043 0204 	orr.w	r2, r3, #4
20016ba8:	687b      	ldr	r3, [r7, #4]
20016baa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20016bae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016bb2:	f003 0304 	and.w	r3, r3, #4
20016bb6:	2b00      	cmp	r3, #0
20016bb8:	d011      	beq.n	20016bde <UART_RxISR_8BIT_FIFOEN+0x12a>
20016bba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
20016bbe:	f003 0301 	and.w	r3, r3, #1
20016bc2:	2b00      	cmp	r3, #0
20016bc4:	d00b      	beq.n	20016bde <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
20016bc6:	687b      	ldr	r3, [r7, #4]
20016bc8:	681b      	ldr	r3, [r3, #0]
20016bca:	2204      	movs	r2, #4
20016bcc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
20016bce:	687b      	ldr	r3, [r7, #4]
20016bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016bd4:	f043 0202 	orr.w	r2, r3, #2
20016bd8:	687b      	ldr	r3, [r7, #4]
20016bda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
20016bde:	687b      	ldr	r3, [r7, #4]
20016be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016be4:	2b00      	cmp	r3, #0
20016be6:	d006      	beq.n	20016bf6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
20016be8:	6878      	ldr	r0, [r7, #4]
20016bea:	f7fe f937 	bl	20014e5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
20016bee:	687b      	ldr	r3, [r7, #4]
20016bf0:	2200      	movs	r2, #0
20016bf2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
20016bf6:	687b      	ldr	r3, [r7, #4]
20016bf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016bfc:	b29b      	uxth	r3, r3
20016bfe:	2b00      	cmp	r3, #0
20016c00:	f040 80a8 	bne.w	20016d54 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20016c04:	687b      	ldr	r3, [r7, #4]
20016c06:	681b      	ldr	r3, [r3, #0]
20016c08:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016c0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
20016c0c:	e853 3f00 	ldrex	r3, [r3]
20016c10:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
20016c12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
20016c14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20016c18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
20016c1c:	687b      	ldr	r3, [r7, #4]
20016c1e:	681b      	ldr	r3, [r3, #0]
20016c20:	461a      	mov	r2, r3
20016c22:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
20016c26:	67fb      	str	r3, [r7, #124]	@ 0x7c
20016c28:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016c2a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
20016c2c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
20016c2e:	e841 2300 	strex	r3, r2, [r1]
20016c32:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
20016c34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
20016c36:	2b00      	cmp	r3, #0
20016c38:	d1e4      	bne.n	20016c04 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20016c3a:	687b      	ldr	r3, [r7, #4]
20016c3c:	681b      	ldr	r3, [r3, #0]
20016c3e:	3308      	adds	r3, #8
20016c40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016c42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
20016c44:	e853 3f00 	ldrex	r3, [r3]
20016c48:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
20016c4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
20016c4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20016c50:	f023 0301 	bic.w	r3, r3, #1
20016c54:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
20016c58:	687b      	ldr	r3, [r7, #4]
20016c5a:	681b      	ldr	r3, [r3, #0]
20016c5c:	3308      	adds	r3, #8
20016c5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
20016c62:	66ba      	str	r2, [r7, #104]	@ 0x68
20016c64:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016c66:	6e79      	ldr	r1, [r7, #100]	@ 0x64
20016c68:	6eba      	ldr	r2, [r7, #104]	@ 0x68
20016c6a:	e841 2300 	strex	r3, r2, [r1]
20016c6e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
20016c70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
20016c72:	2b00      	cmp	r3, #0
20016c74:	d1e1      	bne.n	20016c3a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
20016c76:	687b      	ldr	r3, [r7, #4]
20016c78:	2220      	movs	r2, #32
20016c7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
20016c7e:	687b      	ldr	r3, [r7, #4]
20016c80:	2200      	movs	r2, #0
20016c82:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
20016c84:	687b      	ldr	r3, [r7, #4]
20016c86:	2200      	movs	r2, #0
20016c88:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
20016c8a:	687b      	ldr	r3, [r7, #4]
20016c8c:	681b      	ldr	r3, [r3, #0]
20016c8e:	4a62      	ldr	r2, [pc, #392]	@ (20016e18 <UART_RxISR_8BIT_FIFOEN+0x364>)
20016c90:	4293      	cmp	r3, r2
20016c92:	d026      	beq.n	20016ce2 <UART_RxISR_8BIT_FIFOEN+0x22e>
20016c94:	687b      	ldr	r3, [r7, #4]
20016c96:	681b      	ldr	r3, [r3, #0]
20016c98:	4a60      	ldr	r2, [pc, #384]	@ (20016e1c <UART_RxISR_8BIT_FIFOEN+0x368>)
20016c9a:	4293      	cmp	r3, r2
20016c9c:	d021      	beq.n	20016ce2 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
20016c9e:	687b      	ldr	r3, [r7, #4]
20016ca0:	681b      	ldr	r3, [r3, #0]
20016ca2:	685b      	ldr	r3, [r3, #4]
20016ca4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20016ca8:	2b00      	cmp	r3, #0
20016caa:	d01a      	beq.n	20016ce2 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
20016cac:	687b      	ldr	r3, [r7, #4]
20016cae:	681b      	ldr	r3, [r3, #0]
20016cb0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016cb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20016cb4:	e853 3f00 	ldrex	r3, [r3]
20016cb8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
20016cba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20016cbc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20016cc0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
20016cc4:	687b      	ldr	r3, [r7, #4]
20016cc6:	681b      	ldr	r3, [r3, #0]
20016cc8:	461a      	mov	r2, r3
20016cca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
20016cce:	657b      	str	r3, [r7, #84]	@ 0x54
20016cd0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016cd2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
20016cd4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
20016cd6:	e841 2300 	strex	r3, r2, [r1]
20016cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
20016cdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20016cde:	2b00      	cmp	r3, #0
20016ce0:	d1e4      	bne.n	20016cac <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20016ce2:	687b      	ldr	r3, [r7, #4]
20016ce4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016ce6:	2b01      	cmp	r3, #1
20016ce8:	d130      	bne.n	20016d4c <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20016cea:	687b      	ldr	r3, [r7, #4]
20016cec:	2200      	movs	r2, #0
20016cee:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20016cf0:	687b      	ldr	r3, [r7, #4]
20016cf2:	681b      	ldr	r3, [r3, #0]
20016cf4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20016cf8:	e853 3f00 	ldrex	r3, [r3]
20016cfc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20016cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20016d00:	f023 0310 	bic.w	r3, r3, #16
20016d04:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
20016d08:	687b      	ldr	r3, [r7, #4]
20016d0a:	681b      	ldr	r3, [r3, #0]
20016d0c:	461a      	mov	r2, r3
20016d0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
20016d12:	643b      	str	r3, [r7, #64]	@ 0x40
20016d14:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016d16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20016d18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20016d1a:	e841 2300 	strex	r3, r2, [r1]
20016d1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20016d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20016d22:	2b00      	cmp	r3, #0
20016d24:	d1e4      	bne.n	20016cf0 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
20016d26:	687b      	ldr	r3, [r7, #4]
20016d28:	681b      	ldr	r3, [r3, #0]
20016d2a:	69db      	ldr	r3, [r3, #28]
20016d2c:	f003 0310 	and.w	r3, r3, #16
20016d30:	2b10      	cmp	r3, #16
20016d32:	d103      	bne.n	20016d3c <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
20016d34:	687b      	ldr	r3, [r7, #4]
20016d36:	681b      	ldr	r3, [r3, #0]
20016d38:	2210      	movs	r2, #16
20016d3a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
20016d3c:	687b      	ldr	r3, [r7, #4]
20016d3e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20016d42:	4619      	mov	r1, r3
20016d44:	6878      	ldr	r0, [r7, #4]
20016d46:	f7fe f8b1 	bl	20014eac <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
20016d4a:	e00e      	b.n	20016d6a <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
20016d4c:	6878      	ldr	r0, [r7, #4]
20016d4e:	f7fe f871 	bl	20014e34 <HAL_UART_RxCpltCallback>
        break;
20016d52:	e00a      	b.n	20016d6a <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
20016d54:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
20016d58:	2b00      	cmp	r3, #0
20016d5a:	d006      	beq.n	20016d6a <UART_RxISR_8BIT_FIFOEN+0x2b6>
20016d5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016d60:	f003 0320 	and.w	r3, r3, #32
20016d64:	2b00      	cmp	r3, #0
20016d66:	f47f aec9 	bne.w	20016afc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
20016d6a:	687b      	ldr	r3, [r7, #4]
20016d6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016d70:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
20016d74:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
20016d78:	2b00      	cmp	r3, #0
20016d7a:	d049      	beq.n	20016e10 <UART_RxISR_8BIT_FIFOEN+0x35c>
20016d7c:	687b      	ldr	r3, [r7, #4]
20016d7e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20016d82:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
20016d86:	429a      	cmp	r2, r3
20016d88:	d242      	bcs.n	20016e10 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
20016d8a:	687b      	ldr	r3, [r7, #4]
20016d8c:	681b      	ldr	r3, [r3, #0]
20016d8e:	3308      	adds	r3, #8
20016d90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016d92:	6a3b      	ldr	r3, [r7, #32]
20016d94:	e853 3f00 	ldrex	r3, [r3]
20016d98:	61fb      	str	r3, [r7, #28]
   return(result);
20016d9a:	69fb      	ldr	r3, [r7, #28]
20016d9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20016da0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
20016da4:	687b      	ldr	r3, [r7, #4]
20016da6:	681b      	ldr	r3, [r3, #0]
20016da8:	3308      	adds	r3, #8
20016daa:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
20016dae:	62fa      	str	r2, [r7, #44]	@ 0x2c
20016db0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016db2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20016db4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20016db6:	e841 2300 	strex	r3, r2, [r1]
20016dba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20016dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016dbe:	2b00      	cmp	r3, #0
20016dc0:	d1e3      	bne.n	20016d8a <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
20016dc2:	687b      	ldr	r3, [r7, #4]
20016dc4:	4a16      	ldr	r2, [pc, #88]	@ (20016e20 <UART_RxISR_8BIT_FIFOEN+0x36c>)
20016dc6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
20016dc8:	687b      	ldr	r3, [r7, #4]
20016dca:	681b      	ldr	r3, [r3, #0]
20016dcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016dce:	68fb      	ldr	r3, [r7, #12]
20016dd0:	e853 3f00 	ldrex	r3, [r3]
20016dd4:	60bb      	str	r3, [r7, #8]
   return(result);
20016dd6:	68bb      	ldr	r3, [r7, #8]
20016dd8:	f043 0320 	orr.w	r3, r3, #32
20016ddc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
20016de0:	687b      	ldr	r3, [r7, #4]
20016de2:	681b      	ldr	r3, [r3, #0]
20016de4:	461a      	mov	r2, r3
20016de6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
20016dea:	61bb      	str	r3, [r7, #24]
20016dec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016dee:	6979      	ldr	r1, [r7, #20]
20016df0:	69ba      	ldr	r2, [r7, #24]
20016df2:	e841 2300 	strex	r3, r2, [r1]
20016df6:	613b      	str	r3, [r7, #16]
   return(result);
20016df8:	693b      	ldr	r3, [r7, #16]
20016dfa:	2b00      	cmp	r3, #0
20016dfc:	d1e4      	bne.n	20016dc8 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
20016dfe:	e007      	b.n	20016e10 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20016e00:	687b      	ldr	r3, [r7, #4]
20016e02:	681b      	ldr	r3, [r3, #0]
20016e04:	699a      	ldr	r2, [r3, #24]
20016e06:	687b      	ldr	r3, [r7, #4]
20016e08:	681b      	ldr	r3, [r3, #0]
20016e0a:	f042 0208 	orr.w	r2, r2, #8
20016e0e:	619a      	str	r2, [r3, #24]
}
20016e10:	bf00      	nop
20016e12:	37b0      	adds	r7, #176	@ 0xb0
20016e14:	46bd      	mov	sp, r7
20016e16:	bd80      	pop	{r7, pc}
20016e18:	46002400 	.word	0x46002400
20016e1c:	56002400 	.word	0x56002400
20016e20:	2001672d 	.word	0x2001672d

20016e24 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
20016e24:	b580      	push	{r7, lr}
20016e26:	b0ae      	sub	sp, #184	@ 0xb8
20016e28:	af00      	add	r7, sp, #0
20016e2a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
20016e2c:	687b      	ldr	r3, [r7, #4]
20016e2e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
20016e32:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
20016e36:	687b      	ldr	r3, [r7, #4]
20016e38:	681b      	ldr	r3, [r3, #0]
20016e3a:	69db      	ldr	r3, [r3, #28]
20016e3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
20016e40:	687b      	ldr	r3, [r7, #4]
20016e42:	681b      	ldr	r3, [r3, #0]
20016e44:	681b      	ldr	r3, [r3, #0]
20016e46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
20016e4a:	687b      	ldr	r3, [r7, #4]
20016e4c:	681b      	ldr	r3, [r3, #0]
20016e4e:	689b      	ldr	r3, [r3, #8]
20016e50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
20016e54:	687b      	ldr	r3, [r7, #4]
20016e56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20016e5a:	2b22      	cmp	r3, #34	@ 0x22
20016e5c:	f040 818c 	bne.w	20017178 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
20016e60:	687b      	ldr	r3, [r7, #4]
20016e62:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20016e66:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
20016e6a:	e12f      	b.n	200170cc <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
20016e6c:	687b      	ldr	r3, [r7, #4]
20016e6e:	681b      	ldr	r3, [r3, #0]
20016e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20016e72:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
20016e76:	687b      	ldr	r3, [r7, #4]
20016e78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016e7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
20016e7e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
20016e82:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
20016e86:	4013      	ands	r3, r2
20016e88:	b29a      	uxth	r2, r3
20016e8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
20016e8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
20016e90:	687b      	ldr	r3, [r7, #4]
20016e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016e94:	1c9a      	adds	r2, r3, #2
20016e96:	687b      	ldr	r3, [r7, #4]
20016e98:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
20016e9a:	687b      	ldr	r3, [r7, #4]
20016e9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016ea0:	b29b      	uxth	r3, r3
20016ea2:	3b01      	subs	r3, #1
20016ea4:	b29a      	uxth	r2, r3
20016ea6:	687b      	ldr	r3, [r7, #4]
20016ea8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
20016eac:	687b      	ldr	r3, [r7, #4]
20016eae:	681b      	ldr	r3, [r3, #0]
20016eb0:	69db      	ldr	r3, [r3, #28]
20016eb2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
20016eb6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016eba:	f003 0307 	and.w	r3, r3, #7
20016ebe:	2b00      	cmp	r3, #0
20016ec0:	d053      	beq.n	20016f6a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
20016ec2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016ec6:	f003 0301 	and.w	r3, r3, #1
20016eca:	2b00      	cmp	r3, #0
20016ecc:	d011      	beq.n	20016ef2 <UART_RxISR_16BIT_FIFOEN+0xce>
20016ece:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20016ed6:	2b00      	cmp	r3, #0
20016ed8:	d00b      	beq.n	20016ef2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
20016eda:	687b      	ldr	r3, [r7, #4]
20016edc:	681b      	ldr	r3, [r3, #0]
20016ede:	2201      	movs	r2, #1
20016ee0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
20016ee2:	687b      	ldr	r3, [r7, #4]
20016ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016ee8:	f043 0201 	orr.w	r2, r3, #1
20016eec:	687b      	ldr	r3, [r7, #4]
20016eee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20016ef2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016ef6:	f003 0302 	and.w	r3, r3, #2
20016efa:	2b00      	cmp	r3, #0
20016efc:	d011      	beq.n	20016f22 <UART_RxISR_16BIT_FIFOEN+0xfe>
20016efe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
20016f02:	f003 0301 	and.w	r3, r3, #1
20016f06:	2b00      	cmp	r3, #0
20016f08:	d00b      	beq.n	20016f22 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
20016f0a:	687b      	ldr	r3, [r7, #4]
20016f0c:	681b      	ldr	r3, [r3, #0]
20016f0e:	2202      	movs	r2, #2
20016f10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
20016f12:	687b      	ldr	r3, [r7, #4]
20016f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016f18:	f043 0204 	orr.w	r2, r3, #4
20016f1c:	687b      	ldr	r3, [r7, #4]
20016f1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20016f22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016f26:	f003 0304 	and.w	r3, r3, #4
20016f2a:	2b00      	cmp	r3, #0
20016f2c:	d011      	beq.n	20016f52 <UART_RxISR_16BIT_FIFOEN+0x12e>
20016f2e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
20016f32:	f003 0301 	and.w	r3, r3, #1
20016f36:	2b00      	cmp	r3, #0
20016f38:	d00b      	beq.n	20016f52 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
20016f3a:	687b      	ldr	r3, [r7, #4]
20016f3c:	681b      	ldr	r3, [r3, #0]
20016f3e:	2204      	movs	r2, #4
20016f40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
20016f42:	687b      	ldr	r3, [r7, #4]
20016f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016f48:	f043 0202 	orr.w	r2, r3, #2
20016f4c:	687b      	ldr	r3, [r7, #4]
20016f4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
20016f52:	687b      	ldr	r3, [r7, #4]
20016f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016f58:	2b00      	cmp	r3, #0
20016f5a:	d006      	beq.n	20016f6a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
20016f5c:	6878      	ldr	r0, [r7, #4]
20016f5e:	f7fd ff7d 	bl	20014e5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
20016f62:	687b      	ldr	r3, [r7, #4]
20016f64:	2200      	movs	r2, #0
20016f66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
20016f6a:	687b      	ldr	r3, [r7, #4]
20016f6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016f70:	b29b      	uxth	r3, r3
20016f72:	2b00      	cmp	r3, #0
20016f74:	f040 80aa 	bne.w	200170cc <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20016f78:	687b      	ldr	r3, [r7, #4]
20016f7a:	681b      	ldr	r3, [r3, #0]
20016f7c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016f7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
20016f80:	e853 3f00 	ldrex	r3, [r3]
20016f84:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
20016f86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
20016f88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20016f8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
20016f90:	687b      	ldr	r3, [r7, #4]
20016f92:	681b      	ldr	r3, [r3, #0]
20016f94:	461a      	mov	r2, r3
20016f96:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
20016f9a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
20016f9e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016fa0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
20016fa2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
20016fa6:	e841 2300 	strex	r3, r2, [r1]
20016faa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
20016fac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
20016fae:	2b00      	cmp	r3, #0
20016fb0:	d1e2      	bne.n	20016f78 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20016fb2:	687b      	ldr	r3, [r7, #4]
20016fb4:	681b      	ldr	r3, [r3, #0]
20016fb6:	3308      	adds	r3, #8
20016fb8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016fba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
20016fbc:	e853 3f00 	ldrex	r3, [r3]
20016fc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
20016fc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
20016fc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20016fc8:	f023 0301 	bic.w	r3, r3, #1
20016fcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
20016fd0:	687b      	ldr	r3, [r7, #4]
20016fd2:	681b      	ldr	r3, [r3, #0]
20016fd4:	3308      	adds	r3, #8
20016fd6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
20016fda:	66fa      	str	r2, [r7, #108]	@ 0x6c
20016fdc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016fde:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
20016fe0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
20016fe2:	e841 2300 	strex	r3, r2, [r1]
20016fe6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
20016fe8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20016fea:	2b00      	cmp	r3, #0
20016fec:	d1e1      	bne.n	20016fb2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
20016fee:	687b      	ldr	r3, [r7, #4]
20016ff0:	2220      	movs	r2, #32
20016ff2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
20016ff6:	687b      	ldr	r3, [r7, #4]
20016ff8:	2200      	movs	r2, #0
20016ffa:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
20016ffc:	687b      	ldr	r3, [r7, #4]
20016ffe:	2200      	movs	r2, #0
20017000:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
20017002:	687b      	ldr	r3, [r7, #4]
20017004:	681b      	ldr	r3, [r3, #0]
20017006:	4a62      	ldr	r2, [pc, #392]	@ (20017190 <UART_RxISR_16BIT_FIFOEN+0x36c>)
20017008:	4293      	cmp	r3, r2
2001700a:	d026      	beq.n	2001705a <UART_RxISR_16BIT_FIFOEN+0x236>
2001700c:	687b      	ldr	r3, [r7, #4]
2001700e:	681b      	ldr	r3, [r3, #0]
20017010:	4a60      	ldr	r2, [pc, #384]	@ (20017194 <UART_RxISR_16BIT_FIFOEN+0x370>)
20017012:	4293      	cmp	r3, r2
20017014:	d021      	beq.n	2001705a <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
20017016:	687b      	ldr	r3, [r7, #4]
20017018:	681b      	ldr	r3, [r3, #0]
2001701a:	685b      	ldr	r3, [r3, #4]
2001701c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20017020:	2b00      	cmp	r3, #0
20017022:	d01a      	beq.n	2001705a <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
20017024:	687b      	ldr	r3, [r7, #4]
20017026:	681b      	ldr	r3, [r3, #0]
20017028:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001702a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2001702c:	e853 3f00 	ldrex	r3, [r3]
20017030:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
20017032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20017034:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20017038:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
2001703c:	687b      	ldr	r3, [r7, #4]
2001703e:	681b      	ldr	r3, [r3, #0]
20017040:	461a      	mov	r2, r3
20017042:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
20017046:	65bb      	str	r3, [r7, #88]	@ 0x58
20017048:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001704a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
2001704c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
2001704e:	e841 2300 	strex	r3, r2, [r1]
20017052:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
20017054:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20017056:	2b00      	cmp	r3, #0
20017058:	d1e4      	bne.n	20017024 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
2001705a:	687b      	ldr	r3, [r7, #4]
2001705c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2001705e:	2b01      	cmp	r3, #1
20017060:	d130      	bne.n	200170c4 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20017062:	687b      	ldr	r3, [r7, #4]
20017064:	2200      	movs	r2, #0
20017066:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20017068:	687b      	ldr	r3, [r7, #4]
2001706a:	681b      	ldr	r3, [r3, #0]
2001706c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001706e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20017070:	e853 3f00 	ldrex	r3, [r3]
20017074:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
20017076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20017078:	f023 0310 	bic.w	r3, r3, #16
2001707c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
20017080:	687b      	ldr	r3, [r7, #4]
20017082:	681b      	ldr	r3, [r3, #0]
20017084:	461a      	mov	r2, r3
20017086:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
2001708a:	647b      	str	r3, [r7, #68]	@ 0x44
2001708c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001708e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
20017090:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
20017092:	e841 2300 	strex	r3, r2, [r1]
20017096:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20017098:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2001709a:	2b00      	cmp	r3, #0
2001709c:	d1e4      	bne.n	20017068 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
2001709e:	687b      	ldr	r3, [r7, #4]
200170a0:	681b      	ldr	r3, [r3, #0]
200170a2:	69db      	ldr	r3, [r3, #28]
200170a4:	f003 0310 	and.w	r3, r3, #16
200170a8:	2b10      	cmp	r3, #16
200170aa:	d103      	bne.n	200170b4 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
200170ac:	687b      	ldr	r3, [r7, #4]
200170ae:	681b      	ldr	r3, [r3, #0]
200170b0:	2210      	movs	r2, #16
200170b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
200170b4:	687b      	ldr	r3, [r7, #4]
200170b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
200170ba:	4619      	mov	r1, r3
200170bc:	6878      	ldr	r0, [r7, #4]
200170be:	f7fd fef5 	bl	20014eac <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
200170c2:	e00e      	b.n	200170e2 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
200170c4:	6878      	ldr	r0, [r7, #4]
200170c6:	f7fd feb5 	bl	20014e34 <HAL_UART_RxCpltCallback>
        break;
200170ca:	e00a      	b.n	200170e2 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
200170cc:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
200170d0:	2b00      	cmp	r3, #0
200170d2:	d006      	beq.n	200170e2 <UART_RxISR_16BIT_FIFOEN+0x2be>
200170d4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
200170d8:	f003 0320 	and.w	r3, r3, #32
200170dc:	2b00      	cmp	r3, #0
200170de:	f47f aec5 	bne.w	20016e6c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
200170e2:	687b      	ldr	r3, [r7, #4]
200170e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
200170e8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
200170ec:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
200170f0:	2b00      	cmp	r3, #0
200170f2:	d049      	beq.n	20017188 <UART_RxISR_16BIT_FIFOEN+0x364>
200170f4:	687b      	ldr	r3, [r7, #4]
200170f6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
200170fa:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
200170fe:	429a      	cmp	r2, r3
20017100:	d242      	bcs.n	20017188 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
20017102:	687b      	ldr	r3, [r7, #4]
20017104:	681b      	ldr	r3, [r3, #0]
20017106:	3308      	adds	r3, #8
20017108:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001710a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001710c:	e853 3f00 	ldrex	r3, [r3]
20017110:	623b      	str	r3, [r7, #32]
   return(result);
20017112:	6a3b      	ldr	r3, [r7, #32]
20017114:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20017118:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
2001711c:	687b      	ldr	r3, [r7, #4]
2001711e:	681b      	ldr	r3, [r3, #0]
20017120:	3308      	adds	r3, #8
20017122:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
20017126:	633a      	str	r2, [r7, #48]	@ 0x30
20017128:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001712a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
2001712c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2001712e:	e841 2300 	strex	r3, r2, [r1]
20017132:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20017134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20017136:	2b00      	cmp	r3, #0
20017138:	d1e3      	bne.n	20017102 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
2001713a:	687b      	ldr	r3, [r7, #4]
2001713c:	4a16      	ldr	r2, [pc, #88]	@ (20017198 <UART_RxISR_16BIT_FIFOEN+0x374>)
2001713e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
20017140:	687b      	ldr	r3, [r7, #4]
20017142:	681b      	ldr	r3, [r3, #0]
20017144:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20017146:	693b      	ldr	r3, [r7, #16]
20017148:	e853 3f00 	ldrex	r3, [r3]
2001714c:	60fb      	str	r3, [r7, #12]
   return(result);
2001714e:	68fb      	ldr	r3, [r7, #12]
20017150:	f043 0320 	orr.w	r3, r3, #32
20017154:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
20017158:	687b      	ldr	r3, [r7, #4]
2001715a:	681b      	ldr	r3, [r3, #0]
2001715c:	461a      	mov	r2, r3
2001715e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
20017162:	61fb      	str	r3, [r7, #28]
20017164:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20017166:	69b9      	ldr	r1, [r7, #24]
20017168:	69fa      	ldr	r2, [r7, #28]
2001716a:	e841 2300 	strex	r3, r2, [r1]
2001716e:	617b      	str	r3, [r7, #20]
   return(result);
20017170:	697b      	ldr	r3, [r7, #20]
20017172:	2b00      	cmp	r3, #0
20017174:	d1e4      	bne.n	20017140 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
20017176:	e007      	b.n	20017188 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20017178:	687b      	ldr	r3, [r7, #4]
2001717a:	681b      	ldr	r3, [r3, #0]
2001717c:	699a      	ldr	r2, [r3, #24]
2001717e:	687b      	ldr	r3, [r7, #4]
20017180:	681b      	ldr	r3, [r3, #0]
20017182:	f042 0208 	orr.w	r2, r2, #8
20017186:	619a      	str	r2, [r3, #24]
}
20017188:	bf00      	nop
2001718a:	37b8      	adds	r7, #184	@ 0xb8
2001718c:	46bd      	mov	sp, r7
2001718e:	bd80      	pop	{r7, pc}
20017190:	46002400 	.word	0x46002400
20017194:	56002400 	.word	0x56002400
20017198:	200168f1 	.word	0x200168f1

2001719c <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
2001719c:	b580      	push	{r7, lr}
2001719e:	b086      	sub	sp, #24
200171a0:	af00      	add	r7, sp, #0
200171a2:	60f8      	str	r0, [r7, #12]
200171a4:	60b9      	str	r1, [r7, #8]
200171a6:	607a      	str	r2, [r7, #4]
200171a8:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
200171aa:	68fb      	ldr	r3, [r7, #12]
200171ac:	2b00      	cmp	r3, #0
200171ae:	d101      	bne.n	200171b4 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
200171b0:	2301      	movs	r3, #1
200171b2:	e058      	b.n	20017266 <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
200171b4:	68fb      	ldr	r3, [r7, #12]
200171b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200171ba:	2b00      	cmp	r3, #0
200171bc:	d106      	bne.n	200171cc <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
200171be:	68fb      	ldr	r3, [r7, #12]
200171c0:	2200      	movs	r2, #0
200171c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
200171c6:	68f8      	ldr	r0, [r7, #12]
200171c8:	f7ea fcec 	bl	20001ba4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
200171cc:	68fb      	ldr	r3, [r7, #12]
200171ce:	2224      	movs	r2, #36	@ 0x24
200171d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
200171d4:	68fb      	ldr	r3, [r7, #12]
200171d6:	681b      	ldr	r3, [r3, #0]
200171d8:	681a      	ldr	r2, [r3, #0]
200171da:	68fb      	ldr	r3, [r7, #12]
200171dc:	681b      	ldr	r3, [r3, #0]
200171de:	f022 0201 	bic.w	r2, r2, #1
200171e2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
200171e4:	68fb      	ldr	r3, [r7, #12]
200171e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200171e8:	2b00      	cmp	r3, #0
200171ea:	d002      	beq.n	200171f2 <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
200171ec:	68f8      	ldr	r0, [r7, #12]
200171ee:	f7fe fa29 	bl	20015644 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
200171f2:	68f8      	ldr	r0, [r7, #12]
200171f4:	f7fe f884 	bl	20015300 <UART_SetConfig>
200171f8:	4603      	mov	r3, r0
200171fa:	2b01      	cmp	r3, #1
200171fc:	d101      	bne.n	20017202 <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
200171fe:	2301      	movs	r3, #1
20017200:	e031      	b.n	20017266 <HAL_RS485Ex_Init+0xca>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
20017202:	68fb      	ldr	r3, [r7, #12]
20017204:	681b      	ldr	r3, [r3, #0]
20017206:	689a      	ldr	r2, [r3, #8]
20017208:	68fb      	ldr	r3, [r7, #12]
2001720a:	681b      	ldr	r3, [r3, #0]
2001720c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
20017210:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
20017212:	68fb      	ldr	r3, [r7, #12]
20017214:	681b      	ldr	r3, [r3, #0]
20017216:	689b      	ldr	r3, [r3, #8]
20017218:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
2001721c:	68fb      	ldr	r3, [r7, #12]
2001721e:	681b      	ldr	r3, [r3, #0]
20017220:	68ba      	ldr	r2, [r7, #8]
20017222:	430a      	orrs	r2, r1
20017224:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
20017226:	687b      	ldr	r3, [r7, #4]
20017228:	055b      	lsls	r3, r3, #21
2001722a:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
2001722c:	683b      	ldr	r3, [r7, #0]
2001722e:	041b      	lsls	r3, r3, #16
20017230:	697a      	ldr	r2, [r7, #20]
20017232:	4313      	orrs	r3, r2
20017234:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
20017236:	68fb      	ldr	r3, [r7, #12]
20017238:	681b      	ldr	r3, [r3, #0]
2001723a:	681b      	ldr	r3, [r3, #0]
2001723c:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
20017240:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
20017244:	68fa      	ldr	r2, [r7, #12]
20017246:	6812      	ldr	r2, [r2, #0]
20017248:	6979      	ldr	r1, [r7, #20]
2001724a:	430b      	orrs	r3, r1
2001724c:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
2001724e:	68fb      	ldr	r3, [r7, #12]
20017250:	681b      	ldr	r3, [r3, #0]
20017252:	681a      	ldr	r2, [r3, #0]
20017254:	68fb      	ldr	r3, [r7, #12]
20017256:	681b      	ldr	r3, [r3, #0]
20017258:	f042 0201 	orr.w	r2, r2, #1
2001725c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
2001725e:	68f8      	ldr	r0, [r7, #12]
20017260:	f7fe fa92 	bl	20015788 <UART_CheckIdleState>
20017264:	4603      	mov	r3, r0
}
20017266:	4618      	mov	r0, r3
20017268:	3718      	adds	r7, #24
2001726a:	46bd      	mov	sp, r7
2001726c:	bd80      	pop	{r7, pc}

2001726e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
2001726e:	b480      	push	{r7}
20017270:	b083      	sub	sp, #12
20017272:	af00      	add	r7, sp, #0
20017274:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
20017276:	bf00      	nop
20017278:	370c      	adds	r7, #12
2001727a:	46bd      	mov	sp, r7
2001727c:	f85d 7b04 	ldr.w	r7, [sp], #4
20017280:	4770      	bx	lr

20017282 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
20017282:	b480      	push	{r7}
20017284:	b083      	sub	sp, #12
20017286:	af00      	add	r7, sp, #0
20017288:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
2001728a:	bf00      	nop
2001728c:	370c      	adds	r7, #12
2001728e:	46bd      	mov	sp, r7
20017290:	f85d 7b04 	ldr.w	r7, [sp], #4
20017294:	4770      	bx	lr

20017296 <HAL_MultiProcessorEx_AddressLength_Set>:
  *          @arg @ref UART_ADDRESS_DETECT_4B 4-bit long address
  *          @arg @ref UART_ADDRESS_DETECT_7B 6-, 7- or 8-bit long address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t AddressLength)
{
20017296:	b580      	push	{r7, lr}
20017298:	b082      	sub	sp, #8
2001729a:	af00      	add	r7, sp, #0
2001729c:	6078      	str	r0, [r7, #4]
2001729e:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
200172a0:	687b      	ldr	r3, [r7, #4]
200172a2:	2b00      	cmp	r3, #0
200172a4:	d101      	bne.n	200172aa <HAL_MultiProcessorEx_AddressLength_Set+0x14>
  {
    return HAL_ERROR;
200172a6:	2301      	movs	r3, #1
200172a8:	e021      	b.n	200172ee <HAL_MultiProcessorEx_AddressLength_Set+0x58>
  }

  /* Check the address length parameter */
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(AddressLength));

  huart->gState = HAL_UART_STATE_BUSY;
200172aa:	687b      	ldr	r3, [r7, #4]
200172ac:	2224      	movs	r2, #36	@ 0x24
200172ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
200172b2:	687b      	ldr	r3, [r7, #4]
200172b4:	681b      	ldr	r3, [r3, #0]
200172b6:	681a      	ldr	r2, [r3, #0]
200172b8:	687b      	ldr	r3, [r7, #4]
200172ba:	681b      	ldr	r3, [r3, #0]
200172bc:	f022 0201 	bic.w	r2, r2, #1
200172c0:	601a      	str	r2, [r3, #0]

  /* Set the address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
200172c2:	687b      	ldr	r3, [r7, #4]
200172c4:	681b      	ldr	r3, [r3, #0]
200172c6:	685b      	ldr	r3, [r3, #4]
200172c8:	f023 0110 	bic.w	r1, r3, #16
200172cc:	687b      	ldr	r3, [r7, #4]
200172ce:	681b      	ldr	r3, [r3, #0]
200172d0:	683a      	ldr	r2, [r7, #0]
200172d2:	430a      	orrs	r2, r1
200172d4:	605a      	str	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
200172d6:	687b      	ldr	r3, [r7, #4]
200172d8:	681b      	ldr	r3, [r3, #0]
200172da:	681a      	ldr	r2, [r3, #0]
200172dc:	687b      	ldr	r3, [r7, #4]
200172de:	681b      	ldr	r3, [r3, #0]
200172e0:	f042 0201 	orr.w	r2, r2, #1
200172e4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState to Ready */
  return (UART_CheckIdleState(huart));
200172e6:	6878      	ldr	r0, [r7, #4]
200172e8:	f7fe fa4e 	bl	20015788 <UART_CheckIdleState>
200172ec:	4603      	mov	r3, r0
}
200172ee:	4618      	mov	r0, r3
200172f0:	3708      	adds	r7, #8
200172f2:	46bd      	mov	sp, r7
200172f4:	bd80      	pop	{r7, pc}

200172f6 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_ADDRESS
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
200172f6:	b580      	push	{r7, lr}
200172f8:	b088      	sub	sp, #32
200172fa:	af02      	add	r7, sp, #8
200172fc:	60f8      	str	r0, [r7, #12]
200172fe:	1d3b      	adds	r3, r7, #4
20017300:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
20017304:	2300      	movs	r3, #0
20017306:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
20017308:	68fb      	ldr	r3, [r7, #12]
2001730a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
2001730e:	2b01      	cmp	r3, #1
20017310:	d101      	bne.n	20017316 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
20017312:	2302      	movs	r3, #2
20017314:	e03c      	b.n	20017390 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9a>
20017316:	68fb      	ldr	r3, [r7, #12]
20017318:	2201      	movs	r2, #1
2001731a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
2001731e:	68fb      	ldr	r3, [r7, #12]
20017320:	2224      	movs	r2, #36	@ 0x24
20017322:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
20017326:	68fb      	ldr	r3, [r7, #12]
20017328:	681b      	ldr	r3, [r3, #0]
2001732a:	681a      	ldr	r2, [r3, #0]
2001732c:	68fb      	ldr	r3, [r7, #12]
2001732e:	681b      	ldr	r3, [r3, #0]
20017330:	f022 0201 	bic.w	r2, r2, #1
20017334:	601a      	str	r2, [r3, #0]


  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
20017336:	687b      	ldr	r3, [r7, #4]
20017338:	2b00      	cmp	r3, #0
2001733a:	d105      	bne.n	20017348 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x52>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
2001733c:	1d3b      	adds	r3, r7, #4
2001733e:	e893 0006 	ldmia.w	r3, {r1, r2}
20017342:	68f8      	ldr	r0, [r7, #12]
20017344:	f000 fc14 	bl	20017b70 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
20017348:	68fb      	ldr	r3, [r7, #12]
2001734a:	681b      	ldr	r3, [r3, #0]
2001734c:	681a      	ldr	r2, [r3, #0]
2001734e:	68fb      	ldr	r3, [r7, #12]
20017350:	681b      	ldr	r3, [r3, #0]
20017352:	f042 0201 	orr.w	r2, r2, #1
20017356:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
20017358:	f7eb fad4 	bl	20002904 <HAL_GetTick>
2001735c:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
2001735e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
20017362:	9300      	str	r3, [sp, #0]
20017364:	693b      	ldr	r3, [r7, #16]
20017366:	2200      	movs	r2, #0
20017368:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
2001736c:	68f8      	ldr	r0, [r7, #12]
2001736e:	f7fe fab5 	bl	200158dc <UART_WaitOnFlagUntilTimeout>
20017372:	4603      	mov	r3, r0
20017374:	2b00      	cmp	r3, #0
20017376:	d002      	beq.n	2001737e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x88>
  {
    status = HAL_TIMEOUT;
20017378:	2303      	movs	r3, #3
2001737a:	75fb      	strb	r3, [r7, #23]
2001737c:	e003      	b.n	20017386 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x90>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
2001737e:	68fb      	ldr	r3, [r7, #12]
20017380:	2220      	movs	r2, #32
20017382:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
20017386:	68fb      	ldr	r3, [r7, #12]
20017388:	2200      	movs	r2, #0
2001738a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
2001738e:	7dfb      	ldrb	r3, [r7, #23]
}
20017390:	4618      	mov	r0, r3
20017392:	3718      	adds	r7, #24
20017394:	46bd      	mov	sp, r7
20017396:	bd80      	pop	{r7, pc}

20017398 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
20017398:	b480      	push	{r7}
2001739a:	b089      	sub	sp, #36	@ 0x24
2001739c:	af00      	add	r7, sp, #0
2001739e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
200173a0:	687b      	ldr	r3, [r7, #4]
200173a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200173a6:	2b01      	cmp	r3, #1
200173a8:	d101      	bne.n	200173ae <HAL_UARTEx_EnableStopMode+0x16>
200173aa:	2302      	movs	r3, #2
200173ac:	e021      	b.n	200173f2 <HAL_UARTEx_EnableStopMode+0x5a>
200173ae:	687b      	ldr	r3, [r7, #4]
200173b0:	2201      	movs	r2, #1
200173b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
200173b6:	687b      	ldr	r3, [r7, #4]
200173b8:	681b      	ldr	r3, [r3, #0]
200173ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200173bc:	68fb      	ldr	r3, [r7, #12]
200173be:	e853 3f00 	ldrex	r3, [r3]
200173c2:	60bb      	str	r3, [r7, #8]
   return(result);
200173c4:	68bb      	ldr	r3, [r7, #8]
200173c6:	f043 0302 	orr.w	r3, r3, #2
200173ca:	61fb      	str	r3, [r7, #28]
200173cc:	687b      	ldr	r3, [r7, #4]
200173ce:	681b      	ldr	r3, [r3, #0]
200173d0:	461a      	mov	r2, r3
200173d2:	69fb      	ldr	r3, [r7, #28]
200173d4:	61bb      	str	r3, [r7, #24]
200173d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200173d8:	6979      	ldr	r1, [r7, #20]
200173da:	69ba      	ldr	r2, [r7, #24]
200173dc:	e841 2300 	strex	r3, r2, [r1]
200173e0:	613b      	str	r3, [r7, #16]
   return(result);
200173e2:	693b      	ldr	r3, [r7, #16]
200173e4:	2b00      	cmp	r3, #0
200173e6:	d1e6      	bne.n	200173b6 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
200173e8:	687b      	ldr	r3, [r7, #4]
200173ea:	2200      	movs	r2, #0
200173ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200173f0:	2300      	movs	r3, #0
}
200173f2:	4618      	mov	r0, r3
200173f4:	3724      	adds	r7, #36	@ 0x24
200173f6:	46bd      	mov	sp, r7
200173f8:	f85d 7b04 	ldr.w	r7, [sp], #4
200173fc:	4770      	bx	lr

200173fe <HAL_UARTEx_DisableStopMode>:
  * @brief Disable UART Stop Mode.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart)
{
200173fe:	b480      	push	{r7}
20017400:	b089      	sub	sp, #36	@ 0x24
20017402:	af00      	add	r7, sp, #0
20017404:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
20017406:	687b      	ldr	r3, [r7, #4]
20017408:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
2001740c:	2b01      	cmp	r3, #1
2001740e:	d101      	bne.n	20017414 <HAL_UARTEx_DisableStopMode+0x16>
20017410:	2302      	movs	r3, #2
20017412:	e021      	b.n	20017458 <HAL_UARTEx_DisableStopMode+0x5a>
20017414:	687b      	ldr	r3, [r7, #4]
20017416:	2201      	movs	r2, #1
20017418:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Clear UESM bit */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
2001741c:	687b      	ldr	r3, [r7, #4]
2001741e:	681b      	ldr	r3, [r3, #0]
20017420:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20017422:	68fb      	ldr	r3, [r7, #12]
20017424:	e853 3f00 	ldrex	r3, [r3]
20017428:	60bb      	str	r3, [r7, #8]
   return(result);
2001742a:	68bb      	ldr	r3, [r7, #8]
2001742c:	f023 0302 	bic.w	r3, r3, #2
20017430:	61fb      	str	r3, [r7, #28]
20017432:	687b      	ldr	r3, [r7, #4]
20017434:	681b      	ldr	r3, [r3, #0]
20017436:	461a      	mov	r2, r3
20017438:	69fb      	ldr	r3, [r7, #28]
2001743a:	61bb      	str	r3, [r7, #24]
2001743c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001743e:	6979      	ldr	r1, [r7, #20]
20017440:	69ba      	ldr	r2, [r7, #24]
20017442:	e841 2300 	strex	r3, r2, [r1]
20017446:	613b      	str	r3, [r7, #16]
   return(result);
20017448:	693b      	ldr	r3, [r7, #16]
2001744a:	2b00      	cmp	r3, #0
2001744c:	d1e6      	bne.n	2001741c <HAL_UARTEx_DisableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
2001744e:	687b      	ldr	r3, [r7, #4]
20017450:	2200      	movs	r2, #0
20017452:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
20017456:	2300      	movs	r3, #0
}
20017458:	4618      	mov	r0, r3
2001745a:	3724      	adds	r7, #36	@ 0x24
2001745c:	46bd      	mov	sp, r7
2001745e:	f85d 7b04 	ldr.w	r7, [sp], #4
20017462:	4770      	bx	lr

20017464 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
20017464:	b580      	push	{r7, lr}
20017466:	b084      	sub	sp, #16
20017468:	af00      	add	r7, sp, #0
2001746a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
2001746c:	687b      	ldr	r3, [r7, #4]
2001746e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20017472:	2b01      	cmp	r3, #1
20017474:	d101      	bne.n	2001747a <HAL_UARTEx_EnableFifoMode+0x16>
20017476:	2302      	movs	r3, #2
20017478:	e02b      	b.n	200174d2 <HAL_UARTEx_EnableFifoMode+0x6e>
2001747a:	687b      	ldr	r3, [r7, #4]
2001747c:	2201      	movs	r2, #1
2001747e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
20017482:	687b      	ldr	r3, [r7, #4]
20017484:	2224      	movs	r2, #36	@ 0x24
20017486:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
2001748a:	687b      	ldr	r3, [r7, #4]
2001748c:	681b      	ldr	r3, [r3, #0]
2001748e:	681b      	ldr	r3, [r3, #0]
20017490:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
20017492:	687b      	ldr	r3, [r7, #4]
20017494:	681b      	ldr	r3, [r3, #0]
20017496:	681a      	ldr	r2, [r3, #0]
20017498:	687b      	ldr	r3, [r7, #4]
2001749a:	681b      	ldr	r3, [r3, #0]
2001749c:	f022 0201 	bic.w	r2, r2, #1
200174a0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
200174a2:	68fb      	ldr	r3, [r7, #12]
200174a4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
200174a8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
200174aa:	687b      	ldr	r3, [r7, #4]
200174ac:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
200174b0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
200174b2:	687b      	ldr	r3, [r7, #4]
200174b4:	681b      	ldr	r3, [r3, #0]
200174b6:	68fa      	ldr	r2, [r7, #12]
200174b8:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
200174ba:	6878      	ldr	r0, [r7, #4]
200174bc:	f000 fb7c 	bl	20017bb8 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
200174c0:	687b      	ldr	r3, [r7, #4]
200174c2:	2220      	movs	r2, #32
200174c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
200174c8:	687b      	ldr	r3, [r7, #4]
200174ca:	2200      	movs	r2, #0
200174cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200174d0:	2300      	movs	r3, #0
}
200174d2:	4618      	mov	r0, r3
200174d4:	3710      	adds	r7, #16
200174d6:	46bd      	mov	sp, r7
200174d8:	bd80      	pop	{r7, pc}

200174da <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
200174da:	b480      	push	{r7}
200174dc:	b085      	sub	sp, #20
200174de:	af00      	add	r7, sp, #0
200174e0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
200174e2:	687b      	ldr	r3, [r7, #4]
200174e4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200174e8:	2b01      	cmp	r3, #1
200174ea:	d101      	bne.n	200174f0 <HAL_UARTEx_DisableFifoMode+0x16>
200174ec:	2302      	movs	r3, #2
200174ee:	e027      	b.n	20017540 <HAL_UARTEx_DisableFifoMode+0x66>
200174f0:	687b      	ldr	r3, [r7, #4]
200174f2:	2201      	movs	r2, #1
200174f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
200174f8:	687b      	ldr	r3, [r7, #4]
200174fa:	2224      	movs	r2, #36	@ 0x24
200174fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
20017500:	687b      	ldr	r3, [r7, #4]
20017502:	681b      	ldr	r3, [r3, #0]
20017504:	681b      	ldr	r3, [r3, #0]
20017506:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
20017508:	687b      	ldr	r3, [r7, #4]
2001750a:	681b      	ldr	r3, [r3, #0]
2001750c:	681a      	ldr	r2, [r3, #0]
2001750e:	687b      	ldr	r3, [r7, #4]
20017510:	681b      	ldr	r3, [r3, #0]
20017512:	f022 0201 	bic.w	r2, r2, #1
20017516:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
20017518:	68fb      	ldr	r3, [r7, #12]
2001751a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
2001751e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
20017520:	687b      	ldr	r3, [r7, #4]
20017522:	2200      	movs	r2, #0
20017524:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
20017526:	687b      	ldr	r3, [r7, #4]
20017528:	681b      	ldr	r3, [r3, #0]
2001752a:	68fa      	ldr	r2, [r7, #12]
2001752c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
2001752e:	687b      	ldr	r3, [r7, #4]
20017530:	2220      	movs	r2, #32
20017532:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
20017536:	687b      	ldr	r3, [r7, #4]
20017538:	2200      	movs	r2, #0
2001753a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2001753e:	2300      	movs	r3, #0
}
20017540:	4618      	mov	r0, r3
20017542:	3714      	adds	r7, #20
20017544:	46bd      	mov	sp, r7
20017546:	f85d 7b04 	ldr.w	r7, [sp], #4
2001754a:	4770      	bx	lr

2001754c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
2001754c:	b580      	push	{r7, lr}
2001754e:	b084      	sub	sp, #16
20017550:	af00      	add	r7, sp, #0
20017552:	6078      	str	r0, [r7, #4]
20017554:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
20017556:	687b      	ldr	r3, [r7, #4]
20017558:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
2001755c:	2b01      	cmp	r3, #1
2001755e:	d101      	bne.n	20017564 <HAL_UARTEx_SetTxFifoThreshold+0x18>
20017560:	2302      	movs	r3, #2
20017562:	e02d      	b.n	200175c0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
20017564:	687b      	ldr	r3, [r7, #4]
20017566:	2201      	movs	r2, #1
20017568:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
2001756c:	687b      	ldr	r3, [r7, #4]
2001756e:	2224      	movs	r2, #36	@ 0x24
20017570:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
20017574:	687b      	ldr	r3, [r7, #4]
20017576:	681b      	ldr	r3, [r3, #0]
20017578:	681b      	ldr	r3, [r3, #0]
2001757a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
2001757c:	687b      	ldr	r3, [r7, #4]
2001757e:	681b      	ldr	r3, [r3, #0]
20017580:	681a      	ldr	r2, [r3, #0]
20017582:	687b      	ldr	r3, [r7, #4]
20017584:	681b      	ldr	r3, [r3, #0]
20017586:	f022 0201 	bic.w	r2, r2, #1
2001758a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
2001758c:	687b      	ldr	r3, [r7, #4]
2001758e:	681b      	ldr	r3, [r3, #0]
20017590:	689b      	ldr	r3, [r3, #8]
20017592:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
20017596:	687b      	ldr	r3, [r7, #4]
20017598:	681b      	ldr	r3, [r3, #0]
2001759a:	683a      	ldr	r2, [r7, #0]
2001759c:	430a      	orrs	r2, r1
2001759e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
200175a0:	6878      	ldr	r0, [r7, #4]
200175a2:	f000 fb09 	bl	20017bb8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
200175a6:	687b      	ldr	r3, [r7, #4]
200175a8:	681b      	ldr	r3, [r3, #0]
200175aa:	68fa      	ldr	r2, [r7, #12]
200175ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
200175ae:	687b      	ldr	r3, [r7, #4]
200175b0:	2220      	movs	r2, #32
200175b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
200175b6:	687b      	ldr	r3, [r7, #4]
200175b8:	2200      	movs	r2, #0
200175ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200175be:	2300      	movs	r3, #0
}
200175c0:	4618      	mov	r0, r3
200175c2:	3710      	adds	r7, #16
200175c4:	46bd      	mov	sp, r7
200175c6:	bd80      	pop	{r7, pc}

200175c8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
200175c8:	b580      	push	{r7, lr}
200175ca:	b084      	sub	sp, #16
200175cc:	af00      	add	r7, sp, #0
200175ce:	6078      	str	r0, [r7, #4]
200175d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
200175d2:	687b      	ldr	r3, [r7, #4]
200175d4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200175d8:	2b01      	cmp	r3, #1
200175da:	d101      	bne.n	200175e0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
200175dc:	2302      	movs	r3, #2
200175de:	e02d      	b.n	2001763c <HAL_UARTEx_SetRxFifoThreshold+0x74>
200175e0:	687b      	ldr	r3, [r7, #4]
200175e2:	2201      	movs	r2, #1
200175e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
200175e8:	687b      	ldr	r3, [r7, #4]
200175ea:	2224      	movs	r2, #36	@ 0x24
200175ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
200175f0:	687b      	ldr	r3, [r7, #4]
200175f2:	681b      	ldr	r3, [r3, #0]
200175f4:	681b      	ldr	r3, [r3, #0]
200175f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
200175f8:	687b      	ldr	r3, [r7, #4]
200175fa:	681b      	ldr	r3, [r3, #0]
200175fc:	681a      	ldr	r2, [r3, #0]
200175fe:	687b      	ldr	r3, [r7, #4]
20017600:	681b      	ldr	r3, [r3, #0]
20017602:	f022 0201 	bic.w	r2, r2, #1
20017606:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
20017608:	687b      	ldr	r3, [r7, #4]
2001760a:	681b      	ldr	r3, [r3, #0]
2001760c:	689b      	ldr	r3, [r3, #8]
2001760e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
20017612:	687b      	ldr	r3, [r7, #4]
20017614:	681b      	ldr	r3, [r3, #0]
20017616:	683a      	ldr	r2, [r7, #0]
20017618:	430a      	orrs	r2, r1
2001761a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
2001761c:	6878      	ldr	r0, [r7, #4]
2001761e:	f000 facb 	bl	20017bb8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
20017622:	687b      	ldr	r3, [r7, #4]
20017624:	681b      	ldr	r3, [r3, #0]
20017626:	68fa      	ldr	r2, [r7, #12]
20017628:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
2001762a:	687b      	ldr	r3, [r7, #4]
2001762c:	2220      	movs	r2, #32
2001762e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
20017632:	687b      	ldr	r3, [r7, #4]
20017634:	2200      	movs	r2, #0
20017636:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2001763a:	2300      	movs	r3, #0
}
2001763c:	4618      	mov	r0, r3
2001763e:	3710      	adds	r7, #16
20017640:	46bd      	mov	sp, r7
20017642:	bd80      	pop	{r7, pc}

20017644 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
20017644:	b580      	push	{r7, lr}
20017646:	b088      	sub	sp, #32
20017648:	af00      	add	r7, sp, #0
2001764a:	60f8      	str	r0, [r7, #12]
2001764c:	60b9      	str	r1, [r7, #8]
2001764e:	603b      	str	r3, [r7, #0]
20017650:	4613      	mov	r3, r2
20017652:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
20017654:	68fb      	ldr	r3, [r7, #12]
20017656:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2001765a:	2b20      	cmp	r3, #32
2001765c:	f040 80fe 	bne.w	2001785c <HAL_UARTEx_ReceiveToIdle+0x218>
  {
    if ((pData == NULL) || (Size == 0U))
20017660:	68bb      	ldr	r3, [r7, #8]
20017662:	2b00      	cmp	r3, #0
20017664:	d002      	beq.n	2001766c <HAL_UARTEx_ReceiveToIdle+0x28>
20017666:	88fb      	ldrh	r3, [r7, #6]
20017668:	2b00      	cmp	r3, #0
2001766a:	d101      	bne.n	20017670 <HAL_UARTEx_ReceiveToIdle+0x2c>
    {
      return  HAL_ERROR;
2001766c:	2301      	movs	r3, #1
2001766e:	e0f6      	b.n	2001785e <HAL_UARTEx_ReceiveToIdle+0x21a>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20017670:	68fb      	ldr	r3, [r7, #12]
20017672:	681b      	ldr	r3, [r3, #0]
20017674:	689b      	ldr	r3, [r3, #8]
20017676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2001767a:	2b40      	cmp	r3, #64	@ 0x40
2001767c:	d107      	bne.n	2001768e <HAL_UARTEx_ReceiveToIdle+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
2001767e:	68fb      	ldr	r3, [r7, #12]
20017680:	681b      	ldr	r3, [r3, #0]
20017682:	689a      	ldr	r2, [r3, #8]
20017684:	68fb      	ldr	r3, [r7, #12]
20017686:	681b      	ldr	r3, [r3, #0]
20017688:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
2001768c:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
2001768e:	68fb      	ldr	r3, [r7, #12]
20017690:	2200      	movs	r2, #0
20017692:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
20017696:	68fb      	ldr	r3, [r7, #12]
20017698:	2222      	movs	r2, #34	@ 0x22
2001769a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
2001769e:	68fb      	ldr	r3, [r7, #12]
200176a0:	2201      	movs	r2, #1
200176a2:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
200176a4:	68fb      	ldr	r3, [r7, #12]
200176a6:	2200      	movs	r2, #0
200176a8:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
200176aa:	f7eb f92b 	bl	20002904 <HAL_GetTick>
200176ae:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
200176b0:	68fb      	ldr	r3, [r7, #12]
200176b2:	88fa      	ldrh	r2, [r7, #6]
200176b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
200176b8:	68fb      	ldr	r3, [r7, #12]
200176ba:	88fa      	ldrh	r2, [r7, #6]
200176bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
200176c0:	68fb      	ldr	r3, [r7, #12]
200176c2:	689b      	ldr	r3, [r3, #8]
200176c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200176c8:	d10e      	bne.n	200176e8 <HAL_UARTEx_ReceiveToIdle+0xa4>
200176ca:	68fb      	ldr	r3, [r7, #12]
200176cc:	691b      	ldr	r3, [r3, #16]
200176ce:	2b00      	cmp	r3, #0
200176d0:	d105      	bne.n	200176de <HAL_UARTEx_ReceiveToIdle+0x9a>
200176d2:	68fb      	ldr	r3, [r7, #12]
200176d4:	f240 12ff 	movw	r2, #511	@ 0x1ff
200176d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200176dc:	e02d      	b.n	2001773a <HAL_UARTEx_ReceiveToIdle+0xf6>
200176de:	68fb      	ldr	r3, [r7, #12]
200176e0:	22ff      	movs	r2, #255	@ 0xff
200176e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200176e6:	e028      	b.n	2001773a <HAL_UARTEx_ReceiveToIdle+0xf6>
200176e8:	68fb      	ldr	r3, [r7, #12]
200176ea:	689b      	ldr	r3, [r3, #8]
200176ec:	2b00      	cmp	r3, #0
200176ee:	d10d      	bne.n	2001770c <HAL_UARTEx_ReceiveToIdle+0xc8>
200176f0:	68fb      	ldr	r3, [r7, #12]
200176f2:	691b      	ldr	r3, [r3, #16]
200176f4:	2b00      	cmp	r3, #0
200176f6:	d104      	bne.n	20017702 <HAL_UARTEx_ReceiveToIdle+0xbe>
200176f8:	68fb      	ldr	r3, [r7, #12]
200176fa:	22ff      	movs	r2, #255	@ 0xff
200176fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20017700:	e01b      	b.n	2001773a <HAL_UARTEx_ReceiveToIdle+0xf6>
20017702:	68fb      	ldr	r3, [r7, #12]
20017704:	227f      	movs	r2, #127	@ 0x7f
20017706:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
2001770a:	e016      	b.n	2001773a <HAL_UARTEx_ReceiveToIdle+0xf6>
2001770c:	68fb      	ldr	r3, [r7, #12]
2001770e:	689b      	ldr	r3, [r3, #8]
20017710:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20017714:	d10d      	bne.n	20017732 <HAL_UARTEx_ReceiveToIdle+0xee>
20017716:	68fb      	ldr	r3, [r7, #12]
20017718:	691b      	ldr	r3, [r3, #16]
2001771a:	2b00      	cmp	r3, #0
2001771c:	d104      	bne.n	20017728 <HAL_UARTEx_ReceiveToIdle+0xe4>
2001771e:	68fb      	ldr	r3, [r7, #12]
20017720:	227f      	movs	r2, #127	@ 0x7f
20017722:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20017726:	e008      	b.n	2001773a <HAL_UARTEx_ReceiveToIdle+0xf6>
20017728:	68fb      	ldr	r3, [r7, #12]
2001772a:	223f      	movs	r2, #63	@ 0x3f
2001772c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20017730:	e003      	b.n	2001773a <HAL_UARTEx_ReceiveToIdle+0xf6>
20017732:	68fb      	ldr	r3, [r7, #12]
20017734:	2200      	movs	r2, #0
20017736:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
2001773a:	68fb      	ldr	r3, [r7, #12]
2001773c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
20017740:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20017742:	68fb      	ldr	r3, [r7, #12]
20017744:	689b      	ldr	r3, [r3, #8]
20017746:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2001774a:	d108      	bne.n	2001775e <HAL_UARTEx_ReceiveToIdle+0x11a>
2001774c:	68fb      	ldr	r3, [r7, #12]
2001774e:	691b      	ldr	r3, [r3, #16]
20017750:	2b00      	cmp	r3, #0
20017752:	d104      	bne.n	2001775e <HAL_UARTEx_ReceiveToIdle+0x11a>
    {
      pdata8bits  = NULL;
20017754:	2300      	movs	r3, #0
20017756:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
20017758:	68bb      	ldr	r3, [r7, #8]
2001775a:	61bb      	str	r3, [r7, #24]
2001775c:	e003      	b.n	20017766 <HAL_UARTEx_ReceiveToIdle+0x122>
    }
    else
    {
      pdata8bits  = pData;
2001775e:	68bb      	ldr	r3, [r7, #8]
20017760:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
20017762:	2300      	movs	r3, #0
20017764:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
20017766:	683b      	ldr	r3, [r7, #0]
20017768:	2200      	movs	r2, #0
2001776a:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
2001776c:	e05f      	b.n	2001782e <HAL_UARTEx_ReceiveToIdle+0x1ea>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
2001776e:	68fb      	ldr	r3, [r7, #12]
20017770:	681b      	ldr	r3, [r3, #0]
20017772:	69db      	ldr	r3, [r3, #28]
20017774:	f003 0310 	and.w	r3, r3, #16
20017778:	2b10      	cmp	r3, #16
2001777a:	d110      	bne.n	2001779e <HAL_UARTEx_ReceiveToIdle+0x15a>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
2001777c:	68fb      	ldr	r3, [r7, #12]
2001777e:	681b      	ldr	r3, [r3, #0]
20017780:	2210      	movs	r2, #16
20017782:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
20017784:	683b      	ldr	r3, [r7, #0]
20017786:	881b      	ldrh	r3, [r3, #0]
20017788:	2b00      	cmp	r3, #0
2001778a:	d008      	beq.n	2001779e <HAL_UARTEx_ReceiveToIdle+0x15a>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
2001778c:	68fb      	ldr	r3, [r7, #12]
2001778e:	2202      	movs	r2, #2
20017790:	671a      	str	r2, [r3, #112]	@ 0x70
          huart->RxState = HAL_UART_STATE_READY;
20017792:	68fb      	ldr	r3, [r7, #12]
20017794:	2220      	movs	r2, #32
20017796:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_OK;
2001779a:	2300      	movs	r3, #0
2001779c:	e05f      	b.n	2001785e <HAL_UARTEx_ReceiveToIdle+0x21a>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
2001779e:	68fb      	ldr	r3, [r7, #12]
200177a0:	681b      	ldr	r3, [r3, #0]
200177a2:	69db      	ldr	r3, [r3, #28]
200177a4:	f003 0320 	and.w	r3, r3, #32
200177a8:	2b20      	cmp	r3, #32
200177aa:	d12b      	bne.n	20017804 <HAL_UARTEx_ReceiveToIdle+0x1c0>
      {
        if (pdata8bits == NULL)
200177ac:	69fb      	ldr	r3, [r7, #28]
200177ae:	2b00      	cmp	r3, #0
200177b0:	d10c      	bne.n	200177cc <HAL_UARTEx_ReceiveToIdle+0x188>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
200177b2:	68fb      	ldr	r3, [r7, #12]
200177b4:	681b      	ldr	r3, [r3, #0]
200177b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200177b8:	b29a      	uxth	r2, r3
200177ba:	8a7b      	ldrh	r3, [r7, #18]
200177bc:	4013      	ands	r3, r2
200177be:	b29a      	uxth	r2, r3
200177c0:	69bb      	ldr	r3, [r7, #24]
200177c2:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
200177c4:	69bb      	ldr	r3, [r7, #24]
200177c6:	3302      	adds	r3, #2
200177c8:	61bb      	str	r3, [r7, #24]
200177ca:	e00c      	b.n	200177e6 <HAL_UARTEx_ReceiveToIdle+0x1a2>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
200177cc:	68fb      	ldr	r3, [r7, #12]
200177ce:	681b      	ldr	r3, [r3, #0]
200177d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200177d2:	b2da      	uxtb	r2, r3
200177d4:	8a7b      	ldrh	r3, [r7, #18]
200177d6:	b2db      	uxtb	r3, r3
200177d8:	4013      	ands	r3, r2
200177da:	b2da      	uxtb	r2, r3
200177dc:	69fb      	ldr	r3, [r7, #28]
200177de:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
200177e0:	69fb      	ldr	r3, [r7, #28]
200177e2:	3301      	adds	r3, #1
200177e4:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
200177e6:	683b      	ldr	r3, [r7, #0]
200177e8:	881b      	ldrh	r3, [r3, #0]
200177ea:	3301      	adds	r3, #1
200177ec:	b29a      	uxth	r2, r3
200177ee:	683b      	ldr	r3, [r7, #0]
200177f0:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
200177f2:	68fb      	ldr	r3, [r7, #12]
200177f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
200177f8:	b29b      	uxth	r3, r3
200177fa:	3b01      	subs	r3, #1
200177fc:	b29a      	uxth	r2, r3
200177fe:	68fb      	ldr	r3, [r7, #12]
20017800:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
20017804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20017806:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
2001780a:	d010      	beq.n	2001782e <HAL_UARTEx_ReceiveToIdle+0x1ea>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
2001780c:	f7eb f87a 	bl	20002904 <HAL_GetTick>
20017810:	4602      	mov	r2, r0
20017812:	697b      	ldr	r3, [r7, #20]
20017814:	1ad3      	subs	r3, r2, r3
20017816:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20017818:	429a      	cmp	r2, r3
2001781a:	d302      	bcc.n	20017822 <HAL_UARTEx_ReceiveToIdle+0x1de>
2001781c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001781e:	2b00      	cmp	r3, #0
20017820:	d105      	bne.n	2001782e <HAL_UARTEx_ReceiveToIdle+0x1ea>
        {
          huart->RxState = HAL_UART_STATE_READY;
20017822:	68fb      	ldr	r3, [r7, #12]
20017824:	2220      	movs	r2, #32
20017826:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_TIMEOUT;
2001782a:	2303      	movs	r3, #3
2001782c:	e017      	b.n	2001785e <HAL_UARTEx_ReceiveToIdle+0x21a>
    while (huart->RxXferCount > 0U)
2001782e:	68fb      	ldr	r3, [r7, #12]
20017830:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20017834:	b29b      	uxth	r3, r3
20017836:	2b00      	cmp	r3, #0
20017838:	d199      	bne.n	2001776e <HAL_UARTEx_ReceiveToIdle+0x12a>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
2001783a:	68fb      	ldr	r3, [r7, #12]
2001783c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
20017840:	68fb      	ldr	r3, [r7, #12]
20017842:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20017846:	b29b      	uxth	r3, r3
20017848:	1ad3      	subs	r3, r2, r3
2001784a:	b29a      	uxth	r2, r3
2001784c:	683b      	ldr	r3, [r7, #0]
2001784e:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
20017850:	68fb      	ldr	r3, [r7, #12]
20017852:	2220      	movs	r2, #32
20017854:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
20017858:	2300      	movs	r3, #0
2001785a:	e000      	b.n	2001785e <HAL_UARTEx_ReceiveToIdle+0x21a>
  }
  else
  {
    return HAL_BUSY;
2001785c:	2302      	movs	r3, #2
  }
}
2001785e:	4618      	mov	r0, r3
20017860:	3720      	adds	r7, #32
20017862:	46bd      	mov	sp, r7
20017864:	bd80      	pop	{r7, pc}

20017866 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
20017866:	b580      	push	{r7, lr}
20017868:	b08c      	sub	sp, #48	@ 0x30
2001786a:	af00      	add	r7, sp, #0
2001786c:	60f8      	str	r0, [r7, #12]
2001786e:	60b9      	str	r1, [r7, #8]
20017870:	4613      	mov	r3, r2
20017872:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
20017874:	2300      	movs	r3, #0
20017876:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
2001787a:	68fb      	ldr	r3, [r7, #12]
2001787c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20017880:	2b20      	cmp	r3, #32
20017882:	d14a      	bne.n	2001791a <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
20017884:	68bb      	ldr	r3, [r7, #8]
20017886:	2b00      	cmp	r3, #0
20017888:	d002      	beq.n	20017890 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
2001788a:	88fb      	ldrh	r3, [r7, #6]
2001788c:	2b00      	cmp	r3, #0
2001788e:	d101      	bne.n	20017894 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
20017890:	2301      	movs	r3, #1
20017892:	e043      	b.n	2001791c <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20017894:	68fb      	ldr	r3, [r7, #12]
20017896:	681b      	ldr	r3, [r3, #0]
20017898:	689b      	ldr	r3, [r3, #8]
2001789a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2001789e:	2b40      	cmp	r3, #64	@ 0x40
200178a0:	d107      	bne.n	200178b2 <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
200178a2:	68fb      	ldr	r3, [r7, #12]
200178a4:	681b      	ldr	r3, [r3, #0]
200178a6:	689a      	ldr	r2, [r3, #8]
200178a8:	68fb      	ldr	r3, [r7, #12]
200178aa:	681b      	ldr	r3, [r3, #0]
200178ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
200178b0:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
200178b2:	68fb      	ldr	r3, [r7, #12]
200178b4:	2201      	movs	r2, #1
200178b6:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
200178b8:	68fb      	ldr	r3, [r7, #12]
200178ba:	2200      	movs	r2, #0
200178bc:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
200178be:	88fb      	ldrh	r3, [r7, #6]
200178c0:	461a      	mov	r2, r3
200178c2:	68b9      	ldr	r1, [r7, #8]
200178c4:	68f8      	ldr	r0, [r7, #12]
200178c6:	f7fe f877 	bl	200159b8 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
200178ca:	68fb      	ldr	r3, [r7, #12]
200178cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200178ce:	2b01      	cmp	r3, #1
200178d0:	d11d      	bne.n	2001790e <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
200178d2:	68fb      	ldr	r3, [r7, #12]
200178d4:	681b      	ldr	r3, [r3, #0]
200178d6:	2210      	movs	r2, #16
200178d8:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
200178da:	68fb      	ldr	r3, [r7, #12]
200178dc:	681b      	ldr	r3, [r3, #0]
200178de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200178e0:	69bb      	ldr	r3, [r7, #24]
200178e2:	e853 3f00 	ldrex	r3, [r3]
200178e6:	617b      	str	r3, [r7, #20]
   return(result);
200178e8:	697b      	ldr	r3, [r7, #20]
200178ea:	f043 0310 	orr.w	r3, r3, #16
200178ee:	62bb      	str	r3, [r7, #40]	@ 0x28
200178f0:	68fb      	ldr	r3, [r7, #12]
200178f2:	681b      	ldr	r3, [r3, #0]
200178f4:	461a      	mov	r2, r3
200178f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200178f8:	627b      	str	r3, [r7, #36]	@ 0x24
200178fa:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200178fc:	6a39      	ldr	r1, [r7, #32]
200178fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20017900:	e841 2300 	strex	r3, r2, [r1]
20017904:	61fb      	str	r3, [r7, #28]
   return(result);
20017906:	69fb      	ldr	r3, [r7, #28]
20017908:	2b00      	cmp	r3, #0
2001790a:	d1e6      	bne.n	200178da <HAL_UARTEx_ReceiveToIdle_IT+0x74>
2001790c:	e002      	b.n	20017914 <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
2001790e:	2301      	movs	r3, #1
20017910:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
20017914:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
20017918:	e000      	b.n	2001791c <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
2001791a:	2302      	movs	r3, #2
  }
}
2001791c:	4618      	mov	r0, r3
2001791e:	3730      	adds	r7, #48	@ 0x30
20017920:	46bd      	mov	sp, r7
20017922:	bd80      	pop	{r7, pc}

20017924 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
20017924:	b580      	push	{r7, lr}
20017926:	b08c      	sub	sp, #48	@ 0x30
20017928:	af00      	add	r7, sp, #0
2001792a:	60f8      	str	r0, [r7, #12]
2001792c:	60b9      	str	r1, [r7, #8]
2001792e:	4613      	mov	r3, r2
20017930:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
20017932:	68fb      	ldr	r3, [r7, #12]
20017934:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20017938:	2b20      	cmp	r3, #32
2001793a:	d142      	bne.n	200179c2 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
2001793c:	68bb      	ldr	r3, [r7, #8]
2001793e:	2b00      	cmp	r3, #0
20017940:	d002      	beq.n	20017948 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
20017942:	88fb      	ldrh	r3, [r7, #6]
20017944:	2b00      	cmp	r3, #0
20017946:	d101      	bne.n	2001794c <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
20017948:	2301      	movs	r3, #1
2001794a:	e03b      	b.n	200179c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
2001794c:	68fb      	ldr	r3, [r7, #12]
2001794e:	2201      	movs	r2, #1
20017950:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
20017952:	68fb      	ldr	r3, [r7, #12]
20017954:	2200      	movs	r2, #0
20017956:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
20017958:	88fb      	ldrh	r3, [r7, #6]
2001795a:	461a      	mov	r2, r3
2001795c:	68b9      	ldr	r1, [r7, #8]
2001795e:	68f8      	ldr	r0, [r7, #12]
20017960:	f7fe f94c 	bl	20015bfc <UART_Start_Receive_DMA>
20017964:	4603      	mov	r3, r0
20017966:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
2001796a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
2001796e:	2b00      	cmp	r3, #0
20017970:	d124      	bne.n	200179bc <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20017972:	68fb      	ldr	r3, [r7, #12]
20017974:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20017976:	2b01      	cmp	r3, #1
20017978:	d11d      	bne.n	200179b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
2001797a:	68fb      	ldr	r3, [r7, #12]
2001797c:	681b      	ldr	r3, [r3, #0]
2001797e:	2210      	movs	r2, #16
20017980:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20017982:	68fb      	ldr	r3, [r7, #12]
20017984:	681b      	ldr	r3, [r3, #0]
20017986:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20017988:	69bb      	ldr	r3, [r7, #24]
2001798a:	e853 3f00 	ldrex	r3, [r3]
2001798e:	617b      	str	r3, [r7, #20]
   return(result);
20017990:	697b      	ldr	r3, [r7, #20]
20017992:	f043 0310 	orr.w	r3, r3, #16
20017996:	62bb      	str	r3, [r7, #40]	@ 0x28
20017998:	68fb      	ldr	r3, [r7, #12]
2001799a:	681b      	ldr	r3, [r3, #0]
2001799c:	461a      	mov	r2, r3
2001799e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200179a0:	627b      	str	r3, [r7, #36]	@ 0x24
200179a2:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200179a4:	6a39      	ldr	r1, [r7, #32]
200179a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
200179a8:	e841 2300 	strex	r3, r2, [r1]
200179ac:	61fb      	str	r3, [r7, #28]
   return(result);
200179ae:	69fb      	ldr	r3, [r7, #28]
200179b0:	2b00      	cmp	r3, #0
200179b2:	d1e6      	bne.n	20017982 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
200179b4:	e002      	b.n	200179bc <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
200179b6:	2301      	movs	r3, #1
200179b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
200179bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
200179c0:	e000      	b.n	200179c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
200179c2:	2302      	movs	r3, #2
  }
}
200179c4:	4618      	mov	r0, r3
200179c6:	3730      	adds	r7, #48	@ 0x30
200179c8:	46bd      	mov	sp, r7
200179ca:	bd80      	pop	{r7, pc}

200179cc <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (return vale will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(const UART_HandleTypeDef *huart)
{
200179cc:	b480      	push	{r7}
200179ce:	b083      	sub	sp, #12
200179d0:	af00      	add	r7, sp, #0
200179d2:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return (huart->RxEventType);
200179d4:	687b      	ldr	r3, [r7, #4]
200179d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
}
200179d8:	4618      	mov	r0, r3
200179da:	370c      	adds	r7, #12
200179dc:	46bd      	mov	sp, r7
200179de:	f85d 7b04 	ldr.w	r7, [sp], #4
200179e2:	4770      	bx	lr

200179e4 <HAL_UARTEx_SetConfigAutonomousMode>:
  * @param sConfig   Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetConfigAutonomousMode(UART_HandleTypeDef *huart,
                                                     const UART_AutonomousModeConfTypeDef *sConfig)
{
200179e4:	b480      	push	{r7}
200179e6:	b085      	sub	sp, #20
200179e8:	af00      	add	r7, sp, #0
200179ea:	6078      	str	r0, [r7, #4]
200179ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  if (huart->gState == HAL_UART_STATE_READY)
200179ee:	687b      	ldr	r3, [r7, #4]
200179f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200179f4:	2b20      	cmp	r3, #32
200179f6:	d14c      	bne.n	20017a92 <HAL_UARTEx_SetConfigAutonomousMode+0xae>
  {
    /* Check the parameters */
    assert_param(IS_UART_TRIGGER_POLARITY(sConfig->TriggerPolarity));
    assert_param(IS_UART_IDLE_FRAME_TRANSMIT(sConfig->IdleFrame));
    assert_param(IS_UART_TX_DATA_SIZE(sConfig->DataSize));
    if (IS_LPUART_INSTANCE(huart->Instance))
200179f8:	687b      	ldr	r3, [r7, #4]
200179fa:	681b      	ldr	r3, [r3, #0]
200179fc:	4a28      	ldr	r2, [pc, #160]	@ (20017aa0 <HAL_UARTEx_SetConfigAutonomousMode+0xbc>)
200179fe:	4293      	cmp	r3, r2
    {
      assert_param(IS_UART_TRIGGER_SELECTION(sConfig->TriggerSelection));
    }

    /* Process Locked */
    __HAL_LOCK(huart);
20017a00:	687b      	ldr	r3, [r7, #4]
20017a02:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20017a06:	2b01      	cmp	r3, #1
20017a08:	d101      	bne.n	20017a0e <HAL_UARTEx_SetConfigAutonomousMode+0x2a>
20017a0a:	2302      	movs	r3, #2
20017a0c:	e042      	b.n	20017a94 <HAL_UARTEx_SetConfigAutonomousMode+0xb0>
20017a0e:	687b      	ldr	r3, [r7, #4]
20017a10:	2201      	movs	r2, #1
20017a12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    huart->gState = HAL_UART_STATE_BUSY;
20017a16:	687b      	ldr	r3, [r7, #4]
20017a18:	2224      	movs	r2, #36	@ 0x24
20017a1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Disable UART */
    __HAL_UART_DISABLE(huart);
20017a1e:	687b      	ldr	r3, [r7, #4]
20017a20:	681b      	ldr	r3, [r3, #0]
20017a22:	681a      	ldr	r2, [r3, #0]
20017a24:	687b      	ldr	r3, [r7, #4]
20017a26:	681b      	ldr	r3, [r3, #0]
20017a28:	f022 0201 	bic.w	r2, r2, #1
20017a2c:	601a      	str	r2, [r3, #0]

    /* Disable Transmitter */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_TE);
20017a2e:	687b      	ldr	r3, [r7, #4]
20017a30:	681b      	ldr	r3, [r3, #0]
20017a32:	681a      	ldr	r2, [r3, #0]
20017a34:	687b      	ldr	r3, [r7, #4]
20017a36:	681b      	ldr	r3, [r3, #0]
20017a38:	f022 0208 	bic.w	r2, r2, #8
20017a3c:	601a      	str	r2, [r3, #0]

    /* Clear AUTOCR register */
    CLEAR_REG(huart->Instance->AUTOCR);
20017a3e:	687b      	ldr	r3, [r7, #4]
20017a40:	681b      	ldr	r3, [r3, #0]
20017a42:	2200      	movs	r2, #0
20017a44:	631a      	str	r2, [r3, #48]	@ 0x30

    /* UART AUTOCR Configuration */
    tmpreg = ((sConfig->DataSize << USART_AUTOCR_TDN_Pos) | (sConfig->TriggerPolarity) | \
20017a46:	683b      	ldr	r3, [r7, #0]
20017a48:	68da      	ldr	r2, [r3, #12]
20017a4a:	683b      	ldr	r3, [r7, #0]
20017a4c:	689b      	ldr	r3, [r3, #8]
20017a4e:	431a      	orrs	r2, r3
              (sConfig->AutonomousModeState) | (sConfig->IdleFrame) | \
20017a50:	683b      	ldr	r3, [r7, #0]
20017a52:	681b      	ldr	r3, [r3, #0]
    tmpreg = ((sConfig->DataSize << USART_AUTOCR_TDN_Pos) | (sConfig->TriggerPolarity) | \
20017a54:	431a      	orrs	r2, r3
              (sConfig->AutonomousModeState) | (sConfig->IdleFrame) | \
20017a56:	683b      	ldr	r3, [r7, #0]
20017a58:	691b      	ldr	r3, [r3, #16]
20017a5a:	431a      	orrs	r2, r3
              (sConfig->TriggerSelection << USART_AUTOCR_TRIGSEL_Pos));
20017a5c:	683b      	ldr	r3, [r7, #0]
20017a5e:	685b      	ldr	r3, [r3, #4]
20017a60:	04db      	lsls	r3, r3, #19
    tmpreg = ((sConfig->DataSize << USART_AUTOCR_TDN_Pos) | (sConfig->TriggerPolarity) | \
20017a62:	4313      	orrs	r3, r2
20017a64:	60fb      	str	r3, [r7, #12]

    WRITE_REG(huart->Instance->AUTOCR, tmpreg);
20017a66:	687b      	ldr	r3, [r7, #4]
20017a68:	681b      	ldr	r3, [r3, #0]
20017a6a:	68fa      	ldr	r2, [r7, #12]
20017a6c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Enable UART */
    __HAL_UART_ENABLE(huart);
20017a6e:	687b      	ldr	r3, [r7, #4]
20017a70:	681b      	ldr	r3, [r3, #0]
20017a72:	681a      	ldr	r2, [r3, #0]
20017a74:	687b      	ldr	r3, [r7, #4]
20017a76:	681b      	ldr	r3, [r3, #0]
20017a78:	f042 0201 	orr.w	r2, r2, #1
20017a7c:	601a      	str	r2, [r3, #0]

    huart->gState = HAL_UART_STATE_READY;
20017a7e:	687b      	ldr	r3, [r7, #4]
20017a80:	2220      	movs	r2, #32
20017a82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
20017a86:	687b      	ldr	r3, [r7, #4]
20017a88:	2200      	movs	r2, #0
20017a8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
20017a8e:	2300      	movs	r3, #0
20017a90:	e000      	b.n	20017a94 <HAL_UARTEx_SetConfigAutonomousMode+0xb0>
  }
  else
  {
    return HAL_BUSY;
20017a92:	2302      	movs	r3, #2
  }
}
20017a94:	4618      	mov	r0, r3
20017a96:	3714      	adds	r7, #20
20017a98:	46bd      	mov	sp, r7
20017a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
20017a9e:	4770      	bx	lr
20017aa0:	46002400 	.word	0x46002400

20017aa4 <HAL_UARTEx_GetConfigAutonomousMode>:
  * @param sConfig   Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_GetConfigAutonomousMode(const UART_HandleTypeDef *huart,
                                                     UART_AutonomousModeConfTypeDef *sConfig)
{
20017aa4:	b480      	push	{r7}
20017aa6:	b085      	sub	sp, #20
20017aa8:	af00      	add	r7, sp, #0
20017aaa:	6078      	str	r0, [r7, #4]
20017aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Read AUTOCR register */
  tmpreg = READ_REG(huart->Instance->AUTOCR);
20017aae:	687b      	ldr	r3, [r7, #4]
20017ab0:	681b      	ldr	r3, [r3, #0]
20017ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20017ab4:	60fb      	str	r3, [r7, #12]

  /* Fill Autonomous structure parameter */
  sConfig->AutonomousModeState = (tmpreg & USART_AUTOCR_TRIGEN);
20017ab6:	68fb      	ldr	r3, [r7, #12]
20017ab8:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
20017abc:	683b      	ldr	r3, [r7, #0]
20017abe:	601a      	str	r2, [r3, #0]
  sConfig->TriggerSelection = ((tmpreg & USART_AUTOCR_TRIGSEL) >> USART_AUTOCR_TRIGSEL_Pos);
20017ac0:	68fb      	ldr	r3, [r7, #12]
20017ac2:	0cdb      	lsrs	r3, r3, #19
20017ac4:	f003 020f 	and.w	r2, r3, #15
20017ac8:	683b      	ldr	r3, [r7, #0]
20017aca:	605a      	str	r2, [r3, #4]
  sConfig->TriggerPolarity = (tmpreg & USART_AUTOCR_TRIGPOL);
20017acc:	68fb      	ldr	r3, [r7, #12]
20017ace:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
20017ad2:	683b      	ldr	r3, [r7, #0]
20017ad4:	609a      	str	r2, [r3, #8]
  sConfig->IdleFrame = (tmpreg & USART_AUTOCR_IDLEDIS);
20017ad6:	68fb      	ldr	r3, [r7, #12]
20017ad8:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
20017adc:	683b      	ldr	r3, [r7, #0]
20017ade:	611a      	str	r2, [r3, #16]
  sConfig->DataSize = (tmpreg & USART_AUTOCR_TDN);
20017ae0:	68fb      	ldr	r3, [r7, #12]
20017ae2:	b29a      	uxth	r2, r3
20017ae4:	683b      	ldr	r3, [r7, #0]
20017ae6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
20017ae8:	2300      	movs	r3, #0
}
20017aea:	4618      	mov	r0, r3
20017aec:	3714      	adds	r7, #20
20017aee:	46bd      	mov	sp, r7
20017af0:	f85d 7b04 	ldr.w	r7, [sp], #4
20017af4:	4770      	bx	lr

20017af6 <HAL_UARTEx_ClearConfigAutonomousMode>:
  * @brief Clear autonomous mode Configuration.
  * @param huart  UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ClearConfigAutonomousMode(UART_HandleTypeDef *huart)
{
20017af6:	b480      	push	{r7}
20017af8:	b083      	sub	sp, #12
20017afa:	af00      	add	r7, sp, #0
20017afc:	6078      	str	r0, [r7, #4]
  if (huart->gState == HAL_UART_STATE_READY)
20017afe:	687b      	ldr	r3, [r7, #4]
20017b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20017b04:	2b20      	cmp	r3, #32
20017b06:	d12c      	bne.n	20017b62 <HAL_UARTEx_ClearConfigAutonomousMode+0x6c>
  {
    /* Process Locked */
    __HAL_LOCK(huart);
20017b08:	687b      	ldr	r3, [r7, #4]
20017b0a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20017b0e:	2b01      	cmp	r3, #1
20017b10:	d101      	bne.n	20017b16 <HAL_UARTEx_ClearConfigAutonomousMode+0x20>
20017b12:	2302      	movs	r3, #2
20017b14:	e026      	b.n	20017b64 <HAL_UARTEx_ClearConfigAutonomousMode+0x6e>
20017b16:	687b      	ldr	r3, [r7, #4]
20017b18:	2201      	movs	r2, #1
20017b1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    huart->gState = HAL_UART_STATE_BUSY;
20017b1e:	687b      	ldr	r3, [r7, #4]
20017b20:	2224      	movs	r2, #36	@ 0x24
20017b22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Disable UART */
    __HAL_UART_DISABLE(huart);
20017b26:	687b      	ldr	r3, [r7, #4]
20017b28:	681b      	ldr	r3, [r3, #0]
20017b2a:	681a      	ldr	r2, [r3, #0]
20017b2c:	687b      	ldr	r3, [r7, #4]
20017b2e:	681b      	ldr	r3, [r3, #0]
20017b30:	f022 0201 	bic.w	r2, r2, #1
20017b34:	601a      	str	r2, [r3, #0]

    /* Clear AUTOCR register */
    CLEAR_REG(huart->Instance->AUTOCR);
20017b36:	687b      	ldr	r3, [r7, #4]
20017b38:	681b      	ldr	r3, [r3, #0]
20017b3a:	2200      	movs	r2, #0
20017b3c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Enable UART */
    __HAL_UART_ENABLE(huart);
20017b3e:	687b      	ldr	r3, [r7, #4]
20017b40:	681b      	ldr	r3, [r3, #0]
20017b42:	681a      	ldr	r2, [r3, #0]
20017b44:	687b      	ldr	r3, [r7, #4]
20017b46:	681b      	ldr	r3, [r3, #0]
20017b48:	f042 0201 	orr.w	r2, r2, #1
20017b4c:	601a      	str	r2, [r3, #0]

    huart->gState = HAL_UART_STATE_READY;
20017b4e:	687b      	ldr	r3, [r7, #4]
20017b50:	2220      	movs	r2, #32
20017b52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
20017b56:	687b      	ldr	r3, [r7, #4]
20017b58:	2200      	movs	r2, #0
20017b5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
20017b5e:	2300      	movs	r3, #0
20017b60:	e000      	b.n	20017b64 <HAL_UARTEx_ClearConfigAutonomousMode+0x6e>
  }
  else
  {
    return HAL_BUSY;
20017b62:	2302      	movs	r3, #2
  }
}
20017b64:	4618      	mov	r0, r3
20017b66:	370c      	adds	r7, #12
20017b68:	46bd      	mov	sp, r7
20017b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
20017b6e:	4770      	bx	lr

20017b70 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
20017b70:	b480      	push	{r7}
20017b72:	b085      	sub	sp, #20
20017b74:	af00      	add	r7, sp, #0
20017b76:	60f8      	str	r0, [r7, #12]
20017b78:	1d3b      	adds	r3, r7, #4
20017b7a:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
20017b7e:	68fb      	ldr	r3, [r7, #12]
20017b80:	681b      	ldr	r3, [r3, #0]
20017b82:	685b      	ldr	r3, [r3, #4]
20017b84:	f023 0210 	bic.w	r2, r3, #16
20017b88:	893b      	ldrh	r3, [r7, #8]
20017b8a:	4619      	mov	r1, r3
20017b8c:	68fb      	ldr	r3, [r7, #12]
20017b8e:	681b      	ldr	r3, [r3, #0]
20017b90:	430a      	orrs	r2, r1
20017b92:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
20017b94:	68fb      	ldr	r3, [r7, #12]
20017b96:	681b      	ldr	r3, [r3, #0]
20017b98:	685b      	ldr	r3, [r3, #4]
20017b9a:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
20017b9e:	7abb      	ldrb	r3, [r7, #10]
20017ba0:	061a      	lsls	r2, r3, #24
20017ba2:	68fb      	ldr	r3, [r7, #12]
20017ba4:	681b      	ldr	r3, [r3, #0]
20017ba6:	430a      	orrs	r2, r1
20017ba8:	605a      	str	r2, [r3, #4]
}
20017baa:	bf00      	nop
20017bac:	3714      	adds	r7, #20
20017bae:	46bd      	mov	sp, r7
20017bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
20017bb4:	4770      	bx	lr
	...

20017bb8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
20017bb8:	b480      	push	{r7}
20017bba:	b085      	sub	sp, #20
20017bbc:	af00      	add	r7, sp, #0
20017bbe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
20017bc0:	687b      	ldr	r3, [r7, #4]
20017bc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20017bc4:	2b00      	cmp	r3, #0
20017bc6:	d108      	bne.n	20017bda <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
20017bc8:	687b      	ldr	r3, [r7, #4]
20017bca:	2201      	movs	r2, #1
20017bcc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
20017bd0:	687b      	ldr	r3, [r7, #4]
20017bd2:	2201      	movs	r2, #1
20017bd4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
20017bd8:	e031      	b.n	20017c3e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
20017bda:	2308      	movs	r3, #8
20017bdc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
20017bde:	2308      	movs	r3, #8
20017be0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
20017be2:	687b      	ldr	r3, [r7, #4]
20017be4:	681b      	ldr	r3, [r3, #0]
20017be6:	689b      	ldr	r3, [r3, #8]
20017be8:	0e5b      	lsrs	r3, r3, #25
20017bea:	b2db      	uxtb	r3, r3
20017bec:	f003 0307 	and.w	r3, r3, #7
20017bf0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
20017bf2:	687b      	ldr	r3, [r7, #4]
20017bf4:	681b      	ldr	r3, [r3, #0]
20017bf6:	689b      	ldr	r3, [r3, #8]
20017bf8:	0f5b      	lsrs	r3, r3, #29
20017bfa:	b2db      	uxtb	r3, r3
20017bfc:	f003 0307 	and.w	r3, r3, #7
20017c00:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
20017c02:	7bbb      	ldrb	r3, [r7, #14]
20017c04:	7b3a      	ldrb	r2, [r7, #12]
20017c06:	4911      	ldr	r1, [pc, #68]	@ (20017c4c <UARTEx_SetNbDataToProcess+0x94>)
20017c08:	5c8a      	ldrb	r2, [r1, r2]
20017c0a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
20017c0e:	7b3a      	ldrb	r2, [r7, #12]
20017c10:	490f      	ldr	r1, [pc, #60]	@ (20017c50 <UARTEx_SetNbDataToProcess+0x98>)
20017c12:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
20017c14:	fb93 f3f2 	sdiv	r3, r3, r2
20017c18:	b29a      	uxth	r2, r3
20017c1a:	687b      	ldr	r3, [r7, #4]
20017c1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
20017c20:	7bfb      	ldrb	r3, [r7, #15]
20017c22:	7b7a      	ldrb	r2, [r7, #13]
20017c24:	4909      	ldr	r1, [pc, #36]	@ (20017c4c <UARTEx_SetNbDataToProcess+0x94>)
20017c26:	5c8a      	ldrb	r2, [r1, r2]
20017c28:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
20017c2c:	7b7a      	ldrb	r2, [r7, #13]
20017c2e:	4908      	ldr	r1, [pc, #32]	@ (20017c50 <UARTEx_SetNbDataToProcess+0x98>)
20017c30:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
20017c32:	fb93 f3f2 	sdiv	r3, r3, r2
20017c36:	b29a      	uxth	r2, r3
20017c38:	687b      	ldr	r3, [r7, #4]
20017c3a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
20017c3e:	bf00      	nop
20017c40:	3714      	adds	r7, #20
20017c42:	46bd      	mov	sp, r7
20017c44:	f85d 7b04 	ldr.w	r7, [sp], #4
20017c48:	4770      	bx	lr
20017c4a:	bf00      	nop
20017c4c:	200188bc 	.word	0x200188bc
20017c50:	200188c4 	.word	0x200188c4

20017c54 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, const LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
20017c54:	b480      	push	{r7}
20017c56:	b083      	sub	sp, #12
20017c58:	af00      	add	r7, sp, #0
20017c5a:	6078      	str	r0, [r7, #4]
20017c5c:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
20017c5e:	687b      	ldr	r3, [r7, #4]
20017c60:	681b      	ldr	r3, [r3, #0]
20017c62:	f043 0202 	orr.w	r2, r3, #2
20017c66:	687b      	ldr	r3, [r7, #4]
20017c68:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
20017c6a:	683b      	ldr	r3, [r7, #0]
20017c6c:	685a      	ldr	r2, [r3, #4]
20017c6e:	683b      	ldr	r3, [r7, #0]
20017c70:	681b      	ldr	r3, [r3, #0]
20017c72:	021b      	lsls	r3, r3, #8
20017c74:	431a      	orrs	r2, r3
20017c76:	687b      	ldr	r3, [r7, #4]
20017c78:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
20017c7a:	687b      	ldr	r3, [r7, #4]
20017c7c:	681b      	ldr	r3, [r3, #0]
20017c7e:	f023 0202 	bic.w	r2, r3, #2
20017c82:	687b      	ldr	r3, [r7, #4]
20017c84:	601a      	str	r2, [r3, #0]
}
20017c86:	bf00      	nop
20017c88:	370c      	adds	r7, #12
20017c8a:	46bd      	mov	sp, r7
20017c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
20017c90:	4770      	bx	lr

20017c92 <LL_DLYB_GetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is received.
  *          - ERROR: the Delay value is not received.
  */
void LL_DLYB_GetDelay(const DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
20017c92:	b480      	push	{r7}
20017c94:	b083      	sub	sp, #12
20017c96:	af00      	add	r7, sp, #0
20017c98:	6078      	str	r0, [r7, #4]
20017c9a:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Fill the DelayBlock configuration structure with SEL and UNIT value */
  pdlyb_cfg->Units = ((DLYBx->CFGR & DLYB_CFGR_UNIT) >> DLYB_CFGR_UNIT_Pos);
20017c9c:	687b      	ldr	r3, [r7, #4]
20017c9e:	685b      	ldr	r3, [r3, #4]
20017ca0:	0a1b      	lsrs	r3, r3, #8
20017ca2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20017ca6:	683b      	ldr	r3, [r7, #0]
20017ca8:	601a      	str	r2, [r3, #0]
  pdlyb_cfg->PhaseSel = (DLYBx->CFGR & DLYB_CFGR_SEL);
20017caa:	687b      	ldr	r3, [r7, #4]
20017cac:	685b      	ldr	r3, [r3, #4]
20017cae:	f003 020f 	and.w	r2, r3, #15
20017cb2:	683b      	ldr	r3, [r7, #0]
20017cb4:	605a      	str	r2, [r3, #4]
}
20017cb6:	bf00      	nop
20017cb8:	370c      	adds	r7, #12
20017cba:	46bd      	mov	sp, r7
20017cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
20017cc0:	4770      	bx	lr
	...

20017cc4 <LL_DLYB_GetClockPeriod>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: there is a valid period detected and stored in pdlyb_cfg.
  *          - ERROR: there is no valid period detected.
  */
uint32_t LL_DLYB_GetClockPeriod(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
20017cc4:	b580      	push	{r7, lr}
20017cc6:	b086      	sub	sp, #24
20017cc8:	af00      	add	r7, sp, #0
20017cca:	6078      	str	r0, [r7, #4]
20017ccc:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
20017cce:	2300      	movs	r3, #0
20017cd0:	617b      	str	r3, [r7, #20]

  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
20017cd2:	687b      	ldr	r3, [r7, #4]
20017cd4:	681b      	ldr	r3, [r3, #0]
20017cd6:	f043 0202 	orr.w	r2, r3, #2
20017cda:	687b      	ldr	r3, [r7, #4]
20017cdc:	601a      	str	r2, [r3, #0]

  /* Delay line length detection */
  while (i < DLYB_MAX_UNIT)
20017cde:	e02a      	b.n	20017d36 <LL_DLYB_GetClockPeriod+0x72>
  {
    /* Set the Delay of the UNIT(s)*/
    DLYBx->CFGR = DLYB_MAX_SELECT | (i << DLYB_CFGR_UNIT_Pos);
20017ce0:	697b      	ldr	r3, [r7, #20]
20017ce2:	021b      	lsls	r3, r3, #8
20017ce4:	f043 020c 	orr.w	r2, r3, #12
20017ce8:	687b      	ldr	r3, [r7, #4]
20017cea:	605a      	str	r2, [r3, #4]

    /* Waiting for a LNG valid value */
    tickstart =  HAL_GetTick();
20017cec:	f7ea fe0a 	bl	20002904 <HAL_GetTick>
20017cf0:	60f8      	str	r0, [r7, #12]
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
20017cf2:	e00c      	b.n	20017d0e <LL_DLYB_GetClockPeriod+0x4a>
    {
      if ((HAL_GetTick() - tickstart) >=  DLYB_TIMEOUT)
20017cf4:	f7ea fe06 	bl	20002904 <HAL_GetTick>
20017cf8:	4602      	mov	r2, r0
20017cfa:	68fb      	ldr	r3, [r7, #12]
20017cfc:	1ad3      	subs	r3, r2, r3
20017cfe:	2bfe      	cmp	r3, #254	@ 0xfe
20017d00:	d905      	bls.n	20017d0e <LL_DLYB_GetClockPeriod+0x4a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
20017d02:	687b      	ldr	r3, [r7, #4]
20017d04:	685b      	ldr	r3, [r3, #4]
20017d06:	2b00      	cmp	r3, #0
20017d08:	db01      	blt.n	20017d0e <LL_DLYB_GetClockPeriod+0x4a>
        {
          return (uint32_t) HAL_TIMEOUT;
20017d0a:	2303      	movs	r3, #3
20017d0c:	e048      	b.n	20017da0 <LL_DLYB_GetClockPeriod+0xdc>
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
20017d0e:	687b      	ldr	r3, [r7, #4]
20017d10:	685b      	ldr	r3, [r3, #4]
20017d12:	2b00      	cmp	r3, #0
20017d14:	daee      	bge.n	20017cf4 <LL_DLYB_GetClockPeriod+0x30>
        }
      }
    }

    if ((DLYBx->CFGR & DLYB_LNG_10_0_MASK) != 0U)
20017d16:	687b      	ldr	r3, [r7, #4]
20017d18:	685a      	ldr	r2, [r3, #4]
20017d1a:	4b23      	ldr	r3, [pc, #140]	@ (20017da8 <LL_DLYB_GetClockPeriod+0xe4>)
20017d1c:	4013      	ands	r3, r2
20017d1e:	2b00      	cmp	r3, #0
20017d20:	d006      	beq.n	20017d30 <LL_DLYB_GetClockPeriod+0x6c>
    {
      if ((DLYBx->CFGR & (DLYB_CFGR_LNG_11 | DLYB_CFGR_LNG_10)) != DLYB_LNG_11_10_MASK)
20017d22:	687b      	ldr	r3, [r7, #4]
20017d24:	685b      	ldr	r3, [r3, #4]
20017d26:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
20017d2a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20017d2e:	d106      	bne.n	20017d3e <LL_DLYB_GetClockPeriod+0x7a>
      {
        /* Delay line length is configured to one input clock period*/
        break;
      }
    }
    i++;
20017d30:	697b      	ldr	r3, [r7, #20]
20017d32:	3301      	adds	r3, #1
20017d34:	617b      	str	r3, [r7, #20]
  while (i < DLYB_MAX_UNIT)
20017d36:	697b      	ldr	r3, [r7, #20]
20017d38:	2b7f      	cmp	r3, #127	@ 0x7f
20017d3a:	d9d1      	bls.n	20017ce0 <LL_DLYB_GetClockPeriod+0x1c>
20017d3c:	e000      	b.n	20017d40 <LL_DLYB_GetClockPeriod+0x7c>
        break;
20017d3e:	bf00      	nop
  }

  if (DLYB_MAX_UNIT != i)
20017d40:	697b      	ldr	r3, [r7, #20]
20017d42:	2b80      	cmp	r3, #128	@ 0x80
20017d44:	d025      	beq.n	20017d92 <LL_DLYB_GetClockPeriod+0xce>
  {
    /* Determine how many unit delays (nb) span one input clock period */
    lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16U;
20017d46:	687b      	ldr	r3, [r7, #4]
20017d48:	685b      	ldr	r3, [r3, #4]
20017d4a:	0c1b      	lsrs	r3, r3, #16
20017d4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
20017d50:	60bb      	str	r3, [r7, #8]
    nb = 10U;
20017d52:	230a      	movs	r3, #10
20017d54:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
20017d56:	e002      	b.n	20017d5e <LL_DLYB_GetClockPeriod+0x9a>
    {
      nb--;
20017d58:	693b      	ldr	r3, [r7, #16]
20017d5a:	3b01      	subs	r3, #1
20017d5c:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
20017d5e:	693b      	ldr	r3, [r7, #16]
20017d60:	2b00      	cmp	r3, #0
20017d62:	d005      	beq.n	20017d70 <LL_DLYB_GetClockPeriod+0xac>
20017d64:	68ba      	ldr	r2, [r7, #8]
20017d66:	693b      	ldr	r3, [r7, #16]
20017d68:	fa22 f303 	lsr.w	r3, r2, r3
20017d6c:	2b00      	cmp	r3, #0
20017d6e:	d0f3      	beq.n	20017d58 <LL_DLYB_GetClockPeriod+0x94>
    }
    if (nb != 0U)
20017d70:	693b      	ldr	r3, [r7, #16]
20017d72:	2b00      	cmp	r3, #0
20017d74:	d00d      	beq.n	20017d92 <LL_DLYB_GetClockPeriod+0xce>
    {
      pdlyb_cfg->PhaseSel = nb ;
20017d76:	683b      	ldr	r3, [r7, #0]
20017d78:	693a      	ldr	r2, [r7, #16]
20017d7a:	605a      	str	r2, [r3, #4]
      pdlyb_cfg->Units = i ;
20017d7c:	683b      	ldr	r3, [r7, #0]
20017d7e:	697a      	ldr	r2, [r7, #20]
20017d80:	601a      	str	r2, [r3, #0]

      /* Disable the length sampling */
      CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
20017d82:	687b      	ldr	r3, [r7, #4]
20017d84:	681b      	ldr	r3, [r3, #0]
20017d86:	f023 0202 	bic.w	r2, r3, #2
20017d8a:	687b      	ldr	r3, [r7, #4]
20017d8c:	601a      	str	r2, [r3, #0]

      return (uint32_t)SUCCESS;
20017d8e:	2300      	movs	r3, #0
20017d90:	e006      	b.n	20017da0 <LL_DLYB_GetClockPeriod+0xdc>
    }
  }

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
20017d92:	687b      	ldr	r3, [r7, #4]
20017d94:	681b      	ldr	r3, [r3, #0]
20017d96:	f023 0202 	bic.w	r2, r3, #2
20017d9a:	687b      	ldr	r3, [r7, #4]
20017d9c:	601a      	str	r2, [r3, #0]

  return (uint32_t)ERROR;
20017d9e:	2301      	movs	r3, #1

}
20017da0:	4618      	mov	r0, r3
20017da2:	3718      	adds	r7, #24
20017da4:	46bd      	mov	sp, r7
20017da6:	bd80      	pop	{r7, pc}
20017da8:	07ff0000 	.word	0x07ff0000

20017dac <exit>:
20017dac:	b508      	push	{r3, lr}
20017dae:	4b06      	ldr	r3, [pc, #24]	@ (20017dc8 <exit+0x1c>)
20017db0:	4604      	mov	r4, r0
20017db2:	b113      	cbz	r3, 20017dba <exit+0xe>
20017db4:	2100      	movs	r1, #0
20017db6:	f3af 8000 	nop.w
20017dba:	4b04      	ldr	r3, [pc, #16]	@ (20017dcc <exit+0x20>)
20017dbc:	681b      	ldr	r3, [r3, #0]
20017dbe:	b103      	cbz	r3, 20017dc2 <exit+0x16>
20017dc0:	4798      	blx	r3
20017dc2:	4620      	mov	r0, r4
20017dc4:	f7e9 fc50 	bl	20001668 <_exit>
20017dc8:	00000000 	.word	0x00000000
20017dcc:	200007fc 	.word	0x200007fc

20017dd0 <std>:
20017dd0:	2300      	movs	r3, #0
20017dd2:	b510      	push	{r4, lr}
20017dd4:	4604      	mov	r4, r0
20017dd6:	6083      	str	r3, [r0, #8]
20017dd8:	8181      	strh	r1, [r0, #12]
20017dda:	4619      	mov	r1, r3
20017ddc:	6643      	str	r3, [r0, #100]	@ 0x64
20017dde:	81c2      	strh	r2, [r0, #14]
20017de0:	2208      	movs	r2, #8
20017de2:	6183      	str	r3, [r0, #24]
20017de4:	e9c0 3300 	strd	r3, r3, [r0]
20017de8:	e9c0 3304 	strd	r3, r3, [r0, #16]
20017dec:	305c      	adds	r0, #92	@ 0x5c
20017dee:	f000 f97c 	bl	200180ea <memset>
20017df2:	4b0d      	ldr	r3, [pc, #52]	@ (20017e28 <std+0x58>)
20017df4:	6224      	str	r4, [r4, #32]
20017df6:	6263      	str	r3, [r4, #36]	@ 0x24
20017df8:	4b0c      	ldr	r3, [pc, #48]	@ (20017e2c <std+0x5c>)
20017dfa:	62a3      	str	r3, [r4, #40]	@ 0x28
20017dfc:	4b0c      	ldr	r3, [pc, #48]	@ (20017e30 <std+0x60>)
20017dfe:	62e3      	str	r3, [r4, #44]	@ 0x2c
20017e00:	4b0c      	ldr	r3, [pc, #48]	@ (20017e34 <std+0x64>)
20017e02:	6323      	str	r3, [r4, #48]	@ 0x30
20017e04:	4b0c      	ldr	r3, [pc, #48]	@ (20017e38 <std+0x68>)
20017e06:	429c      	cmp	r4, r3
20017e08:	d006      	beq.n	20017e18 <std+0x48>
20017e0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
20017e0e:	4294      	cmp	r4, r2
20017e10:	d002      	beq.n	20017e18 <std+0x48>
20017e12:	33d0      	adds	r3, #208	@ 0xd0
20017e14:	429c      	cmp	r4, r3
20017e16:	d105      	bne.n	20017e24 <std+0x54>
20017e18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
20017e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20017e20:	f000 ba3b 	b.w	2001829a <__retarget_lock_init_recursive>
20017e24:	bd10      	pop	{r4, pc}
20017e26:	bf00      	nop
20017e28:	20018061 	.word	0x20018061
20017e2c:	20018087 	.word	0x20018087
20017e30:	200180bf 	.word	0x200180bf
20017e34:	200180e3 	.word	0x200180e3
20017e38:	200006c4 	.word	0x200006c4

20017e3c <stdio_exit_handler>:
20017e3c:	4a02      	ldr	r2, [pc, #8]	@ (20017e48 <stdio_exit_handler+0xc>)
20017e3e:	4903      	ldr	r1, [pc, #12]	@ (20017e4c <stdio_exit_handler+0x10>)
20017e40:	4803      	ldr	r0, [pc, #12]	@ (20017e50 <stdio_exit_handler+0x14>)
20017e42:	f000 b8ef 	b.w	20018024 <_fwalk_sglue>
20017e46:	bf00      	nop
20017e48:	20000484 	.word	0x20000484
20017e4c:	200185a9 	.word	0x200185a9
20017e50:	20000494 	.word	0x20000494

20017e54 <cleanup_stdio>:
20017e54:	6841      	ldr	r1, [r0, #4]
20017e56:	4b0c      	ldr	r3, [pc, #48]	@ (20017e88 <cleanup_stdio+0x34>)
20017e58:	4299      	cmp	r1, r3
20017e5a:	b510      	push	{r4, lr}
20017e5c:	4604      	mov	r4, r0
20017e5e:	d001      	beq.n	20017e64 <cleanup_stdio+0x10>
20017e60:	f000 fba2 	bl	200185a8 <_fflush_r>
20017e64:	68a1      	ldr	r1, [r4, #8]
20017e66:	4b09      	ldr	r3, [pc, #36]	@ (20017e8c <cleanup_stdio+0x38>)
20017e68:	4299      	cmp	r1, r3
20017e6a:	d002      	beq.n	20017e72 <cleanup_stdio+0x1e>
20017e6c:	4620      	mov	r0, r4
20017e6e:	f000 fb9b 	bl	200185a8 <_fflush_r>
20017e72:	68e1      	ldr	r1, [r4, #12]
20017e74:	4b06      	ldr	r3, [pc, #24]	@ (20017e90 <cleanup_stdio+0x3c>)
20017e76:	4299      	cmp	r1, r3
20017e78:	d004      	beq.n	20017e84 <cleanup_stdio+0x30>
20017e7a:	4620      	mov	r0, r4
20017e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20017e80:	f000 bb92 	b.w	200185a8 <_fflush_r>
20017e84:	bd10      	pop	{r4, pc}
20017e86:	bf00      	nop
20017e88:	200006c4 	.word	0x200006c4
20017e8c:	2000072c 	.word	0x2000072c
20017e90:	20000794 	.word	0x20000794

20017e94 <__fp_lock>:
20017e94:	b508      	push	{r3, lr}
20017e96:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
20017e98:	07da      	lsls	r2, r3, #31
20017e9a:	d405      	bmi.n	20017ea8 <__fp_lock+0x14>
20017e9c:	898b      	ldrh	r3, [r1, #12]
20017e9e:	059b      	lsls	r3, r3, #22
20017ea0:	d402      	bmi.n	20017ea8 <__fp_lock+0x14>
20017ea2:	6d88      	ldr	r0, [r1, #88]	@ 0x58
20017ea4:	f000 f9fd 	bl	200182a2 <__retarget_lock_acquire_recursive>
20017ea8:	2000      	movs	r0, #0
20017eaa:	bd08      	pop	{r3, pc}

20017eac <__fp_unlock>:
20017eac:	b508      	push	{r3, lr}
20017eae:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
20017eb0:	07da      	lsls	r2, r3, #31
20017eb2:	d405      	bmi.n	20017ec0 <__fp_unlock+0x14>
20017eb4:	898b      	ldrh	r3, [r1, #12]
20017eb6:	059b      	lsls	r3, r3, #22
20017eb8:	d402      	bmi.n	20017ec0 <__fp_unlock+0x14>
20017eba:	6d88      	ldr	r0, [r1, #88]	@ 0x58
20017ebc:	f000 f9f7 	bl	200182ae <__retarget_lock_release_recursive>
20017ec0:	2000      	movs	r0, #0
20017ec2:	bd08      	pop	{r3, pc}

20017ec4 <global_stdio_init.part.0>:
20017ec4:	b510      	push	{r4, lr}
20017ec6:	4b0b      	ldr	r3, [pc, #44]	@ (20017ef4 <global_stdio_init.part.0+0x30>)
20017ec8:	2104      	movs	r1, #4
20017eca:	4c0b      	ldr	r4, [pc, #44]	@ (20017ef8 <global_stdio_init.part.0+0x34>)
20017ecc:	4a0b      	ldr	r2, [pc, #44]	@ (20017efc <global_stdio_init.part.0+0x38>)
20017ece:	4620      	mov	r0, r4
20017ed0:	601a      	str	r2, [r3, #0]
20017ed2:	2200      	movs	r2, #0
20017ed4:	f7ff ff7c 	bl	20017dd0 <std>
20017ed8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
20017edc:	2201      	movs	r2, #1
20017ede:	2109      	movs	r1, #9
20017ee0:	f7ff ff76 	bl	20017dd0 <std>
20017ee4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
20017ee8:	2202      	movs	r2, #2
20017eea:	2112      	movs	r1, #18
20017eec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20017ef0:	f7ff bf6e 	b.w	20017dd0 <std>
20017ef4:	200007fc 	.word	0x200007fc
20017ef8:	200006c4 	.word	0x200006c4
20017efc:	20017e3d 	.word	0x20017e3d

20017f00 <__sfp_lock_acquire>:
20017f00:	4801      	ldr	r0, [pc, #4]	@ (20017f08 <__sfp_lock_acquire+0x8>)
20017f02:	f000 b9ce 	b.w	200182a2 <__retarget_lock_acquire_recursive>
20017f06:	bf00      	nop
20017f08:	2000080b 	.word	0x2000080b

20017f0c <__sfp_lock_release>:
20017f0c:	4801      	ldr	r0, [pc, #4]	@ (20017f14 <__sfp_lock_release+0x8>)
20017f0e:	f000 b9ce 	b.w	200182ae <__retarget_lock_release_recursive>
20017f12:	bf00      	nop
20017f14:	2000080b 	.word	0x2000080b

20017f18 <__sfp>:
20017f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20017f1a:	4607      	mov	r7, r0
20017f1c:	f7ff fff0 	bl	20017f00 <__sfp_lock_acquire>
20017f20:	4b23      	ldr	r3, [pc, #140]	@ (20017fb0 <__sfp+0x98>)
20017f22:	681b      	ldr	r3, [r3, #0]
20017f24:	b90b      	cbnz	r3, 20017f2a <__sfp+0x12>
20017f26:	f7ff ffcd 	bl	20017ec4 <global_stdio_init.part.0>
20017f2a:	4e22      	ldr	r6, [pc, #136]	@ (20017fb4 <__sfp+0x9c>)
20017f2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
20017f30:	3b01      	subs	r3, #1
20017f32:	d50f      	bpl.n	20017f54 <__sfp+0x3c>
20017f34:	6835      	ldr	r5, [r6, #0]
20017f36:	2d00      	cmp	r5, #0
20017f38:	d138      	bne.n	20017fac <__sfp+0x94>
20017f3a:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
20017f3e:	4638      	mov	r0, r7
20017f40:	f000 fa22 	bl	20018388 <_malloc_r>
20017f44:	4604      	mov	r4, r0
20017f46:	bb28      	cbnz	r0, 20017f94 <__sfp+0x7c>
20017f48:	6030      	str	r0, [r6, #0]
20017f4a:	f7ff ffdf 	bl	20017f0c <__sfp_lock_release>
20017f4e:	230c      	movs	r3, #12
20017f50:	603b      	str	r3, [r7, #0]
20017f52:	e01b      	b.n	20017f8c <__sfp+0x74>
20017f54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
20017f58:	b9d5      	cbnz	r5, 20017f90 <__sfp+0x78>
20017f5a:	4b17      	ldr	r3, [pc, #92]	@ (20017fb8 <__sfp+0xa0>)
20017f5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
20017f60:	6665      	str	r5, [r4, #100]	@ 0x64
20017f62:	60e3      	str	r3, [r4, #12]
20017f64:	f000 f999 	bl	2001829a <__retarget_lock_init_recursive>
20017f68:	f7ff ffd0 	bl	20017f0c <__sfp_lock_release>
20017f6c:	2208      	movs	r2, #8
20017f6e:	4629      	mov	r1, r5
20017f70:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
20017f74:	6025      	str	r5, [r4, #0]
20017f76:	61a5      	str	r5, [r4, #24]
20017f78:	e9c4 5501 	strd	r5, r5, [r4, #4]
20017f7c:	e9c4 5504 	strd	r5, r5, [r4, #16]
20017f80:	f000 f8b3 	bl	200180ea <memset>
20017f84:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
20017f88:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
20017f8c:	4620      	mov	r0, r4
20017f8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20017f90:	3468      	adds	r4, #104	@ 0x68
20017f92:	e7cd      	b.n	20017f30 <__sfp+0x18>
20017f94:	2304      	movs	r3, #4
20017f96:	6005      	str	r5, [r0, #0]
20017f98:	300c      	adds	r0, #12
20017f9a:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
20017f9e:	f840 3c08 	str.w	r3, [r0, #-8]
20017fa2:	4629      	mov	r1, r5
20017fa4:	60a0      	str	r0, [r4, #8]
20017fa6:	f000 f8a0 	bl	200180ea <memset>
20017faa:	6034      	str	r4, [r6, #0]
20017fac:	6836      	ldr	r6, [r6, #0]
20017fae:	e7bd      	b.n	20017f2c <__sfp+0x14>
20017fb0:	200007fc 	.word	0x200007fc
20017fb4:	20000484 	.word	0x20000484
20017fb8:	ffff0001 	.word	0xffff0001

20017fbc <__sinit>:
20017fbc:	b510      	push	{r4, lr}
20017fbe:	4604      	mov	r4, r0
20017fc0:	f7ff ff9e 	bl	20017f00 <__sfp_lock_acquire>
20017fc4:	6a23      	ldr	r3, [r4, #32]
20017fc6:	b11b      	cbz	r3, 20017fd0 <__sinit+0x14>
20017fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20017fcc:	f7ff bf9e 	b.w	20017f0c <__sfp_lock_release>
20017fd0:	4b04      	ldr	r3, [pc, #16]	@ (20017fe4 <__sinit+0x28>)
20017fd2:	6223      	str	r3, [r4, #32]
20017fd4:	4b04      	ldr	r3, [pc, #16]	@ (20017fe8 <__sinit+0x2c>)
20017fd6:	681b      	ldr	r3, [r3, #0]
20017fd8:	2b00      	cmp	r3, #0
20017fda:	d1f5      	bne.n	20017fc8 <__sinit+0xc>
20017fdc:	f7ff ff72 	bl	20017ec4 <global_stdio_init.part.0>
20017fe0:	e7f2      	b.n	20017fc8 <__sinit+0xc>
20017fe2:	bf00      	nop
20017fe4:	20017e55 	.word	0x20017e55
20017fe8:	200007fc 	.word	0x200007fc

20017fec <__fp_lock_all>:
20017fec:	b508      	push	{r3, lr}
20017fee:	f7ff ff87 	bl	20017f00 <__sfp_lock_acquire>
20017ff2:	4a03      	ldr	r2, [pc, #12]	@ (20018000 <__fp_lock_all+0x14>)
20017ff4:	4903      	ldr	r1, [pc, #12]	@ (20018004 <__fp_lock_all+0x18>)
20017ff6:	2000      	movs	r0, #0
20017ff8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
20017ffc:	f000 b812 	b.w	20018024 <_fwalk_sglue>
20018000:	20000484 	.word	0x20000484
20018004:	20017e95 	.word	0x20017e95

20018008 <__fp_unlock_all>:
20018008:	b508      	push	{r3, lr}
2001800a:	4a04      	ldr	r2, [pc, #16]	@ (2001801c <__fp_unlock_all+0x14>)
2001800c:	2000      	movs	r0, #0
2001800e:	4904      	ldr	r1, [pc, #16]	@ (20018020 <__fp_unlock_all+0x18>)
20018010:	f000 f808 	bl	20018024 <_fwalk_sglue>
20018014:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
20018018:	f7ff bf78 	b.w	20017f0c <__sfp_lock_release>
2001801c:	20000484 	.word	0x20000484
20018020:	20017ead 	.word	0x20017ead

20018024 <_fwalk_sglue>:
20018024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
20018028:	4607      	mov	r7, r0
2001802a:	4688      	mov	r8, r1
2001802c:	4614      	mov	r4, r2
2001802e:	2600      	movs	r6, #0
20018030:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
20018034:	f1b9 0901 	subs.w	r9, r9, #1
20018038:	d505      	bpl.n	20018046 <_fwalk_sglue+0x22>
2001803a:	6824      	ldr	r4, [r4, #0]
2001803c:	2c00      	cmp	r4, #0
2001803e:	d1f7      	bne.n	20018030 <_fwalk_sglue+0xc>
20018040:	4630      	mov	r0, r6
20018042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
20018046:	89ab      	ldrh	r3, [r5, #12]
20018048:	2b01      	cmp	r3, #1
2001804a:	d907      	bls.n	2001805c <_fwalk_sglue+0x38>
2001804c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
20018050:	3301      	adds	r3, #1
20018052:	d003      	beq.n	2001805c <_fwalk_sglue+0x38>
20018054:	4629      	mov	r1, r5
20018056:	4638      	mov	r0, r7
20018058:	47c0      	blx	r8
2001805a:	4306      	orrs	r6, r0
2001805c:	3568      	adds	r5, #104	@ 0x68
2001805e:	e7e9      	b.n	20018034 <_fwalk_sglue+0x10>

20018060 <__sread>:
20018060:	b510      	push	{r4, lr}
20018062:	460c      	mov	r4, r1
20018064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20018068:	f000 f8c8 	bl	200181fc <_read_r>
2001806c:	2800      	cmp	r0, #0
2001806e:	bfab      	itete	ge
20018070:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
20018072:	89a3      	ldrhlt	r3, [r4, #12]
20018074:	181b      	addge	r3, r3, r0
20018076:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
2001807a:	bfac      	ite	ge
2001807c:	6563      	strge	r3, [r4, #84]	@ 0x54
2001807e:	81a3      	strhlt	r3, [r4, #12]
20018080:	bd10      	pop	{r4, pc}

20018082 <__seofread>:
20018082:	2000      	movs	r0, #0
20018084:	4770      	bx	lr

20018086 <__swrite>:
20018086:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2001808a:	461f      	mov	r7, r3
2001808c:	898b      	ldrh	r3, [r1, #12]
2001808e:	4605      	mov	r5, r0
20018090:	460c      	mov	r4, r1
20018092:	05db      	lsls	r3, r3, #23
20018094:	4616      	mov	r6, r2
20018096:	d505      	bpl.n	200180a4 <__swrite+0x1e>
20018098:	2302      	movs	r3, #2
2001809a:	2200      	movs	r2, #0
2001809c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200180a0:	f000 f89a 	bl	200181d8 <_lseek_r>
200180a4:	89a3      	ldrh	r3, [r4, #12]
200180a6:	4632      	mov	r2, r6
200180a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200180ac:	4628      	mov	r0, r5
200180ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
200180b2:	81a3      	strh	r3, [r4, #12]
200180b4:	463b      	mov	r3, r7
200180b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200180ba:	f000 b8b1 	b.w	20018220 <_write_r>

200180be <__sseek>:
200180be:	b510      	push	{r4, lr}
200180c0:	460c      	mov	r4, r1
200180c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200180c6:	f000 f887 	bl	200181d8 <_lseek_r>
200180ca:	1c43      	adds	r3, r0, #1
200180cc:	89a3      	ldrh	r3, [r4, #12]
200180ce:	bf15      	itete	ne
200180d0:	6560      	strne	r0, [r4, #84]	@ 0x54
200180d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
200180d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
200180da:	81a3      	strheq	r3, [r4, #12]
200180dc:	bf18      	it	ne
200180de:	81a3      	strhne	r3, [r4, #12]
200180e0:	bd10      	pop	{r4, pc}

200180e2 <__sclose>:
200180e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200180e6:	f000 b809 	b.w	200180fc <_close_r>

200180ea <memset>:
200180ea:	4402      	add	r2, r0
200180ec:	4603      	mov	r3, r0
200180ee:	4293      	cmp	r3, r2
200180f0:	d100      	bne.n	200180f4 <memset+0xa>
200180f2:	4770      	bx	lr
200180f4:	f803 1b01 	strb.w	r1, [r3], #1
200180f8:	e7f9      	b.n	200180ee <memset+0x4>
	...

200180fc <_close_r>:
200180fc:	b538      	push	{r3, r4, r5, lr}
200180fe:	2300      	movs	r3, #0
20018100:	4d05      	ldr	r5, [pc, #20]	@ (20018118 <_close_r+0x1c>)
20018102:	4604      	mov	r4, r0
20018104:	4608      	mov	r0, r1
20018106:	602b      	str	r3, [r5, #0]
20018108:	f7e9 faf2 	bl	200016f0 <_close>
2001810c:	1c43      	adds	r3, r0, #1
2001810e:	d102      	bne.n	20018116 <_close_r+0x1a>
20018110:	682b      	ldr	r3, [r5, #0]
20018112:	b103      	cbz	r3, 20018116 <_close_r+0x1a>
20018114:	6023      	str	r3, [r4, #0]
20018116:	bd38      	pop	{r3, r4, r5, pc}
20018118:	20000800 	.word	0x20000800

2001811c <_reclaim_reent>:
2001811c:	4b2d      	ldr	r3, [pc, #180]	@ (200181d4 <_reclaim_reent+0xb8>)
2001811e:	681b      	ldr	r3, [r3, #0]
20018120:	4283      	cmp	r3, r0
20018122:	b570      	push	{r4, r5, r6, lr}
20018124:	4604      	mov	r4, r0
20018126:	d053      	beq.n	200181d0 <_reclaim_reent+0xb4>
20018128:	69c3      	ldr	r3, [r0, #28]
2001812a:	b31b      	cbz	r3, 20018174 <_reclaim_reent+0x58>
2001812c:	68db      	ldr	r3, [r3, #12]
2001812e:	b163      	cbz	r3, 2001814a <_reclaim_reent+0x2e>
20018130:	2500      	movs	r5, #0
20018132:	69e3      	ldr	r3, [r4, #28]
20018134:	68db      	ldr	r3, [r3, #12]
20018136:	5959      	ldr	r1, [r3, r5]
20018138:	b9b1      	cbnz	r1, 20018168 <_reclaim_reent+0x4c>
2001813a:	3504      	adds	r5, #4
2001813c:	2d80      	cmp	r5, #128	@ 0x80
2001813e:	d1f8      	bne.n	20018132 <_reclaim_reent+0x16>
20018140:	69e3      	ldr	r3, [r4, #28]
20018142:	4620      	mov	r0, r4
20018144:	68d9      	ldr	r1, [r3, #12]
20018146:	f000 f8b3 	bl	200182b0 <_free_r>
2001814a:	69e3      	ldr	r3, [r4, #28]
2001814c:	6819      	ldr	r1, [r3, #0]
2001814e:	b111      	cbz	r1, 20018156 <_reclaim_reent+0x3a>
20018150:	4620      	mov	r0, r4
20018152:	f000 f8ad 	bl	200182b0 <_free_r>
20018156:	69e3      	ldr	r3, [r4, #28]
20018158:	689d      	ldr	r5, [r3, #8]
2001815a:	b15d      	cbz	r5, 20018174 <_reclaim_reent+0x58>
2001815c:	4629      	mov	r1, r5
2001815e:	4620      	mov	r0, r4
20018160:	682d      	ldr	r5, [r5, #0]
20018162:	f000 f8a5 	bl	200182b0 <_free_r>
20018166:	e7f8      	b.n	2001815a <_reclaim_reent+0x3e>
20018168:	680e      	ldr	r6, [r1, #0]
2001816a:	4620      	mov	r0, r4
2001816c:	f000 f8a0 	bl	200182b0 <_free_r>
20018170:	4631      	mov	r1, r6
20018172:	e7e1      	b.n	20018138 <_reclaim_reent+0x1c>
20018174:	6961      	ldr	r1, [r4, #20]
20018176:	b111      	cbz	r1, 2001817e <_reclaim_reent+0x62>
20018178:	4620      	mov	r0, r4
2001817a:	f000 f899 	bl	200182b0 <_free_r>
2001817e:	69e1      	ldr	r1, [r4, #28]
20018180:	b111      	cbz	r1, 20018188 <_reclaim_reent+0x6c>
20018182:	4620      	mov	r0, r4
20018184:	f000 f894 	bl	200182b0 <_free_r>
20018188:	6b21      	ldr	r1, [r4, #48]	@ 0x30
2001818a:	b111      	cbz	r1, 20018192 <_reclaim_reent+0x76>
2001818c:	4620      	mov	r0, r4
2001818e:	f000 f88f 	bl	200182b0 <_free_r>
20018192:	6b61      	ldr	r1, [r4, #52]	@ 0x34
20018194:	b111      	cbz	r1, 2001819c <_reclaim_reent+0x80>
20018196:	4620      	mov	r0, r4
20018198:	f000 f88a 	bl	200182b0 <_free_r>
2001819c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
2001819e:	b111      	cbz	r1, 200181a6 <_reclaim_reent+0x8a>
200181a0:	4620      	mov	r0, r4
200181a2:	f000 f885 	bl	200182b0 <_free_r>
200181a6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
200181a8:	b111      	cbz	r1, 200181b0 <_reclaim_reent+0x94>
200181aa:	4620      	mov	r0, r4
200181ac:	f000 f880 	bl	200182b0 <_free_r>
200181b0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
200181b2:	b111      	cbz	r1, 200181ba <_reclaim_reent+0x9e>
200181b4:	4620      	mov	r0, r4
200181b6:	f000 f87b 	bl	200182b0 <_free_r>
200181ba:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
200181bc:	b111      	cbz	r1, 200181c4 <_reclaim_reent+0xa8>
200181be:	4620      	mov	r0, r4
200181c0:	f000 f876 	bl	200182b0 <_free_r>
200181c4:	6a23      	ldr	r3, [r4, #32]
200181c6:	b11b      	cbz	r3, 200181d0 <_reclaim_reent+0xb4>
200181c8:	4620      	mov	r0, r4
200181ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200181ce:	4718      	bx	r3
200181d0:	bd70      	pop	{r4, r5, r6, pc}
200181d2:	bf00      	nop
200181d4:	20000490 	.word	0x20000490

200181d8 <_lseek_r>:
200181d8:	b538      	push	{r3, r4, r5, lr}
200181da:	4604      	mov	r4, r0
200181dc:	4d06      	ldr	r5, [pc, #24]	@ (200181f8 <_lseek_r+0x20>)
200181de:	4608      	mov	r0, r1
200181e0:	4611      	mov	r1, r2
200181e2:	2200      	movs	r2, #0
200181e4:	602a      	str	r2, [r5, #0]
200181e6:	461a      	mov	r2, r3
200181e8:	f7e9 faa9 	bl	2000173e <_lseek>
200181ec:	1c43      	adds	r3, r0, #1
200181ee:	d102      	bne.n	200181f6 <_lseek_r+0x1e>
200181f0:	682b      	ldr	r3, [r5, #0]
200181f2:	b103      	cbz	r3, 200181f6 <_lseek_r+0x1e>
200181f4:	6023      	str	r3, [r4, #0]
200181f6:	bd38      	pop	{r3, r4, r5, pc}
200181f8:	20000800 	.word	0x20000800

200181fc <_read_r>:
200181fc:	b538      	push	{r3, r4, r5, lr}
200181fe:	4604      	mov	r4, r0
20018200:	4d06      	ldr	r5, [pc, #24]	@ (2001821c <_read_r+0x20>)
20018202:	4608      	mov	r0, r1
20018204:	4611      	mov	r1, r2
20018206:	2200      	movs	r2, #0
20018208:	602a      	str	r2, [r5, #0]
2001820a:	461a      	mov	r2, r3
2001820c:	f7e9 fa37 	bl	2000167e <_read>
20018210:	1c43      	adds	r3, r0, #1
20018212:	d102      	bne.n	2001821a <_read_r+0x1e>
20018214:	682b      	ldr	r3, [r5, #0]
20018216:	b103      	cbz	r3, 2001821a <_read_r+0x1e>
20018218:	6023      	str	r3, [r4, #0]
2001821a:	bd38      	pop	{r3, r4, r5, pc}
2001821c:	20000800 	.word	0x20000800

20018220 <_write_r>:
20018220:	b538      	push	{r3, r4, r5, lr}
20018222:	4604      	mov	r4, r0
20018224:	4d06      	ldr	r5, [pc, #24]	@ (20018240 <_write_r+0x20>)
20018226:	4608      	mov	r0, r1
20018228:	4611      	mov	r1, r2
2001822a:	2200      	movs	r2, #0
2001822c:	602a      	str	r2, [r5, #0]
2001822e:	461a      	mov	r2, r3
20018230:	f7e9 fa42 	bl	200016b8 <_write>
20018234:	1c43      	adds	r3, r0, #1
20018236:	d102      	bne.n	2001823e <_write_r+0x1e>
20018238:	682b      	ldr	r3, [r5, #0]
2001823a:	b103      	cbz	r3, 2001823e <_write_r+0x1e>
2001823c:	6023      	str	r3, [r4, #0]
2001823e:	bd38      	pop	{r3, r4, r5, pc}
20018240:	20000800 	.word	0x20000800

20018244 <__errno>:
20018244:	4b01      	ldr	r3, [pc, #4]	@ (2001824c <__errno+0x8>)
20018246:	6818      	ldr	r0, [r3, #0]
20018248:	4770      	bx	lr
2001824a:	bf00      	nop
2001824c:	20000490 	.word	0x20000490

20018250 <__libc_init_array>:
20018250:	b570      	push	{r4, r5, r6, lr}
20018252:	4d0d      	ldr	r5, [pc, #52]	@ (20018288 <__libc_init_array+0x38>)
20018254:	2600      	movs	r6, #0
20018256:	4c0d      	ldr	r4, [pc, #52]	@ (2001828c <__libc_init_array+0x3c>)
20018258:	1b64      	subs	r4, r4, r5
2001825a:	10a4      	asrs	r4, r4, #2
2001825c:	42a6      	cmp	r6, r4
2001825e:	d109      	bne.n	20018274 <__libc_init_array+0x24>
20018260:	4d0b      	ldr	r5, [pc, #44]	@ (20018290 <__libc_init_array+0x40>)
20018262:	2600      	movs	r6, #0
20018264:	4c0b      	ldr	r4, [pc, #44]	@ (20018294 <__libc_init_array+0x44>)
20018266:	f000 fa01 	bl	2001866c <_init>
2001826a:	1b64      	subs	r4, r4, r5
2001826c:	10a4      	asrs	r4, r4, #2
2001826e:	42a6      	cmp	r6, r4
20018270:	d105      	bne.n	2001827e <__libc_init_array+0x2e>
20018272:	bd70      	pop	{r4, r5, r6, pc}
20018274:	f855 3b04 	ldr.w	r3, [r5], #4
20018278:	3601      	adds	r6, #1
2001827a:	4798      	blx	r3
2001827c:	e7ee      	b.n	2001825c <__libc_init_array+0xc>
2001827e:	f855 3b04 	ldr.w	r3, [r5], #4
20018282:	3601      	adds	r6, #1
20018284:	4798      	blx	r3
20018286:	e7f2      	b.n	2001826e <__libc_init_array+0x1e>
20018288:	20000440 	.word	0x20000440
2001828c:	20000440 	.word	0x20000440
20018290:	20000440 	.word	0x20000440
20018294:	20000444 	.word	0x20000444

20018298 <__retarget_lock_init>:
20018298:	4770      	bx	lr

2001829a <__retarget_lock_init_recursive>:
2001829a:	4770      	bx	lr

2001829c <__retarget_lock_close>:
2001829c:	4770      	bx	lr

2001829e <__retarget_lock_close_recursive>:
2001829e:	4770      	bx	lr

200182a0 <__retarget_lock_acquire>:
200182a0:	4770      	bx	lr

200182a2 <__retarget_lock_acquire_recursive>:
200182a2:	4770      	bx	lr

200182a4 <__retarget_lock_try_acquire>:
200182a4:	2001      	movs	r0, #1
200182a6:	4770      	bx	lr

200182a8 <__retarget_lock_try_acquire_recursive>:
200182a8:	2001      	movs	r0, #1
200182aa:	4770      	bx	lr

200182ac <__retarget_lock_release>:
200182ac:	4770      	bx	lr

200182ae <__retarget_lock_release_recursive>:
200182ae:	4770      	bx	lr

200182b0 <_free_r>:
200182b0:	b538      	push	{r3, r4, r5, lr}
200182b2:	4605      	mov	r5, r0
200182b4:	2900      	cmp	r1, #0
200182b6:	d041      	beq.n	2001833c <_free_r+0x8c>
200182b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
200182bc:	1f0c      	subs	r4, r1, #4
200182be:	2b00      	cmp	r3, #0
200182c0:	bfb8      	it	lt
200182c2:	18e4      	addlt	r4, r4, r3
200182c4:	f000 f8e0 	bl	20018488 <__malloc_lock>
200182c8:	4a1d      	ldr	r2, [pc, #116]	@ (20018340 <_free_r+0x90>)
200182ca:	6813      	ldr	r3, [r2, #0]
200182cc:	b933      	cbnz	r3, 200182dc <_free_r+0x2c>
200182ce:	6063      	str	r3, [r4, #4]
200182d0:	6014      	str	r4, [r2, #0]
200182d2:	4628      	mov	r0, r5
200182d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
200182d8:	f000 b8dc 	b.w	20018494 <__malloc_unlock>
200182dc:	42a3      	cmp	r3, r4
200182de:	d908      	bls.n	200182f2 <_free_r+0x42>
200182e0:	6820      	ldr	r0, [r4, #0]
200182e2:	1821      	adds	r1, r4, r0
200182e4:	428b      	cmp	r3, r1
200182e6:	bf01      	itttt	eq
200182e8:	6819      	ldreq	r1, [r3, #0]
200182ea:	685b      	ldreq	r3, [r3, #4]
200182ec:	1809      	addeq	r1, r1, r0
200182ee:	6021      	streq	r1, [r4, #0]
200182f0:	e7ed      	b.n	200182ce <_free_r+0x1e>
200182f2:	461a      	mov	r2, r3
200182f4:	685b      	ldr	r3, [r3, #4]
200182f6:	b10b      	cbz	r3, 200182fc <_free_r+0x4c>
200182f8:	42a3      	cmp	r3, r4
200182fa:	d9fa      	bls.n	200182f2 <_free_r+0x42>
200182fc:	6811      	ldr	r1, [r2, #0]
200182fe:	1850      	adds	r0, r2, r1
20018300:	42a0      	cmp	r0, r4
20018302:	d10b      	bne.n	2001831c <_free_r+0x6c>
20018304:	6820      	ldr	r0, [r4, #0]
20018306:	4401      	add	r1, r0
20018308:	1850      	adds	r0, r2, r1
2001830a:	6011      	str	r1, [r2, #0]
2001830c:	4283      	cmp	r3, r0
2001830e:	d1e0      	bne.n	200182d2 <_free_r+0x22>
20018310:	6818      	ldr	r0, [r3, #0]
20018312:	685b      	ldr	r3, [r3, #4]
20018314:	4408      	add	r0, r1
20018316:	6053      	str	r3, [r2, #4]
20018318:	6010      	str	r0, [r2, #0]
2001831a:	e7da      	b.n	200182d2 <_free_r+0x22>
2001831c:	d902      	bls.n	20018324 <_free_r+0x74>
2001831e:	230c      	movs	r3, #12
20018320:	602b      	str	r3, [r5, #0]
20018322:	e7d6      	b.n	200182d2 <_free_r+0x22>
20018324:	6820      	ldr	r0, [r4, #0]
20018326:	1821      	adds	r1, r4, r0
20018328:	428b      	cmp	r3, r1
2001832a:	bf02      	ittt	eq
2001832c:	6819      	ldreq	r1, [r3, #0]
2001832e:	685b      	ldreq	r3, [r3, #4]
20018330:	1809      	addeq	r1, r1, r0
20018332:	6063      	str	r3, [r4, #4]
20018334:	bf08      	it	eq
20018336:	6021      	streq	r1, [r4, #0]
20018338:	6054      	str	r4, [r2, #4]
2001833a:	e7ca      	b.n	200182d2 <_free_r+0x22>
2001833c:	bd38      	pop	{r3, r4, r5, pc}
2001833e:	bf00      	nop
20018340:	20000810 	.word	0x20000810

20018344 <sbrk_aligned>:
20018344:	b570      	push	{r4, r5, r6, lr}
20018346:	4e0f      	ldr	r6, [pc, #60]	@ (20018384 <sbrk_aligned+0x40>)
20018348:	460c      	mov	r4, r1
2001834a:	4605      	mov	r5, r0
2001834c:	6831      	ldr	r1, [r6, #0]
2001834e:	b911      	cbnz	r1, 20018356 <sbrk_aligned+0x12>
20018350:	f000 f966 	bl	20018620 <_sbrk_r>
20018354:	6030      	str	r0, [r6, #0]
20018356:	4621      	mov	r1, r4
20018358:	4628      	mov	r0, r5
2001835a:	f000 f961 	bl	20018620 <_sbrk_r>
2001835e:	1c43      	adds	r3, r0, #1
20018360:	d103      	bne.n	2001836a <sbrk_aligned+0x26>
20018362:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
20018366:	4620      	mov	r0, r4
20018368:	bd70      	pop	{r4, r5, r6, pc}
2001836a:	1cc4      	adds	r4, r0, #3
2001836c:	f024 0403 	bic.w	r4, r4, #3
20018370:	42a0      	cmp	r0, r4
20018372:	d0f8      	beq.n	20018366 <sbrk_aligned+0x22>
20018374:	1a21      	subs	r1, r4, r0
20018376:	4628      	mov	r0, r5
20018378:	f000 f952 	bl	20018620 <_sbrk_r>
2001837c:	3001      	adds	r0, #1
2001837e:	d1f2      	bne.n	20018366 <sbrk_aligned+0x22>
20018380:	e7ef      	b.n	20018362 <sbrk_aligned+0x1e>
20018382:	bf00      	nop
20018384:	2000080c 	.word	0x2000080c

20018388 <_malloc_r>:
20018388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
2001838c:	1ccd      	adds	r5, r1, #3
2001838e:	4606      	mov	r6, r0
20018390:	f025 0503 	bic.w	r5, r5, #3
20018394:	3508      	adds	r5, #8
20018396:	2d0c      	cmp	r5, #12
20018398:	bf38      	it	cc
2001839a:	250c      	movcc	r5, #12
2001839c:	2d00      	cmp	r5, #0
2001839e:	db01      	blt.n	200183a4 <_malloc_r+0x1c>
200183a0:	42a9      	cmp	r1, r5
200183a2:	d904      	bls.n	200183ae <_malloc_r+0x26>
200183a4:	230c      	movs	r3, #12
200183a6:	6033      	str	r3, [r6, #0]
200183a8:	2000      	movs	r0, #0
200183aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
200183ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 20018484 <_malloc_r+0xfc>
200183b2:	f000 f869 	bl	20018488 <__malloc_lock>
200183b6:	f8d8 3000 	ldr.w	r3, [r8]
200183ba:	461c      	mov	r4, r3
200183bc:	bb44      	cbnz	r4, 20018410 <_malloc_r+0x88>
200183be:	4629      	mov	r1, r5
200183c0:	4630      	mov	r0, r6
200183c2:	f7ff ffbf 	bl	20018344 <sbrk_aligned>
200183c6:	1c43      	adds	r3, r0, #1
200183c8:	4604      	mov	r4, r0
200183ca:	d158      	bne.n	2001847e <_malloc_r+0xf6>
200183cc:	f8d8 4000 	ldr.w	r4, [r8]
200183d0:	4627      	mov	r7, r4
200183d2:	2f00      	cmp	r7, #0
200183d4:	d143      	bne.n	2001845e <_malloc_r+0xd6>
200183d6:	2c00      	cmp	r4, #0
200183d8:	d04b      	beq.n	20018472 <_malloc_r+0xea>
200183da:	6823      	ldr	r3, [r4, #0]
200183dc:	4639      	mov	r1, r7
200183de:	4630      	mov	r0, r6
200183e0:	eb04 0903 	add.w	r9, r4, r3
200183e4:	f000 f91c 	bl	20018620 <_sbrk_r>
200183e8:	4581      	cmp	r9, r0
200183ea:	d142      	bne.n	20018472 <_malloc_r+0xea>
200183ec:	6821      	ldr	r1, [r4, #0]
200183ee:	4630      	mov	r0, r6
200183f0:	1a6d      	subs	r5, r5, r1
200183f2:	4629      	mov	r1, r5
200183f4:	f7ff ffa6 	bl	20018344 <sbrk_aligned>
200183f8:	3001      	adds	r0, #1
200183fa:	d03a      	beq.n	20018472 <_malloc_r+0xea>
200183fc:	6823      	ldr	r3, [r4, #0]
200183fe:	442b      	add	r3, r5
20018400:	6023      	str	r3, [r4, #0]
20018402:	f8d8 3000 	ldr.w	r3, [r8]
20018406:	685a      	ldr	r2, [r3, #4]
20018408:	bb62      	cbnz	r2, 20018464 <_malloc_r+0xdc>
2001840a:	f8c8 7000 	str.w	r7, [r8]
2001840e:	e00f      	b.n	20018430 <_malloc_r+0xa8>
20018410:	6822      	ldr	r2, [r4, #0]
20018412:	1b52      	subs	r2, r2, r5
20018414:	d420      	bmi.n	20018458 <_malloc_r+0xd0>
20018416:	2a0b      	cmp	r2, #11
20018418:	d917      	bls.n	2001844a <_malloc_r+0xc2>
2001841a:	1961      	adds	r1, r4, r5
2001841c:	42a3      	cmp	r3, r4
2001841e:	6025      	str	r5, [r4, #0]
20018420:	bf18      	it	ne
20018422:	6059      	strne	r1, [r3, #4]
20018424:	6863      	ldr	r3, [r4, #4]
20018426:	bf08      	it	eq
20018428:	f8c8 1000 	streq.w	r1, [r8]
2001842c:	5162      	str	r2, [r4, r5]
2001842e:	604b      	str	r3, [r1, #4]
20018430:	4630      	mov	r0, r6
20018432:	f000 f82f 	bl	20018494 <__malloc_unlock>
20018436:	f104 000b 	add.w	r0, r4, #11
2001843a:	1d23      	adds	r3, r4, #4
2001843c:	f020 0007 	bic.w	r0, r0, #7
20018440:	1ac2      	subs	r2, r0, r3
20018442:	bf1c      	itt	ne
20018444:	1a1b      	subne	r3, r3, r0
20018446:	50a3      	strne	r3, [r4, r2]
20018448:	e7af      	b.n	200183aa <_malloc_r+0x22>
2001844a:	6862      	ldr	r2, [r4, #4]
2001844c:	42a3      	cmp	r3, r4
2001844e:	bf0c      	ite	eq
20018450:	f8c8 2000 	streq.w	r2, [r8]
20018454:	605a      	strne	r2, [r3, #4]
20018456:	e7eb      	b.n	20018430 <_malloc_r+0xa8>
20018458:	4623      	mov	r3, r4
2001845a:	6864      	ldr	r4, [r4, #4]
2001845c:	e7ae      	b.n	200183bc <_malloc_r+0x34>
2001845e:	463c      	mov	r4, r7
20018460:	687f      	ldr	r7, [r7, #4]
20018462:	e7b6      	b.n	200183d2 <_malloc_r+0x4a>
20018464:	461a      	mov	r2, r3
20018466:	685b      	ldr	r3, [r3, #4]
20018468:	42a3      	cmp	r3, r4
2001846a:	d1fb      	bne.n	20018464 <_malloc_r+0xdc>
2001846c:	2300      	movs	r3, #0
2001846e:	6053      	str	r3, [r2, #4]
20018470:	e7de      	b.n	20018430 <_malloc_r+0xa8>
20018472:	230c      	movs	r3, #12
20018474:	4630      	mov	r0, r6
20018476:	6033      	str	r3, [r6, #0]
20018478:	f000 f80c 	bl	20018494 <__malloc_unlock>
2001847c:	e794      	b.n	200183a8 <_malloc_r+0x20>
2001847e:	6005      	str	r5, [r0, #0]
20018480:	e7d6      	b.n	20018430 <_malloc_r+0xa8>
20018482:	bf00      	nop
20018484:	20000810 	.word	0x20000810

20018488 <__malloc_lock>:
20018488:	4801      	ldr	r0, [pc, #4]	@ (20018490 <__malloc_lock+0x8>)
2001848a:	f7ff bf0a 	b.w	200182a2 <__retarget_lock_acquire_recursive>
2001848e:	bf00      	nop
20018490:	20000808 	.word	0x20000808

20018494 <__malloc_unlock>:
20018494:	4801      	ldr	r0, [pc, #4]	@ (2001849c <__malloc_unlock+0x8>)
20018496:	f7ff bf0a 	b.w	200182ae <__retarget_lock_release_recursive>
2001849a:	bf00      	nop
2001849c:	20000808 	.word	0x20000808

200184a0 <__sflush_r>:
200184a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
200184a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200184a8:	0716      	lsls	r6, r2, #28
200184aa:	4605      	mov	r5, r0
200184ac:	460c      	mov	r4, r1
200184ae:	d454      	bmi.n	2001855a <__sflush_r+0xba>
200184b0:	684b      	ldr	r3, [r1, #4]
200184b2:	2b00      	cmp	r3, #0
200184b4:	dc02      	bgt.n	200184bc <__sflush_r+0x1c>
200184b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
200184b8:	2b00      	cmp	r3, #0
200184ba:	dd48      	ble.n	2001854e <__sflush_r+0xae>
200184bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
200184be:	2e00      	cmp	r6, #0
200184c0:	d045      	beq.n	2001854e <__sflush_r+0xae>
200184c2:	2300      	movs	r3, #0
200184c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
200184c8:	682f      	ldr	r7, [r5, #0]
200184ca:	6a21      	ldr	r1, [r4, #32]
200184cc:	602b      	str	r3, [r5, #0]
200184ce:	d030      	beq.n	20018532 <__sflush_r+0x92>
200184d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
200184d2:	89a3      	ldrh	r3, [r4, #12]
200184d4:	0759      	lsls	r1, r3, #29
200184d6:	d505      	bpl.n	200184e4 <__sflush_r+0x44>
200184d8:	6863      	ldr	r3, [r4, #4]
200184da:	1ad2      	subs	r2, r2, r3
200184dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
200184de:	b10b      	cbz	r3, 200184e4 <__sflush_r+0x44>
200184e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
200184e2:	1ad2      	subs	r2, r2, r3
200184e4:	2300      	movs	r3, #0
200184e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
200184e8:	6a21      	ldr	r1, [r4, #32]
200184ea:	4628      	mov	r0, r5
200184ec:	47b0      	blx	r6
200184ee:	1c43      	adds	r3, r0, #1
200184f0:	89a3      	ldrh	r3, [r4, #12]
200184f2:	d106      	bne.n	20018502 <__sflush_r+0x62>
200184f4:	6829      	ldr	r1, [r5, #0]
200184f6:	291d      	cmp	r1, #29
200184f8:	d82b      	bhi.n	20018552 <__sflush_r+0xb2>
200184fa:	4a2a      	ldr	r2, [pc, #168]	@ (200185a4 <__sflush_r+0x104>)
200184fc:	40ca      	lsrs	r2, r1
200184fe:	07d6      	lsls	r6, r2, #31
20018500:	d527      	bpl.n	20018552 <__sflush_r+0xb2>
20018502:	2200      	movs	r2, #0
20018504:	04d9      	lsls	r1, r3, #19
20018506:	6062      	str	r2, [r4, #4]
20018508:	6922      	ldr	r2, [r4, #16]
2001850a:	6022      	str	r2, [r4, #0]
2001850c:	d504      	bpl.n	20018518 <__sflush_r+0x78>
2001850e:	1c42      	adds	r2, r0, #1
20018510:	d101      	bne.n	20018516 <__sflush_r+0x76>
20018512:	682b      	ldr	r3, [r5, #0]
20018514:	b903      	cbnz	r3, 20018518 <__sflush_r+0x78>
20018516:	6560      	str	r0, [r4, #84]	@ 0x54
20018518:	6b61      	ldr	r1, [r4, #52]	@ 0x34
2001851a:	602f      	str	r7, [r5, #0]
2001851c:	b1b9      	cbz	r1, 2001854e <__sflush_r+0xae>
2001851e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
20018522:	4299      	cmp	r1, r3
20018524:	d002      	beq.n	2001852c <__sflush_r+0x8c>
20018526:	4628      	mov	r0, r5
20018528:	f7ff fec2 	bl	200182b0 <_free_r>
2001852c:	2300      	movs	r3, #0
2001852e:	6363      	str	r3, [r4, #52]	@ 0x34
20018530:	e00d      	b.n	2001854e <__sflush_r+0xae>
20018532:	2301      	movs	r3, #1
20018534:	4628      	mov	r0, r5
20018536:	47b0      	blx	r6
20018538:	4602      	mov	r2, r0
2001853a:	1c50      	adds	r0, r2, #1
2001853c:	d1c9      	bne.n	200184d2 <__sflush_r+0x32>
2001853e:	682b      	ldr	r3, [r5, #0]
20018540:	2b00      	cmp	r3, #0
20018542:	d0c6      	beq.n	200184d2 <__sflush_r+0x32>
20018544:	2b1d      	cmp	r3, #29
20018546:	d001      	beq.n	2001854c <__sflush_r+0xac>
20018548:	2b16      	cmp	r3, #22
2001854a:	d11d      	bne.n	20018588 <__sflush_r+0xe8>
2001854c:	602f      	str	r7, [r5, #0]
2001854e:	2000      	movs	r0, #0
20018550:	e021      	b.n	20018596 <__sflush_r+0xf6>
20018552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20018556:	b21b      	sxth	r3, r3
20018558:	e01a      	b.n	20018590 <__sflush_r+0xf0>
2001855a:	690f      	ldr	r7, [r1, #16]
2001855c:	2f00      	cmp	r7, #0
2001855e:	d0f6      	beq.n	2001854e <__sflush_r+0xae>
20018560:	0793      	lsls	r3, r2, #30
20018562:	680e      	ldr	r6, [r1, #0]
20018564:	600f      	str	r7, [r1, #0]
20018566:	bf0c      	ite	eq
20018568:	694b      	ldreq	r3, [r1, #20]
2001856a:	2300      	movne	r3, #0
2001856c:	eba6 0807 	sub.w	r8, r6, r7
20018570:	608b      	str	r3, [r1, #8]
20018572:	f1b8 0f00 	cmp.w	r8, #0
20018576:	ddea      	ble.n	2001854e <__sflush_r+0xae>
20018578:	4643      	mov	r3, r8
2001857a:	463a      	mov	r2, r7
2001857c:	6a21      	ldr	r1, [r4, #32]
2001857e:	4628      	mov	r0, r5
20018580:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
20018582:	47b0      	blx	r6
20018584:	2800      	cmp	r0, #0
20018586:	dc08      	bgt.n	2001859a <__sflush_r+0xfa>
20018588:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2001858c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20018590:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
20018594:	81a3      	strh	r3, [r4, #12]
20018596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2001859a:	4407      	add	r7, r0
2001859c:	eba8 0800 	sub.w	r8, r8, r0
200185a0:	e7e7      	b.n	20018572 <__sflush_r+0xd2>
200185a2:	bf00      	nop
200185a4:	20400001 	.word	0x20400001

200185a8 <_fflush_r>:
200185a8:	b538      	push	{r3, r4, r5, lr}
200185aa:	690b      	ldr	r3, [r1, #16]
200185ac:	4605      	mov	r5, r0
200185ae:	460c      	mov	r4, r1
200185b0:	b913      	cbnz	r3, 200185b8 <_fflush_r+0x10>
200185b2:	2500      	movs	r5, #0
200185b4:	4628      	mov	r0, r5
200185b6:	bd38      	pop	{r3, r4, r5, pc}
200185b8:	b118      	cbz	r0, 200185c2 <_fflush_r+0x1a>
200185ba:	6a03      	ldr	r3, [r0, #32]
200185bc:	b90b      	cbnz	r3, 200185c2 <_fflush_r+0x1a>
200185be:	f7ff fcfd 	bl	20017fbc <__sinit>
200185c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200185c6:	2b00      	cmp	r3, #0
200185c8:	d0f3      	beq.n	200185b2 <_fflush_r+0xa>
200185ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
200185cc:	07d0      	lsls	r0, r2, #31
200185ce:	d404      	bmi.n	200185da <_fflush_r+0x32>
200185d0:	0599      	lsls	r1, r3, #22
200185d2:	d402      	bmi.n	200185da <_fflush_r+0x32>
200185d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
200185d6:	f7ff fe64 	bl	200182a2 <__retarget_lock_acquire_recursive>
200185da:	4628      	mov	r0, r5
200185dc:	4621      	mov	r1, r4
200185de:	f7ff ff5f 	bl	200184a0 <__sflush_r>
200185e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
200185e4:	4605      	mov	r5, r0
200185e6:	07da      	lsls	r2, r3, #31
200185e8:	d4e4      	bmi.n	200185b4 <_fflush_r+0xc>
200185ea:	89a3      	ldrh	r3, [r4, #12]
200185ec:	059b      	lsls	r3, r3, #22
200185ee:	d4e1      	bmi.n	200185b4 <_fflush_r+0xc>
200185f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
200185f2:	f7ff fe5c 	bl	200182ae <__retarget_lock_release_recursive>
200185f6:	e7dd      	b.n	200185b4 <_fflush_r+0xc>

200185f8 <fflush>:
200185f8:	4601      	mov	r1, r0
200185fa:	b920      	cbnz	r0, 20018606 <fflush+0xe>
200185fc:	4a04      	ldr	r2, [pc, #16]	@ (20018610 <fflush+0x18>)
200185fe:	4905      	ldr	r1, [pc, #20]	@ (20018614 <fflush+0x1c>)
20018600:	4805      	ldr	r0, [pc, #20]	@ (20018618 <fflush+0x20>)
20018602:	f7ff bd0f 	b.w	20018024 <_fwalk_sglue>
20018606:	4b05      	ldr	r3, [pc, #20]	@ (2001861c <fflush+0x24>)
20018608:	6818      	ldr	r0, [r3, #0]
2001860a:	f7ff bfcd 	b.w	200185a8 <_fflush_r>
2001860e:	bf00      	nop
20018610:	20000484 	.word	0x20000484
20018614:	200185a9 	.word	0x200185a9
20018618:	20000494 	.word	0x20000494
2001861c:	20000490 	.word	0x20000490

20018620 <_sbrk_r>:
20018620:	b538      	push	{r3, r4, r5, lr}
20018622:	2300      	movs	r3, #0
20018624:	4d05      	ldr	r5, [pc, #20]	@ (2001863c <_sbrk_r+0x1c>)
20018626:	4604      	mov	r4, r0
20018628:	4608      	mov	r0, r1
2001862a:	602b      	str	r3, [r5, #0]
2001862c:	f7e9 f908 	bl	20001840 <_sbrk>
20018630:	1c43      	adds	r3, r0, #1
20018632:	d102      	bne.n	2001863a <_sbrk_r+0x1a>
20018634:	682b      	ldr	r3, [r5, #0]
20018636:	b103      	cbz	r3, 2001863a <_sbrk_r+0x1a>
20018638:	6023      	str	r3, [r4, #0]
2001863a:	bd38      	pop	{r3, r4, r5, pc}
2001863c:	20000800 	.word	0x20000800

20018640 <__EH_FRAME_BEGIN__>:
20018640:	00000010 00000000 00527a01 010e7c02     .........zR..|..
20018650:	000d0c1b 00000010 00000018 fffe8288     ................
20018660:	00000010 00000000                       ........

20018668 <__FRAME_END__>:
20018668:	00000000                                ....

2001866c <_init>:
2001866c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2001866e:	bf00      	nop
20018670:	bcf8      	pop	{r3, r4, r5, r6, r7}
20018672:	bc08      	pop	{r3}
20018674:	469e      	mov	lr, r3
20018676:	4770      	bx	lr

20018678 <_fini>:
20018678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2001867a:	bf00      	nop
2001867c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2001867e:	bc08      	pop	{r3}
20018680:	469e      	mov	lr, r3
20018682:	4770      	bx	lr
