// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cordic (
        ap_clk,
        ap_rst,
        theta_V,
        ap_return_0,
        ap_return_1,
        ap_ce
);

input   ap_clk;
input   ap_rst;
input  [31:0] theta_V;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
input   ap_ce;

reg   [31:0] theta_V_read_reg_2355;
reg   [31:0] ap_reg_ppstg_theta_V_read_reg_2355_pp0_it1;
reg   [31:0] ap_reg_ppstg_theta_V_read_reg_2355_pp0_it2;
reg   [31:0] ap_reg_ppstg_theta_V_read_reg_2355_pp0_it3;
wire   [0:0] tmp_s_fu_223_p2;
reg   [0:0] tmp_s_reg_2366;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_2366_pp0_it1;
wire   [0:0] tmp_73_1_fu_236_p2;
reg   [0:0] tmp_73_1_reg_2377;
wire   [7:0] current_angle_V_fu_255_p3;
reg   [7:0] current_angle_V_reg_2383;
wire   [0:0] tmp_73_2_fu_267_p2;
reg   [0:0] tmp_73_2_reg_2388;
wire   [7:0] x_V_92_fu_374_p3;
reg   [7:0] x_V_92_reg_2395;
wire   [7:0] y_V_93_fu_381_p3;
reg   [7:0] y_V_93_reg_2401;
wire   [0:0] tmp_73_3_fu_404_p2;
reg   [0:0] tmp_73_3_reg_2406;
reg   [4:0] tmp_2_reg_2412;
reg   [4:0] tmp_3_reg_2417;
wire   [7:0] current_angle_V_2_fu_437_p2;
reg   [7:0] current_angle_V_2_reg_2422;
wire   [26:0] x_V_93_fu_552_p3;
reg   [26:0] x_V_93_reg_2428;
wire   [28:0] y_V_95_fu_560_p3;
reg   [28:0] y_V_95_reg_2434;
wire   [7:0] current_angle_V_3_fu_576_p2;
reg   [7:0] current_angle_V_3_reg_2440;
wire   [0:0] tmp_73_5_fu_585_p2;
reg   [0:0] tmp_73_5_reg_2445;
reg   [23:0] tmp_6_reg_2452;
reg   [21:0] tmp_7_reg_2457;
wire   [0:0] tmp_fu_610_p2;
reg   [0:0] tmp_reg_2462;
reg   [0:0] ap_reg_ppstg_tmp_reg_2462_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_reg_2462_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_reg_2462_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_reg_2462_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_reg_2462_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_reg_2462_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_reg_2462_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_reg_2462_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_reg_2462_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_reg_2462_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_reg_2462_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_reg_2462_pp0_it16;
wire   [0:0] tmp_73_6_fu_671_p2;
reg   [0:0] tmp_73_6_reg_2469;
reg   [0:0] ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it16;
wire   [26:0] x_V_95_fu_728_p3;
reg   [26:0] x_V_95_reg_2522;
wire   [28:0] y_V_97_fu_736_p3;
reg   [28:0] y_V_97_reg_2528;
reg   [21:0] tmp_11_reg_2534;
reg   [19:0] tmp_12_reg_2539;
wire   [26:0] x_V_97_fu_856_p3;
reg   [26:0] x_V_97_reg_2544;
wire   [28:0] y_V_99_fu_863_p3;
reg   [28:0] y_V_99_reg_2550;
reg   [19:0] tmp_15_reg_2556;
reg   [17:0] tmp_16_reg_2561;
wire   [26:0] x_V_99_fu_982_p3;
reg   [26:0] x_V_99_reg_2566;
wire   [28:0] y_V_101_fu_989_p3;
reg   [28:0] y_V_101_reg_2572;
reg   [17:0] tmp_19_reg_2578;
reg   [15:0] tmp_20_reg_2583;
wire   [26:0] x_V_101_fu_1108_p3;
reg   [26:0] x_V_101_reg_2588;
wire   [28:0] y_V_103_fu_1115_p3;
reg   [28:0] y_V_103_reg_2594;
reg   [15:0] tmp_23_reg_2600;
reg   [13:0] tmp_24_reg_2605;
wire   [26:0] x_V_103_fu_1234_p3;
reg   [26:0] x_V_103_reg_2610;
wire   [28:0] y_V_105_fu_1241_p3;
reg   [28:0] y_V_105_reg_2616;
reg   [13:0] tmp_27_reg_2622;
reg   [11:0] tmp_28_reg_2627;
wire   [26:0] x_V_105_fu_1360_p3;
reg   [26:0] x_V_105_reg_2632;
wire   [28:0] y_V_107_fu_1367_p3;
reg   [28:0] y_V_107_reg_2638;
reg   [11:0] tmp_31_reg_2644;
reg   [9:0] tmp_32_reg_2649;
wire   [26:0] x_V_107_fu_1486_p3;
reg   [26:0] x_V_107_reg_2654;
wire   [28:0] y_V_109_fu_1493_p3;
reg   [28:0] y_V_109_reg_2660;
reg   [9:0] tmp_35_reg_2666;
reg   [7:0] tmp_36_reg_2671;
wire   [26:0] x_V_109_fu_1612_p3;
reg   [26:0] x_V_109_reg_2676;
wire   [28:0] y_V_111_fu_1619_p3;
reg   [28:0] y_V_111_reg_2682;
reg   [7:0] tmp_39_reg_2688;
reg   [5:0] tmp_40_reg_2693;
wire   [26:0] x_V_111_fu_1738_p3;
reg   [26:0] x_V_111_reg_2698;
wire   [28:0] y_V_113_fu_1745_p3;
reg   [28:0] y_V_113_reg_2703;
reg   [5:0] tmp_43_reg_2709;
reg   [3:0] tmp_44_reg_2714;
wire   [27:0] x_V_113_fu_1873_p3;
reg   [27:0] x_V_113_reg_2719;
wire   [29:0] y_V_115_fu_1880_p3;
reg   [29:0] y_V_115_reg_2725;
reg   [4:0] tmp_47_reg_2731;
reg   [2:0] tmp_48_reg_2736;
wire   [27:0] x_V_115_fu_1999_p3;
reg   [27:0] x_V_115_reg_2741;
wire   [29:0] y_V_117_fu_2006_p3;
reg   [29:0] y_V_117_reg_2747;
reg   [2:0] tmp_51_reg_2753;
reg   [0:0] tmp_52_reg_2758;
wire   [27:0] x_V_117_fu_2121_p3;
reg   [27:0] x_V_117_reg_2763;
wire   [29:0] y_V_119_fu_2128_p3;
reg   [29:0] y_V_119_reg_2769;
reg   [0:0] tmp_55_reg_2775;
reg   [0:0] tmp_56_reg_2780;
wire   [27:0] x_V_119_fu_2239_p3;
reg   [27:0] x_V_119_reg_2785;
wire   [29:0] y_V_121_fu_2246_p3;
reg   [29:0] y_V_121_reg_2791;
reg   [0:0] tmp_59_reg_2797;
reg   [0:0] tmp_60_reg_2802;
wire   [31:0] current_angle_V_cast_cast_fu_229_p3;
wire   [7:0] r_V_99_1_fu_241_p3;
wire   [7:0] r_V_104_1_fu_248_p3;
wire   [31:0] tmp_73_2_fu_267_p0;
wire   [5:0] t_V_fu_272_p3;
wire   [5:0] t_V_1_fu_286_p3;
wire   [5:0] x_V_91_fu_300_p3;
wire   [6:0] y_V_fu_279_p3;
wire   [6:0] y_V_1_fu_293_p3;
wire   [6:0] y_V_92_fu_311_p3;
wire   [4:0] tmp_1_fu_322_p4;
wire   [7:0] p_Val2_3_cast_cast_fu_307_p1;
wire   [7:0] t_V_2_fu_336_p1;
wire   [7:0] r_V_cast_cast_fu_332_p1;
wire   [3:0] tmp_8_fu_342_p4;
wire   [7:0] y_V_3_fu_356_p0;
wire   [7:0] p_Val2_6_cast_fu_318_p1;
wire   [7:0] r_V_2_cast_fu_352_p1;
wire   [7:0] t_V_3_fu_362_p1;
wire   [7:0] y_V_4_fu_368_p0;
wire   [7:0] t_V_2_fu_336_p2;
wire   [7:0] t_V_3_fu_362_p2;
wire   [7:0] y_V_3_fu_356_p2;
wire   [7:0] y_V_4_fu_368_p2;
wire   [7:0] p_Val2_14_v_cast_cast_fu_388_p3;
wire   [7:0] current_angle_V_1_fu_395_p2;
wire   [31:0] tmp_73_3_fu_404_p0;
wire   [7:0] p_Val2_21_v_cast_cast_fu_429_p3;
wire   [7:0] t_V_4_fu_449_p1;
wire   [7:0] r_V_5_cast_cast_fu_446_p1;
wire   [28:0] y_V_6_fu_457_p0;
wire   [28:0] p_Val2_13_cast_cast_fu_443_p1;
wire   [28:0] y_V_6_fu_457_p1;
wire   [28:0] r_V_6_cast_cast_fu_454_p1;
wire   [7:0] t_V_5_fu_463_p1;
wire   [28:0] y_V_7_fu_468_p0;
wire   [28:0] y_V_7_fu_468_p1;
wire   [7:0] t_V_4_fu_449_p2;
wire   [7:0] t_V_5_fu_463_p2;
wire   [7:0] x_V_fu_474_p3;
wire   [28:0] y_V_6_fu_457_p2;
wire   [28:0] y_V_7_fu_468_p2;
wire   [31:0] tmp_73_4_fu_495_p0;
wire   [28:0] y_V_94_fu_485_p3;
wire   [24:0] tmp_4_fu_500_p4;
wire   [26:0] t_V_6_fu_514_p0;
wire   [26:0] x_V_92_cast_fu_481_p1;
wire   [26:0] t_V_6_fu_514_p1;
wire   [26:0] r_V_9_cast_cast_fu_510_p1;
wire   [3:0] tmp_5_fu_520_p4;
wire   [28:0] y_V_9_fu_534_p1;
wire   [28:0] r_V_10_cast_cast_fu_530_p1;
wire   [26:0] t_V_7_fu_540_p0;
wire   [26:0] t_V_7_fu_540_p1;
wire   [28:0] y_V_10_fu_546_p1;
wire   [0:0] tmp_73_4_fu_495_p2;
wire   [26:0] t_V_6_fu_514_p2;
wire   [26:0] t_V_7_fu_540_p2;
wire   [28:0] y_V_9_fu_534_p2;
wire   [28:0] y_V_10_fu_546_p2;
wire   [7:0] p_Val2_28_v_cast_cast_fu_568_p3;
wire   [31:0] tmp_73_5_fu_585_p0;
wire   [26:0] t_V_8_fu_618_p1;
wire   [26:0] r_V_13_cast_cast_fu_615_p1;
wire   [28:0] y_V_12_fu_626_p1;
wire   [28:0] r_V_14_cast_cast_fu_623_p1;
wire   [26:0] t_V_9_fu_631_p1;
wire   [28:0] y_V_13_fu_636_p1;
wire   [26:0] t_V_8_fu_618_p2;
wire   [26:0] t_V_9_fu_631_p2;
wire   [28:0] y_V_12_fu_626_p2;
wire   [28:0] y_V_13_fu_636_p2;
wire   [7:0] p_Val2_37_v_cast_cast_fu_655_p3;
wire   [7:0] p_Val2_15_fu_662_p2;
wire   [31:0] tmp_73_6_fu_671_p0;
wire   [28:0] y_V_96_fu_648_p3;
wire   [22:0] tmp_9_fu_676_p4;
wire   [26:0] x_V_94_fu_641_p3;
wire   [26:0] t_V_10_fu_690_p1;
wire   [26:0] r_V_17_cast_cast_fu_686_p1;
wire   [20:0] tmp_10_fu_696_p4;
wire   [28:0] y_V_15_fu_710_p1;
wire   [28:0] r_V_18_cast_cast_fu_706_p1;
wire   [26:0] t_V_11_fu_716_p1;
wire   [28:0] y_V_16_fu_722_p1;
wire   [26:0] t_V_10_fu_690_p2;
wire   [26:0] t_V_11_fu_716_p2;
wire   [28:0] y_V_15_fu_710_p2;
wire   [28:0] y_V_16_fu_722_p2;
wire   [26:0] t_V_12_fu_767_p1;
wire   [26:0] r_V_21_cast_cast_fu_764_p1;
wire   [28:0] y_V_18_fu_775_p1;
wire   [28:0] r_V_22_cast_cast_fu_772_p1;
wire   [26:0] t_V_13_fu_780_p1;
wire   [28:0] y_V_19_fu_785_p1;
wire   [26:0] t_V_12_fu_767_p2;
wire   [26:0] t_V_13_fu_780_p2;
wire   [28:0] y_V_18_fu_775_p2;
wire   [28:0] y_V_19_fu_785_p2;
wire   [28:0] y_V_98_fu_797_p3;
wire   [20:0] tmp_13_fu_804_p4;
wire   [26:0] x_V_96_fu_790_p3;
wire   [26:0] t_V_14_fu_818_p1;
wire   [26:0] r_V_25_cast_cast_fu_814_p1;
wire   [18:0] tmp_14_fu_824_p4;
wire   [28:0] y_V_21_fu_838_p1;
wire   [28:0] r_V_26_cast_cast_fu_834_p1;
wire   [26:0] t_V_15_fu_844_p1;
wire   [28:0] y_V_22_fu_850_p1;
wire   [26:0] t_V_14_fu_818_p2;
wire   [26:0] t_V_15_fu_844_p2;
wire   [28:0] y_V_21_fu_838_p2;
wire   [28:0] y_V_22_fu_850_p2;
wire   [26:0] t_V_16_fu_893_p1;
wire   [26:0] r_V_29_cast_cast_fu_890_p1;
wire   [28:0] y_V_24_fu_901_p1;
wire   [28:0] r_V_30_cast_cast_fu_898_p1;
wire   [26:0] t_V_17_fu_906_p1;
wire   [28:0] y_V_25_fu_911_p1;
wire   [26:0] t_V_16_fu_893_p2;
wire   [26:0] t_V_17_fu_906_p2;
wire   [28:0] y_V_24_fu_901_p2;
wire   [28:0] y_V_25_fu_911_p2;
wire   [28:0] y_V_100_fu_923_p3;
wire   [18:0] tmp_17_fu_930_p4;
wire   [26:0] x_V_98_fu_916_p3;
wire   [26:0] t_V_18_fu_944_p1;
wire   [26:0] r_V_33_cast_cast_fu_940_p1;
wire   [16:0] tmp_18_fu_950_p4;
wire   [28:0] y_V_27_fu_964_p1;
wire   [28:0] r_V_34_cast_cast_fu_960_p1;
wire   [26:0] t_V_19_fu_970_p1;
wire   [28:0] y_V_28_fu_976_p1;
wire   [26:0] t_V_18_fu_944_p2;
wire   [26:0] t_V_19_fu_970_p2;
wire   [28:0] y_V_27_fu_964_p2;
wire   [28:0] y_V_28_fu_976_p2;
wire   [26:0] t_V_20_fu_1019_p1;
wire   [26:0] r_V_37_cast_cast_fu_1016_p1;
wire   [28:0] y_V_30_fu_1027_p1;
wire   [28:0] r_V_38_cast_cast_fu_1024_p1;
wire   [26:0] t_V_21_fu_1032_p1;
wire   [28:0] y_V_31_fu_1037_p1;
wire   [26:0] t_V_20_fu_1019_p2;
wire   [26:0] t_V_21_fu_1032_p2;
wire   [28:0] y_V_30_fu_1027_p2;
wire   [28:0] y_V_31_fu_1037_p2;
wire   [28:0] y_V_102_fu_1049_p3;
wire   [16:0] tmp_21_fu_1056_p4;
wire   [26:0] x_V_100_fu_1042_p3;
wire   [26:0] t_V_22_fu_1070_p1;
wire   [26:0] r_V_41_cast_cast_fu_1066_p1;
wire   [14:0] tmp_22_fu_1076_p4;
wire   [28:0] y_V_33_fu_1090_p1;
wire   [28:0] r_V_42_cast_cast_fu_1086_p1;
wire   [26:0] t_V_23_fu_1096_p1;
wire   [28:0] y_V_34_fu_1102_p1;
wire   [26:0] t_V_22_fu_1070_p2;
wire   [26:0] t_V_23_fu_1096_p2;
wire   [28:0] y_V_33_fu_1090_p2;
wire   [28:0] y_V_34_fu_1102_p2;
wire   [26:0] t_V_24_fu_1145_p1;
wire   [26:0] r_V_45_cast_cast_fu_1142_p1;
wire   [28:0] y_V_36_fu_1153_p1;
wire   [28:0] r_V_46_cast_cast_fu_1150_p1;
wire   [26:0] t_V_25_fu_1158_p1;
wire   [28:0] y_V_37_fu_1163_p1;
wire   [26:0] t_V_24_fu_1145_p2;
wire   [26:0] t_V_25_fu_1158_p2;
wire   [28:0] y_V_36_fu_1153_p2;
wire   [28:0] y_V_37_fu_1163_p2;
wire   [28:0] y_V_104_fu_1175_p3;
wire   [14:0] tmp_25_fu_1182_p4;
wire   [26:0] x_V_102_fu_1168_p3;
wire   [26:0] t_V_26_fu_1196_p1;
wire   [26:0] r_V_49_cast_cast_fu_1192_p1;
wire   [12:0] tmp_26_fu_1202_p4;
wire   [28:0] y_V_39_fu_1216_p1;
wire   [28:0] r_V_50_cast_cast_fu_1212_p1;
wire   [26:0] t_V_27_fu_1222_p1;
wire   [28:0] y_V_40_fu_1228_p1;
wire   [26:0] t_V_26_fu_1196_p2;
wire   [26:0] t_V_27_fu_1222_p2;
wire   [28:0] y_V_39_fu_1216_p2;
wire   [28:0] y_V_40_fu_1228_p2;
wire   [26:0] t_V_28_fu_1271_p1;
wire   [26:0] r_V_53_cast_cast_fu_1268_p1;
wire   [28:0] y_V_42_fu_1279_p1;
wire   [28:0] r_V_54_cast_cast_fu_1276_p1;
wire   [26:0] t_V_29_fu_1284_p1;
wire   [28:0] y_V_43_fu_1289_p1;
wire   [26:0] t_V_28_fu_1271_p2;
wire   [26:0] t_V_29_fu_1284_p2;
wire   [28:0] y_V_42_fu_1279_p2;
wire   [28:0] y_V_43_fu_1289_p2;
wire   [28:0] y_V_106_fu_1301_p3;
wire   [12:0] tmp_29_fu_1308_p4;
wire   [26:0] x_V_104_fu_1294_p3;
wire   [26:0] t_V_30_fu_1322_p1;
wire   [26:0] r_V_57_cast_cast_fu_1318_p1;
wire   [10:0] tmp_30_fu_1328_p4;
wire   [28:0] y_V_45_fu_1342_p1;
wire   [28:0] r_V_58_cast_cast_fu_1338_p1;
wire   [26:0] t_V_31_fu_1348_p1;
wire   [28:0] y_V_46_fu_1354_p1;
wire   [26:0] t_V_30_fu_1322_p2;
wire   [26:0] t_V_31_fu_1348_p2;
wire   [28:0] y_V_45_fu_1342_p2;
wire   [28:0] y_V_46_fu_1354_p2;
wire   [26:0] t_V_32_fu_1397_p1;
wire   [26:0] r_V_61_cast_cast_fu_1394_p1;
wire   [28:0] y_V_48_fu_1405_p1;
wire   [28:0] r_V_62_cast_cast_fu_1402_p1;
wire   [26:0] t_V_33_fu_1410_p1;
wire   [28:0] y_V_49_fu_1415_p1;
wire   [26:0] t_V_32_fu_1397_p2;
wire   [26:0] t_V_33_fu_1410_p2;
wire   [28:0] y_V_48_fu_1405_p2;
wire   [28:0] y_V_49_fu_1415_p2;
wire   [28:0] y_V_108_fu_1427_p3;
wire   [10:0] tmp_33_fu_1434_p4;
wire   [26:0] x_V_106_fu_1420_p3;
wire   [26:0] t_V_34_fu_1448_p1;
wire   [26:0] r_V_65_cast_cast_fu_1444_p1;
wire   [8:0] tmp_34_fu_1454_p4;
wire   [28:0] y_V_51_fu_1468_p1;
wire   [28:0] r_V_66_cast_cast_fu_1464_p1;
wire   [26:0] t_V_35_fu_1474_p1;
wire   [28:0] y_V_52_fu_1480_p1;
wire   [26:0] t_V_34_fu_1448_p2;
wire   [26:0] t_V_35_fu_1474_p2;
wire   [28:0] y_V_51_fu_1468_p2;
wire   [28:0] y_V_52_fu_1480_p2;
wire   [26:0] t_V_36_fu_1523_p1;
wire   [26:0] r_V_69_cast_cast_fu_1520_p1;
wire   [28:0] y_V_54_fu_1531_p1;
wire   [28:0] r_V_70_cast_cast_fu_1528_p1;
wire   [26:0] t_V_37_fu_1536_p1;
wire   [28:0] y_V_55_fu_1541_p1;
wire   [26:0] t_V_36_fu_1523_p2;
wire   [26:0] t_V_37_fu_1536_p2;
wire   [28:0] y_V_54_fu_1531_p2;
wire   [28:0] y_V_55_fu_1541_p2;
wire   [28:0] y_V_110_fu_1553_p3;
wire   [8:0] tmp_37_fu_1560_p4;
wire   [26:0] x_V_108_fu_1546_p3;
wire   [26:0] t_V_38_fu_1574_p1;
wire   [26:0] r_V_73_cast_cast_fu_1570_p1;
wire   [6:0] tmp_38_fu_1580_p4;
wire   [28:0] y_V_57_fu_1594_p1;
wire   [28:0] r_V_74_cast_cast_fu_1590_p1;
wire   [26:0] t_V_39_fu_1600_p1;
wire   [28:0] y_V_58_fu_1606_p1;
wire   [26:0] t_V_38_fu_1574_p2;
wire   [26:0] t_V_39_fu_1600_p2;
wire   [28:0] y_V_57_fu_1594_p2;
wire   [28:0] y_V_58_fu_1606_p2;
wire   [26:0] t_V_40_fu_1649_p1;
wire   [26:0] r_V_77_cast_cast_fu_1646_p1;
wire   [28:0] y_V_60_fu_1657_p1;
wire   [28:0] r_V_78_cast_cast_fu_1654_p1;
wire   [26:0] t_V_41_fu_1662_p1;
wire   [28:0] y_V_61_fu_1667_p1;
wire   [26:0] t_V_40_fu_1649_p2;
wire   [26:0] t_V_41_fu_1662_p2;
wire   [28:0] y_V_60_fu_1657_p2;
wire   [28:0] y_V_61_fu_1667_p2;
wire   [28:0] y_V_112_fu_1679_p3;
wire   [6:0] tmp_41_fu_1686_p4;
wire   [26:0] x_V_110_fu_1672_p3;
wire   [26:0] t_V_42_fu_1700_p1;
wire   [26:0] r_V_81_cast_cast_fu_1696_p1;
wire   [4:0] tmp_42_fu_1706_p4;
wire   [28:0] y_V_63_fu_1720_p1;
wire   [28:0] r_V_82_cast_cast_fu_1716_p1;
wire   [26:0] t_V_43_fu_1726_p1;
wire   [28:0] y_V_64_fu_1732_p1;
wire   [26:0] t_V_42_fu_1700_p2;
wire   [26:0] t_V_43_fu_1726_p2;
wire   [28:0] y_V_63_fu_1720_p2;
wire   [28:0] y_V_64_fu_1732_p2;
wire   [27:0] t_V_44_fu_1778_p0;
wire   [27:0] x_V_111_cast_fu_1772_p1;
wire   [27:0] t_V_44_fu_1778_p1;
wire   [27:0] r_V_85_cast_cast_fu_1775_p1;
wire   [28:0] y_V_66_fu_1787_p1;
wire   [28:0] r_V_86_cast_cast_fu_1784_p1;
wire   [27:0] t_V_45_fu_1792_p0;
wire   [27:0] t_V_45_fu_1792_p1;
wire   [28:0] y_V_67_fu_1798_p1;
wire   [27:0] t_V_44_fu_1778_p2;
wire   [27:0] t_V_45_fu_1792_p2;
wire   [28:0] y_V_66_fu_1787_p2;
wire   [28:0] y_V_67_fu_1798_p2;
wire   [28:0] y_V_114_fu_1810_p3;
wire   [4:0] tmp_45_fu_1821_p4;
wire   [27:0] x_V_112_fu_1803_p3;
wire   [27:0] t_V_46_fu_1835_p1;
wire   [27:0] r_V_89_cast_cast_fu_1831_p1;
wire   [3:0] tmp_46_fu_1841_p4;
wire   [29:0] y_V_69_fu_1855_p0;
wire   [29:0] y_V_114_cast_fu_1817_p1;
wire   [29:0] y_V_69_fu_1855_p1;
wire   [29:0] r_V_90_cast_fu_1851_p1;
wire   [27:0] t_V_47_fu_1861_p1;
wire   [29:0] y_V_70_fu_1867_p0;
wire   [29:0] y_V_70_fu_1867_p1;
wire   [27:0] t_V_46_fu_1835_p2;
wire   [27:0] t_V_47_fu_1861_p2;
wire   [29:0] y_V_69_fu_1855_p2;
wire   [29:0] y_V_70_fu_1867_p2;
wire   [27:0] t_V_48_fu_1910_p1;
wire   [27:0] r_V_93_cast_cast_fu_1907_p1;
wire   [29:0] y_V_72_fu_1918_p1;
wire   [29:0] r_V_94_cast_cast_fu_1915_p1;
wire   [27:0] t_V_49_fu_1923_p1;
wire   [29:0] y_V_73_fu_1928_p1;
wire   [27:0] t_V_48_fu_1910_p2;
wire   [27:0] t_V_49_fu_1923_p2;
wire   [29:0] y_V_72_fu_1918_p2;
wire   [29:0] y_V_73_fu_1928_p2;
wire   [29:0] y_V_116_fu_1940_p3;
wire   [3:0] tmp_49_fu_1947_p4;
wire   [27:0] x_V_114_fu_1933_p3;
wire   [27:0] t_V_50_fu_1961_p1;
wire   [27:0] r_V_cast4_fu_1957_p1;
wire   [1:0] tmp_50_fu_1967_p4;
wire   [29:0] y_V_75_fu_1981_p1;
wire   [29:0] r_V_98_cast_cast_fu_1977_p1;
wire   [27:0] t_V_51_fu_1987_p1;
wire   [29:0] y_V_76_fu_1993_p1;
wire   [27:0] t_V_50_fu_1961_p2;
wire   [27:0] t_V_51_fu_1987_p2;
wire   [29:0] y_V_75_fu_1981_p2;
wire   [29:0] y_V_76_fu_1993_p2;
wire   [27:0] t_V_52_fu_2034_p1;
wire   [27:0] r_V_1_cast_fu_2031_p1;
wire   [29:0] y_V_78_fu_2042_p1;
wire   [29:0] r_V_102_cast_cast_fu_2039_p1;
wire   [27:0] t_V_53_fu_2047_p1;
wire   [29:0] y_V_79_fu_2052_p1;
wire   [27:0] t_V_52_fu_2034_p2;
wire   [27:0] t_V_53_fu_2047_p2;
wire   [29:0] y_V_78_fu_2042_p2;
wire   [29:0] y_V_79_fu_2052_p2;
wire   [29:0] y_V_118_fu_2064_p3;
wire   [1:0] tmp_53_fu_2071_p4;
wire   [27:0] x_V_116_fu_2057_p3;
wire   [27:0] t_V_54_fu_2085_p1;
wire   [27:0] r_V_2_cast3_fu_2081_p1;
wire   [0:0] tmp_54_fu_2091_p3;
wire   [29:0] y_V_81_fu_2103_p1;
wire   [29:0] r_V_106_cast_cast_fu_2099_p1;
wire   [27:0] t_V_55_fu_2109_p1;
wire   [29:0] y_V_82_fu_2115_p1;
wire   [27:0] t_V_54_fu_2085_p2;
wire   [27:0] t_V_55_fu_2109_p2;
wire   [29:0] y_V_81_fu_2103_p2;
wire   [29:0] y_V_82_fu_2115_p2;
wire   [27:0] t_V_56_fu_2154_p1;
wire   [27:0] r_V_3_cast_fu_2151_p1;
wire   [29:0] y_V_84_fu_2162_p1;
wire   [29:0] r_V_110_cast_cast_fu_2159_p1;
wire   [27:0] t_V_57_fu_2167_p1;
wire   [29:0] y_V_85_fu_2172_p1;
wire   [27:0] t_V_56_fu_2154_p2;
wire   [27:0] t_V_57_fu_2167_p2;
wire   [29:0] y_V_84_fu_2162_p2;
wire   [29:0] y_V_85_fu_2172_p2;
wire   [29:0] y_V_120_fu_2184_p3;
wire   [0:0] tmp_57_fu_2191_p3;
wire   [27:0] x_V_118_fu_2177_p3;
wire   [27:0] t_V_58_fu_2203_p1;
wire   [27:0] r_V_4_cast_fu_2199_p1;
wire   [0:0] tmp_58_fu_2209_p3;
wire   [29:0] y_V_87_fu_2221_p1;
wire   [29:0] r_V_114_cast_cast_fu_2217_p1;
wire   [27:0] t_V_59_fu_2227_p1;
wire   [29:0] y_V_88_fu_2233_p1;
wire   [27:0] t_V_58_fu_2203_p2;
wire   [27:0] t_V_59_fu_2227_p2;
wire   [29:0] y_V_87_fu_2221_p2;
wire   [29:0] y_V_88_fu_2233_p2;
wire   [27:0] t_V_60_fu_2272_p1;
wire   [27:0] r_V_5_cast2_fu_2269_p1;
wire   [29:0] y_V_90_fu_2280_p1;
wire   [29:0] r_V_118_cast_cast_fu_2277_p1;
wire   [27:0] t_V_61_fu_2285_p1;
wire   [29:0] y_V_91_fu_2290_p1;
wire   [29:0] y_V_91_fu_2290_p2;
wire   [0:0] sel_tmp1_fu_2302_p2;
wire   [0:0] sel_tmp2_fu_2307_p2;
wire   [29:0] y_V_90_fu_2280_p2;
wire   [29:0] sel_tmp_fu_2295_p3;
wire   [29:0] UnifiedRetVal1_fu_2312_p3;
wire   [27:0] t_V_61_fu_2285_p2;
wire   [27:0] t_V_60_fu_2272_p2;
wire   [27:0] sel_tmp4_fu_2324_p3;
wire   [27:0] UnifiedRetVal_1_fu_2331_p3;
wire   [31:0] UnifiedRetVal1_cast_fu_2320_p1;
wire   [31:0] UnifiedRetVal_1_cast_fu_2339_p1;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_FFFFFFCE = 32'b11111111111111111111111111001110;
parameter    ap_const_lv8_4F = 8'b1001111;
parameter    ap_const_lv8_EB = 8'b11101011;
parameter    ap_const_lv8_15 = 8'b10101;
parameter    ap_const_lv8_B1 = 8'b10110001;
parameter    ap_const_lv6_13 = 6'b10011;
parameter    ap_const_lv6_39 = 6'b111001;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv7_39 = 7'b111001;
parameter    ap_const_lv7_6D = 7'b1101101;
parameter    ap_const_lv7_13 = 7'b10011;
parameter    ap_const_lv7_47 = 7'b1000111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv8_F = 8'b1111;
parameter    ap_const_lv8_F1 = 8'b11110001;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv8_7 = 8'b111;
parameter    ap_const_lv8_F9 = 8'b11111001;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv8_FD = 8'b11111101;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv28_40 = 28'b1000000;
parameter    ap_const_logic_0 = 1'b0;




/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_theta_V_read_reg_2355_pp0_it1 <= theta_V_read_reg_2355;
        ap_reg_ppstg_theta_V_read_reg_2355_pp0_it2 <= ap_reg_ppstg_theta_V_read_reg_2355_pp0_it1;
        ap_reg_ppstg_theta_V_read_reg_2355_pp0_it3 <= ap_reg_ppstg_theta_V_read_reg_2355_pp0_it2;
        ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it10 <= ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it9;
        ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it11 <= ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it10;
        ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it12 <= ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it11;
        ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it13 <= ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it12;
        ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it14 <= ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it13;
        ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it15 <= ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it14;
        ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it16 <= ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it15;
        ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it5 <= tmp_73_6_reg_2469;
        ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it6 <= ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it5;
        ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it7 <= ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it6;
        ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it8 <= ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it7;
        ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it9 <= ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it8;
        ap_reg_ppstg_tmp_reg_2462_pp0_it10 <= ap_reg_ppstg_tmp_reg_2462_pp0_it9;
        ap_reg_ppstg_tmp_reg_2462_pp0_it11 <= ap_reg_ppstg_tmp_reg_2462_pp0_it10;
        ap_reg_ppstg_tmp_reg_2462_pp0_it12 <= ap_reg_ppstg_tmp_reg_2462_pp0_it11;
        ap_reg_ppstg_tmp_reg_2462_pp0_it13 <= ap_reg_ppstg_tmp_reg_2462_pp0_it12;
        ap_reg_ppstg_tmp_reg_2462_pp0_it14 <= ap_reg_ppstg_tmp_reg_2462_pp0_it13;
        ap_reg_ppstg_tmp_reg_2462_pp0_it15 <= ap_reg_ppstg_tmp_reg_2462_pp0_it14;
        ap_reg_ppstg_tmp_reg_2462_pp0_it16 <= ap_reg_ppstg_tmp_reg_2462_pp0_it15;
        ap_reg_ppstg_tmp_reg_2462_pp0_it5 <= tmp_reg_2462;
        ap_reg_ppstg_tmp_reg_2462_pp0_it6 <= ap_reg_ppstg_tmp_reg_2462_pp0_it5;
        ap_reg_ppstg_tmp_reg_2462_pp0_it7 <= ap_reg_ppstg_tmp_reg_2462_pp0_it6;
        ap_reg_ppstg_tmp_reg_2462_pp0_it8 <= ap_reg_ppstg_tmp_reg_2462_pp0_it7;
        ap_reg_ppstg_tmp_reg_2462_pp0_it9 <= ap_reg_ppstg_tmp_reg_2462_pp0_it8;
        ap_reg_ppstg_tmp_s_reg_2366_pp0_it1 <= tmp_s_reg_2366;
        current_angle_V_2_reg_2422[1] <= current_angle_V_2_fu_437_p2[1];
current_angle_V_2_reg_2422[2] <= current_angle_V_2_fu_437_p2[2];
current_angle_V_2_reg_2422[3] <= current_angle_V_2_fu_437_p2[3];
current_angle_V_2_reg_2422[4] <= current_angle_V_2_fu_437_p2[4];
current_angle_V_2_reg_2422[5] <= current_angle_V_2_fu_437_p2[5];
current_angle_V_2_reg_2422[6] <= current_angle_V_2_fu_437_p2[6];
current_angle_V_2_reg_2422[7] <= current_angle_V_2_fu_437_p2[7];
        current_angle_V_3_reg_2440[1] <= current_angle_V_3_fu_576_p2[1];
current_angle_V_3_reg_2440[2] <= current_angle_V_3_fu_576_p2[2];
current_angle_V_3_reg_2440[3] <= current_angle_V_3_fu_576_p2[3];
current_angle_V_3_reg_2440[4] <= current_angle_V_3_fu_576_p2[4];
current_angle_V_3_reg_2440[5] <= current_angle_V_3_fu_576_p2[5];
current_angle_V_3_reg_2440[6] <= current_angle_V_3_fu_576_p2[6];
current_angle_V_3_reg_2440[7] <= current_angle_V_3_fu_576_p2[7];
        current_angle_V_reg_2383[1] <= current_angle_V_fu_255_p3[1];
current_angle_V_reg_2383[2] <= current_angle_V_fu_255_p3[2];
current_angle_V_reg_2383[3] <= current_angle_V_fu_255_p3[3];
current_angle_V_reg_2383[4] <= current_angle_V_fu_255_p3[4];
current_angle_V_reg_2383[5] <= current_angle_V_fu_255_p3[5];
current_angle_V_reg_2383[6] <= current_angle_V_fu_255_p3[6];
current_angle_V_reg_2383[7] <= current_angle_V_fu_255_p3[7];
        theta_V_read_reg_2355 <= theta_V;
        tmp_11_reg_2534 <= {{y_V_97_fu_736_p3[ap_const_lv32_1C : ap_const_lv32_7]}};
        tmp_12_reg_2539 <= {{x_V_95_fu_728_p3[ap_const_lv32_1A : ap_const_lv32_7]}};
        tmp_15_reg_2556 <= {{y_V_99_fu_863_p3[ap_const_lv32_1C : ap_const_lv32_9]}};
        tmp_16_reg_2561 <= {{x_V_97_fu_856_p3[ap_const_lv32_1A : ap_const_lv32_9]}};
        tmp_19_reg_2578 <= {{y_V_101_fu_989_p3[ap_const_lv32_1C : ap_const_lv32_B]}};
        tmp_20_reg_2583 <= {{x_V_99_fu_982_p3[ap_const_lv32_1A : ap_const_lv32_B]}};
        tmp_23_reg_2600 <= {{y_V_103_fu_1115_p3[ap_const_lv32_1C : ap_const_lv32_D]}};
        tmp_24_reg_2605 <= {{x_V_101_fu_1108_p3[ap_const_lv32_1A : ap_const_lv32_D]}};
        tmp_27_reg_2622 <= {{y_V_105_fu_1241_p3[ap_const_lv32_1C : ap_const_lv32_F]}};
        tmp_28_reg_2627 <= {{x_V_103_fu_1234_p3[ap_const_lv32_1A : ap_const_lv32_F]}};
        tmp_2_reg_2412 <= {{y_V_93_fu_381_p3[ap_const_lv32_7 : ap_const_lv32_3]}};
        tmp_31_reg_2644 <= {{y_V_107_fu_1367_p3[ap_const_lv32_1C : ap_const_lv32_11]}};
        tmp_32_reg_2649 <= {{x_V_105_fu_1360_p3[ap_const_lv32_1A : ap_const_lv32_11]}};
        tmp_35_reg_2666 <= {{y_V_109_fu_1493_p3[ap_const_lv32_1C : ap_const_lv32_13]}};
        tmp_36_reg_2671 <= {{x_V_107_fu_1486_p3[ap_const_lv32_1A : ap_const_lv32_13]}};
        tmp_39_reg_2688 <= {{y_V_111_fu_1619_p3[ap_const_lv32_1C : ap_const_lv32_15]}};
        tmp_3_reg_2417 <= {{x_V_92_fu_374_p3[ap_const_lv32_7 : ap_const_lv32_3]}};
        tmp_40_reg_2693 <= {{x_V_109_fu_1612_p3[ap_const_lv32_1A : ap_const_lv32_15]}};
        tmp_43_reg_2709 <= {{y_V_113_fu_1745_p3[ap_const_lv32_1C : ap_const_lv32_17]}};
        tmp_44_reg_2714 <= {{x_V_111_fu_1738_p3[ap_const_lv32_1A : ap_const_lv32_17]}};
        tmp_47_reg_2731 <= {{y_V_115_fu_1880_p3[ap_const_lv32_1D : ap_const_lv32_19]}};
        tmp_48_reg_2736 <= {{x_V_113_fu_1873_p3[ap_const_lv32_1B : ap_const_lv32_19]}};
        tmp_51_reg_2753 <= {{y_V_117_fu_2006_p3[ap_const_lv32_1D : ap_const_lv32_1B]}};
        tmp_52_reg_2758 <= x_V_115_fu_1999_p3[ap_const_lv32_1B];
        tmp_55_reg_2775 <= y_V_119_fu_2128_p3[ap_const_lv32_1D];
        tmp_56_reg_2780 <= x_V_117_fu_2121_p3[ap_const_lv32_1B];
        tmp_59_reg_2797 <= y_V_121_fu_2246_p3[ap_const_lv32_1D];
        tmp_60_reg_2802 <= x_V_119_fu_2239_p3[ap_const_lv32_1B];
        tmp_6_reg_2452 <= {{y_V_95_fu_560_p3[ap_const_lv32_1C : ap_const_lv32_5]}};
        tmp_73_1_reg_2377 <= tmp_73_1_fu_236_p2;
        tmp_73_2_reg_2388 <= tmp_73_2_fu_267_p2;
        tmp_73_3_reg_2406 <= tmp_73_3_fu_404_p2;
        tmp_73_5_reg_2445 <= tmp_73_5_fu_585_p2;
        tmp_73_6_reg_2469 <= tmp_73_6_fu_671_p2;
        tmp_7_reg_2457 <= {{x_V_93_fu_552_p3[ap_const_lv32_1A : ap_const_lv32_5]}};
        tmp_reg_2462 <= tmp_fu_610_p2;
        tmp_s_reg_2366 <= tmp_s_fu_223_p2;
        x_V_101_reg_2588 <= x_V_101_fu_1108_p3;
        x_V_103_reg_2610 <= x_V_103_fu_1234_p3;
        x_V_105_reg_2632 <= x_V_105_fu_1360_p3;
        x_V_107_reg_2654 <= x_V_107_fu_1486_p3;
        x_V_109_reg_2676 <= x_V_109_fu_1612_p3;
        x_V_111_reg_2698 <= x_V_111_fu_1738_p3;
        x_V_113_reg_2719 <= x_V_113_fu_1873_p3;
        x_V_115_reg_2741 <= x_V_115_fu_1999_p3;
        x_V_117_reg_2763 <= x_V_117_fu_2121_p3;
        x_V_119_reg_2785 <= x_V_119_fu_2239_p3;
        x_V_92_reg_2395 <= x_V_92_fu_374_p3;
        x_V_93_reg_2428 <= x_V_93_fu_552_p3;
        x_V_95_reg_2522 <= x_V_95_fu_728_p3;
        x_V_97_reg_2544 <= x_V_97_fu_856_p3;
        x_V_99_reg_2566 <= x_V_99_fu_982_p3;
        y_V_101_reg_2572 <= y_V_101_fu_989_p3;
        y_V_103_reg_2594 <= y_V_103_fu_1115_p3;
        y_V_105_reg_2616 <= y_V_105_fu_1241_p3;
        y_V_107_reg_2638 <= y_V_107_fu_1367_p3;
        y_V_109_reg_2660 <= y_V_109_fu_1493_p3;
        y_V_111_reg_2682 <= y_V_111_fu_1619_p3;
        y_V_113_reg_2703 <= y_V_113_fu_1745_p3;
        y_V_115_reg_2725 <= y_V_115_fu_1880_p3;
        y_V_117_reg_2747 <= y_V_117_fu_2006_p3;
        y_V_119_reg_2769 <= y_V_119_fu_2128_p3;
        y_V_121_reg_2791 <= y_V_121_fu_2246_p3;
        y_V_93_reg_2401[1] <= y_V_93_fu_381_p3[1];
y_V_93_reg_2401[2] <= y_V_93_fu_381_p3[2];
y_V_93_reg_2401[3] <= y_V_93_fu_381_p3[3];
y_V_93_reg_2401[4] <= y_V_93_fu_381_p3[4];
y_V_93_reg_2401[5] <= y_V_93_fu_381_p3[5];
y_V_93_reg_2401[6] <= y_V_93_fu_381_p3[6];
y_V_93_reg_2401[7] <= y_V_93_fu_381_p3[7];
        y_V_95_reg_2434 <= y_V_95_fu_560_p3;
        y_V_97_reg_2528 <= y_V_97_fu_736_p3;
        y_V_99_reg_2550 <= y_V_99_fu_863_p3;
    end
end
assign UnifiedRetVal1_cast_fu_2320_p1 = $signed(UnifiedRetVal1_fu_2312_p3);
assign UnifiedRetVal1_fu_2312_p3 = ((sel_tmp2_fu_2307_p2)? y_V_90_fu_2280_p2: sel_tmp_fu_2295_p3);
assign UnifiedRetVal_1_cast_fu_2339_p1 = $signed(UnifiedRetVal_1_fu_2331_p3);
assign UnifiedRetVal_1_fu_2331_p3 = ((sel_tmp2_fu_2307_p2)? t_V_60_fu_2272_p2: sel_tmp4_fu_2324_p3);
assign ap_return_0 = UnifiedRetVal1_cast_fu_2320_p1;
assign ap_return_1 = UnifiedRetVal_1_cast_fu_2339_p1;
assign current_angle_V_1_fu_395_p2 = (current_angle_V_reg_2383 + p_Val2_14_v_cast_cast_fu_388_p3);
assign current_angle_V_2_fu_437_p2 = (current_angle_V_1_fu_395_p2 + p_Val2_21_v_cast_cast_fu_429_p3);
assign current_angle_V_3_fu_576_p2 = (current_angle_V_2_reg_2422 + p_Val2_28_v_cast_cast_fu_568_p3);
assign current_angle_V_cast_cast_fu_229_p3 = ((tmp_s_reg_2366)? ap_const_lv32_32: ap_const_lv32_FFFFFFCE);
assign current_angle_V_fu_255_p3 = ((tmp_73_1_fu_236_p2)? r_V_99_1_fu_241_p3: r_V_104_1_fu_248_p3);
assign p_Val2_13_cast_cast_fu_443_p1 = $signed(y_V_93_reg_2401);
assign p_Val2_14_v_cast_cast_fu_388_p3 = ((tmp_73_2_reg_2388)? ap_const_lv8_F: ap_const_lv8_F1);
assign p_Val2_15_fu_662_p2 = (current_angle_V_3_reg_2440 + p_Val2_37_v_cast_cast_fu_655_p3);
assign p_Val2_21_v_cast_cast_fu_429_p3 = ((tmp_73_3_fu_404_p2)? ap_const_lv8_7: ap_const_lv8_F9);
assign p_Val2_28_v_cast_cast_fu_568_p3 = ((tmp_73_4_fu_495_p2)? ap_const_lv8_3: ap_const_lv8_FD);
assign p_Val2_37_v_cast_cast_fu_655_p3 = ((tmp_73_5_reg_2445)? ap_const_lv8_1: ap_const_lv8_FF);
assign p_Val2_3_cast_cast_fu_307_p1 = $unsigned(x_V_91_fu_300_p3);
assign p_Val2_6_cast_fu_318_p1 = $signed(y_V_92_fu_311_p3);
assign r_V_102_cast_cast_fu_2039_p1 = $signed(tmp_52_reg_2758);
assign r_V_104_1_fu_248_p3 = ((tmp_s_reg_2366)? ap_const_lv8_15: ap_const_lv8_B1);
assign r_V_106_cast_cast_fu_2099_p1 = $signed(tmp_54_fu_2091_p3);
assign r_V_10_cast_cast_fu_530_p1 = $signed(tmp_5_fu_520_p4);
assign r_V_110_cast_cast_fu_2159_p1 = $signed(tmp_56_reg_2780);
assign r_V_114_cast_cast_fu_2217_p1 = $signed(tmp_58_fu_2209_p3);
assign r_V_118_cast_cast_fu_2277_p1 = $signed(tmp_60_reg_2802);
assign r_V_13_cast_cast_fu_615_p1 = $signed(tmp_6_reg_2452);
assign r_V_14_cast_cast_fu_623_p1 = $signed(tmp_7_reg_2457);
assign r_V_17_cast_cast_fu_686_p1 = $signed(tmp_9_fu_676_p4);
assign r_V_18_cast_cast_fu_706_p1 = $signed(tmp_10_fu_696_p4);
assign r_V_1_cast_fu_2031_p1 = $signed(tmp_51_reg_2753);
assign r_V_21_cast_cast_fu_764_p1 = $signed(tmp_11_reg_2534);
assign r_V_22_cast_cast_fu_772_p1 = $signed(tmp_12_reg_2539);
assign r_V_25_cast_cast_fu_814_p1 = $signed(tmp_13_fu_804_p4);
assign r_V_26_cast_cast_fu_834_p1 = $signed(tmp_14_fu_824_p4);
assign r_V_29_cast_cast_fu_890_p1 = $signed(tmp_15_reg_2556);
assign r_V_2_cast3_fu_2081_p1 = $signed(tmp_53_fu_2071_p4);
assign r_V_2_cast_fu_352_p1 = $unsigned(tmp_8_fu_342_p4);
assign r_V_30_cast_cast_fu_898_p1 = $signed(tmp_16_reg_2561);
assign r_V_33_cast_cast_fu_940_p1 = $signed(tmp_17_fu_930_p4);
assign r_V_34_cast_cast_fu_960_p1 = $signed(tmp_18_fu_950_p4);
assign r_V_37_cast_cast_fu_1016_p1 = $signed(tmp_19_reg_2578);
assign r_V_38_cast_cast_fu_1024_p1 = $signed(tmp_20_reg_2583);
assign r_V_3_cast_fu_2151_p1 = $signed(tmp_55_reg_2775);
assign r_V_41_cast_cast_fu_1066_p1 = $signed(tmp_21_fu_1056_p4);
assign r_V_42_cast_cast_fu_1086_p1 = $signed(tmp_22_fu_1076_p4);
assign r_V_45_cast_cast_fu_1142_p1 = $signed(tmp_23_reg_2600);
assign r_V_46_cast_cast_fu_1150_p1 = $signed(tmp_24_reg_2605);
assign r_V_49_cast_cast_fu_1192_p1 = $signed(tmp_25_fu_1182_p4);
assign r_V_4_cast_fu_2199_p1 = $signed(tmp_57_fu_2191_p3);
assign r_V_50_cast_cast_fu_1212_p1 = $signed(tmp_26_fu_1202_p4);
assign r_V_53_cast_cast_fu_1268_p1 = $signed(tmp_27_reg_2622);
assign r_V_54_cast_cast_fu_1276_p1 = $signed(tmp_28_reg_2627);
assign r_V_57_cast_cast_fu_1318_p1 = $signed(tmp_29_fu_1308_p4);
assign r_V_58_cast_cast_fu_1338_p1 = $signed(tmp_30_fu_1328_p4);
assign r_V_5_cast2_fu_2269_p1 = $signed(tmp_59_reg_2797);
assign r_V_5_cast_cast_fu_446_p1 = $signed(tmp_2_reg_2412);
assign r_V_61_cast_cast_fu_1394_p1 = $signed(tmp_31_reg_2644);
assign r_V_62_cast_cast_fu_1402_p1 = $signed(tmp_32_reg_2649);
assign r_V_65_cast_cast_fu_1444_p1 = $signed(tmp_33_fu_1434_p4);
assign r_V_66_cast_cast_fu_1464_p1 = $signed(tmp_34_fu_1454_p4);
assign r_V_69_cast_cast_fu_1520_p1 = $signed(tmp_35_reg_2666);
assign r_V_6_cast_cast_fu_454_p1 = $signed(tmp_3_reg_2417);
assign r_V_70_cast_cast_fu_1528_p1 = $signed(tmp_36_reg_2671);
assign r_V_73_cast_cast_fu_1570_p1 = $signed(tmp_37_fu_1560_p4);
assign r_V_74_cast_cast_fu_1590_p1 = $signed(tmp_38_fu_1580_p4);
assign r_V_77_cast_cast_fu_1646_p1 = $signed(tmp_39_reg_2688);
assign r_V_78_cast_cast_fu_1654_p1 = $signed(tmp_40_reg_2693);
assign r_V_81_cast_cast_fu_1696_p1 = $signed(tmp_41_fu_1686_p4);
assign r_V_82_cast_cast_fu_1716_p1 = $signed(tmp_42_fu_1706_p4);
assign r_V_85_cast_cast_fu_1775_p1 = $signed(tmp_43_reg_2709);
assign r_V_86_cast_cast_fu_1784_p1 = $signed(tmp_44_reg_2714);
assign r_V_89_cast_cast_fu_1831_p1 = $signed(tmp_45_fu_1821_p4);
assign r_V_90_cast_fu_1851_p1 = $signed(tmp_46_fu_1841_p4);
assign r_V_93_cast_cast_fu_1907_p1 = $signed(tmp_47_reg_2731);
assign r_V_94_cast_cast_fu_1915_p1 = $signed(tmp_48_reg_2736);
assign r_V_98_cast_cast_fu_1977_p1 = $signed(tmp_50_fu_1967_p4);
assign r_V_99_1_fu_241_p3 = ((tmp_s_reg_2366)? ap_const_lv8_4F: ap_const_lv8_EB);
assign r_V_9_cast_cast_fu_510_p1 = $signed(tmp_4_fu_500_p4);
assign r_V_cast4_fu_1957_p1 = $signed(tmp_49_fu_1947_p4);
assign r_V_cast_cast_fu_332_p1 = $signed(tmp_1_fu_322_p4);
assign sel_tmp1_fu_2302_p2 = (ap_reg_ppstg_tmp_reg_2462_pp0_it16 ^ ap_const_lv1_1);
assign sel_tmp2_fu_2307_p2 = (ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it16 & sel_tmp1_fu_2302_p2);
assign sel_tmp4_fu_2324_p3 = ((ap_reg_ppstg_tmp_reg_2462_pp0_it16)? ap_const_lv28_40: t_V_61_fu_2285_p2);
assign sel_tmp_fu_2295_p3 = ((ap_reg_ppstg_tmp_reg_2462_pp0_it16)? ap_const_lv30_0: y_V_91_fu_2290_p2);
assign t_V_10_fu_690_p1 = r_V_17_cast_cast_fu_686_p1;
assign t_V_10_fu_690_p2 = (x_V_94_fu_641_p3 - t_V_10_fu_690_p1);
assign t_V_11_fu_716_p1 = r_V_17_cast_cast_fu_686_p1;
assign t_V_11_fu_716_p2 = (x_V_94_fu_641_p3 + t_V_11_fu_716_p1);
assign t_V_12_fu_767_p1 = r_V_21_cast_cast_fu_764_p1;
assign t_V_12_fu_767_p2 = (x_V_95_reg_2522 - t_V_12_fu_767_p1);
assign t_V_13_fu_780_p1 = r_V_21_cast_cast_fu_764_p1;
assign t_V_13_fu_780_p2 = (x_V_95_reg_2522 + t_V_13_fu_780_p1);
assign t_V_14_fu_818_p1 = r_V_25_cast_cast_fu_814_p1;
assign t_V_14_fu_818_p2 = (x_V_96_fu_790_p3 - t_V_14_fu_818_p1);
assign t_V_15_fu_844_p1 = r_V_25_cast_cast_fu_814_p1;
assign t_V_15_fu_844_p2 = (x_V_96_fu_790_p3 + t_V_15_fu_844_p1);
assign t_V_16_fu_893_p1 = r_V_29_cast_cast_fu_890_p1;
assign t_V_16_fu_893_p2 = (x_V_97_reg_2544 - t_V_16_fu_893_p1);
assign t_V_17_fu_906_p1 = r_V_29_cast_cast_fu_890_p1;
assign t_V_17_fu_906_p2 = (x_V_97_reg_2544 + t_V_17_fu_906_p1);
assign t_V_18_fu_944_p1 = r_V_33_cast_cast_fu_940_p1;
assign t_V_18_fu_944_p2 = (x_V_98_fu_916_p3 - t_V_18_fu_944_p1);
assign t_V_19_fu_970_p1 = r_V_33_cast_cast_fu_940_p1;
assign t_V_19_fu_970_p2 = (x_V_98_fu_916_p3 + t_V_19_fu_970_p1);
assign t_V_1_fu_286_p3 = ((ap_reg_ppstg_tmp_s_reg_2366_pp0_it1)? ap_const_lv6_39: ap_const_lv6_13);
assign t_V_20_fu_1019_p1 = r_V_37_cast_cast_fu_1016_p1;
assign t_V_20_fu_1019_p2 = (x_V_99_reg_2566 - t_V_20_fu_1019_p1);
assign t_V_21_fu_1032_p1 = r_V_37_cast_cast_fu_1016_p1;
assign t_V_21_fu_1032_p2 = (x_V_99_reg_2566 + t_V_21_fu_1032_p1);
assign t_V_22_fu_1070_p1 = r_V_41_cast_cast_fu_1066_p1;
assign t_V_22_fu_1070_p2 = (x_V_100_fu_1042_p3 - t_V_22_fu_1070_p1);
assign t_V_23_fu_1096_p1 = r_V_41_cast_cast_fu_1066_p1;
assign t_V_23_fu_1096_p2 = (x_V_100_fu_1042_p3 + t_V_23_fu_1096_p1);
assign t_V_24_fu_1145_p1 = r_V_45_cast_cast_fu_1142_p1;
assign t_V_24_fu_1145_p2 = (x_V_101_reg_2588 - t_V_24_fu_1145_p1);
assign t_V_25_fu_1158_p1 = r_V_45_cast_cast_fu_1142_p1;
assign t_V_25_fu_1158_p2 = (x_V_101_reg_2588 + t_V_25_fu_1158_p1);
assign t_V_26_fu_1196_p1 = r_V_49_cast_cast_fu_1192_p1;
assign t_V_26_fu_1196_p2 = (x_V_102_fu_1168_p3 - t_V_26_fu_1196_p1);
assign t_V_27_fu_1222_p1 = r_V_49_cast_cast_fu_1192_p1;
assign t_V_27_fu_1222_p2 = (x_V_102_fu_1168_p3 + t_V_27_fu_1222_p1);
assign t_V_28_fu_1271_p1 = r_V_53_cast_cast_fu_1268_p1;
assign t_V_28_fu_1271_p2 = (x_V_103_reg_2610 - t_V_28_fu_1271_p1);
assign t_V_29_fu_1284_p1 = r_V_53_cast_cast_fu_1268_p1;
assign t_V_29_fu_1284_p2 = (x_V_103_reg_2610 + t_V_29_fu_1284_p1);
assign t_V_2_fu_336_p1 = r_V_cast_cast_fu_332_p1;
assign t_V_2_fu_336_p2 = (p_Val2_3_cast_cast_fu_307_p1 - t_V_2_fu_336_p1);
assign t_V_30_fu_1322_p1 = r_V_57_cast_cast_fu_1318_p1;
assign t_V_30_fu_1322_p2 = (x_V_104_fu_1294_p3 - t_V_30_fu_1322_p1);
assign t_V_31_fu_1348_p1 = r_V_57_cast_cast_fu_1318_p1;
assign t_V_31_fu_1348_p2 = (x_V_104_fu_1294_p3 + t_V_31_fu_1348_p1);
assign t_V_32_fu_1397_p1 = r_V_61_cast_cast_fu_1394_p1;
assign t_V_32_fu_1397_p2 = (x_V_105_reg_2632 - t_V_32_fu_1397_p1);
assign t_V_33_fu_1410_p1 = r_V_61_cast_cast_fu_1394_p1;
assign t_V_33_fu_1410_p2 = (x_V_105_reg_2632 + t_V_33_fu_1410_p1);
assign t_V_34_fu_1448_p1 = r_V_65_cast_cast_fu_1444_p1;
assign t_V_34_fu_1448_p2 = (x_V_106_fu_1420_p3 - t_V_34_fu_1448_p1);
assign t_V_35_fu_1474_p1 = r_V_65_cast_cast_fu_1444_p1;
assign t_V_35_fu_1474_p2 = (x_V_106_fu_1420_p3 + t_V_35_fu_1474_p1);
assign t_V_36_fu_1523_p1 = r_V_69_cast_cast_fu_1520_p1;
assign t_V_36_fu_1523_p2 = (x_V_107_reg_2654 - t_V_36_fu_1523_p1);
assign t_V_37_fu_1536_p1 = r_V_69_cast_cast_fu_1520_p1;
assign t_V_37_fu_1536_p2 = (x_V_107_reg_2654 + t_V_37_fu_1536_p1);
assign t_V_38_fu_1574_p1 = r_V_73_cast_cast_fu_1570_p1;
assign t_V_38_fu_1574_p2 = (x_V_108_fu_1546_p3 - t_V_38_fu_1574_p1);
assign t_V_39_fu_1600_p1 = r_V_73_cast_cast_fu_1570_p1;
assign t_V_39_fu_1600_p2 = (x_V_108_fu_1546_p3 + t_V_39_fu_1600_p1);
assign t_V_3_fu_362_p1 = r_V_cast_cast_fu_332_p1;
assign t_V_3_fu_362_p2 = (p_Val2_3_cast_cast_fu_307_p1 + t_V_3_fu_362_p1);
assign t_V_40_fu_1649_p1 = r_V_77_cast_cast_fu_1646_p1;
assign t_V_40_fu_1649_p2 = (x_V_109_reg_2676 - t_V_40_fu_1649_p1);
assign t_V_41_fu_1662_p1 = r_V_77_cast_cast_fu_1646_p1;
assign t_V_41_fu_1662_p2 = (x_V_109_reg_2676 + t_V_41_fu_1662_p1);
assign t_V_42_fu_1700_p1 = r_V_81_cast_cast_fu_1696_p1;
assign t_V_42_fu_1700_p2 = (x_V_110_fu_1672_p3 - t_V_42_fu_1700_p1);
assign t_V_43_fu_1726_p1 = r_V_81_cast_cast_fu_1696_p1;
assign t_V_43_fu_1726_p2 = (x_V_110_fu_1672_p3 + t_V_43_fu_1726_p1);
assign t_V_44_fu_1778_p0 = x_V_111_cast_fu_1772_p1;
assign t_V_44_fu_1778_p1 = r_V_85_cast_cast_fu_1775_p1;
assign t_V_44_fu_1778_p2 = (t_V_44_fu_1778_p0 - t_V_44_fu_1778_p1);
assign t_V_45_fu_1792_p0 = x_V_111_cast_fu_1772_p1;
assign t_V_45_fu_1792_p1 = r_V_85_cast_cast_fu_1775_p1;
assign t_V_45_fu_1792_p2 = (t_V_45_fu_1792_p0 + t_V_45_fu_1792_p1);
assign t_V_46_fu_1835_p1 = r_V_89_cast_cast_fu_1831_p1;
assign t_V_46_fu_1835_p2 = (x_V_112_fu_1803_p3 - t_V_46_fu_1835_p1);
assign t_V_47_fu_1861_p1 = r_V_89_cast_cast_fu_1831_p1;
assign t_V_47_fu_1861_p2 = (x_V_112_fu_1803_p3 + t_V_47_fu_1861_p1);
assign t_V_48_fu_1910_p1 = r_V_93_cast_cast_fu_1907_p1;
assign t_V_48_fu_1910_p2 = (x_V_113_reg_2719 - t_V_48_fu_1910_p1);
assign t_V_49_fu_1923_p1 = r_V_93_cast_cast_fu_1907_p1;
assign t_V_49_fu_1923_p2 = (x_V_113_reg_2719 + t_V_49_fu_1923_p1);
assign t_V_4_fu_449_p1 = r_V_5_cast_cast_fu_446_p1;
assign t_V_4_fu_449_p2 = (x_V_92_reg_2395 - t_V_4_fu_449_p1);
assign t_V_50_fu_1961_p1 = r_V_cast4_fu_1957_p1;
assign t_V_50_fu_1961_p2 = (x_V_114_fu_1933_p3 - t_V_50_fu_1961_p1);
assign t_V_51_fu_1987_p1 = r_V_cast4_fu_1957_p1;
assign t_V_51_fu_1987_p2 = (x_V_114_fu_1933_p3 + t_V_51_fu_1987_p1);
assign t_V_52_fu_2034_p1 = r_V_1_cast_fu_2031_p1;
assign t_V_52_fu_2034_p2 = (x_V_115_reg_2741 - t_V_52_fu_2034_p1);
assign t_V_53_fu_2047_p1 = r_V_1_cast_fu_2031_p1;
assign t_V_53_fu_2047_p2 = (x_V_115_reg_2741 + t_V_53_fu_2047_p1);
assign t_V_54_fu_2085_p1 = r_V_2_cast3_fu_2081_p1;
assign t_V_54_fu_2085_p2 = (x_V_116_fu_2057_p3 - t_V_54_fu_2085_p1);
assign t_V_55_fu_2109_p1 = r_V_2_cast3_fu_2081_p1;
assign t_V_55_fu_2109_p2 = (x_V_116_fu_2057_p3 + t_V_55_fu_2109_p1);
assign t_V_56_fu_2154_p1 = r_V_3_cast_fu_2151_p1;
assign t_V_56_fu_2154_p2 = (x_V_117_reg_2763 - t_V_56_fu_2154_p1);
assign t_V_57_fu_2167_p1 = r_V_3_cast_fu_2151_p1;
assign t_V_57_fu_2167_p2 = (x_V_117_reg_2763 + t_V_57_fu_2167_p1);
assign t_V_58_fu_2203_p1 = r_V_4_cast_fu_2199_p1;
assign t_V_58_fu_2203_p2 = (x_V_118_fu_2177_p3 - t_V_58_fu_2203_p1);
assign t_V_59_fu_2227_p1 = r_V_4_cast_fu_2199_p1;
assign t_V_59_fu_2227_p2 = (x_V_118_fu_2177_p3 + t_V_59_fu_2227_p1);
assign t_V_5_fu_463_p1 = r_V_5_cast_cast_fu_446_p1;
assign t_V_5_fu_463_p2 = (x_V_92_reg_2395 + t_V_5_fu_463_p1);
assign t_V_60_fu_2272_p1 = r_V_5_cast2_fu_2269_p1;
assign t_V_60_fu_2272_p2 = (x_V_119_reg_2785 - t_V_60_fu_2272_p1);
assign t_V_61_fu_2285_p1 = r_V_5_cast2_fu_2269_p1;
assign t_V_61_fu_2285_p2 = (x_V_119_reg_2785 + t_V_61_fu_2285_p1);
assign t_V_6_fu_514_p0 = x_V_92_cast_fu_481_p1;
assign t_V_6_fu_514_p1 = r_V_9_cast_cast_fu_510_p1;
assign t_V_6_fu_514_p2 = (t_V_6_fu_514_p0 - t_V_6_fu_514_p1);
assign t_V_7_fu_540_p0 = x_V_92_cast_fu_481_p1;
assign t_V_7_fu_540_p1 = r_V_9_cast_cast_fu_510_p1;
assign t_V_7_fu_540_p2 = (t_V_7_fu_540_p0 + t_V_7_fu_540_p1);
assign t_V_8_fu_618_p1 = r_V_13_cast_cast_fu_615_p1;
assign t_V_8_fu_618_p2 = (x_V_93_reg_2428 - t_V_8_fu_618_p1);
assign t_V_9_fu_631_p1 = r_V_13_cast_cast_fu_615_p1;
assign t_V_9_fu_631_p2 = (x_V_93_reg_2428 + t_V_9_fu_631_p1);
assign t_V_fu_272_p3 = ((ap_reg_ppstg_tmp_s_reg_2366_pp0_it1)? ap_const_lv6_13: ap_const_lv6_39);
assign tmp_10_fu_696_p4 = {{x_V_94_fu_641_p3[ap_const_lv32_1A : ap_const_lv32_6]}};
assign tmp_13_fu_804_p4 = {{y_V_98_fu_797_p3[ap_const_lv32_1C : ap_const_lv32_8]}};
assign tmp_14_fu_824_p4 = {{x_V_96_fu_790_p3[ap_const_lv32_1A : ap_const_lv32_8]}};
assign tmp_17_fu_930_p4 = {{y_V_100_fu_923_p3[ap_const_lv32_1C : ap_const_lv32_A]}};
assign tmp_18_fu_950_p4 = {{x_V_98_fu_916_p3[ap_const_lv32_1A : ap_const_lv32_A]}};
assign tmp_1_fu_322_p4 = {{y_V_92_fu_311_p3[ap_const_lv32_6 : ap_const_lv32_2]}};
assign tmp_21_fu_1056_p4 = {{y_V_102_fu_1049_p3[ap_const_lv32_1C : ap_const_lv32_C]}};
assign tmp_22_fu_1076_p4 = {{x_V_100_fu_1042_p3[ap_const_lv32_1A : ap_const_lv32_C]}};
assign tmp_25_fu_1182_p4 = {{y_V_104_fu_1175_p3[ap_const_lv32_1C : ap_const_lv32_E]}};
assign tmp_26_fu_1202_p4 = {{x_V_102_fu_1168_p3[ap_const_lv32_1A : ap_const_lv32_E]}};
assign tmp_29_fu_1308_p4 = {{y_V_106_fu_1301_p3[ap_const_lv32_1C : ap_const_lv32_10]}};
assign tmp_30_fu_1328_p4 = {{x_V_104_fu_1294_p3[ap_const_lv32_1A : ap_const_lv32_10]}};
assign tmp_33_fu_1434_p4 = {{y_V_108_fu_1427_p3[ap_const_lv32_1C : ap_const_lv32_12]}};
assign tmp_34_fu_1454_p4 = {{x_V_106_fu_1420_p3[ap_const_lv32_1A : ap_const_lv32_12]}};
assign tmp_37_fu_1560_p4 = {{y_V_110_fu_1553_p3[ap_const_lv32_1C : ap_const_lv32_14]}};
assign tmp_38_fu_1580_p4 = {{x_V_108_fu_1546_p3[ap_const_lv32_1A : ap_const_lv32_14]}};
assign tmp_41_fu_1686_p4 = {{y_V_112_fu_1679_p3[ap_const_lv32_1C : ap_const_lv32_16]}};
assign tmp_42_fu_1706_p4 = {{x_V_110_fu_1672_p3[ap_const_lv32_1A : ap_const_lv32_16]}};
assign tmp_45_fu_1821_p4 = {{y_V_114_fu_1810_p3[ap_const_lv32_1C : ap_const_lv32_18]}};
assign tmp_46_fu_1841_p4 = {{x_V_112_fu_1803_p3[ap_const_lv32_1B : ap_const_lv32_18]}};
assign tmp_49_fu_1947_p4 = {{y_V_116_fu_1940_p3[ap_const_lv32_1D : ap_const_lv32_1A]}};
assign tmp_4_fu_500_p4 = {{y_V_94_fu_485_p3[ap_const_lv32_1C : ap_const_lv32_4]}};
assign tmp_50_fu_1967_p4 = {{x_V_114_fu_1933_p3[ap_const_lv32_1B : ap_const_lv32_1A]}};
assign tmp_53_fu_2071_p4 = {{y_V_118_fu_2064_p3[ap_const_lv32_1D : ap_const_lv32_1C]}};
assign tmp_54_fu_2091_p3 = x_V_116_fu_2057_p3[ap_const_lv32_1B];
assign tmp_57_fu_2191_p3 = y_V_120_fu_2184_p3[ap_const_lv32_1D];
assign tmp_58_fu_2209_p3 = x_V_118_fu_2177_p3[ap_const_lv32_1B];
assign tmp_5_fu_520_p4 = {{x_V_fu_474_p3[ap_const_lv32_7 : ap_const_lv32_4]}};
assign tmp_73_1_fu_236_p2 = ($signed(current_angle_V_cast_cast_fu_229_p3) < $signed(theta_V_read_reg_2355)? 1'b1: 1'b0);
assign tmp_73_2_fu_267_p0 = $signed(current_angle_V_fu_255_p3);
assign tmp_73_2_fu_267_p2 = ($signed(tmp_73_2_fu_267_p0) < $signed(theta_V_read_reg_2355)? 1'b1: 1'b0);
assign tmp_73_3_fu_404_p0 = $signed(current_angle_V_1_fu_395_p2);
assign tmp_73_3_fu_404_p2 = ($signed(tmp_73_3_fu_404_p0) < $signed(ap_reg_ppstg_theta_V_read_reg_2355_pp0_it1)? 1'b1: 1'b0);
assign tmp_73_4_fu_495_p0 = $signed(current_angle_V_2_reg_2422);
assign tmp_73_4_fu_495_p2 = ($signed(tmp_73_4_fu_495_p0) < $signed(ap_reg_ppstg_theta_V_read_reg_2355_pp0_it2)? 1'b1: 1'b0);
assign tmp_73_5_fu_585_p0 = $signed(current_angle_V_3_fu_576_p2);
assign tmp_73_5_fu_585_p2 = ($signed(tmp_73_5_fu_585_p0) < $signed(ap_reg_ppstg_theta_V_read_reg_2355_pp0_it2)? 1'b1: 1'b0);
assign tmp_73_6_fu_671_p0 = $signed(p_Val2_15_fu_662_p2);
assign tmp_73_6_fu_671_p2 = ($signed(tmp_73_6_fu_671_p0) < $signed(ap_reg_ppstg_theta_V_read_reg_2355_pp0_it3)? 1'b1: 1'b0);
assign tmp_8_fu_342_p4 = {{x_V_91_fu_300_p3[ap_const_lv32_5 : ap_const_lv32_2]}};
assign tmp_9_fu_676_p4 = {{y_V_96_fu_648_p3[ap_const_lv32_1C : ap_const_lv32_6]}};
assign tmp_fu_610_p2 = (ap_reg_ppstg_theta_V_read_reg_2355_pp0_it3 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_s_fu_223_p2 = ($signed(theta_V) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign x_V_100_fu_1042_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it6)? t_V_20_fu_1019_p2: t_V_21_fu_1032_p2);
assign x_V_101_fu_1108_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it6)? t_V_22_fu_1070_p2: t_V_23_fu_1096_p2);
assign x_V_102_fu_1168_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it7)? t_V_24_fu_1145_p2: t_V_25_fu_1158_p2);
assign x_V_103_fu_1234_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it7)? t_V_26_fu_1196_p2: t_V_27_fu_1222_p2);
assign x_V_104_fu_1294_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it8)? t_V_28_fu_1271_p2: t_V_29_fu_1284_p2);
assign x_V_105_fu_1360_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it8)? t_V_30_fu_1322_p2: t_V_31_fu_1348_p2);
assign x_V_106_fu_1420_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it9)? t_V_32_fu_1397_p2: t_V_33_fu_1410_p2);
assign x_V_107_fu_1486_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it9)? t_V_34_fu_1448_p2: t_V_35_fu_1474_p2);
assign x_V_108_fu_1546_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it10)? t_V_36_fu_1523_p2: t_V_37_fu_1536_p2);
assign x_V_109_fu_1612_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it10)? t_V_38_fu_1574_p2: t_V_39_fu_1600_p2);
assign x_V_110_fu_1672_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it11)? t_V_40_fu_1649_p2: t_V_41_fu_1662_p2);
assign x_V_111_cast_fu_1772_p1 = $signed(x_V_111_reg_2698);
assign x_V_111_fu_1738_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it11)? t_V_42_fu_1700_p2: t_V_43_fu_1726_p2);
assign x_V_112_fu_1803_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it12)? t_V_44_fu_1778_p2: t_V_45_fu_1792_p2);
assign x_V_113_fu_1873_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it12)? t_V_46_fu_1835_p2: t_V_47_fu_1861_p2);
assign x_V_114_fu_1933_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it13)? t_V_48_fu_1910_p2: t_V_49_fu_1923_p2);
assign x_V_115_fu_1999_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it13)? t_V_50_fu_1961_p2: t_V_51_fu_1987_p2);
assign x_V_116_fu_2057_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it14)? t_V_52_fu_2034_p2: t_V_53_fu_2047_p2);
assign x_V_117_fu_2121_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it14)? t_V_54_fu_2085_p2: t_V_55_fu_2109_p2);
assign x_V_118_fu_2177_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it15)? t_V_56_fu_2154_p2: t_V_57_fu_2167_p2);
assign x_V_119_fu_2239_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it15)? t_V_58_fu_2203_p2: t_V_59_fu_2227_p2);
assign x_V_91_fu_300_p3 = ((tmp_73_1_reg_2377)? t_V_fu_272_p3: t_V_1_fu_286_p3);
assign x_V_92_cast_fu_481_p1 = $signed(x_V_fu_474_p3);
assign x_V_92_fu_374_p3 = ((tmp_73_2_reg_2388)? t_V_2_fu_336_p2: t_V_3_fu_362_p2);
assign x_V_93_fu_552_p3 = ((tmp_73_4_fu_495_p2)? t_V_6_fu_514_p2: t_V_7_fu_540_p2);
assign x_V_94_fu_641_p3 = ((tmp_73_5_reg_2445)? t_V_8_fu_618_p2: t_V_9_fu_631_p2);
assign x_V_95_fu_728_p3 = ((tmp_73_6_fu_671_p2)? t_V_10_fu_690_p2: t_V_11_fu_716_p2);
assign x_V_96_fu_790_p3 = ((tmp_73_6_reg_2469)? t_V_12_fu_767_p2: t_V_13_fu_780_p2);
assign x_V_97_fu_856_p3 = ((tmp_73_6_reg_2469)? t_V_14_fu_818_p2: t_V_15_fu_844_p2);
assign x_V_98_fu_916_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it5)? t_V_16_fu_893_p2: t_V_17_fu_906_p2);
assign x_V_99_fu_982_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it5)? t_V_18_fu_944_p2: t_V_19_fu_970_p2);
assign x_V_fu_474_p3 = ((tmp_73_3_reg_2406)? t_V_4_fu_449_p2: t_V_5_fu_463_p2);
assign y_V_100_fu_923_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it5)? y_V_24_fu_901_p2: y_V_25_fu_911_p2);
assign y_V_101_fu_989_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it5)? y_V_27_fu_964_p2: y_V_28_fu_976_p2);
assign y_V_102_fu_1049_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it6)? y_V_30_fu_1027_p2: y_V_31_fu_1037_p2);
assign y_V_103_fu_1115_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it6)? y_V_33_fu_1090_p2: y_V_34_fu_1102_p2);
assign y_V_104_fu_1175_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it7)? y_V_36_fu_1153_p2: y_V_37_fu_1163_p2);
assign y_V_105_fu_1241_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it7)? y_V_39_fu_1216_p2: y_V_40_fu_1228_p2);
assign y_V_106_fu_1301_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it8)? y_V_42_fu_1279_p2: y_V_43_fu_1289_p2);
assign y_V_107_fu_1367_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it8)? y_V_45_fu_1342_p2: y_V_46_fu_1354_p2);
assign y_V_108_fu_1427_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it9)? y_V_48_fu_1405_p2: y_V_49_fu_1415_p2);
assign y_V_109_fu_1493_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it9)? y_V_51_fu_1468_p2: y_V_52_fu_1480_p2);
assign y_V_10_fu_546_p1 = r_V_10_cast_cast_fu_530_p1;
assign y_V_10_fu_546_p2 = (y_V_94_fu_485_p3 - y_V_10_fu_546_p1);
assign y_V_110_fu_1553_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it10)? y_V_54_fu_1531_p2: y_V_55_fu_1541_p2);
assign y_V_111_fu_1619_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it10)? y_V_57_fu_1594_p2: y_V_58_fu_1606_p2);
assign y_V_112_fu_1679_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it11)? y_V_60_fu_1657_p2: y_V_61_fu_1667_p2);
assign y_V_113_fu_1745_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it11)? y_V_63_fu_1720_p2: y_V_64_fu_1732_p2);
assign y_V_114_cast_fu_1817_p1 = $signed(y_V_114_fu_1810_p3);
assign y_V_114_fu_1810_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it12)? y_V_66_fu_1787_p2: y_V_67_fu_1798_p2);
assign y_V_115_fu_1880_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it12)? y_V_69_fu_1855_p2: y_V_70_fu_1867_p2);
assign y_V_116_fu_1940_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it13)? y_V_72_fu_1918_p2: y_V_73_fu_1928_p2);
assign y_V_117_fu_2006_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it13)? y_V_75_fu_1981_p2: y_V_76_fu_1993_p2);
assign y_V_118_fu_2064_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it14)? y_V_78_fu_2042_p2: y_V_79_fu_2052_p2);
assign y_V_119_fu_2128_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it14)? y_V_81_fu_2103_p2: y_V_82_fu_2115_p2);
assign y_V_120_fu_2184_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it15)? y_V_84_fu_2162_p2: y_V_85_fu_2172_p2);
assign y_V_121_fu_2246_p3 = ((ap_reg_ppstg_tmp_73_6_reg_2469_pp0_it15)? y_V_87_fu_2221_p2: y_V_88_fu_2233_p2);
assign y_V_12_fu_626_p1 = r_V_14_cast_cast_fu_623_p1;
assign y_V_12_fu_626_p2 = (y_V_95_reg_2434 + y_V_12_fu_626_p1);
assign y_V_13_fu_636_p1 = r_V_14_cast_cast_fu_623_p1;
assign y_V_13_fu_636_p2 = (y_V_95_reg_2434 - y_V_13_fu_636_p1);
assign y_V_15_fu_710_p1 = r_V_18_cast_cast_fu_706_p1;
assign y_V_15_fu_710_p2 = (y_V_96_fu_648_p3 + y_V_15_fu_710_p1);
assign y_V_16_fu_722_p1 = r_V_18_cast_cast_fu_706_p1;
assign y_V_16_fu_722_p2 = (y_V_96_fu_648_p3 - y_V_16_fu_722_p1);
assign y_V_18_fu_775_p1 = r_V_22_cast_cast_fu_772_p1;
assign y_V_18_fu_775_p2 = (y_V_97_reg_2528 + y_V_18_fu_775_p1);
assign y_V_19_fu_785_p1 = r_V_22_cast_cast_fu_772_p1;
assign y_V_19_fu_785_p2 = (y_V_97_reg_2528 - y_V_19_fu_785_p1);
assign y_V_1_fu_293_p3 = ((ap_reg_ppstg_tmp_s_reg_2366_pp0_it1)? ap_const_lv7_13: ap_const_lv7_47);
assign y_V_21_fu_838_p1 = r_V_26_cast_cast_fu_834_p1;
assign y_V_21_fu_838_p2 = (y_V_98_fu_797_p3 + y_V_21_fu_838_p1);
assign y_V_22_fu_850_p1 = r_V_26_cast_cast_fu_834_p1;
assign y_V_22_fu_850_p2 = (y_V_98_fu_797_p3 - y_V_22_fu_850_p1);
assign y_V_24_fu_901_p1 = r_V_30_cast_cast_fu_898_p1;
assign y_V_24_fu_901_p2 = (y_V_99_reg_2550 + y_V_24_fu_901_p1);
assign y_V_25_fu_911_p1 = r_V_30_cast_cast_fu_898_p1;
assign y_V_25_fu_911_p2 = (y_V_99_reg_2550 - y_V_25_fu_911_p1);
assign y_V_27_fu_964_p1 = r_V_34_cast_cast_fu_960_p1;
assign y_V_27_fu_964_p2 = (y_V_100_fu_923_p3 + y_V_27_fu_964_p1);
assign y_V_28_fu_976_p1 = r_V_34_cast_cast_fu_960_p1;
assign y_V_28_fu_976_p2 = (y_V_100_fu_923_p3 - y_V_28_fu_976_p1);
assign y_V_30_fu_1027_p1 = r_V_38_cast_cast_fu_1024_p1;
assign y_V_30_fu_1027_p2 = (y_V_101_reg_2572 + y_V_30_fu_1027_p1);
assign y_V_31_fu_1037_p1 = r_V_38_cast_cast_fu_1024_p1;
assign y_V_31_fu_1037_p2 = (y_V_101_reg_2572 - y_V_31_fu_1037_p1);
assign y_V_33_fu_1090_p1 = r_V_42_cast_cast_fu_1086_p1;
assign y_V_33_fu_1090_p2 = (y_V_102_fu_1049_p3 + y_V_33_fu_1090_p1);
assign y_V_34_fu_1102_p1 = r_V_42_cast_cast_fu_1086_p1;
assign y_V_34_fu_1102_p2 = (y_V_102_fu_1049_p3 - y_V_34_fu_1102_p1);
assign y_V_36_fu_1153_p1 = r_V_46_cast_cast_fu_1150_p1;
assign y_V_36_fu_1153_p2 = (y_V_103_reg_2594 + y_V_36_fu_1153_p1);
assign y_V_37_fu_1163_p1 = r_V_46_cast_cast_fu_1150_p1;
assign y_V_37_fu_1163_p2 = (y_V_103_reg_2594 - y_V_37_fu_1163_p1);
assign y_V_39_fu_1216_p1 = r_V_50_cast_cast_fu_1212_p1;
assign y_V_39_fu_1216_p2 = (y_V_104_fu_1175_p3 + y_V_39_fu_1216_p1);
assign y_V_3_fu_356_p0 = p_Val2_6_cast_fu_318_p1;
assign y_V_3_fu_356_p2 = (y_V_3_fu_356_p0 + r_V_2_cast_fu_352_p1);
assign y_V_40_fu_1228_p1 = r_V_50_cast_cast_fu_1212_p1;
assign y_V_40_fu_1228_p2 = (y_V_104_fu_1175_p3 - y_V_40_fu_1228_p1);
assign y_V_42_fu_1279_p1 = r_V_54_cast_cast_fu_1276_p1;
assign y_V_42_fu_1279_p2 = (y_V_105_reg_2616 + y_V_42_fu_1279_p1);
assign y_V_43_fu_1289_p1 = r_V_54_cast_cast_fu_1276_p1;
assign y_V_43_fu_1289_p2 = (y_V_105_reg_2616 - y_V_43_fu_1289_p1);
assign y_V_45_fu_1342_p1 = r_V_58_cast_cast_fu_1338_p1;
assign y_V_45_fu_1342_p2 = (y_V_106_fu_1301_p3 + y_V_45_fu_1342_p1);
assign y_V_46_fu_1354_p1 = r_V_58_cast_cast_fu_1338_p1;
assign y_V_46_fu_1354_p2 = (y_V_106_fu_1301_p3 - y_V_46_fu_1354_p1);
assign y_V_48_fu_1405_p1 = r_V_62_cast_cast_fu_1402_p1;
assign y_V_48_fu_1405_p2 = (y_V_107_reg_2638 + y_V_48_fu_1405_p1);
assign y_V_49_fu_1415_p1 = r_V_62_cast_cast_fu_1402_p1;
assign y_V_49_fu_1415_p2 = (y_V_107_reg_2638 - y_V_49_fu_1415_p1);
assign y_V_4_fu_368_p0 = p_Val2_6_cast_fu_318_p1;
assign y_V_4_fu_368_p2 = (y_V_4_fu_368_p0 - r_V_2_cast_fu_352_p1);
assign y_V_51_fu_1468_p1 = r_V_66_cast_cast_fu_1464_p1;
assign y_V_51_fu_1468_p2 = (y_V_108_fu_1427_p3 + y_V_51_fu_1468_p1);
assign y_V_52_fu_1480_p1 = r_V_66_cast_cast_fu_1464_p1;
assign y_V_52_fu_1480_p2 = (y_V_108_fu_1427_p3 - y_V_52_fu_1480_p1);
assign y_V_54_fu_1531_p1 = r_V_70_cast_cast_fu_1528_p1;
assign y_V_54_fu_1531_p2 = (y_V_109_reg_2660 + y_V_54_fu_1531_p1);
assign y_V_55_fu_1541_p1 = r_V_70_cast_cast_fu_1528_p1;
assign y_V_55_fu_1541_p2 = (y_V_109_reg_2660 - y_V_55_fu_1541_p1);
assign y_V_57_fu_1594_p1 = r_V_74_cast_cast_fu_1590_p1;
assign y_V_57_fu_1594_p2 = (y_V_110_fu_1553_p3 + y_V_57_fu_1594_p1);
assign y_V_58_fu_1606_p1 = r_V_74_cast_cast_fu_1590_p1;
assign y_V_58_fu_1606_p2 = (y_V_110_fu_1553_p3 - y_V_58_fu_1606_p1);
assign y_V_60_fu_1657_p1 = r_V_78_cast_cast_fu_1654_p1;
assign y_V_60_fu_1657_p2 = (y_V_111_reg_2682 + y_V_60_fu_1657_p1);
assign y_V_61_fu_1667_p1 = r_V_78_cast_cast_fu_1654_p1;
assign y_V_61_fu_1667_p2 = (y_V_111_reg_2682 - y_V_61_fu_1667_p1);
assign y_V_63_fu_1720_p1 = r_V_82_cast_cast_fu_1716_p1;
assign y_V_63_fu_1720_p2 = (y_V_112_fu_1679_p3 + y_V_63_fu_1720_p1);
assign y_V_64_fu_1732_p1 = r_V_82_cast_cast_fu_1716_p1;
assign y_V_64_fu_1732_p2 = (y_V_112_fu_1679_p3 - y_V_64_fu_1732_p1);
assign y_V_66_fu_1787_p1 = r_V_86_cast_cast_fu_1784_p1;
assign y_V_66_fu_1787_p2 = (y_V_113_reg_2703 + y_V_66_fu_1787_p1);
assign y_V_67_fu_1798_p1 = r_V_86_cast_cast_fu_1784_p1;
assign y_V_67_fu_1798_p2 = (y_V_113_reg_2703 - y_V_67_fu_1798_p1);
assign y_V_69_fu_1855_p0 = y_V_114_cast_fu_1817_p1;
assign y_V_69_fu_1855_p1 = r_V_90_cast_fu_1851_p1;
assign y_V_69_fu_1855_p2 = (y_V_69_fu_1855_p0 + y_V_69_fu_1855_p1);
assign y_V_6_fu_457_p0 = p_Val2_13_cast_cast_fu_443_p1;
assign y_V_6_fu_457_p1 = r_V_6_cast_cast_fu_454_p1;
assign y_V_6_fu_457_p2 = (y_V_6_fu_457_p0 + y_V_6_fu_457_p1);
assign y_V_70_fu_1867_p0 = y_V_114_cast_fu_1817_p1;
assign y_V_70_fu_1867_p1 = r_V_90_cast_fu_1851_p1;
assign y_V_70_fu_1867_p2 = (y_V_70_fu_1867_p0 - y_V_70_fu_1867_p1);
assign y_V_72_fu_1918_p1 = r_V_94_cast_cast_fu_1915_p1;
assign y_V_72_fu_1918_p2 = (y_V_115_reg_2725 + y_V_72_fu_1918_p1);
assign y_V_73_fu_1928_p1 = r_V_94_cast_cast_fu_1915_p1;
assign y_V_73_fu_1928_p2 = (y_V_115_reg_2725 - y_V_73_fu_1928_p1);
assign y_V_75_fu_1981_p1 = r_V_98_cast_cast_fu_1977_p1;
assign y_V_75_fu_1981_p2 = (y_V_116_fu_1940_p3 + y_V_75_fu_1981_p1);
assign y_V_76_fu_1993_p1 = r_V_98_cast_cast_fu_1977_p1;
assign y_V_76_fu_1993_p2 = (y_V_116_fu_1940_p3 - y_V_76_fu_1993_p1);
assign y_V_78_fu_2042_p1 = r_V_102_cast_cast_fu_2039_p1;
assign y_V_78_fu_2042_p2 = (y_V_117_reg_2747 + y_V_78_fu_2042_p1);
assign y_V_79_fu_2052_p1 = r_V_102_cast_cast_fu_2039_p1;
assign y_V_79_fu_2052_p2 = (y_V_117_reg_2747 - y_V_79_fu_2052_p1);
assign y_V_7_fu_468_p0 = p_Val2_13_cast_cast_fu_443_p1;
assign y_V_7_fu_468_p1 = r_V_6_cast_cast_fu_454_p1;
assign y_V_7_fu_468_p2 = (y_V_7_fu_468_p0 - y_V_7_fu_468_p1);
assign y_V_81_fu_2103_p1 = r_V_106_cast_cast_fu_2099_p1;
assign y_V_81_fu_2103_p2 = (y_V_118_fu_2064_p3 + y_V_81_fu_2103_p1);
assign y_V_82_fu_2115_p1 = r_V_106_cast_cast_fu_2099_p1;
assign y_V_82_fu_2115_p2 = (y_V_118_fu_2064_p3 - y_V_82_fu_2115_p1);
assign y_V_84_fu_2162_p1 = r_V_110_cast_cast_fu_2159_p1;
assign y_V_84_fu_2162_p2 = (y_V_119_reg_2769 + y_V_84_fu_2162_p1);
assign y_V_85_fu_2172_p1 = r_V_110_cast_cast_fu_2159_p1;
assign y_V_85_fu_2172_p2 = (y_V_119_reg_2769 - y_V_85_fu_2172_p1);
assign y_V_87_fu_2221_p1 = r_V_114_cast_cast_fu_2217_p1;
assign y_V_87_fu_2221_p2 = (y_V_120_fu_2184_p3 + y_V_87_fu_2221_p1);
assign y_V_88_fu_2233_p1 = r_V_114_cast_cast_fu_2217_p1;
assign y_V_88_fu_2233_p2 = (y_V_120_fu_2184_p3 - y_V_88_fu_2233_p1);
assign y_V_90_fu_2280_p1 = r_V_118_cast_cast_fu_2277_p1;
assign y_V_90_fu_2280_p2 = (y_V_121_reg_2791 + y_V_90_fu_2280_p1);
assign y_V_91_fu_2290_p1 = r_V_118_cast_cast_fu_2277_p1;
assign y_V_91_fu_2290_p2 = (y_V_121_reg_2791 - y_V_91_fu_2290_p1);
assign y_V_92_fu_311_p3 = ((tmp_73_1_reg_2377)? y_V_fu_279_p3: y_V_1_fu_293_p3);
assign y_V_93_fu_381_p3 = ((tmp_73_2_reg_2388)? y_V_3_fu_356_p2: y_V_4_fu_368_p2);
assign y_V_94_fu_485_p3 = ((tmp_73_3_reg_2406)? y_V_6_fu_457_p2: y_V_7_fu_468_p2);
assign y_V_95_fu_560_p3 = ((tmp_73_4_fu_495_p2)? y_V_9_fu_534_p2: y_V_10_fu_546_p2);
assign y_V_96_fu_648_p3 = ((tmp_73_5_reg_2445)? y_V_12_fu_626_p2: y_V_13_fu_636_p2);
assign y_V_97_fu_736_p3 = ((tmp_73_6_fu_671_p2)? y_V_15_fu_710_p2: y_V_16_fu_722_p2);
assign y_V_98_fu_797_p3 = ((tmp_73_6_reg_2469)? y_V_18_fu_775_p2: y_V_19_fu_785_p2);
assign y_V_99_fu_863_p3 = ((tmp_73_6_reg_2469)? y_V_21_fu_838_p2: y_V_22_fu_850_p2);
assign y_V_9_fu_534_p1 = r_V_10_cast_cast_fu_530_p1;
assign y_V_9_fu_534_p2 = (y_V_94_fu_485_p3 + y_V_9_fu_534_p1);
assign y_V_fu_279_p3 = ((ap_reg_ppstg_tmp_s_reg_2366_pp0_it1)? ap_const_lv7_39: ap_const_lv7_6D);
always @ (posedge ap_clk)
begin
    current_angle_V_reg_2383[0] <= 1'b1;
    y_V_93_reg_2401[0] <= 1'b1;
    current_angle_V_2_reg_2422[0] <= 1'b1;
    current_angle_V_3_reg_2440[0] <= 1'b0;
end



endmodule //cordic

