Drill report for D:\Users\Corsi\Desktop\CIAA_Software_1.0-Win\workspaces\eclipse-ws\firmware_v3-master\apps\riego\kicad\riego\riego.kicad_pcb
Created on 25-Nov-19 13:39:49

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'riego-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.70mm  0.028"  (146 holes)
    T2  4.00mm  0.157"  (4 holes)

    Total plated holes count 150


Drill file 'riego-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
