#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May  6 10:54:41 2024
# Process ID: 3316
# Current directory: c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex
# Command line: vivado.exe -notrace -source c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/.Xil/usp_rf_data_converter_0/usp_rf_data_converter_0_ex.tcl
# Log file: c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/vivado.log
# Journal file: c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex\vivado.jou
# Running On: Vulcan, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 16, Host memory: 16907 MB
#-----------------------------------------------------------
start_gui
source c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/.Xil/usp_rf_data_converter_0/usp_rf_data_converter_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
create_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1620.680 ; gain = 357.691
INFO: [open_example_project] Setting board_part_repo_paths...
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'usp_rf_data_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'usp_rf_data_converter_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'usp_rf_data_converter_0'...
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1654.586 ; gain = 10.039
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: tcl/exdes_extension.tcl
Running RF AMS example design extension script
Simulator set to XSim
IPDEF =  xilinx.com:ip:usp_rf_data_converter:2.6
IP is RFAMS, manual override of sim script
"/Xilinx/Vivado/2023.2/data/secureip/hsdac/hsdac_001.svp" \
"/Xilinx/Vivado/2023.2/data/secureip/hsdac/hsdac_002.svp" \
"/Xilinx/Vivado/2023.2/data/secureip/hsadc/hsadc_001.svp" \
"/Xilinx/Vivado/2023.2/data/secureip/hsadc/hsadc_002.svp" \

vlog -64 -incr -work xil_defaultlib  \
+define+USE_QUESTA= \
+define+XIL_HSDAC_REAL_PORT= \
+define+XIL_HSDAC_HSDAC_RNM_PORT= \
+define+XIL_HSDAC_HSADC_RNM_PORT= \
+define+XIL_HSADC_REAL_PORT= \
+define+XIL_HSADC_HSADC_RNM_PORT= \
+define+XIL_HSADC_HSDAC_RNM_PORT=  \
"/Xilinx/Vivado/2023.2/data/secureip/hsdac/hsdac_001.svp" \
"/Xilinx/Vivado/2023.2/data/secureip/hsdac/hsdac_002.svp" \
"/Xilinx/Vivado/2023.2/data/secureip/hsadc/hsadc_001.svp" \
"/Xilinx/Vivado/2023.2/data/secureip/hsadc/hsadc_002.svp" \



Writing SVP compile command to c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/demo_tb_compile.do.lib.do
Writing SVP compile command to c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/demo_tb_compile.nc.lib.scr
Wrote  : <c:\Vulcan\Design_Tool\Board_Demo\ZCU208\usp_rf_data_converter_0_ex\usp_rf_data_converter_0_ex.srcs\sources_1\bd\rfdc_ex\rfdc_ex.bd> 
create_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1716.266 ; gain = 61.680
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 15625000
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
 CONFIG.ADC0_Band 0 CONFIG.ADC0_Clock_Dist 0 CONFIG.ADC0_Clock_Source 0 CONFIG.ADC0_Clock_Source_MX 0 CONFIG.ADC0_Enable 0 CONFIG.ADC0_Fabric_Freq 0.0 CONFIG.ADC0_Link_Coupling 0 CONFIG.ADC0_Multi_Tile_Sync false CONFIG.ADC0_OBS_Fabric_Freq 0.0 CONFIG.ADC0_Outclk_Freq 15.625 CONFIG.ADC0_PLL_Enable false CONFIG.ADC0_Refclk_Div 1 CONFIG.ADC0_Refclk_Freq 2000.000 CONFIG.ADC0_Sampling_Rate 2.0 CONFIG.ADC1_Band 0 CONFIG.ADC1_Clock_Dist 0 CONFIG.ADC1_Clock_Source 1 CONFIG.ADC1_Clock_Source_MX 1 CONFIG.ADC1_Enable 0 CONFIG.ADC1_Fabric_Freq 0.0 CONFIG.ADC1_Link_Coupling 0 CONFIG.ADC1_Multi_Tile_Sync false CONFIG.ADC1_OBS_Fabric_Freq 0.0 CONFIG.ADC1_Outclk_Freq 15.625 CONFIG.ADC1_PLL_Enable false CONFIG.ADC1_Refclk_Div 1 CONFIG.ADC1_Refclk_Freq 2000.000 CONFIG.ADC1_Sampling_Rate 2.0 CONFIG.ADC2_Band 0 CONFIG.ADC2_Clock_Dist 0 CONFIG.ADC2_Clock_Source 2 CONFIG.ADC2_Clock_Source_MX 2 CONFIG.ADC2_Enable 1 CONFIG.ADC2_Fabric_Freq 250.000 CONFIG.ADC2_Link_Coupling 0 CONFIG.ADC2_Multi_Tile_Sync false CONFIG.ADC2_OBS_Fabric_Freq 0.0 CONFIG.ADC2_Outclk_Freq 15.625 CONFIG.ADC2_PLL_Enable true CONFIG.ADC2_Refclk_Div 1 CONFIG.ADC2_Refclk_Freq 250.000 CONFIG.ADC2_Sampling_Rate 2.0 CONFIG.ADC3_Band 0 CONFIG.ADC3_Clock_Dist 0 CONFIG.ADC3_Clock_Source 3 CONFIG.ADC3_Clock_Source_MX 3 CONFIG.ADC3_Enable 0 CONFIG.ADC3_Fabric_Freq 0.0 CONFIG.ADC3_Link_Coupling 0 CONFIG.ADC3_Multi_Tile_Sync false CONFIG.ADC3_OBS_Fabric_Freq 0.0 CONFIG.ADC3_Outclk_Freq 15.625 CONFIG.ADC3_PLL_Enable false CONFIG.ADC3_Refclk_Div 1 CONFIG.ADC3_Refclk_Freq 2000.000 CONFIG.ADC3_Sampling_Rate 2.0 CONFIG.ADC224_En false CONFIG.ADC225_En false CONFIG.ADC226_En false CONFIG.ADC227_En false CONFIG.ADC_Bypass_BG_Cal00 false CONFIG.ADC_Bypass_BG_Cal01 false CONFIG.ADC_Bypass_BG_Cal02 false CONFIG.ADC_Bypass_BG_Cal03 false CONFIG.ADC_Bypass_BG_Cal10 false CONFIG.ADC_Bypass_BG_Cal11 false CONFIG.ADC_Bypass_BG_Cal12 false CONFIG.ADC_Bypass_BG_Cal13 false CONFIG.ADC_Bypass_BG_Cal20 false CONFIG.ADC_Bypass_BG_Cal21 false CONFIG.ADC_Bypass_BG_Cal22 false CONFIG.ADC_Bypass_BG_Cal23 false CONFIG.ADC_Bypass_BG_Cal30 false CONFIG.ADC_Bypass_BG_Cal31 false CONFIG.ADC_Bypass_BG_Cal32 false CONFIG.ADC_Bypass_BG_Cal33 false CONFIG.ADC_CalOpt_Mode00 1 CONFIG.ADC_CalOpt_Mode01 1 CONFIG.ADC_CalOpt_Mode02 1 CONFIG.ADC_CalOpt_Mode03 1 CONFIG.ADC_CalOpt_Mode10 1 CONFIG.ADC_CalOpt_Mode11 1 CONFIG.ADC_CalOpt_Mode12 1 CONFIG.ADC_CalOpt_Mode13 1 CONFIG.ADC_CalOpt_Mode20 1 CONFIG.ADC_CalOpt_Mode21 1 CONFIG.ADC_CalOpt_Mode22 1 CONFIG.ADC_CalOpt_Mode23 1 CONFIG.ADC_CalOpt_Mode30 1 CONFIG.ADC_CalOpt_Mode31 1 CONFIG.ADC_CalOpt_Mode32 1 CONFIG.ADC_CalOpt_Mode33 1 CONFIG.ADC_Coarse_Mixer_Freq00 3 CONFIG.ADC_Coarse_Mixer_Freq01 3 CONFIG.ADC_Coarse_Mixer_Freq02 0 CONFIG.ADC_Coarse_Mixer_Freq03 0 CONFIG.ADC_Coarse_Mixer_Freq10 0 CONFIG.ADC_Coarse_Mixer_Freq11 0 CONFIG.ADC_Coarse_Mixer_Freq12 0 CONFIG.ADC_Coarse_Mixer_Freq13 0 CONFIG.ADC_Coarse_Mixer_Freq20 3 CONFIG.ADC_Coarse_Mixer_Freq21 3 CONFIG.ADC_Coarse_Mixer_Freq22 0 CONFIG.ADC_Coarse_Mixer_Freq23 0 CONFIG.ADC_Coarse_Mixer_Freq30 0 CONFIG.ADC_Coarse_Mixer_Freq31 0 CONFIG.ADC_Coarse_Mixer_Freq32 0 CONFIG.ADC_Coarse_Mixer_Freq33 0 CONFIG.ADC_DSA_RTS false CONFIG.ADC_Data_Type00 0 CONFIG.ADC_Data_Type01 0 CONFIG.ADC_Data_Type02 0 CONFIG.ADC_Data_Type03 0 CONFIG.ADC_Data_Type10 0 CONFIG.ADC_Data_Type11 0 CONFIG.ADC_Data_Type12 0 CONFIG.ADC_Data_Type13 0 CONFIG.ADC_Data_Type20 0 CONFIG.ADC_Data_Type21 0 CONFIG.ADC_Data_Type22 0 CONFIG.ADC_Data_Type23 0 CONFIG.ADC_Data_Type30 0 CONFIG.ADC_Data_Type31 0 CONFIG.ADC_Data_Type32 0 CONFIG.ADC_Data_Type33 0 CONFIG.ADC_Data_Width00 8 CONFIG.ADC_Data_Width01 8 CONFIG.ADC_Data_Width02 8 CONFIG.ADC_Data_Width03 8 CONFIG.ADC_Data_Width10 8 CONFIG.ADC_Data_Width11 8 CONFIG.ADC_Data_Width12 8 CONFIG.ADC_Data_Width13 8 CONFIG.ADC_Data_Width20 1 CONFIG.ADC_Data_Width21 1 CONFIG.ADC_Data_Width22 8 CONFIG.ADC_Data_Width23 8 CONFIG.ADC_Data_Width30 8 CONFIG.ADC_Data_Width31 8 CONFIG.ADC_Data_Width32 8 CONFIG.ADC_Data_Width33 8 CONFIG.ADC_Debug false CONFIG.ADC_Decimation_Mode00 0 CONFIG.ADC_Decimation_Mode01 0 CONFIG.ADC_Decimation_Mode02 0 CONFIG.ADC_Decimation_Mode03 0 CONFIG.ADC_Decimation_Mode10 0 CONFIG.ADC_Decimation_Mode11 0 CONFIG.ADC_Decimation_Mode12 0 CONFIG.ADC_Decimation_Mode13 0 CONFIG.ADC_Decimation_Mode20 8 CONFIG.ADC_Decimation_Mode21 8 CONFIG.ADC_Decimation_Mode22 0 CONFIG.ADC_Decimation_Mode23 0 CONFIG.ADC_Decimation_Mode30 0 CONFIG.ADC_Decimation_Mode31 0 CONFIG.ADC_Decimation_Mode32 0 CONFIG.ADC_Decimation_Mode33 0 CONFIG.ADC_Dither00 true CONFIG.ADC_Dither01 true CONFIG.ADC_Dither02 true CONFIG.ADC_Dither03 true CONFIG.ADC_Dither10 true CONFIG.ADC_Dither11 true CONFIG.ADC_Dither12 true CONFIG.ADC_Dither13 true CONFIG.ADC_Dither20 false CONFIG.ADC_Dither21 false CONFIG.ADC_Dither22 true CONFIG.ADC_Dither23 true CONFIG.ADC_Dither30 true CONFIG.ADC_Dither31 true CONFIG.ADC_Dither32 true CONFIG.ADC_Dither33 true CONFIG.ADC_MTS_Variable_Fabric_Width false CONFIG.ADC_Mixer_Mode00 2 CONFIG.ADC_Mixer_Mode01 2 CONFIG.ADC_Mixer_Mode02 2 CONFIG.ADC_Mixer_Mode03 2 CONFIG.ADC_Mixer_Mode10 2 CONFIG.ADC_Mixer_Mode11 2 CONFIG.ADC_Mixer_Mode12 2 CONFIG.ADC_Mixer_Mode13 2 CONFIG.ADC_Mixer_Mode20 2 CONFIG.ADC_Mixer_Mode21 2 CONFIG.ADC_Mixer_Mode22 2 CONFIG.ADC_Mixer_Mode23 2 CONFIG.ADC_Mixer_Mode30 2 CONFIG.ADC_Mixer_Mode31 2 CONFIG.ADC_Mixer_Mode32 2 CONFIG.ADC_Mixer_Mode33 2 CONFIG.ADC_Mixer_Type00 3 CONFIG.ADC_Mixer_Type01 3 CONFIG.ADC_Mixer_Type02 3 CONFIG.ADC_Mixer_Type03 3 CONFIG.ADC_Mixer_Type10 3 CONFIG.ADC_Mixer_Type11 3 CONFIG.ADC_Mixer_Type12 3 CONFIG.ADC_Mixer_Type13 3 CONFIG.ADC_Mixer_Type20 1 CONFIG.ADC_Mixer_Type21 1 CONFIG.ADC_Mixer_Type22 3 CONFIG.ADC_Mixer_Type23 3 CONFIG.ADC_Mixer_Type30 3 CONFIG.ADC_Mixer_Type31 3 CONFIG.ADC_Mixer_Type32 3 CONFIG.ADC_Mixer_Type33 3 CONFIG.ADC_NCO_Freq00 0.0 CONFIG.ADC_NCO_Freq01 0.0 CONFIG.ADC_NCO_Freq02 0.0 CONFIG.ADC_NCO_Freq03 0.0 CONFIG.ADC_NCO_Freq10 0.0 CONFIG.ADC_NCO_Freq11 0.0 CONFIG.ADC_NCO_Freq12 0.0 CONFIG.ADC_NCO_Freq13 0.0 CONFIG.ADC_NCO_Freq20 0.0 CONFIG.ADC_NCO_Freq21 0.0 CONFIG.ADC_NCO_Freq22 0.0 CONFIG.ADC_NCO_Freq23 0.0 CONFIG.ADC_NCO_Freq30 0.0 CONFIG.ADC_NCO_Freq31 0.0 CONFIG.ADC_NCO_Freq32 0.0 CONFIG.ADC_NCO_Freq33 0.0 CONFIG.ADC_NCO_Phase00 0 CONFIG.ADC_NCO_Phase01 0 CONFIG.ADC_NCO_Phase02 0 CONFIG.ADC_NCO_Phase03 0 CONFIG.ADC_NCO_Phase10 0 CONFIG.ADC_NCO_Phase11 0 CONFIG.ADC_NCO_Phase12 0 CONFIG.ADC_NCO_Phase13 0 CONFIG.ADC_NCO_Phase20 0 CONFIG.ADC_NCO_Phase21 0 CONFIG.ADC_NCO_Phase22 0 CONFIG.ADC_NCO_Phase23 0 CONFIG.ADC_NCO_Phase30 0 CONFIG.ADC_NCO_Phase31 0 CONFIG.ADC_NCO_Phase32 0 CONFIG.ADC_NCO_Phase33 0 CONFIG.ADC_NCO_RTS false CONFIG.ADC_Neg_Quadrature00 false CONFIG.ADC_Neg_Quadrature01 false CONFIG.ADC_Neg_Quadrature02 false CONFIG.ADC_Neg_Quadrature03 false CONFIG.ADC_Neg_Quadrature10 false CONFIG.ADC_Neg_Quadrature11 false CONFIG.ADC_Neg_Quadrature12 false CONFIG.ADC_Neg_Quadrature13 false CONFIG.ADC_Neg_Quadrature20 false CONFIG.ADC_Neg_Quadrature21 false CONFIG.ADC_Neg_Quadrature22 false CONFIG.ADC_Neg_Quadrature23 false CONFIG.ADC_Neg_Quadrature30 false CONFIG.ADC_Neg_Quadrature31 false CONFIG.ADC_Neg_Quadrature32 false CONFIG.ADC_Neg_Quadrature33 false CONFIG.ADC_Nyquist00 0 CONFIG.ADC_Nyquist01 0 CONFIG.ADC_Nyquist02 0 CONFIG.ADC_Nyquist03 0 CONFIG.ADC_Nyquist10 0 CONFIG.ADC_Nyquist11 0 CONFIG.ADC_Nyquist12 0 CONFIG.ADC_Nyquist13 0 CONFIG.ADC_Nyquist20 0 CONFIG.ADC_Nyquist21 0 CONFIG.ADC_Nyquist22 0 CONFIG.ADC_Nyquist23 0 CONFIG.ADC_Nyquist30 0 CONFIG.ADC_Nyquist31 0 CONFIG.ADC_Nyquist32 0 CONFIG.ADC_Nyquist33 0 CONFIG.ADC_OBS00 false CONFIG.ADC_OBS01 false CONFIG.ADC_OBS02 false CONFIG.ADC_OBS03 false CONFIG.ADC_OBS10 false CONFIG.ADC_OBS11 false CONFIG.ADC_OBS12 false CONFIG.ADC_OBS13 false CONFIG.ADC_OBS20 false CONFIG.ADC_OBS21 false CONFIG.ADC_OBS22 false CONFIG.ADC_OBS23 false CONFIG.ADC_OBS30 false CONFIG.ADC_OBS31 false CONFIG.ADC_OBS32 false CONFIG.ADC_OBS33 false CONFIG.ADC_OBS_Data_Width00 8 CONFIG.ADC_OBS_Data_Width01 8 CONFIG.ADC_OBS_Data_Width02 8 CONFIG.ADC_OBS_Data_Width03 8 CONFIG.ADC_OBS_Data_Width10 8 CONFIG.ADC_OBS_Data_Width11 8 CONFIG.ADC_OBS_Data_Width12 8 CONFIG.ADC_OBS_Data_Width13 8 CONFIG.ADC_OBS_Data_Width20 8 CONFIG.ADC_OBS_Data_Width21 8 CONFIG.ADC_OBS_Data_Width22 8 CONFIG.ADC_OBS_Data_Width23 8 CONFIG.ADC_OBS_Data_Width30 8 CONFIG.ADC_OBS_Data_Width31 8 CONFIG.ADC_OBS_Data_Width32 8 CONFIG.ADC_OBS_Data_Width33 8 CONFIG.ADC_OBS_Decimation_Mode00 1 CONFIG.ADC_OBS_Decimation_Mode01 1 CONFIG.ADC_OBS_Decimation_Mode02 0 CONFIG.ADC_OBS_Decimation_Mode03 0 CONFIG.ADC_OBS_Decimation_Mode10 1 CONFIG.ADC_OBS_Decimation_Mode11 1 CONFIG.ADC_OBS_Decimation_Mode12 1 CONFIG.ADC_OBS_Decimation_Mode13 1 CONFIG.ADC_OBS_Decimation_Mode20 1 CONFIG.ADC_OBS_Decimation_Mode21 1 CONFIG.ADC_OBS_Decimation_Mode22 1 CONFIG.ADC_OBS_Decimation_Mode23 1 CONFIG.ADC_OBS_Decimation_Mode30 1 CONFIG.ADC_OBS_Decimation_Mode31 1 CONFIG.ADC_OBS_Decimation_Mode32 1 CONFIG.ADC_OBS_Decimation_Mode33 1 CONFIG.ADC_RESERVED_1_00 false CONFIG.ADC_RESERVED_1_01 false CONFIG.ADC_RESERVED_1_02 false CONFIG.ADC_RESERVED_1_03 false CONFIG.ADC_RESERVED_1_10 false CONFIG.ADC_RESERVED_1_11 false CONFIG.ADC_RESERVED_1_12 false CONFIG.ADC_RESERVED_1_13 false CONFIG.ADC_RESERVED_1_20 false CONFIG.ADC_RESERVED_1_21 false CONFIG.ADC_RESERVED_1_22 false CONFIG.ADC_RESERVED_1_23 false CONFIG.ADC_RESERVED_1_30 false CONFIG.ADC_RESERVED_1_31 false CONFIG.ADC_RESERVED_1_32 false CONFIG.ADC_RESERVED_1_33 false CONFIG.ADC_RTS false CONFIG.ADC_Slice00_Enable false CONFIG.ADC_Slice01_Enable false CONFIG.ADC_Slice02_Enable false CONFIG.ADC_Slice03_Enable false CONFIG.ADC_Slice10_Enable false CONFIG.ADC_Slice11_Enable false CONFIG.ADC_Slice12_Enable false CONFIG.ADC_Slice13_Enable false CONFIG.ADC_Slice20_Enable true CONFIG.ADC_Slice21_Enable true CONFIG.ADC_Slice22_Enable false CONFIG.ADC_Slice23_Enable false CONFIG.ADC_Slice30_Enable false CONFIG.ADC_Slice31_Enable false CONFIG.ADC_Slice32_Enable false CONFIG.ADC_Slice33_Enable false CONFIG.ADC_TDD_RTS00 0 CONFIG.ADC_TDD_RTS01 0 CONFIG.ADC_TDD_RTS02 0 CONFIG.ADC_TDD_RTS03 0 CONFIG.ADC_TDD_RTS10 0 CONFIG.ADC_TDD_RTS11 0 CONFIG.ADC_TDD_RTS12 0 CONFIG.ADC_TDD_RTS13 0 CONFIG.ADC_TDD_RTS20 0 CONFIG.ADC_TDD_RTS21 0 CONFIG.ADC_TDD_RTS22 0 CONFIG.ADC_TDD_RTS23 0 CONFIG.ADC_TDD_RTS30 0 CONFIG.ADC_TDD_RTS31 0 CONFIG.ADC_TDD_RTS32 0 CONFIG.ADC_TDD_RTS33 0 CONFIG.AMS_Factory_Var 0 CONFIG.Analog_Detection 1 CONFIG.Auto_Calibration_Freeze false CONFIG.Axiclk_Freq 100.0 CONFIG.Calibration_Freeze false CONFIG.Calibration_Time 10 CONFIG.Clock_Forwarding false CONFIG.Converter_Setup 1 CONFIG.DAC0_Band 0 CONFIG.DAC0_Clock_Dist 0 CONFIG.DAC0_Clock_Source 4 CONFIG.DAC0_Clock_Source_MX 4 CONFIG.DAC0_Enable 1 CONFIG.DAC0_Fabric_Freq 400.000 CONFIG.DAC0_Link_Coupling 0 CONFIG.DAC0_Multi_Tile_Sync false CONFIG.DAC0_Outclk_Freq 50.000 CONFIG.DAC0_PLL_Enable true CONFIG.DAC0_Refclk_Div 1 CONFIG.DAC0_Refclk_Freq 400.000 CONFIG.DAC0_Sampling_Rate 6.4 CONFIG.DAC0_VOP 20.0 CONFIG.DAC1_Band 0 CONFIG.DAC1_Clock_Dist 0 CONFIG.DAC1_Clock_Source 5 CONFIG.DAC1_Clock_Source_MX 5 CONFIG.DAC1_Enable 0 CONFIG.DAC1_Fabric_Freq 0.0 CONFIG.DAC1_Link_Coupling 0 CONFIG.DAC1_Multi_Tile_Sync false CONFIG.DAC1_Outclk_Freq 50.000 CONFIG.DAC1_PLL_Enable false CONFIG.DAC1_Refclk_Div 1 CONFIG.DAC1_Refclk_Freq 6400.000 CONFIG.DAC1_Sampling_Rate 6.4 CONFIG.DAC1_VOP 20.0 CONFIG.DAC2_Band 0 CONFIG.DAC2_Clock_Dist 0 CONFIG.DAC2_Clock_Source 6 CONFIG.DAC2_Clock_Source_MX 6 CONFIG.DAC2_Enable 0 CONFIG.DAC2_Fabric_Freq 0.0 CONFIG.DAC2_Link_Coupling 0 CONFIG.DAC2_Multi_Tile_Sync false CONFIG.DAC2_Outclk_Freq 50.000 CONFIG.DAC2_PLL_Enable false CONFIG.DAC2_Refclk_Div 1 CONFIG.DAC2_Refclk_Freq 6400.000 CONFIG.DAC2_Sampling_Rate 6.4 CONFIG.DAC2_VOP 20.0 CONFIG.DAC3_Band 0 CONFIG.DAC3_Clock_Dist 0 CONFIG.DAC3_Clock_Source 7 CONFIG.DAC3_Clock_Source_MX 7 CONFIG.DAC3_Enable 0 CONFIG.DAC3_Fabric_Freq 0.0 CONFIG.DAC3_Link_Coupling 0 CONFIG.DAC3_Multi_Tile_Sync false CONFIG.DAC3_Outclk_Freq 50.000 CONFIG.DAC3_PLL_Enable false CONFIG.DAC3_Refclk_Div 1 CONFIG.DAC3_Refclk_Freq 6400.000 CONFIG.DAC3_Sampling_Rate 6.4 CONFIG.DAC3_VOP 20.0 CONFIG.DAC228_En false CONFIG.DAC229_En false CONFIG.DAC230_En false CONFIG.DAC231_En false CONFIG.DAC_Coarse_Mixer_Freq00 3 CONFIG.DAC_Coarse_Mixer_Freq01 0 CONFIG.DAC_Coarse_Mixer_Freq02 0 CONFIG.DAC_Coarse_Mixer_Freq03 0 CONFIG.DAC_Coarse_Mixer_Freq10 0 CONFIG.DAC_Coarse_Mixer_Freq11 0 CONFIG.DAC_Coarse_Mixer_Freq12 0 CONFIG.DAC_Coarse_Mixer_Freq13 0 CONFIG.DAC_Coarse_Mixer_Freq20 0 CONFIG.DAC_Coarse_Mixer_Freq21 0 CONFIG.DAC_Coarse_Mixer_Freq22 0 CONFIG.DAC_Coarse_Mixer_Freq23 0 CONFIG.DAC_Coarse_Mixer_Freq30 0 CONFIG.DAC_Coarse_Mixer_Freq31 0 CONFIG.DAC_Coarse_Mixer_Freq32 0 CONFIG.DAC_Coarse_Mixer_Freq33 0 CONFIG.DAC_Data_Type00 0 CONFIG.DAC_Data_Type01 0 CONFIG.DAC_Data_Type02 0 CONFIG.DAC_Data_Type03 0 CONFIG.DAC_Data_Type10 0 CONFIG.DAC_Data_Type11 0 CONFIG.DAC_Data_Type12 0 CONFIG.DAC_Data_Type13 0 CONFIG.DAC_Data_Type20 0 CONFIG.DAC_Data_Type21 0 CONFIG.DAC_Data_Type22 0 CONFIG.DAC_Data_Type23 0 CONFIG.DAC_Data_Type30 0 CONFIG.DAC_Data_Type31 0 CONFIG.DAC_Data_Type32 0 CONFIG.DAC_Data_Type33 0 CONFIG.DAC_Data_Width00 1 CONFIG.DAC_Data_Width01 16 CONFIG.DAC_Data_Width02 16 CONFIG.DAC_Data_Width03 16 CONFIG.DAC_Data_Width10 16 CONFIG.DAC_Data_Width11 16 CONFIG.DAC_Data_Width12 16 CONFIG.DAC_Data_Width13 16 CONFIG.DAC_Data_Width20 16 CONFIG.DAC_Data_Width21 16 CONFIG.DAC_Data_Width22 16 CONFIG.DAC_Data_Width23 16 CONFIG.DAC_Data_Width30 16 CONFIG.DAC_Data_Width31 16 CONFIG.DAC_Data_Width32 16 CONFIG.DAC_Data_Width33 16 CONFIG.DAC_Debug false CONFIG.DAC_Decoder_Mode00 0 CONFIG.DAC_Decoder_Mode01 0 CONFIG.DAC_Decoder_Mode02 0 CONFIG.DAC_Decoder_Mode03 0 CONFIG.DAC_Decoder_Mode10 0 CONFIG.DAC_Decoder_Mode11 0 CONFIG.DAC_Decoder_Mode12 0 CONFIG.DAC_Decoder_Mode13 0 CONFIG.DAC_Decoder_Mode20 0 CONFIG.DAC_Decoder_Mode21 0 CONFIG.DAC_Decoder_Mode22 0 CONFIG.DAC_Decoder_Mode23 0 CONFIG.DAC_Decoder_Mode30 0 CONFIG.DAC_Decoder_Mode31 0 CONFIG.DAC_Decoder_Mode32 0 CONFIG.DAC_Decoder_Mode33 0 CONFIG.DAC_Interpolation_Mode00 8 CONFIG.DAC_Interpolation_Mode01 0 CONFIG.DAC_Interpolation_Mode02 0 CONFIG.DAC_Interpolation_Mode03 0 CONFIG.DAC_Interpolation_Mode10 0 CONFIG.DAC_Interpolation_Mode11 0 CONFIG.DAC_Interpolation_Mode12 0 CONFIG.DAC_Interpolation_Mode13 0 CONFIG.DAC_Interpolation_Mode20 0 CONFIG.DAC_Interpolation_Mode21 0 CONFIG.DAC_Interpolation_Mode22 0 CONFIG.DAC_Interpolation_Mode23 0 CONFIG.DAC_Interpolation_Mode30 0 CONFIG.DAC_Interpolation_Mode31 0 CONFIG.DAC_Interpolation_Mode32 0 CONFIG.DAC_Interpolation_Mode33 0 CONFIG.DAC_Invsinc_Ctrl00 false CONFIG.DAC_Invsinc_Ctrl01 false CONFIG.DAC_Invsinc_Ctrl02 false CONFIG.DAC_Invsinc_Ctrl03 false CONFIG.DAC_Invsinc_Ctrl10 false CONFIG.DAC_Invsinc_Ctrl11 false CONFIG.DAC_Invsinc_Ctrl12 false CONFIG.DAC_Invsinc_Ctrl13 false CONFIG.DAC_Invsinc_Ctrl20 false CONFIG.DAC_Invsinc_Ctrl21 false CONFIG.DAC_Invsinc_Ctrl22 false CONFIG.DAC_Invsinc_Ctrl23 false CONFIG.DAC_Invsinc_Ctrl30 false CONFIG.DAC_Invsinc_Ctrl31 false CONFIG.DAC_Invsinc_Ctrl32 false CONFIG.DAC_Invsinc_Ctrl33 false CONFIG.DAC_MTS_Variable_Fabric_Width false CONFIG.DAC_Mixer_Mode00 2 CONFIG.DAC_Mixer_Mode01 2 CONFIG.DAC_Mixer_Mode02 2 CONFIG.DAC_Mixer_Mode03 2 CONFIG.DAC_Mixer_Mode10 2 CONFIG.DAC_Mixer_Mode11 2 CONFIG.DAC_Mixer_Mode12 2 CONFIG.DAC_Mixer_Mode13 2 CONFIG.DAC_Mixer_Mode20 2 CONFIG.DAC_Mixer_Mode21 2 CONFIG.DAC_Mixer_Mode22 2 CONFIG.DAC_Mixer_Mode23 2 CONFIG.DAC_Mixer_Mode30 2 CONFIG.DAC_Mixer_Mode31 2 CONFIG.DAC_Mixer_Mode32 2 CONFIG.DAC_Mixer_Mode33 2 CONFIG.DAC_Mixer_Type00 1 CONFIG.DAC_Mixer_Type01 3 CONFIG.DAC_Mixer_Type02 3 CONFIG.DAC_Mixer_Type03 3 CONFIG.DAC_Mixer_Type10 3 CONFIG.DAC_Mixer_Type11 3 CONFIG.DAC_Mixer_Type12 3 CONFIG.DAC_Mixer_Type13 3 CONFIG.DAC_Mixer_Type20 3 CONFIG.DAC_Mixer_Type21 3 CONFIG.DAC_Mixer_Type22 3 CONFIG.DAC_Mixer_Type23 3 CONFIG.DAC_Mixer_Type30 3 CONFIG.DAC_Mixer_Type31 3 CONFIG.DAC_Mixer_Type32 3 CONFIG.DAC_Mixer_Type33 3 CONFIG.DAC_Mode00 1 CONFIG.DAC_Mode01 0 CONFIG.DAC_Mode02 0 CONFIG.DAC_Mode03 0 CONFIG.DAC_Mode10 0 CONFIG.DAC_Mode11 0 CONFIG.DAC_Mode12 0 CONFIG.DAC_Mode13 0 CONFIG.DAC_Mode20 0 CONFIG.DAC_Mode21 0 CONFIG.DAC_Mode22 0 CONFIG.DAC_Mode23 0 CONFIG.DAC_Mode30 0 CONFIG.DAC_Mode31 0 CONFIG.DAC_Mode32 0 CONFIG.DAC_Mode33 0 CONFIG.DAC_NCO_Freq00 0.0 CONFIG.DAC_NCO_Freq01 0.0 CONFIG.DAC_NCO_Freq02 0.0 CONFIG.DAC_NCO_Freq03 0.0 CONFIG.DAC_NCO_Freq10 0.0 CONFIG.DAC_NCO_Freq11 0.0 CONFIG.DAC_NCO_Freq12 0.0 CONFIG.DAC_NCO_Freq13 0.0 CONFIG.DAC_NCO_Freq20 0.0 CONFIG.DAC_NCO_Freq21 0.0 CONFIG.DAC_NCO_Freq22 0.0 CONFIG.DAC_NCO_Freq23 0.0 CONFIG.DAC_NCO_Freq30 0.0 CONFIG.DAC_NCO_Freq31 0.0 CONFIG.DAC_NCO_Freq32 0.0 CONFIG.DAC_NCO_Freq33 0.0 CONFIG.DAC_NCO_Phase00 0 CONFIG.DAC_NCO_Phase01 0 CONFIG.DAC_NCO_Phase02 0 CONFIG.DAC_NCO_Phase03 0 CONFIG.DAC_NCO_Phase10 0 CONFIG.DAC_NCO_Phase11 0 CONFIG.DAC_NCO_Phase12 0 CONFIG.DAC_NCO_Phase13 0 CONFIG.DAC_NCO_Phase20 0 CONFIG.DAC_NCO_Phase21 0 CONFIG.DAC_NCO_Phase22 0 CONFIG.DAC_NCO_Phase23 0 CONFIG.DAC_NCO_Phase30 0 CONFIG.DAC_NCO_Phase31 0 CONFIG.DAC_NCO_Phase32 0 CONFIG.DAC_NCO_Phase33 0 CONFIG.DAC_NCO_RTS false CONFIG.DAC_Neg_Quadrature00 false CONFIG.DAC_Neg_Quadrature01 false CONFIG.DAC_Neg_Quadrature02 false CONFIG.DAC_Neg_Quadrature03 false CONFIG.DAC_Neg_Quadrature10 false CONFIG.DAC_Neg_Quadrature11 false CONFIG.DAC_Neg_Quadrature12 false CONFIG.DAC_Neg_Quadrature13 false CONFIG.DAC_Neg_Quadrature20 false CONFIG.DAC_Neg_Quadrature21 false CONFIG.DAC_Neg_Quadrature22 false CONFIG.DAC_Neg_Quadrature23 false CONFIG.DAC_Neg_Quadrature30 false CONFIG.DAC_Neg_Quadrature31 false CONFIG.DAC_Neg_Quadrature32 false CONFIG.DAC_Neg_Quadrature33 false CONFIG.DAC_Nyquist00 0 CONFIG.DAC_Nyquist01 0 CONFIG.DAC_Nyquist02 0 CONFIG.DAC_Nyquist03 0 CONFIG.DAC_Nyquist10 0 CONFIG.DAC_Nyquist11 0 CONFIG.DAC_Nyquist12 0 CONFIG.DAC_Nyquist13 0 CONFIG.DAC_Nyquist20 0 CONFIG.DAC_Nyquist21 0 CONFIG.DAC_Nyquist22 0 CONFIG.DAC_Nyquist23 0 CONFIG.DAC_Nyquist30 0 CONFIG.DAC_Nyquist31 0 CONFIG.DAC_Nyquist32 0 CONFIG.DAC_Nyquist33 0 CONFIG.DAC_Output_Current 0 CONFIG.DAC_RESERVED_1_00 false CONFIG.DAC_RESERVED_1_01 false CONFIG.DAC_RESERVED_1_02 false CONFIG.DAC_RESERVED_1_03 false CONFIG.DAC_RESERVED_1_10 false CONFIG.DAC_RESERVED_1_11 false CONFIG.DAC_RESERVED_1_12 false CONFIG.DAC_RESERVED_1_13 false CONFIG.DAC_RESERVED_1_20 false CONFIG.DAC_RESERVED_1_21 false CONFIG.DAC_RESERVED_1_22 false CONFIG.DAC_RESERVED_1_23 false CONFIG.DAC_RESERVED_1_30 false CONFIG.DAC_RESERVED_1_31 false CONFIG.DAC_RESERVED_1_32 false CONFIG.DAC_RESERVED_1_33 false CONFIG.DAC_RTS false CONFIG.DAC_Slice00_Enable true CONFIG.DAC_Slice01_Enable false CONFIG.DAC_Slice02_Enable false CONFIG.DAC_Slice03_Enable false CONFIG.DAC_Slice10_Enable false CONFIG.DAC_Slice11_Enable false CONFIG.DAC_Slice12_Enable false CONFIG.DAC_Slice13_Enable false CONFIG.DAC_Slice20_Enable false CONFIG.DAC_Slice21_Enable false CONFIG.DAC_Slice22_Enable false CONFIG.DAC_Slice23_Enable false CONFIG.DAC_Slice30_Enable false CONFIG.DAC_Slice31_Enable false CONFIG.DAC_Slice32_Enable false CONFIG.DAC_Slice33_Enable false CONFIG.DAC_TDD_RTS00 0 CONFIG.DAC_TDD_RTS01 0 CONFIG.DAC_TDD_RTS02 0 CONFIG.DAC_TDD_RTS03 0 CONFIG.DAC_TDD_RTS10 0 CONFIG.DAC_TDD_RTS11 0 CONFIG.DAC_TDD_RTS12 0 CONFIG.DAC_TDD_RTS13 0 CONFIG.DAC_TDD_RTS20 0 CONFIG.DAC_TDD_RTS21 0 CONFIG.DAC_TDD_RTS22 0 CONFIG.DAC_TDD_RTS23 0 CONFIG.DAC_TDD_RTS30 0 CONFIG.DAC_TDD_RTS31 0 CONFIG.DAC_TDD_RTS32 0 CONFIG.DAC_TDD_RTS33 0 CONFIG.DAC_VOP_Mode 1 CONFIG.DAC_VOP_RTS false CONFIG.PL_Clock_Freq 100.0 CONFIG.PRESET None CONFIG.RESERVED_3 110000 CONFIG.RF_Analyzer 0 CONFIG.Sysref_Source 1 CONFIG.VNC_Include_Fs2_Change true CONFIG.VNC_Include_OIS_Change true CONFIG.VNC_Testing false CONFIG.disable_bg_cal_en 1 CONFIG.mADC_Band 0 CONFIG.mADC_Bypass_BG_Cal00 false CONFIG.mADC_Bypass_BG_Cal01 false CONFIG.mADC_Bypass_BG_Cal02 false CONFIG.mADC_Bypass_BG_Cal03 false CONFIG.mADC_CalOpt_Mode00 1 CONFIG.mADC_CalOpt_Mode01 1 CONFIG.mADC_CalOpt_Mode02 1 CONFIG.mADC_CalOpt_Mode03 1 CONFIG.mADC_Coarse_Mixer_Freq00 0 CONFIG.mADC_Coarse_Mixer_Freq01 0 CONFIG.mADC_Coarse_Mixer_Freq02 0 CONFIG.mADC_Coarse_Mixer_Freq03 0 CONFIG.mADC_Data_Type00 0 CONFIG.mADC_Data_Type01 0 CONFIG.mADC_Data_Type02 0 CONFIG.mADC_Data_Type03 0 CONFIG.mADC_Data_Width00 8 CONFIG.mADC_Data_Width01 8 CONFIG.mADC_Data_Width02 8 CONFIG.mADC_Data_Width03 8 CONFIG.mADC_Decimation_Mode00 0 CONFIG.mADC_Decimation_Mode01 0 CONFIG.mADC_Decimation_Mode02 0 CONFIG.mADC_Decimation_Mode03 0 CONFIG.mADC_Dither00 true CONFIG.mADC_Dither01 true CONFIG.mADC_Dither02 true CONFIG.mADC_Dither03 true CONFIG.mADC_Enable 0 CONFIG.mADC_Fabric_Freq 0.0 CONFIG.mADC_Link_Coupling 0 CONFIG.mADC_Mixer_Mode00 2 CONFIG.mADC_Mixer_Mode01 2 CONFIG.mADC_Mixer_Mode02 2 CONFIG.mADC_Mixer_Mode03 2 CONFIG.mADC_Mixer_Type00 3 CONFIG.mADC_Mixer_Type01 3 CONFIG.mADC_Mixer_Type02 3 CONFIG.mADC_Mixer_Type03 3 CONFIG.mADC_Multi_Tile_Sync false CONFIG.mADC_NCO_Freq00 0.0 CONFIG.mADC_NCO_Freq01 0.0 CONFIG.mADC_NCO_Freq02 0.0 CONFIG.mADC_NCO_Freq03 0.0 CONFIG.mADC_NCO_Phase00 0 CONFIG.mADC_NCO_Phase01 0 CONFIG.mADC_NCO_Phase02 0 CONFIG.mADC_NCO_Phase03 0 CONFIG.mADC_Neg_Quadrature00 false CONFIG.mADC_Neg_Quadrature01 false CONFIG.mADC_Neg_Quadrature02 false CONFIG.mADC_Neg_Quadrature03 false CONFIG.mADC_Nyquist00 0 CONFIG.mADC_Nyquist01 0 CONFIG.mADC_Nyquist02 0 CONFIG.mADC_Nyquist03 0 CONFIG.mADC_OBS00 false CONFIG.mADC_OBS01 false CONFIG.mADC_OBS02 false CONFIG.mADC_OBS03 false CONFIG.mADC_Outclk_Freq 15.625 CONFIG.mADC_PLL_Enable false CONFIG.mADC_RESERVED_1_00 false CONFIG.mADC_RESERVED_1_01 false CONFIG.mADC_RESERVED_1_02 false CONFIG.mADC_RESERVED_1_03 false CONFIG.mADC_Refclk_Div 1 CONFIG.mADC_Refclk_Freq 2000.000 CONFIG.mADC_Sampling_Rate 2.0 CONFIG.mADC_Slice00_Enable false CONFIG.mADC_Slice01_Enable false CONFIG.mADC_Slice02_Enable false CONFIG.mADC_Slice03_Enable false CONFIG.mADC_TDD_RTS00 0 CONFIG.mADC_TDD_RTS01 0 CONFIG.mADC_TDD_RTS02 0 CONFIG.mADC_TDD_RTS03 0 CONFIG.mDAC_Band 0 CONFIG.mDAC_Coarse_Mixer_Freq00 0 CONFIG.mDAC_Coarse_Mixer_Freq01 0 CONFIG.mDAC_Coarse_Mixer_Freq02 0 CONFIG.mDAC_Coarse_Mixer_Freq03 0 CONFIG.mDAC_Data_Type00 0 CONFIG.mDAC_Data_Type01 0 CONFIG.mDAC_Data_Type02 0 CONFIG.mDAC_Data_Type03 0 CONFIG.mDAC_Data_Width00 16 CONFIG.mDAC_Data_Width01 16 CONFIG.mDAC_Data_Width02 16 CONFIG.mDAC_Data_Width03 16 CONFIG.mDAC_Decoder_Mode00 0 CONFIG.mDAC_Decoder_Mode01 0 CONFIG.mDAC_Decoder_Mode02 0 CONFIG.mDAC_Decoder_Mode03 0 CONFIG.mDAC_Enable 0 CONFIG.mDAC_Fabric_Freq 0.0 CONFIG.mDAC_Interpolation_Mode00 0 CONFIG.mDAC_Interpolation_Mode01 0 CONFIG.mDAC_Interpolation_Mode02 0 CONFIG.mDAC_Interpolation_Mode03 0 CONFIG.mDAC_Invsinc_Ctrl00 false CONFIG.mDAC_Invsinc_Ctrl01 false CONFIG.mDAC_Invsinc_Ctrl02 false CONFIG.mDAC_Invsinc_Ctrl03 false CONFIG.mDAC_Link_Coupling 0 CONFIG.mDAC_Mixer_Mode00 2 CONFIG.mDAC_Mixer_Mode01 2 CONFIG.mDAC_Mixer_Mode02 2 CONFIG.mDAC_Mixer_Mode03 2 CONFIG.mDAC_Mixer_Type00 3 CONFIG.mDAC_Mixer_Type01 3 CONFIG.mDAC_Mixer_Type02 3 CONFIG.mDAC_Mixer_Type03 3 CONFIG.mDAC_Mode00 0 CONFIG.mDAC_Mode01 0 CONFIG.mDAC_Mode02 0 CONFIG.mDAC_Mode03 0 CONFIG.mDAC_Multi_Tile_Sync false CONFIG.mDAC_NCO_Freq00 0.0 CONFIG.mDAC_NCO_Freq01 0.0 CONFIG.mDAC_NCO_Freq02 0.0 CONFIG.mDAC_NCO_Freq03 0.0 CONFIG.mDAC_NCO_Phase00 0 CONFIG.mDAC_NCO_Phase01 0 CONFIG.mDAC_NCO_Phase02 0 CONFIG.mDAC_NCO_Phase03 0 CONFIG.mDAC_Neg_Quadrature00 false CONFIG.mDAC_Neg_Quadrature01 false CONFIG.mDAC_Neg_Quadrature02 false CONFIG.mDAC_Neg_Quadrature03 false CONFIG.mDAC_Nyquist00 0 CONFIG.mDAC_Nyquist01 0 CONFIG.mDAC_Nyquist02 0 CONFIG.mDAC_Nyquist03 0 CONFIG.mDAC_Outclk_Freq 50.000 CONFIG.mDAC_PLL_Enable false CONFIG.mDAC_RESERVED_1_00 false CONFIG.mDAC_RESERVED_1_01 false CONFIG.mDAC_RESERVED_1_02 false CONFIG.mDAC_RESERVED_1_03 false CONFIG.mDAC_Refclk_Div 1 CONFIG.mDAC_Refclk_Freq 6400.000 CONFIG.mDAC_Sampling_Rate 6.4 CONFIG.mDAC_Slice00_Enable false CONFIG.mDAC_Slice01_Enable false CONFIG.mDAC_Slice02_Enable false CONFIG.mDAC_Slice03_Enable false CONFIG.mDAC_TDD_RTS00 0 CONFIG.mDAC_TDD_RTS01 0 CONFIG.mDAC_TDD_RTS02 0 CONFIG.mDAC_TDD_RTS03 0 CONFIG.mDAC_VOP 20.0 CONFIG.production_simulation 0 CONFIG.tb_adc_fft true CONFIG.tb_dac_fft true CONFIG.use_bram 1
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 15625000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 50000000
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's20' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's20' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's2_axis_clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's2_axis_clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's2_div2_axis_clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's2_axis_clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 's20'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-11770] Clock interface 's2_axis_clock' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's_axi_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-5661] Bus Interface 's2_div2_axis_clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 's2_div2_axis_clock' has no FREQ_HZ parameter.
Setting ADC2 sink clock to 250000000.0
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis_clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis_clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_div2_axis_clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm0_axis_clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-11770] Clock interface 'm0_axis_clock' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's_axi_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-5661] Bus Interface 'm0_div2_axis_clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'm0_div2_axis_clock' has no FREQ_HZ parameter.
Setting DAC0 source clock to 400000000.0
Setting ADC sink AXI clock to 100000000
Setting DAC source AXI clock to 100000000
Slave segment '/adc_sink_i/s_axi/reg0' is being assigned into address space '/s_axi' at <0x44C0_0000 [ 512K ]>.
Slave segment '/dac_source_i/s_axi/reg0' is being assigned into address space '/s_axi' at <0x44B0_0000 [ 512K ]>.
Slave segment '/usp_rf_data_converter_0/s_axi/Reg' is being assigned into address space '/s_axi' at <0x44A0_0000 [ 256K ]>.
Simulator set to XSim
INFO: [open_example_project] Rebuilding top IP...
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 256K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44B0_0000 [ 512K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44C0_0000 [ 512K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] rfdc_ex_smartconnect_0_0: SmartConnect rfdc_ex_smartconnect_0_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] rfdc_ex_smartconnect_0_0: IP rfdc_ex_smartconnect_0_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] rfdc_ex_smartconnect_0_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /rfdc_ex_smartconnect_0_0]
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1891.719 ; gain = 56.047
Wrote  : <c:\Vulcan\Design_Tool\Board_Demo\ZCU208\usp_rf_data_converter_0_ex\usp_rf_data_converter_0_ex.srcs\sources_1\bd\rfdc_ex\rfdc_ex.bd> 
Wrote  : <c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.srcs/sources_1/bd/rfdc_ex/ui/bd_1a0213f.ui> 
Verilog Output written to : c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/synth/rfdc_ex.v
Verilog Output written to : c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/sim/rfdc_ex.v
Verilog Output written to : c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/hdl/rfdc_ex_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc_sink_i .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac_source_i .
Exporting to file c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/hw_handoff/rfdc_ex_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/synth/rfdc_ex_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/hw_handoff/rfdc_ex.hwh
Generated Hardware Definition File c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/synth/rfdc_ex.hwdef
generate_target: Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 2207.586 ; gain = 371.914
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx/Vivado/2023.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/xsim/rfdc_ex.sh'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/xsim/sc_xtlm_rfdc_ex_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/xsim/smartconnect.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/xsim/smartconnect_xtlm.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/xsim/rfdc_ex.bda'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/modelsim/rfdc_ex.sh'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/modelsim/sc_xtlm_rfdc_ex_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/modelsim/smartconnect.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/modelsim/smartconnect_xtlm.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/modelsim/rfdc_ex.bda'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/questa/rfdc_ex.sh'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/questa/sc_xtlm_rfdc_ex_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/questa/smartconnect.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/questa/smartconnect_xtlm.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/questa/rfdc_ex.bda'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/xcelium/rfdc_ex.sh'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/xcelium/sc_xtlm_rfdc_ex_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/xcelium/smartconnect.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/xcelium/smartconnect_xtlm.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/xcelium/rfdc_ex.bda'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/vcs/rfdc_ex.sh'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/vcs/sc_xtlm_rfdc_ex_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/vcs/smartconnect.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/vcs/smartconnect_xtlm.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/vcs/rfdc_ex.bda'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/riviera/rfdc_ex.sh'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/riviera/sc_xtlm_rfdc_ex_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/riviera/smartconnect.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/riviera/smartconnect_xtlm.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/riviera/rfdc_ex.bda'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/activehdl/rfdc_ex.sh'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/activehdl/sc_xtlm_rfdc_ex_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/activehdl/smartconnect.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/activehdl/smartconnect_xtlm.cxx'
INFO: [SIM-utils-43] Exported 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.ip_user_files/sim_scripts/rfdc_ex/activehdl/rfdc_ex.bda'
export_ip_user_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2207.586 ; gain = 0.000
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP rfdc_ex_adc_sink_i_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP rfdc_ex_dac_source_i_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP rfdc_ex_smartconnect_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP rfdc_ex_usp_rf_data_converter_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rfdc_ex_adc_sink_i_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rfdc_ex_dac_source_i_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rfdc_ex_smartconnect_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rfdc_ex_usp_rf_data_converter_0_0
[Mon May  6 10:57:45 2024] Launched rfdc_ex_usp_rf_data_converter_0_0_synth_1, rfdc_ex_dac_source_i_0_synth_1, rfdc_ex_smartconnect_0_0_synth_1, rfdc_ex_adc_sink_i_0_synth_1, synth_1...
Run output will be captured here:
rfdc_ex_usp_rf_data_converter_0_0_synth_1: c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/rfdc_ex_usp_rf_data_converter_0_0_synth_1/runme.log
rfdc_ex_dac_source_i_0_synth_1: c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/rfdc_ex_dac_source_i_0_synth_1/runme.log
rfdc_ex_smartconnect_0_0_synth_1: c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/rfdc_ex_smartconnect_0_0_synth_1/runme.log
rfdc_ex_adc_sink_i_0_synth_1: c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/rfdc_ex_adc_sink_i_0_synth_1/runme.log
synth_1: c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/synth_1/runme.log
[Mon May  6 10:57:46 2024] Launched impl_1...
Run output will be captured here: c:/Vulcan/Design_Tool/Board_Demo/ZCU208/usp_rf_data_converter_0_ex/usp_rf_data_converter_0_ex.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  6 11:12:02 2024...
