$date
	Fri Aug 05 09:11:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module halfadder_tb $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module gate $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 " c $end
$var reg 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
0$
1#
#30
1"
1$
#32
