Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 13 11:49:57 2024
| Host         : GamdictZombie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_MIPS_timing_summary_routed.rpt -pb top_MIPS_timing_summary_routed.pb -rpx top_MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : top_MIPS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART/CLK/clk_low_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: UART/DBNC2/U0/U2/Q_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: UART/DBNC2/U1/U0/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.969        0.000                      0                 2827        0.027        0.000                      0                 2827        4.500        0.000                       0                  1649  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.969        0.000                      0                 2827        0.027        0.000                      0                 2827        4.500        0.000                       0                  1649  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_Reg_Destination_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[1][20]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.779ns (21.321%)  route 2.875ns (78.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 9.918 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.635     5.238    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  MEM_WB_REG/WB_Reg_Destination_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  MEM_WB_REG/WB_Reg_Destination_reg[1]/Q
                         net (fo=32, routed)          1.387     7.102    MEM_WB_REG/Write_Register[1]
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.301     7.403 r  MEM_WB_REG/register[1][31]_i_1/O
                         net (fo=32, routed)          1.488     8.891    REG_UNIT/register_reg[1][31]_0[0]
    SLICE_X31Y117        FDRE                                         r  REG_UNIT/register_reg[1][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.496     9.918    REG_UNIT/clk_IBUF_BUFG
    SLICE_X31Y117        FDRE                                         r  REG_UNIT/register_reg[1][20]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.098    
                         clock uncertainty           -0.035    10.063    
    SLICE_X31Y117        FDRE (Setup_fdre_C_CE)      -0.202     9.861    REG_UNIT/register_reg[1][20]
  -------------------------------------------------------------------
                         required time                          9.861    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_Reg_Destination_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[17][20]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.779ns (21.977%)  route 2.766ns (78.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 9.921 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.635     5.238    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  MEM_WB_REG/WB_Reg_Destination_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  MEM_WB_REG/WB_Reg_Destination_reg[1]/Q
                         net (fo=32, routed)          1.384     7.100    MEM_WB_REG/Write_Register[1]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.301     7.401 r  MEM_WB_REG/register[17][31]_i_1/O
                         net (fo=32, routed)          1.382     8.782    REG_UNIT/register_reg[17][31]_0[0]
    SLICE_X32Y114        FDRE                                         r  REG_UNIT/register_reg[17][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.499     9.921    REG_UNIT/clk_IBUF_BUFG
    SLICE_X32Y114        FDRE                                         r  REG_UNIT/register_reg[17][20]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.101    
                         clock uncertainty           -0.035    10.066    
    SLICE_X32Y114        FDRE (Setup_fdre_C_CE)      -0.202     9.864    REG_UNIT/register_reg[17][20]
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_Reg_Destination_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[17][28]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.779ns (21.977%)  route 2.766ns (78.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 9.921 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.635     5.238    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  MEM_WB_REG/WB_Reg_Destination_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  MEM_WB_REG/WB_Reg_Destination_reg[1]/Q
                         net (fo=32, routed)          1.384     7.100    MEM_WB_REG/Write_Register[1]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.301     7.401 r  MEM_WB_REG/register[17][31]_i_1/O
                         net (fo=32, routed)          1.382     8.782    REG_UNIT/register_reg[17][31]_0[0]
    SLICE_X32Y114        FDRE                                         r  REG_UNIT/register_reg[17][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.499     9.921    REG_UNIT/clk_IBUF_BUFG
    SLICE_X32Y114        FDRE                                         r  REG_UNIT/register_reg[17][28]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.101    
                         clock uncertainty           -0.035    10.066    
    SLICE_X32Y114        FDRE (Setup_fdre_C_CE)      -0.202     9.864    REG_UNIT/register_reg[17][28]
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_Reg_Destination_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[1][28]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.779ns (21.919%)  route 2.775ns (78.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 9.917 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.635     5.238    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  MEM_WB_REG/WB_Reg_Destination_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  MEM_WB_REG/WB_Reg_Destination_reg[1]/Q
                         net (fo=32, routed)          1.387     7.102    MEM_WB_REG/Write_Register[1]
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.301     7.403 r  MEM_WB_REG/register[1][31]_i_1/O
                         net (fo=32, routed)          1.388     8.792    REG_UNIT/register_reg[1][31]_0[0]
    SLICE_X34Y117        FDRE                                         r  REG_UNIT/register_reg[1][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.495     9.917    REG_UNIT/clk_IBUF_BUFG
    SLICE_X34Y117        FDRE                                         r  REG_UNIT/register_reg[1][28]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.097    
                         clock uncertainty           -0.035    10.062    
    SLICE_X34Y117        FDRE (Setup_fdre_C_CE)      -0.164     9.898    REG_UNIT/register_reg[1][28]
  -------------------------------------------------------------------
                         required time                          9.898    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_Reg_Destination_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[1][24]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.779ns (22.167%)  route 2.735ns (77.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 9.916 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.635     5.238    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  MEM_WB_REG/WB_Reg_Destination_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  MEM_WB_REG/WB_Reg_Destination_reg[1]/Q
                         net (fo=32, routed)          1.387     7.102    MEM_WB_REG/Write_Register[1]
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.301     7.403 r  MEM_WB_REG/register[1][31]_i_1/O
                         net (fo=32, routed)          1.349     8.752    REG_UNIT/register_reg[1][31]_0[0]
    SLICE_X38Y117        FDRE                                         r  REG_UNIT/register_reg[1][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.494     9.916    REG_UNIT/clk_IBUF_BUFG
    SLICE_X38Y117        FDRE                                         r  REG_UNIT/register_reg[1][24]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.096    
                         clock uncertainty           -0.035    10.061    
    SLICE_X38Y117        FDRE (Setup_fdre_C_CE)      -0.164     9.897    REG_UNIT/register_reg[1][24]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_Reg_Destination_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[24][20]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.779ns (22.230%)  route 2.725ns (77.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 9.919 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.635     5.238    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  MEM_WB_REG/WB_Reg_Destination_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  MEM_WB_REG/WB_Reg_Destination_reg[1]/Q
                         net (fo=32, routed)          1.250     6.966    MEM_WB_REG/Write_Register[1]
    SLICE_X52Y101        LUT6 (Prop_lut6_I2_O)        0.301     7.267 r  MEM_WB_REG/register[24][31]_i_1/O
                         net (fo=32, routed)          1.475     8.742    REG_UNIT/register_reg[24][31]_0[0]
    SLICE_X38Y114        FDRE                                         r  REG_UNIT/register_reg[24][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.497     9.919    REG_UNIT/clk_IBUF_BUFG
    SLICE_X38Y114        FDRE                                         r  REG_UNIT/register_reg[24][20]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.099    
                         clock uncertainty           -0.035    10.064    
    SLICE_X38Y114        FDRE (Setup_fdre_C_CE)      -0.164     9.900    REG_UNIT/register_reg[24][20]
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_Reg_Destination_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[24][21]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.779ns (22.230%)  route 2.725ns (77.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 9.919 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.635     5.238    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  MEM_WB_REG/WB_Reg_Destination_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  MEM_WB_REG/WB_Reg_Destination_reg[1]/Q
                         net (fo=32, routed)          1.250     6.966    MEM_WB_REG/Write_Register[1]
    SLICE_X52Y101        LUT6 (Prop_lut6_I2_O)        0.301     7.267 r  MEM_WB_REG/register[24][31]_i_1/O
                         net (fo=32, routed)          1.475     8.742    REG_UNIT/register_reg[24][31]_0[0]
    SLICE_X38Y114        FDRE                                         r  REG_UNIT/register_reg[24][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.497     9.919    REG_UNIT/clk_IBUF_BUFG
    SLICE_X38Y114        FDRE                                         r  REG_UNIT/register_reg[24][21]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.099    
                         clock uncertainty           -0.035    10.064    
    SLICE_X38Y114        FDRE (Setup_fdre_C_CE)      -0.164     9.900    REG_UNIT/register_reg[24][21]
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_Reg_Destination_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[24][24]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.779ns (22.230%)  route 2.725ns (77.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 9.919 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.635     5.238    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  MEM_WB_REG/WB_Reg_Destination_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  MEM_WB_REG/WB_Reg_Destination_reg[1]/Q
                         net (fo=32, routed)          1.250     6.966    MEM_WB_REG/Write_Register[1]
    SLICE_X52Y101        LUT6 (Prop_lut6_I2_O)        0.301     7.267 r  MEM_WB_REG/register[24][31]_i_1/O
                         net (fo=32, routed)          1.475     8.742    REG_UNIT/register_reg[24][31]_0[0]
    SLICE_X38Y114        FDRE                                         r  REG_UNIT/register_reg[24][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.497     9.919    REG_UNIT/clk_IBUF_BUFG
    SLICE_X38Y114        FDRE                                         r  REG_UNIT/register_reg[24][24]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.099    
                         clock uncertainty           -0.035    10.064    
    SLICE_X38Y114        FDRE (Setup_fdre_C_CE)      -0.164     9.900    REG_UNIT/register_reg[24][24]
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_Reg_Destination_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[24][28]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.779ns (22.230%)  route 2.725ns (77.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 9.919 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.635     5.238    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  MEM_WB_REG/WB_Reg_Destination_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  MEM_WB_REG/WB_Reg_Destination_reg[1]/Q
                         net (fo=32, routed)          1.250     6.966    MEM_WB_REG/Write_Register[1]
    SLICE_X52Y101        LUT6 (Prop_lut6_I2_O)        0.301     7.267 r  MEM_WB_REG/register[24][31]_i_1/O
                         net (fo=32, routed)          1.475     8.742    REG_UNIT/register_reg[24][31]_0[0]
    SLICE_X38Y114        FDRE                                         r  REG_UNIT/register_reg[24][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.497     9.919    REG_UNIT/clk_IBUF_BUFG
    SLICE_X38Y114        FDRE                                         r  REG_UNIT/register_reg[24][28]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.099    
                         clock uncertainty           -0.035    10.064    
    SLICE_X38Y114        FDRE (Setup_fdre_C_CE)      -0.164     9.900    REG_UNIT/register_reg[24][28]
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_Reg_Destination_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[24][30]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.779ns (22.230%)  route 2.725ns (77.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 9.919 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.635     5.238    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  MEM_WB_REG/WB_Reg_Destination_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  MEM_WB_REG/WB_Reg_Destination_reg[1]/Q
                         net (fo=32, routed)          1.250     6.966    MEM_WB_REG/Write_Register[1]
    SLICE_X52Y101        LUT6 (Prop_lut6_I2_O)        0.301     7.267 r  MEM_WB_REG/register[24][31]_i_1/O
                         net (fo=32, routed)          1.475     8.742    REG_UNIT/register_reg[24][31]_0[0]
    SLICE_X38Y114        FDRE                                         r  REG_UNIT/register_reg[24][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        1.497     9.919    REG_UNIT/clk_IBUF_BUFG
    SLICE_X38Y114        FDRE                                         r  REG_UNIT/register_reg[24][30]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.099    
                         clock uncertainty           -0.035    10.064    
    SLICE_X38Y114        FDRE (Setup_fdre_C_CE)      -0.164     9.900    REG_UNIT/register_reg[24][30]
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  1.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ID_EX_REG/EX_RegWrite_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_REG/MEM_RegWrite_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.616%)  route 0.224ns (61.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.569     1.488    ID_EX_REG/clk_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  ID_EX_REG/EX_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  ID_EX_REG/EX_RegWrite_reg/Q
                         net (fo=1, routed)           0.224     1.853    EX_MEM_REG/EX_RegWrite
    SLICE_X49Y101        FDCE                                         r  EX_MEM_REG/MEM_RegWrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.832     1.997    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X49Y101        FDCE                                         r  EX_MEM_REG/MEM_RegWrite_reg/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDCE (Hold_fdce_C_D)         0.075     1.826    EX_MEM_REG/MEM_RegWrite_reg
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 IF_ID_REG/ID_Instruction_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/PC_Current_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.787%)  route 0.259ns (58.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.571     1.490    IF_ID_REG/clk_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  IF_ID_REG/ID_Instruction_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  IF_ID_REG/ID_Instruction_reg[14]/Q
                         net (fo=3, routed)           0.259     1.890    IF_ID_REG/Q[6]
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.045     1.935 r  IF_ID_REG/PC_Current[16]_i_1/O
                         net (fo=1, routed)           0.000     1.935    PC/D[16]
    SLICE_X37Y101        FDCE                                         r  PC/PC_Current_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.836     2.001    PC/clk_IBUF_BUFG
    SLICE_X37Y101        FDCE                                         r  PC/PC_Current_reg[16]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.092     1.847    PC/PC_Current_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 IF_ID_REG/ID_Instruction_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_EX_REG/EX_extended_imm_16_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.327%)  route 0.282ns (66.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.571     1.490    IF_ID_REG/clk_IBUF_BUFG
    SLICE_X35Y98         FDCE                                         r  IF_ID_REG/ID_Instruction_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  IF_ID_REG/ID_Instruction_reg[14]/Q
                         net (fo=3, routed)           0.282     1.913    ID_EX_REG/Q[6]
    SLICE_X36Y101        FDCE                                         r  ID_EX_REG/EX_extended_imm_16_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.836     2.001    ID_EX_REG/clk_IBUF_BUFG
    SLICE_X36Y101        FDCE                                         r  ID_EX_REG/EX_extended_imm_16_reg[14]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y101        FDCE (Hold_fdce_C_D)         0.061     1.816    ID_EX_REG/EX_extended_imm_16_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ID_EX_REG/EX_RegDst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_REG/MEM_Reg_Destination_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.183ns (38.631%)  route 0.291ns (61.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.569     1.488    ID_EX_REG/clk_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  ID_EX_REG/EX_RegDst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  ID_EX_REG/EX_RegDst_reg/Q
                         net (fo=5, routed)           0.291     1.920    ID_EX_REG/EX_RegDst
    SLICE_X47Y100        LUT4 (Prop_lut4_I3_O)        0.042     1.962 r  ID_EX_REG/MEM_Reg_Destination[2]_i_1/O
                         net (fo=1, routed)           0.000     1.962    EX_MEM_REG/MEM_Reg_Destination_reg[4]_1[2]
    SLICE_X47Y100        FDCE                                         r  EX_MEM_REG/MEM_Reg_Destination_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.832     1.997    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X47Y100        FDCE                                         r  EX_MEM_REG/MEM_Reg_Destination_reg[2]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.107     1.858    EX_MEM_REG/MEM_Reg_Destination_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ID_EX_REG/EX_RegDst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_REG/MEM_Reg_Destination_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.189ns (37.213%)  route 0.319ns (62.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.569     1.488    ID_EX_REG/clk_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  ID_EX_REG/EX_RegDst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  ID_EX_REG/EX_RegDst_reg/Q
                         net (fo=5, routed)           0.319     1.948    ID_EX_REG/EX_RegDst
    SLICE_X46Y100        LUT3 (Prop_lut3_I0_O)        0.048     1.996 r  ID_EX_REG/MEM_Reg_Destination[4]_i_1/O
                         net (fo=1, routed)           0.000     1.996    EX_MEM_REG/MEM_Reg_Destination_reg[4]_1[4]
    SLICE_X46Y100        FDCE                                         r  EX_MEM_REG/MEM_Reg_Destination_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.832     1.997    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  EX_MEM_REG/MEM_Reg_Destination_reg[4]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.131     1.882    EX_MEM_REG/MEM_Reg_Destination_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EX_MEM_REG/MEM_ALUResult_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB_REG/WB_ALU_Result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.564     1.483    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X37Y106        FDCE                                         r  EX_MEM_REG/MEM_ALUResult_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  EX_MEM_REG/MEM_ALUResult_reg[21]/Q
                         net (fo=1, routed)           0.056     1.680    MEM_WB_REG/D[21]
    SLICE_X37Y106        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.835     2.000    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X37Y106        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[21]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X37Y106        FDCE (Hold_fdce_C_D)         0.075     1.558    MEM_WB_REG/WB_ALU_Result_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EX_MEM_REG/MEM_ALUResult_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB_REG/WB_ALU_Result_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.562     1.481    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  EX_MEM_REG/MEM_ALUResult_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  EX_MEM_REG/MEM_ALUResult_reg[12]/Q
                         net (fo=1, routed)           0.056     1.678    MEM_WB_REG/D[12]
    SLICE_X45Y104        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.831     1.997    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[12]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X45Y104        FDCE (Hold_fdce_C_D)         0.075     1.556    MEM_WB_REG/WB_ALU_Result_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ID_EX_REG/EX_RegDst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_REG/MEM_Reg_Destination_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.840%)  route 0.319ns (63.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.569     1.488    ID_EX_REG/clk_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  ID_EX_REG/EX_RegDst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  ID_EX_REG/EX_RegDst_reg/Q
                         net (fo=5, routed)           0.319     1.948    ID_EX_REG/EX_RegDst
    SLICE_X46Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.993 r  ID_EX_REG/MEM_Reg_Destination[3]_i_1/O
                         net (fo=1, routed)           0.000     1.993    EX_MEM_REG/MEM_Reg_Destination_reg[4]_1[3]
    SLICE_X46Y100        FDCE                                         r  EX_MEM_REG/MEM_Reg_Destination_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.832     1.997    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  EX_MEM_REG/MEM_Reg_Destination_reg[3]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.120     1.871    EX_MEM_REG/MEM_Reg_Destination_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ID_EX_REG/EX_RegDst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_REG/MEM_Reg_Destination_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.017%)  route 0.291ns (60.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.569     1.488    ID_EX_REG/clk_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  ID_EX_REG/EX_RegDst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  ID_EX_REG/EX_RegDst_reg/Q
                         net (fo=5, routed)           0.291     1.920    ID_EX_REG/EX_RegDst
    SLICE_X47Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.965 r  ID_EX_REG/MEM_Reg_Destination[0]_i_1/O
                         net (fo=1, routed)           0.000     1.965    EX_MEM_REG/MEM_Reg_Destination_reg[4]_1[0]
    SLICE_X47Y100        FDCE                                         r  EX_MEM_REG/MEM_Reg_Destination_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.832     1.997    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X47Y100        FDCE                                         r  EX_MEM_REG/MEM_Reg_Destination_reg[0]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.091     1.842    EX_MEM_REG/MEM_Reg_Destination_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 EX_MEM_REG/MEM_Branch_Add_Result_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/PC_Current_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.207%)  route 0.286ns (57.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.563     1.482    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X38Y101        FDCE                                         r  EX_MEM_REG/MEM_Branch_Add_Result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDCE (Prop_fdce_C_Q)         0.164     1.646 r  EX_MEM_REG/MEM_Branch_Add_Result_reg[8]/Q
                         net (fo=1, routed)           0.286     1.933    EX_MEM_REG/MEM_Branch_Add_Result[8]
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.978 r  EX_MEM_REG/PC_Current[8]_i_1/O
                         net (fo=1, routed)           0.000     1.978    PC/D[8]
    SLICE_X35Y99         FDCE                                         r  PC/PC_Current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1648, routed)        0.842     2.007    PC/clk_IBUF_BUFG
    SLICE_X35Y99         FDCE                                         r  PC/PC_Current_reg[8]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X35Y99         FDCE (Hold_fdce_C_D)         0.092     1.853    PC/PC_Current_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y95    DIV/u0/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y95    DIV/u0/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y95    DIV/u0/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y95    DIV/u0/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y94    DIV/u1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y96    ID_EX_REG/EX_PC_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y100   ID_EX_REG/EX_PC_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y99    ID_EX_REG/EX_PC_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y99    ID_EX_REG/EX_PC_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y106   MEM_WB_REG/WB_PC_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y107   REG_UNIT/register_reg[13][16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y107   REG_UNIT/register_reg[13][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y117   REG_UNIT/register_reg[1][21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y112   REG_UNIT/register_reg[1][22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y117   REG_UNIT/register_reg[1][24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y117   REG_UNIT/register_reg[1][28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y112   REG_UNIT/register_reg[1][29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y112   REG_UNIT/register_reg[1][31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y114   REG_UNIT/register_reg[3][22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y100   ID_EX_REG/EX_PC_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y100   ID_EX_REG/EX_PC_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y100   ID_EX_REG/EX_PC_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y100   ID_EX_REG/EX_extended_imm_16_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y101   ID_EX_REG/EX_extended_imm_16_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y102   ID_EX_REG/EX_fn_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y102   MEM_WB_REG/WB_PC_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y102   MEM_WB_REG/WB_PC_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y101   MEM_WB_REG/WB_PC_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y114   REG_UNIT/register_reg[13][27]/C



