static void\r\nF_1 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nF_2 ( V_2 , L_1 , V_3 ,\r\nF_3 ( V_2 , V_3 + 0x400 ) ) ;\r\nF_2 ( V_2 , L_2 , V_3 ,\r\nF_3 ( V_2 , V_3 + 0x800 ) , F_3 ( V_2 , V_3 + 0x804 ) ,\r\nF_3 ( V_2 , V_3 + 0x808 ) , F_3 ( V_2 , V_3 + 0x80c ) ) ;\r\nF_2 ( V_2 , L_2 , V_3 ,\r\nF_3 ( V_2 , V_3 + 0x810 ) , F_3 ( V_2 , V_3 + 0x814 ) ,\r\nF_3 ( V_2 , V_3 + 0x818 ) , F_3 ( V_2 , V_3 + 0x81c ) ) ;\r\n}\r\nstatic void\r\nF_4 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_4 = F_3 ( V_2 , 0x409604 ) & 0xffff ;\r\nT_1 V_5 ;\r\nF_1 ( V_2 , 0x409000 ) ;\r\nfor ( V_5 = 0 ; V_5 < V_4 ; V_5 ++ )\r\nF_1 ( V_2 , 0x502000 + ( V_5 * 0x8000 ) ) ;\r\n}\r\nstatic int\r\nF_5 ( struct V_6 * V_7 )\r\n{\r\nstruct V_1 * V_2 = V_7 -> V_2 ;\r\nF_6 ( V_2 , 0x409840 , 0x00000030 ) ;\r\nF_6 ( V_2 , 0x409500 , 0x80000000 | V_7 -> V_8 -> V_9 >> 12 ) ;\r\nF_6 ( V_2 , 0x409504 , 0x00000003 ) ;\r\nif ( ! F_7 ( V_2 , 0x409800 , 0x00000010 , 0x00000010 ) )\r\nF_8 ( V_2 , L_3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_9 ( struct V_1 * V_2 , T_2 V_7 )\r\n{\r\nF_6 ( V_2 , 0x409840 , 0x00000003 ) ;\r\nF_6 ( V_2 , 0x409500 , 0x80000000 | V_7 >> 12 ) ;\r\nF_6 ( V_2 , 0x409504 , 0x00000009 ) ;\r\nif ( ! F_7 ( V_2 , 0x409800 , 0x00000001 , 0x00000000 ) ) {\r\nF_8 ( V_2 , L_4 ) ;\r\nreturn - V_10 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_10 ( struct V_6 * V_7 )\r\n{\r\nstruct V_11 * V_12 = V_7 -> V_2 -> V_13 ;\r\nstruct V_14 * V_15 = F_11 ( V_7 -> V_2 , V_16 ) ;\r\nstruct V_17 * V_18 = V_7 -> V_19 [ V_16 ] ;\r\nstruct V_1 * V_2 = V_7 -> V_2 ;\r\nint V_20 , V_21 ;\r\nT_1 * V_22 ;\r\nV_22 = F_12 ( V_15 -> V_23 , V_24 ) ;\r\nif ( ! V_22 )\r\nreturn - V_25 ;\r\nF_5 ( V_7 ) ;\r\nF_13 ( V_18 -> V_26 , 0x1c , 1 ) ;\r\nF_13 ( V_18 -> V_26 , 0x20 , 0 ) ;\r\nF_13 ( V_18 -> V_26 , 0x28 , 0 ) ;\r\nF_13 ( V_18 -> V_26 , 0x2c , 0 ) ;\r\nV_12 -> V_27 . V_28 . V_29 ( V_2 ) ;\r\nV_20 = F_14 ( V_7 ) ;\r\nif ( V_20 )\r\ngoto V_30;\r\nV_20 = F_9 ( V_2 , V_7 -> V_8 -> V_9 ) ;\r\nif ( V_20 )\r\ngoto V_30;\r\nfor ( V_21 = 0 ; V_21 < V_15 -> V_23 ; V_21 += 4 )\r\nV_22 [ V_21 / 4 ] = F_15 ( V_18 -> V_26 , V_21 ) ;\r\nV_15 -> V_31 = V_22 ;\r\nreturn 0 ;\r\nV_30:\r\nF_16 ( V_22 ) ;\r\nreturn V_20 ;\r\n}\r\nstatic int\r\nF_17 ( struct V_6 * V_7 )\r\n{\r\nstruct V_14 * V_15 = F_11 ( V_7 -> V_2 , V_16 ) ;\r\nstruct V_17 * V_18 = V_7 -> V_19 [ V_16 ] ;\r\nstruct V_1 * V_2 = V_7 -> V_2 ;\r\nT_1 V_32 [ V_33 ] [ 2 ] ;\r\nT_3 V_34 = 0x0000 ;\r\nint V_5 ;\r\nint V_20 ;\r\nV_20 = F_18 ( V_2 , V_7 , 0x3000 , 256 , V_35 ,\r\n& V_18 -> V_36 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nV_20 = F_18 ( V_2 , V_7 , 0x8000 , 256 , V_35 ,\r\n& V_18 -> V_37 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nV_20 = F_18 ( V_2 , V_7 , 384 * 1024 , 4096 ,\r\nV_35 | V_38 ,\r\n& V_18 -> V_39 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nV_20 = F_18 ( V_2 , V_7 , 0x1000 , 0 , V_35 ,\r\n& V_18 -> V_40 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\n#define V_40 ( T_4 , T_5 ) do { \\r\nnv_wo32(grch->mmio, (grch->mmio_nr * 8) + 0, (r)); \\r\nnv_wo32(grch->mmio, (grch->mmio_nr * 8) + 4, (v)); \\r\ngrch->mmio_nr++; \\r\n} while (0)\r\nV_40 ( 0x40800c , V_18 -> V_37 -> V_41 >> 8 ) ;\r\nV_40 ( 0x408010 , 0x80000000 ) ;\r\nV_40 ( 0x419004 , V_18 -> V_37 -> V_41 >> 8 ) ;\r\nV_40 ( 0x419008 , 0x00000000 ) ;\r\nV_40 ( 0x4064cc , 0x80000000 ) ;\r\nV_40 ( 0x408004 , V_18 -> V_36 -> V_41 >> 8 ) ;\r\nV_40 ( 0x408008 , 0x80000030 ) ;\r\nV_40 ( 0x418808 , V_18 -> V_36 -> V_41 >> 8 ) ;\r\nV_40 ( 0x41880c , 0x80000030 ) ;\r\nV_40 ( 0x4064c8 , 0x01800600 ) ;\r\nV_40 ( 0x418810 , 0x80000000 | V_18 -> V_39 -> V_41 >> 12 ) ;\r\nV_40 ( 0x419848 , 0x10000000 | V_18 -> V_39 -> V_41 >> 12 ) ;\r\nV_40 ( 0x405830 , 0x02180648 ) ;\r\nV_40 ( 0x4064c4 , 0x0192ffff ) ;\r\nfor ( V_5 = 0 ; V_5 < V_15 -> V_42 ; V_5 ++ ) {\r\nT_3 V_43 = 0x0218 * V_15 -> V_44 [ V_5 ] ;\r\nT_3 V_45 = 0x0648 * V_15 -> V_44 [ V_5 ] ;\r\nV_32 [ V_5 ] [ 0 ] = 0x10000000 | ( V_43 << 16 ) | V_34 ;\r\nV_32 [ V_5 ] [ 1 ] = 0x00000000 | ( V_45 << 16 ) ;\r\nV_34 += 0x0324 * V_15 -> V_44 [ V_5 ] ;\r\n}\r\nfor ( V_5 = 0 ; V_5 < V_15 -> V_42 ; V_5 ++ ) {\r\nV_40 ( F_19 ( V_5 , 0x30c0 ) , V_32 [ V_5 ] [ 0 ] ) ;\r\nV_40 ( F_19 ( V_5 , 0x30e4 ) , V_32 [ V_5 ] [ 1 ] | V_34 ) ;\r\nV_34 += 0x07ff * V_15 -> V_44 [ V_5 ] ;\r\n}\r\nV_40 ( 0x17e91c , 0x06060609 ) ;\r\nV_40 ( 0x17e920 , 0x00090a05 ) ;\r\n#undef V_40\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_20 ( struct V_6 * V_7 , int V_27 )\r\n{\r\nstruct V_1 * V_2 = V_7 -> V_2 ;\r\nstruct V_11 * V_12 = V_2 -> V_13 ;\r\nstruct V_46 * V_47 = & V_12 -> V_27 . V_28 ;\r\nstruct V_14 * V_15 = F_11 ( V_2 , V_27 ) ;\r\nstruct V_17 * V_18 ;\r\nstruct V_48 * V_26 ;\r\nint V_20 , V_21 ;\r\nV_18 = F_21 ( sizeof( * V_18 ) , V_24 ) ;\r\nif ( ! V_18 )\r\nreturn - V_25 ;\r\nV_7 -> V_19 [ V_16 ] = V_18 ;\r\nV_20 = F_18 ( V_2 , V_7 , V_15 -> V_23 , 256 ,\r\nV_35 | V_49 ,\r\n& V_18 -> V_26 ) ;\r\nif ( V_20 )\r\ngoto error;\r\nV_26 = V_18 -> V_26 ;\r\nV_20 = F_17 ( V_7 ) ;\r\nif ( V_20 )\r\ngoto error;\r\nF_13 ( V_7 -> V_8 , 0x0210 , F_22 ( V_26 -> V_41 ) | 4 ) ;\r\nF_13 ( V_7 -> V_8 , 0x0214 , F_23 ( V_26 -> V_41 ) ) ;\r\nV_47 -> V_29 ( V_2 ) ;\r\nif ( ! V_15 -> V_31 ) {\r\nV_20 = F_10 ( V_7 ) ;\r\nif ( V_20 )\r\ngoto error;\r\n}\r\nfor ( V_21 = 0 ; V_21 < V_15 -> V_23 ; V_21 += 4 )\r\nF_13 ( V_26 , V_21 , V_15 -> V_31 [ V_21 / 4 ] ) ;\r\nF_13 ( V_26 , 0xf4 , 0 ) ;\r\nF_13 ( V_26 , 0xf8 , 0 ) ;\r\nF_13 ( V_26 , 0x10 , V_18 -> V_50 ) ;\r\nF_13 ( V_26 , 0x14 , F_22 ( V_18 -> V_40 -> V_41 ) ) ;\r\nF_13 ( V_26 , 0x18 , F_23 ( V_18 -> V_40 -> V_41 ) ) ;\r\nF_13 ( V_26 , 0x1c , 1 ) ;\r\nF_13 ( V_26 , 0x20 , 0 ) ;\r\nF_13 ( V_26 , 0x28 , 0 ) ;\r\nF_13 ( V_26 , 0x2c , 0 ) ;\r\nV_47 -> V_29 ( V_2 ) ;\r\nreturn 0 ;\r\nerror:\r\nV_15 -> V_3 . V_51 ( V_7 , V_27 ) ;\r\nreturn V_20 ;\r\n}\r\nstatic void\r\nF_24 ( struct V_6 * V_7 , int V_27 )\r\n{\r\nstruct V_17 * V_18 = V_7 -> V_19 [ V_27 ] ;\r\nF_25 ( NULL , & V_18 -> V_40 ) ;\r\nF_25 ( NULL , & V_18 -> V_39 ) ;\r\nF_25 ( NULL , & V_18 -> V_37 ) ;\r\nF_25 ( NULL , & V_18 -> V_36 ) ;\r\nF_25 ( NULL , & V_18 -> V_26 ) ;\r\nV_7 -> V_19 [ V_27 ] = NULL ;\r\n}\r\nstatic int\r\nF_26 ( struct V_6 * V_7 , int V_27 ,\r\nT_1 V_52 , T_3 V_53 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_27 ( struct V_1 * V_2 , int V_27 , bool V_54 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_28 ( struct V_1 * V_2 )\r\n{\r\nstruct V_14 * V_15 = F_11 ( V_2 , V_16 ) ;\r\nint V_21 ;\r\nF_6 ( V_2 , F_29 ( 0x0880 ) , 0x00000000 ) ;\r\nF_6 ( V_2 , F_29 ( 0x08a4 ) , 0x00000000 ) ;\r\nfor ( V_21 = 0 ; V_21 < 4 ; V_21 ++ )\r\nF_6 ( V_2 , F_29 ( 0x0888 ) + ( V_21 * 4 ) , 0x00000000 ) ;\r\nF_6 ( V_2 , F_29 ( 0x08b4 ) , V_15 -> V_55 -> V_9 >> 8 ) ;\r\nF_6 ( V_2 , F_29 ( 0x08b8 ) , V_15 -> V_56 -> V_9 >> 8 ) ;\r\n}\r\nstatic void\r\nF_30 ( struct V_1 * V_2 )\r\n{\r\nF_6 ( V_2 , 0x400080 , 0x003083c2 ) ;\r\nF_6 ( V_2 , 0x400088 , 0x0001ffe7 ) ;\r\nF_6 ( V_2 , 0x40008c , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x400090 , 0x00000030 ) ;\r\nF_6 ( V_2 , 0x40013c , 0x003901f7 ) ;\r\nF_6 ( V_2 , 0x400140 , 0x00000100 ) ;\r\nF_6 ( V_2 , 0x400144 , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x400148 , 0x00000110 ) ;\r\nF_6 ( V_2 , 0x400138 , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x400130 , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x400134 , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x400124 , 0x00000002 ) ;\r\n}\r\nstatic void\r\nF_31 ( struct V_1 * V_2 )\r\n{\r\nF_6 ( V_2 , 0x409ffc , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x409c14 , 0x00003e3e ) ;\r\nF_6 ( V_2 , 0x409c24 , 0x000f0000 ) ;\r\nF_6 ( V_2 , 0x404000 , 0xc0000000 ) ;\r\nF_6 ( V_2 , 0x404600 , 0xc0000000 ) ;\r\nF_6 ( V_2 , 0x408030 , 0xc0000000 ) ;\r\nF_6 ( V_2 , 0x404490 , 0xc0000000 ) ;\r\nF_6 ( V_2 , 0x406018 , 0xc0000000 ) ;\r\nF_6 ( V_2 , 0x407020 , 0xc0000000 ) ;\r\nF_6 ( V_2 , 0x405840 , 0xc0000000 ) ;\r\nF_6 ( V_2 , 0x405844 , 0x00ffffff ) ;\r\nF_32 ( V_2 , 0x419cc0 , 0x00000008 , 0x00000008 ) ;\r\nF_32 ( V_2 , 0x419eb4 , 0x00001000 , 0x00001000 ) ;\r\n}\r\nstatic void\r\nF_33 ( struct V_1 * V_2 )\r\n{\r\nstruct V_14 * V_15 = F_11 ( V_2 , V_16 ) ;\r\nconst T_1 V_57 = F_34 ( 0x00800000 , V_15 -> V_58 ) ;\r\nT_1 V_59 [ V_60 / 8 ] ;\r\nT_6 V_61 [ V_33 ] ;\r\nint V_21 , V_5 , V_62 ;\r\nF_6 ( V_2 , F_19 ( 0 , 0x3018 ) , 0x00000001 ) ;\r\nmemset ( V_59 , 0x00 , sizeof( V_59 ) ) ;\r\nmemcpy ( V_61 , V_15 -> V_44 , sizeof( V_15 -> V_44 ) ) ;\r\nfor ( V_21 = 0 , V_5 = - 1 ; V_21 < V_15 -> V_58 ; V_21 ++ ) {\r\ndo {\r\nV_5 = ( V_5 + 1 ) % V_15 -> V_42 ;\r\n} while ( ! V_61 [ V_5 ] );\r\nV_62 = V_15 -> V_44 [ V_5 ] - V_61 [ V_5 ] -- ;\r\nV_59 [ V_21 / 8 ] |= V_62 << ( ( V_21 % 8 ) * 4 ) ;\r\n}\r\nF_6 ( V_2 , F_29 ( 0x0980 ) , V_59 [ 0 ] ) ;\r\nF_6 ( V_2 , F_29 ( 0x0984 ) , V_59 [ 1 ] ) ;\r\nF_6 ( V_2 , F_29 ( 0x0988 ) , V_59 [ 2 ] ) ;\r\nF_6 ( V_2 , F_29 ( 0x098c ) , V_59 [ 3 ] ) ;\r\nfor ( V_5 = 0 ; V_5 < V_15 -> V_42 ; V_5 ++ ) {\r\nF_6 ( V_2 , F_19 ( V_5 , 0x0914 ) , V_15 -> V_63 << 8 |\r\nV_15 -> V_44 [ V_5 ] ) ;\r\nF_6 ( V_2 , F_19 ( V_5 , 0x0910 ) , 0x00040000 | V_15 -> V_58 ) ;\r\nF_6 ( V_2 , F_19 ( V_5 , 0x0918 ) , V_57 ) ;\r\n}\r\nF_6 ( V_2 , F_29 ( 0x1bd4 ) , V_57 ) ;\r\nF_6 ( V_2 , F_29 ( 0x08ac ) , F_3 ( V_2 , 0x100800 ) ) ;\r\n}\r\nstatic void\r\nF_35 ( struct V_1 * V_2 )\r\n{\r\nstruct V_14 * V_15 = F_11 ( V_2 , V_16 ) ;\r\nint V_5 , V_62 ;\r\nfor ( V_5 = 0 ; V_5 < V_15 -> V_42 ; V_5 ++ ) {\r\nF_6 ( V_2 , F_19 ( V_5 , 0x3038 ) , 0xc0000000 ) ;\r\nF_6 ( V_2 , F_19 ( V_5 , 0x0420 ) , 0xc0000000 ) ;\r\nF_6 ( V_2 , F_19 ( V_5 , 0x0900 ) , 0xc0000000 ) ;\r\nF_6 ( V_2 , F_19 ( V_5 , 0x1028 ) , 0xc0000000 ) ;\r\nF_6 ( V_2 , F_19 ( V_5 , 0x0824 ) , 0xc0000000 ) ;\r\nfor ( V_62 = 0 ; V_62 < V_15 -> V_44 [ V_5 ] ; V_62 ++ ) {\r\nF_6 ( V_2 , F_36 ( V_5 , V_62 , 0x508 ) , 0xffffffff ) ;\r\nF_6 ( V_2 , F_36 ( V_5 , V_62 , 0x50c ) , 0xffffffff ) ;\r\nF_6 ( V_2 , F_36 ( V_5 , V_62 , 0x224 ) , 0xc0000000 ) ;\r\nF_6 ( V_2 , F_36 ( V_5 , V_62 , 0x48c ) , 0xc0000000 ) ;\r\nF_6 ( V_2 , F_36 ( V_5 , V_62 , 0x084 ) , 0xc0000000 ) ;\r\nF_6 ( V_2 , F_36 ( V_5 , V_62 , 0x644 ) , 0x001ffffe ) ;\r\nF_6 ( V_2 , F_36 ( V_5 , V_62 , 0x64c ) , 0x0000000f ) ;\r\n}\r\nF_6 ( V_2 , F_19 ( V_5 , 0x2c90 ) , 0xffffffff ) ;\r\nF_6 ( V_2 , F_19 ( V_5 , 0x2c94 ) , 0xffffffff ) ;\r\n}\r\n}\r\nstatic void\r\nF_37 ( struct V_1 * V_2 )\r\n{\r\nstruct V_14 * V_15 = F_11 ( V_2 , V_16 ) ;\r\nint V_64 ;\r\nfor ( V_64 = 0 ; V_64 < V_15 -> V_65 ; V_64 ++ ) {\r\nF_6 ( V_2 , F_38 ( V_64 , 0x144 ) , 0xc0000000 ) ;\r\nF_6 ( V_2 , F_38 ( V_64 , 0x070 ) , 0xc0000000 ) ;\r\nF_6 ( V_2 , F_38 ( V_64 , 0x204 ) , 0xffffffff ) ;\r\nF_6 ( V_2 , F_38 ( V_64 , 0x208 ) , 0xffffffff ) ;\r\n}\r\n}\r\nstatic void\r\nF_39 ( struct V_1 * V_2 , T_1 V_66 ,\r\nstruct V_67 * V_68 , struct V_67 * V_59 )\r\n{\r\nint V_21 ;\r\nF_6 ( V_2 , V_66 + 0x01c0 , 0x01000000 ) ;\r\nfor ( V_21 = 0 ; V_21 < V_59 -> V_69 / 4 ; V_21 ++ )\r\nF_6 ( V_2 , V_66 + 0x01c4 , V_59 -> V_59 [ V_21 ] ) ;\r\nF_6 ( V_2 , V_66 + 0x0180 , 0x01000000 ) ;\r\nfor ( V_21 = 0 ; V_21 < V_68 -> V_69 / 4 ; V_21 ++ ) {\r\nif ( ( V_21 & 0x3f ) == 0 )\r\nF_6 ( V_2 , V_66 + 0x0188 , V_21 >> 6 ) ;\r\nF_6 ( V_2 , V_66 + 0x0184 , V_68 -> V_59 [ V_21 ] ) ;\r\n}\r\n}\r\nstatic int\r\nF_40 ( struct V_1 * V_2 )\r\n{\r\nstruct V_14 * V_15 = F_11 ( V_2 , V_16 ) ;\r\nT_1 V_70 ;\r\nV_70 = F_32 ( V_2 , 0x000260 , 0x00000001 , 0x00000000 ) ;\r\nF_39 ( V_2 , 0x409000 , & V_15 -> V_71 , & V_15 -> V_72 ) ;\r\nF_39 ( V_2 , 0x41a000 , & V_15 -> V_73 , & V_15 -> V_74 ) ;\r\nF_6 ( V_2 , 0x000260 , V_70 ) ;\r\nF_6 ( V_2 , 0x409840 , 0xffffffff ) ;\r\nF_6 ( V_2 , 0x41a10c , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x40910c , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x41a100 , 0x00000002 ) ;\r\nF_6 ( V_2 , 0x409100 , 0x00000002 ) ;\r\nif ( ! F_7 ( V_2 , 0x409800 , 0x00000001 , 0x00000001 ) )\r\nF_2 ( V_2 , L_5 ) ;\r\nF_6 ( V_2 , 0x409840 , 0xffffffff ) ;\r\nF_6 ( V_2 , 0x409500 , 0x7fffffff ) ;\r\nF_6 ( V_2 , 0x409504 , 0x00000021 ) ;\r\nF_6 ( V_2 , 0x409840 , 0xffffffff ) ;\r\nF_6 ( V_2 , 0x409500 , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x409504 , 0x00000010 ) ;\r\nif ( ! F_41 ( V_2 , 0x409800 , 0xffffffff , 0x00000000 ) ) {\r\nF_8 ( V_2 , L_6 ) ;\r\nreturn - V_10 ;\r\n}\r\nV_15 -> V_23 = F_3 ( V_2 , 0x409800 ) ;\r\nF_6 ( V_2 , 0x409840 , 0xffffffff ) ;\r\nF_6 ( V_2 , 0x409500 , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x409504 , 0x00000016 ) ;\r\nif ( ! F_41 ( V_2 , 0x409800 , 0xffffffff , 0x00000000 ) ) {\r\nF_8 ( V_2 , L_7 ) ;\r\nreturn - V_10 ;\r\n}\r\nF_6 ( V_2 , 0x409840 , 0xffffffff ) ;\r\nF_6 ( V_2 , 0x409500 , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x409504 , 0x00000025 ) ;\r\nif ( ! F_41 ( V_2 , 0x409800 , 0xffffffff , 0x00000000 ) ) {\r\nF_8 ( V_2 , L_8 ) ;\r\nreturn - V_10 ;\r\n}\r\nF_6 ( V_2 , 0x409800 , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x409500 , 0x00000001 ) ;\r\nF_6 ( V_2 , 0x409504 , 0x00000030 ) ;\r\nif ( ! F_41 ( V_2 , 0x409800 , 0xffffffff , 0x00000000 ) ) {\r\nF_8 ( V_2 , L_9 ) ;\r\nreturn - V_10 ;\r\n}\r\nF_6 ( V_2 , 0x409810 , 0xb00095c8 ) ;\r\nF_6 ( V_2 , 0x409800 , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x409500 , 0x00000001 ) ;\r\nF_6 ( V_2 , 0x409504 , 0x00000031 ) ;\r\nif ( ! F_41 ( V_2 , 0x409800 , 0xffffffff , 0x00000000 ) ) {\r\nF_8 ( V_2 , L_10 ) ;\r\nreturn - V_10 ;\r\n}\r\nF_6 ( V_2 , 0x409810 , 0x00080420 ) ;\r\nF_6 ( V_2 , 0x409800 , 0x00000000 ) ;\r\nF_6 ( V_2 , 0x409500 , 0x00000001 ) ;\r\nF_6 ( V_2 , 0x409504 , 0x00000032 ) ;\r\nif ( ! F_41 ( V_2 , 0x409800 , 0xffffffff , 0x00000000 ) ) {\r\nF_8 ( V_2 , L_11 ) ;\r\nreturn - V_10 ;\r\n}\r\nF_6 ( V_2 , 0x409614 , 0x00000070 ) ;\r\nF_6 ( V_2 , 0x409614 , 0x00000770 ) ;\r\nF_6 ( V_2 , 0x40802c , 0x00000001 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_42 ( struct V_1 * V_2 , int V_27 )\r\n{\r\nint V_20 ;\r\nF_32 ( V_2 , 0x000200 , 0x18001000 , 0x00000000 ) ;\r\nF_32 ( V_2 , 0x000200 , 0x18001000 , 0x18001000 ) ;\r\nF_28 ( V_2 ) ;\r\nF_30 ( V_2 ) ;\r\nF_33 ( V_2 ) ;\r\nF_6 ( V_2 , 0x400500 , 0x00010001 ) ;\r\nF_6 ( V_2 , 0x400100 , 0xffffffff ) ;\r\nF_6 ( V_2 , 0x40013c , 0xffffffff ) ;\r\nF_31 ( V_2 ) ;\r\nF_35 ( V_2 ) ;\r\nF_37 ( V_2 ) ;\r\nF_6 ( V_2 , 0x400108 , 0xffffffff ) ;\r\nF_6 ( V_2 , 0x400138 , 0xffffffff ) ;\r\nF_6 ( V_2 , 0x400118 , 0xffffffff ) ;\r\nF_6 ( V_2 , 0x400130 , 0xffffffff ) ;\r\nF_6 ( V_2 , 0x40011c , 0xffffffff ) ;\r\nF_6 ( V_2 , 0x400134 , 0xffffffff ) ;\r\nF_6 ( V_2 , 0x400054 , 0x34ce3464 ) ;\r\nV_20 = F_40 ( V_2 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_43 ( struct V_1 * V_2 , T_2 V_75 )\r\n{\r\nstruct V_76 * V_77 = F_11 ( V_2 , V_78 ) ;\r\nstruct V_11 * V_12 = V_2 -> V_13 ;\r\nstruct V_6 * V_7 ;\r\nunsigned long V_79 ;\r\nint V_21 ;\r\nF_44 ( & V_12 -> V_80 . V_81 , V_79 ) ;\r\nfor ( V_21 = 0 ; V_21 < V_77 -> V_80 ; V_21 ++ ) {\r\nV_7 = V_12 -> V_80 . V_82 [ V_21 ] ;\r\nif ( ! V_7 || ! V_7 -> V_8 )\r\ncontinue;\r\nif ( V_75 == V_7 -> V_8 -> V_9 )\r\nbreak;\r\n}\r\nF_45 ( & V_12 -> V_80 . V_81 , V_79 ) ;\r\nreturn V_21 ;\r\n}\r\nstatic void\r\nF_46 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_83 = F_3 ( V_2 , 0x409c18 ) ;\r\nif ( V_83 & 0x00000001 )\r\nF_2 ( V_2 , L_12 ) ;\r\nif ( V_83 & 0x00080000 )\r\nF_2 ( V_2 , L_13 ) ;\r\nif ( V_83 & ~ 0x00080001 )\r\nF_2 ( V_2 , L_14 , V_83 ) ;\r\nF_4 ( V_2 ) ;\r\nF_6 ( V_2 , 0x409c20 , V_83 ) ;\r\n}\r\nstatic void\r\nF_47 ( struct V_1 * V_2 , int V_84 )\r\n{\r\nstruct V_14 * V_15 = F_11 ( V_2 , V_16 ) ;\r\nT_1 V_85 = F_3 ( V_2 , 0x400108 ) ;\r\nint V_64 ;\r\nif ( V_85 & 0x00000001 ) {\r\nT_1 V_86 = F_3 ( V_2 , 0x404000 ) ;\r\nF_2 ( V_2 , L_15 , V_84 , V_86 ) ;\r\nF_6 ( V_2 , 0x404000 , 0xc0000000 ) ;\r\nF_6 ( V_2 , 0x400108 , 0x00000001 ) ;\r\nV_85 &= ~ 0x00000001 ;\r\n}\r\nif ( V_85 & 0x00000010 ) {\r\nT_1 V_86 = F_3 ( V_2 , 0x405840 ) ;\r\nF_2 ( V_2 , L_16 , V_84 , V_86 ) ;\r\nF_6 ( V_2 , 0x405840 , 0xc0000000 ) ;\r\nF_6 ( V_2 , 0x400108 , 0x00000010 ) ;\r\nV_85 &= ~ 0x00000010 ;\r\n}\r\nif ( V_85 & 0x02000000 ) {\r\nfor ( V_64 = 0 ; V_64 < V_15 -> V_65 ; V_64 ++ ) {\r\nT_1 V_87 = F_3 ( V_2 , F_38 ( V_64 , 0x070 ) ) ;\r\nT_1 V_88 = F_3 ( V_2 , F_38 ( V_64 , 0x144 ) ) ;\r\nF_2 ( V_2 , L_17 ,\r\nV_64 , V_84 , V_87 , V_88 ) ;\r\nF_6 ( V_2 , F_38 ( V_64 , 0x070 ) , 0xc0000000 ) ;\r\nF_6 ( V_2 , F_38 ( V_64 , 0x144 ) , 0xc0000000 ) ;\r\n}\r\nF_6 ( V_2 , 0x400108 , 0x02000000 ) ;\r\nV_85 &= ~ 0x02000000 ;\r\n}\r\nif ( V_85 ) {\r\nF_2 ( V_2 , L_18 , V_84 , V_85 ) ;\r\nF_6 ( V_2 , 0x400108 , V_85 ) ;\r\n}\r\n}\r\nstatic void\r\nF_48 ( struct V_1 * V_2 )\r\n{\r\nT_2 V_75 = ( T_2 ) ( F_3 ( V_2 , 0x409b00 ) & 0x0fffffff ) << 12 ;\r\nT_1 V_84 = F_43 ( V_2 , V_75 ) ;\r\nT_1 V_86 = F_3 ( V_2 , 0x400100 ) ;\r\nT_1 V_89 = F_3 ( V_2 , 0x400704 ) ;\r\nT_1 V_90 = ( V_89 & 0x00003ffc ) ;\r\nT_1 V_91 = ( V_89 & 0x00070000 ) >> 16 ;\r\nT_1 V_59 = F_3 ( V_2 , 0x400708 ) ;\r\nT_1 V_68 = F_3 ( V_2 , 0x400110 ) ;\r\nT_1 V_53 = F_3 ( V_2 , 0x404200 + ( V_91 * 4 ) ) ;\r\nif ( V_86 & 0x00000010 ) {\r\nif ( F_49 ( V_2 , V_84 , V_53 , V_90 , V_59 ) ) {\r\nF_2 ( V_2 , L_19\r\nL_20\r\nL_21 ,\r\nV_84 , V_75 , V_91 , V_53 , V_90 , V_59 ) ;\r\n}\r\nF_6 ( V_2 , 0x400100 , 0x00000010 ) ;\r\nV_86 &= ~ 0x00000010 ;\r\n}\r\nif ( V_86 & 0x00000020 ) {\r\nF_2 ( V_2 , L_22\r\nL_23 ,\r\nV_84 , V_75 , V_91 , V_53 , V_90 , V_59 ) ;\r\nF_6 ( V_2 , 0x400100 , 0x00000020 ) ;\r\nV_86 &= ~ 0x00000020 ;\r\n}\r\nif ( V_86 & 0x00100000 ) {\r\nF_2 ( V_2 , L_24 ) ;\r\nF_50 ( V_92 , V_68 ) ;\r\nF_51 ( L_25\r\nL_26 ,\r\nV_84 , V_75 , V_91 , V_53 , V_90 , V_59 ) ;\r\nF_6 ( V_2 , 0x400100 , 0x00100000 ) ;\r\nV_86 &= ~ 0x00100000 ;\r\n}\r\nif ( V_86 & 0x00200000 ) {\r\nF_47 ( V_2 , V_84 ) ;\r\nF_6 ( V_2 , 0x400100 , 0x00200000 ) ;\r\nV_86 &= ~ 0x00200000 ;\r\n}\r\nif ( V_86 & 0x00080000 ) {\r\nF_46 ( V_2 ) ;\r\nF_6 ( V_2 , 0x400100 , 0x00080000 ) ;\r\nV_86 &= ~ 0x00080000 ;\r\n}\r\nif ( V_86 ) {\r\nF_2 ( V_2 , L_27 , V_86 ) ;\r\nF_6 ( V_2 , 0x400100 , V_86 ) ;\r\n}\r\nF_6 ( V_2 , 0x400500 , 0x00010001 ) ;\r\n}\r\nstatic int\r\nF_52 ( struct V_1 * V_2 , const char * V_93 ,\r\nstruct V_67 * V_94 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_13 ;\r\nconst struct V_95 * V_96 ;\r\nchar V_97 [ 32 ] ;\r\nint V_20 ;\r\nsnprintf ( V_97 , sizeof( V_97 ) , L_28 , V_12 -> V_98 , V_93 ) ;\r\nV_20 = F_53 ( & V_96 , V_97 , & V_2 -> V_99 -> V_2 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nV_94 -> V_69 = V_96 -> V_69 ;\r\nV_94 -> V_59 = F_54 ( V_96 -> V_59 , V_94 -> V_69 , V_24 ) ;\r\nF_55 ( V_96 ) ;\r\nreturn ( V_94 -> V_59 != NULL ) ? 0 : - V_25 ;\r\n}\r\nstatic void\r\nF_56 ( struct V_67 * V_94 )\r\n{\r\nif ( V_94 -> V_59 ) {\r\nF_16 ( V_94 -> V_59 ) ;\r\nV_94 -> V_59 = NULL ;\r\n}\r\n}\r\nstatic void\r\nF_57 ( struct V_1 * V_2 , int V_27 )\r\n{\r\nstruct V_14 * V_15 = F_11 ( V_2 , V_27 ) ;\r\nF_56 ( & V_15 -> V_71 ) ;\r\nF_56 ( & V_15 -> V_72 ) ;\r\nF_56 ( & V_15 -> V_73 ) ;\r\nF_56 ( & V_15 -> V_74 ) ;\r\nF_58 ( V_2 , 12 ) ;\r\nF_25 ( NULL , & V_15 -> V_56 ) ;\r\nF_25 ( NULL , & V_15 -> V_55 ) ;\r\nif ( V_15 -> V_31 )\r\nF_16 ( V_15 -> V_31 ) ;\r\nF_59 ( V_2 , V_100 ) ;\r\nF_16 ( V_15 ) ;\r\n}\r\nint\r\nF_60 ( struct V_1 * V_2 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_13 ;\r\nstruct V_14 * V_15 ;\r\nint V_20 , V_5 , V_21 ;\r\nT_1 V_101 ;\r\nV_101 = F_61 ( V_2 ) ;\r\nif ( ! V_101 ) {\r\nF_8 ( V_2 , L_29 ) ;\r\nreturn 0 ;\r\n}\r\nV_15 = F_21 ( sizeof( * V_15 ) , V_24 ) ;\r\nif ( ! V_15 )\r\nreturn - V_25 ;\r\nV_15 -> V_3 . V_102 = F_57 ;\r\nV_15 -> V_3 . V_103 = F_42 ;\r\nV_15 -> V_3 . V_104 = F_27 ;\r\nV_15 -> V_3 . V_105 = F_20 ;\r\nV_15 -> V_3 . V_51 = F_24 ;\r\nV_15 -> V_3 . V_106 = F_26 ;\r\nF_62 ( V_2 , V_100 , & V_15 -> V_3 ) ;\r\nF_63 ( V_2 , 12 , F_48 ) ;\r\nF_2 ( V_2 , L_30 ) ;\r\nif ( F_52 ( V_2 , L_31 , & V_15 -> V_71 ) ||\r\nF_52 ( V_2 , L_32 , & V_15 -> V_72 ) ||\r\nF_52 ( V_2 , L_33 , & V_15 -> V_73 ) ||\r\nF_52 ( V_2 , L_34 , & V_15 -> V_74 ) ) {\r\nV_20 = 0 ;\r\ngoto error;\r\n}\r\nV_20 = F_18 ( V_2 , NULL , 0x1000 , 256 , 0 , & V_15 -> V_55 ) ;\r\nif ( V_20 )\r\ngoto error;\r\nV_20 = F_18 ( V_2 , NULL , 0x1000 , 256 , 0 , & V_15 -> V_56 ) ;\r\nif ( V_20 )\r\ngoto error;\r\nfor ( V_21 = 0 ; V_21 < 0x1000 ; V_21 += 4 ) {\r\nF_13 ( V_15 -> V_55 , V_21 , 0x00000010 ) ;\r\nF_13 ( V_15 -> V_56 , V_21 , 0x00000010 ) ;\r\n}\r\nV_15 -> V_42 = F_3 ( V_2 , 0x409604 ) & 0x0000001f ;\r\nV_15 -> V_65 = ( F_3 ( V_2 , 0x409604 ) & 0x001f0000 ) >> 16 ;\r\nfor ( V_5 = 0 ; V_5 < V_15 -> V_42 ; V_5 ++ ) {\r\nV_15 -> V_44 [ V_5 ] = F_3 ( V_2 , F_19 ( V_5 , 0x2608 ) ) ;\r\nV_15 -> V_58 += V_15 -> V_44 [ V_5 ] ;\r\n}\r\nswitch ( V_12 -> V_98 ) {\r\ncase 0xe4 :\r\nif ( V_15 -> V_58 == 8 )\r\nV_15 -> V_63 = 3 ;\r\nelse\r\nif ( V_15 -> V_58 == 7 )\r\nV_15 -> V_63 = 1 ;\r\nbreak;\r\ncase 0xe7 :\r\nV_15 -> V_63 = 1 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( ! V_15 -> V_63 ) {\r\nF_8 ( V_2 , L_35 ,\r\nV_15 -> V_44 [ 0 ] , V_15 -> V_44 [ 1 ] , V_15 -> V_44 [ 2 ] ,\r\nV_15 -> V_44 [ 3 ] , V_15 -> V_65 ) ;\r\nV_15 -> V_63 = 0x00 ;\r\n}\r\nF_64 ( V_2 , 0xa097 , V_100 ) ;\r\nF_64 ( V_2 , 0xa0c0 , V_100 ) ;\r\nF_64 ( V_2 , 0xa040 , V_100 ) ;\r\nF_64 ( V_2 , 0x902d , V_100 ) ;\r\nF_64 ( V_2 , 0xa0b5 , V_100 ) ;\r\nreturn 0 ;\r\nerror:\r\nF_57 ( V_2 , V_16 ) ;\r\nreturn V_20 ;\r\n}
