# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 497358553 # Weave simulation time
 time: # Simulator time breakdown
  init: 141837288390
  bound: 16998132811
  weave: 1300701104
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 9112 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 91120086 # Simulated unhalted cycles
   cCycles: 6838187 # Cycles due to contention stalls
   instrs: 100016048 # Simulated instructions
   uops: 113816776 # Retired micro-ops
   bbls: 14847628 # Basic blocks
   approxInstrs: 596117 # Instrs with approx uop decoding
   mispredBranches: 789673 # Mispredicted branches
   condBranches: 12876613 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 19609476 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 198 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 162 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 20088 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 25371070 # Filtered GETS hits
   fhGETX: 11435389 # Filtered GETX hits
   hGETS: 991888 # GETS hits
   hGETX: 1630767 # GETX hits
   mGETS: 1935259 # GETS misses
   mGETXIM: 1093158 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 102126850 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 940319 # GETS hits
   hGETX: 118943 # GETX hits
   mGETS: 995102 # GETS misses
   mGETXIM: 974215 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 943003 # Clean evictions (from lower level)
   PUTX: 2084902 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 71861148 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 917325 # GETS hits
   hGETX: 778686 # GETX hits
   mGETS: 77777 # GETS misses
   mGETXIM: 195529 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 580343 # Clean evictions (from lower level)
   PUTX: 1384878 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 24597540 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 68395 # Read requests
   wr: 51866 # Write requests
   rdlat: 9262400 # Total latency experienced by read requests
   wrlat: 7567005 # Total latency experienced by write requests
   rdhits: 575 # Read row hits
   wrhits: 487 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 100
    12: 101
    13: 62805
    14: 2263
    15: 1070
    16: 566
    17: 139
    18: 112
    19: 99
    20: 88
    21: 139
    22: 56
    23: 69
    24: 54
    25: 49
    26: 39
    27: 27
    28: 24
    29: 41
    30: 38
    31: 41
    32: 43
    33: 54
    34: 54
    35: 44
    36: 31
    37: 33
    38: 37
    39: 32
    40: 35
    41: 35
    42: 36
    43: 17
    44: 5
    45: 6
    46: 8
    47: 5
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 68263 # Read requests
   wr: 51736 # Write requests
   rdlat: 9252618 # Total latency experienced by read requests
   wrlat: 7557430 # Total latency experienced by write requests
   rdhits: 579 # Read row hits
   wrhits: 420 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 88
    12: 107
    13: 62692
    14: 2197
    15: 1123
    16: 592
    17: 115
    18: 88
    19: 114
    20: 114
    21: 134
    22: 39
    23: 67
    24: 64
    25: 39
    26: 28
    27: 21
    28: 32
    29: 42
    30: 44
    31: 34
    32: 38
    33: 57
    34: 52
    35: 36
    36: 43
    37: 52
    38: 32
    39: 34
    40: 31
    41: 35
    42: 45
    43: 16
    44: 6
    45: 2
    46: 2
    47: 3
    48: 4
    49: 1
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 68446 # Read requests
   wr: 51808 # Write requests
   rdlat: 9275193 # Total latency experienced by read requests
   wrlat: 7580122 # Total latency experienced by write requests
   rdhits: 596 # Read row hits
   wrhits: 449 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 109
    12: 109
    13: 62693
    14: 2312
    15: 1095
    16: 582
    17: 136
    18: 89
    19: 108
    20: 156
    21: 168
    22: 59
    23: 50
    24: 69
    25: 51
    26: 24
    27: 26
    28: 29
    29: 37
    30: 37
    31: 27
    32: 47
    33: 39
    34: 49
    35: 45
    36: 31
    37: 50
    38: 38
    39: 32
    40: 43
    41: 32
    42: 29
    43: 12
    44: 5
    45: 7
    46: 7
    47: 8
    48: 3
    49: 2
    50: 0
    51: 1
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 68202 # Read requests
   wr: 51480 # Write requests
   rdlat: 9252819 # Total latency experienced by read requests
   wrlat: 7531208 # Total latency experienced by write requests
   rdhits: 620 # Read row hits
   wrhits: 456 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 97
    12: 108
    13: 62537
    14: 2314
    15: 1047
    16: 625
    17: 111
    18: 101
    19: 110
    20: 116
    21: 120
    22: 38
    23: 53
    24: 55
    25: 43
    26: 29
    27: 23
    28: 30
    29: 41
    30: 35
    31: 32
    32: 45
    33: 58
    34: 57
    35: 46
    36: 32
    37: 54
    38: 54
    39: 41
    40: 29
    41: 35
    42: 37
    43: 20
    44: 4
    45: 7
    46: 8
    47: 7
    48: 2
    49: 1
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 9112
  rqSzHist: # Run queue size histogram
   0: 9112
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 91120086
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100016048
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
