
Sigmundr_integration_V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003218  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080033e0  080033e0  000133e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080033f8  080033f8  000133f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003400  08003400  00013400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003404  08003404  00013404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08003408  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001b4  2000000c  08003414  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  200001c0  08003414  000201c0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000f795  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000024e2  00000000  00000000  0002f7d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00008c3c  00000000  00000000  00031cb3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000008c8  00000000  00000000  0003a8f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001018  00000000  00000000  0003b1b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006216  00000000  00000000  0003c1d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003492  00000000  00000000  000423e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00045878  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001eb0  00000000  00000000  000458f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080033c8 	.word	0x080033c8

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	080033c8 	.word	0x080033c8

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f092 0f00 	teq	r2, #0
 80004f2:	bf14      	ite	ne
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e720      	b.n	800034c <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aedc 	beq.w	80002fa <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6c1      	b.n	80002fa <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__aeabi_d2f>:
 800099c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009a4:	bf24      	itt	cs
 80009a6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009aa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009ae:	d90d      	bls.n	80009cc <__aeabi_d2f+0x30>
 80009b0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009b4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009b8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009bc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009c0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009c4:	bf08      	it	eq
 80009c6:	f020 0001 	biceq.w	r0, r0, #1
 80009ca:	4770      	bx	lr
 80009cc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009d0:	d121      	bne.n	8000a16 <__aeabi_d2f+0x7a>
 80009d2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009d6:	bfbc      	itt	lt
 80009d8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009dc:	4770      	bxlt	lr
 80009de:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009e6:	f1c2 0218 	rsb	r2, r2, #24
 80009ea:	f1c2 0c20 	rsb	ip, r2, #32
 80009ee:	fa10 f30c 	lsls.w	r3, r0, ip
 80009f2:	fa20 f002 	lsr.w	r0, r0, r2
 80009f6:	bf18      	it	ne
 80009f8:	f040 0001 	orrne.w	r0, r0, #1
 80009fc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a08:	ea40 000c 	orr.w	r0, r0, ip
 8000a0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a14:	e7cc      	b.n	80009b0 <__aeabi_d2f+0x14>
 8000a16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a1a:	d107      	bne.n	8000a2c <__aeabi_d2f+0x90>
 8000a1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a20:	bf1e      	ittt	ne
 8000a22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a2a:	4770      	bxne	lr
 8000a2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop

08000a3c <__aeabi_ldivmod>:
 8000a3c:	b97b      	cbnz	r3, 8000a5e <__aeabi_ldivmod+0x22>
 8000a3e:	b972      	cbnz	r2, 8000a5e <__aeabi_ldivmod+0x22>
 8000a40:	2900      	cmp	r1, #0
 8000a42:	bfbe      	ittt	lt
 8000a44:	2000      	movlt	r0, #0
 8000a46:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a4a:	e006      	blt.n	8000a5a <__aeabi_ldivmod+0x1e>
 8000a4c:	bf08      	it	eq
 8000a4e:	2800      	cmpeq	r0, #0
 8000a50:	bf1c      	itt	ne
 8000a52:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000a56:	f04f 30ff 	movne.w	r0, #4294967295
 8000a5a:	f000 b9c5 	b.w	8000de8 <__aeabi_idiv0>
 8000a5e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a62:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a66:	2900      	cmp	r1, #0
 8000a68:	db09      	blt.n	8000a7e <__aeabi_ldivmod+0x42>
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	db1a      	blt.n	8000aa4 <__aeabi_ldivmod+0x68>
 8000a6e:	f000 f84d 	bl	8000b0c <__udivmoddi4>
 8000a72:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a7a:	b004      	add	sp, #16
 8000a7c:	4770      	bx	lr
 8000a7e:	4240      	negs	r0, r0
 8000a80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	db1b      	blt.n	8000ac0 <__aeabi_ldivmod+0x84>
 8000a88:	f000 f840 	bl	8000b0c <__udivmoddi4>
 8000a8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a94:	b004      	add	sp, #16
 8000a96:	4240      	negs	r0, r0
 8000a98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a9c:	4252      	negs	r2, r2
 8000a9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aa2:	4770      	bx	lr
 8000aa4:	4252      	negs	r2, r2
 8000aa6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aaa:	f000 f82f 	bl	8000b0c <__udivmoddi4>
 8000aae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab6:	b004      	add	sp, #16
 8000ab8:	4240      	negs	r0, r0
 8000aba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000abe:	4770      	bx	lr
 8000ac0:	4252      	negs	r2, r2
 8000ac2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ac6:	f000 f821 	bl	8000b0c <__udivmoddi4>
 8000aca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ace:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad2:	b004      	add	sp, #16
 8000ad4:	4252      	negs	r2, r2
 8000ad6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ada:	4770      	bx	lr

08000adc <__aeabi_uldivmod>:
 8000adc:	b953      	cbnz	r3, 8000af4 <__aeabi_uldivmod+0x18>
 8000ade:	b94a      	cbnz	r2, 8000af4 <__aeabi_uldivmod+0x18>
 8000ae0:	2900      	cmp	r1, #0
 8000ae2:	bf08      	it	eq
 8000ae4:	2800      	cmpeq	r0, #0
 8000ae6:	bf1c      	itt	ne
 8000ae8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aec:	f04f 30ff 	movne.w	r0, #4294967295
 8000af0:	f000 b97a 	b.w	8000de8 <__aeabi_idiv0>
 8000af4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000af8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000afc:	f000 f806 	bl	8000b0c <__udivmoddi4>
 8000b00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b08:	b004      	add	sp, #16
 8000b0a:	4770      	bx	lr

08000b0c <__udivmoddi4>:
 8000b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b10:	468c      	mov	ip, r1
 8000b12:	460d      	mov	r5, r1
 8000b14:	4604      	mov	r4, r0
 8000b16:	9e08      	ldr	r6, [sp, #32]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d151      	bne.n	8000bc0 <__udivmoddi4+0xb4>
 8000b1c:	428a      	cmp	r2, r1
 8000b1e:	4617      	mov	r7, r2
 8000b20:	d96d      	bls.n	8000bfe <__udivmoddi4+0xf2>
 8000b22:	fab2 fe82 	clz	lr, r2
 8000b26:	f1be 0f00 	cmp.w	lr, #0
 8000b2a:	d00b      	beq.n	8000b44 <__udivmoddi4+0x38>
 8000b2c:	f1ce 0c20 	rsb	ip, lr, #32
 8000b30:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b34:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b38:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b3c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b40:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b44:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000b48:	0c25      	lsrs	r5, r4, #16
 8000b4a:	fbbc f8fa 	udiv	r8, ip, sl
 8000b4e:	fa1f f987 	uxth.w	r9, r7
 8000b52:	fb0a cc18 	mls	ip, sl, r8, ip
 8000b56:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000b5a:	fb08 f309 	mul.w	r3, r8, r9
 8000b5e:	42ab      	cmp	r3, r5
 8000b60:	d90a      	bls.n	8000b78 <__udivmoddi4+0x6c>
 8000b62:	19ed      	adds	r5, r5, r7
 8000b64:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b68:	f080 8123 	bcs.w	8000db2 <__udivmoddi4+0x2a6>
 8000b6c:	42ab      	cmp	r3, r5
 8000b6e:	f240 8120 	bls.w	8000db2 <__udivmoddi4+0x2a6>
 8000b72:	f1a8 0802 	sub.w	r8, r8, #2
 8000b76:	443d      	add	r5, r7
 8000b78:	1aed      	subs	r5, r5, r3
 8000b7a:	b2a4      	uxth	r4, r4
 8000b7c:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b80:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b84:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b88:	fb00 f909 	mul.w	r9, r0, r9
 8000b8c:	45a1      	cmp	r9, r4
 8000b8e:	d909      	bls.n	8000ba4 <__udivmoddi4+0x98>
 8000b90:	19e4      	adds	r4, r4, r7
 8000b92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b96:	f080 810a 	bcs.w	8000dae <__udivmoddi4+0x2a2>
 8000b9a:	45a1      	cmp	r9, r4
 8000b9c:	f240 8107 	bls.w	8000dae <__udivmoddi4+0x2a2>
 8000ba0:	3802      	subs	r0, #2
 8000ba2:	443c      	add	r4, r7
 8000ba4:	eba4 0409 	sub.w	r4, r4, r9
 8000ba8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bac:	2100      	movs	r1, #0
 8000bae:	2e00      	cmp	r6, #0
 8000bb0:	d061      	beq.n	8000c76 <__udivmoddi4+0x16a>
 8000bb2:	fa24 f40e 	lsr.w	r4, r4, lr
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	6034      	str	r4, [r6, #0]
 8000bba:	6073      	str	r3, [r6, #4]
 8000bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc0:	428b      	cmp	r3, r1
 8000bc2:	d907      	bls.n	8000bd4 <__udivmoddi4+0xc8>
 8000bc4:	2e00      	cmp	r6, #0
 8000bc6:	d054      	beq.n	8000c72 <__udivmoddi4+0x166>
 8000bc8:	2100      	movs	r1, #0
 8000bca:	e886 0021 	stmia.w	r6, {r0, r5}
 8000bce:	4608      	mov	r0, r1
 8000bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd4:	fab3 f183 	clz	r1, r3
 8000bd8:	2900      	cmp	r1, #0
 8000bda:	f040 808e 	bne.w	8000cfa <__udivmoddi4+0x1ee>
 8000bde:	42ab      	cmp	r3, r5
 8000be0:	d302      	bcc.n	8000be8 <__udivmoddi4+0xdc>
 8000be2:	4282      	cmp	r2, r0
 8000be4:	f200 80fa 	bhi.w	8000ddc <__udivmoddi4+0x2d0>
 8000be8:	1a84      	subs	r4, r0, r2
 8000bea:	eb65 0503 	sbc.w	r5, r5, r3
 8000bee:	2001      	movs	r0, #1
 8000bf0:	46ac      	mov	ip, r5
 8000bf2:	2e00      	cmp	r6, #0
 8000bf4:	d03f      	beq.n	8000c76 <__udivmoddi4+0x16a>
 8000bf6:	e886 1010 	stmia.w	r6, {r4, ip}
 8000bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfe:	b912      	cbnz	r2, 8000c06 <__udivmoddi4+0xfa>
 8000c00:	2701      	movs	r7, #1
 8000c02:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c06:	fab7 fe87 	clz	lr, r7
 8000c0a:	f1be 0f00 	cmp.w	lr, #0
 8000c0e:	d134      	bne.n	8000c7a <__udivmoddi4+0x16e>
 8000c10:	1beb      	subs	r3, r5, r7
 8000c12:	0c3a      	lsrs	r2, r7, #16
 8000c14:	fa1f fc87 	uxth.w	ip, r7
 8000c18:	2101      	movs	r1, #1
 8000c1a:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c1e:	0c25      	lsrs	r5, r4, #16
 8000c20:	fb02 3318 	mls	r3, r2, r8, r3
 8000c24:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c28:	fb0c f308 	mul.w	r3, ip, r8
 8000c2c:	42ab      	cmp	r3, r5
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x134>
 8000c30:	19ed      	adds	r5, r5, r7
 8000c32:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x132>
 8000c38:	42ab      	cmp	r3, r5
 8000c3a:	f200 80d1 	bhi.w	8000de0 <__udivmoddi4+0x2d4>
 8000c3e:	4680      	mov	r8, r0
 8000c40:	1aed      	subs	r5, r5, r3
 8000c42:	b2a3      	uxth	r3, r4
 8000c44:	fbb5 f0f2 	udiv	r0, r5, r2
 8000c48:	fb02 5510 	mls	r5, r2, r0, r5
 8000c4c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c50:	fb0c fc00 	mul.w	ip, ip, r0
 8000c54:	45a4      	cmp	ip, r4
 8000c56:	d907      	bls.n	8000c68 <__udivmoddi4+0x15c>
 8000c58:	19e4      	adds	r4, r4, r7
 8000c5a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5e:	d202      	bcs.n	8000c66 <__udivmoddi4+0x15a>
 8000c60:	45a4      	cmp	ip, r4
 8000c62:	f200 80b8 	bhi.w	8000dd6 <__udivmoddi4+0x2ca>
 8000c66:	4618      	mov	r0, r3
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	e79d      	b.n	8000bae <__udivmoddi4+0xa2>
 8000c72:	4631      	mov	r1, r6
 8000c74:	4630      	mov	r0, r6
 8000c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7a:	f1ce 0420 	rsb	r4, lr, #32
 8000c7e:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c82:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c86:	fa20 f804 	lsr.w	r8, r0, r4
 8000c8a:	0c3a      	lsrs	r2, r7, #16
 8000c8c:	fa25 f404 	lsr.w	r4, r5, r4
 8000c90:	ea48 0803 	orr.w	r8, r8, r3
 8000c94:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c98:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c9c:	fb02 4411 	mls	r4, r2, r1, r4
 8000ca0:	fa1f fc87 	uxth.w	ip, r7
 8000ca4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000ca8:	fb01 f30c 	mul.w	r3, r1, ip
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x1bc>
 8000cb4:	19ed      	adds	r5, r5, r7
 8000cb6:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cba:	f080 808a 	bcs.w	8000dd2 <__udivmoddi4+0x2c6>
 8000cbe:	42ab      	cmp	r3, r5
 8000cc0:	f240 8087 	bls.w	8000dd2 <__udivmoddi4+0x2c6>
 8000cc4:	3902      	subs	r1, #2
 8000cc6:	443d      	add	r5, r7
 8000cc8:	1aeb      	subs	r3, r5, r3
 8000cca:	fa1f f588 	uxth.w	r5, r8
 8000cce:	fbb3 f0f2 	udiv	r0, r3, r2
 8000cd2:	fb02 3310 	mls	r3, r2, r0, r3
 8000cd6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cda:	fb00 f30c 	mul.w	r3, r0, ip
 8000cde:	42ab      	cmp	r3, r5
 8000ce0:	d907      	bls.n	8000cf2 <__udivmoddi4+0x1e6>
 8000ce2:	19ed      	adds	r5, r5, r7
 8000ce4:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ce8:	d26f      	bcs.n	8000dca <__udivmoddi4+0x2be>
 8000cea:	42ab      	cmp	r3, r5
 8000cec:	d96d      	bls.n	8000dca <__udivmoddi4+0x2be>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	1aeb      	subs	r3, r5, r3
 8000cf4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cf8:	e78f      	b.n	8000c1a <__udivmoddi4+0x10e>
 8000cfa:	f1c1 0720 	rsb	r7, r1, #32
 8000cfe:	fa22 f807 	lsr.w	r8, r2, r7
 8000d02:	408b      	lsls	r3, r1
 8000d04:	fa05 f401 	lsl.w	r4, r5, r1
 8000d08:	ea48 0303 	orr.w	r3, r8, r3
 8000d0c:	fa20 fe07 	lsr.w	lr, r0, r7
 8000d10:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000d14:	40fd      	lsrs	r5, r7
 8000d16:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d1a:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d1e:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d22:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d26:	fa1f f883 	uxth.w	r8, r3
 8000d2a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d2e:	fb09 f408 	mul.w	r4, r9, r8
 8000d32:	42ac      	cmp	r4, r5
 8000d34:	fa02 f201 	lsl.w	r2, r2, r1
 8000d38:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x244>
 8000d3e:	18ed      	adds	r5, r5, r3
 8000d40:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d44:	d243      	bcs.n	8000dce <__udivmoddi4+0x2c2>
 8000d46:	42ac      	cmp	r4, r5
 8000d48:	d941      	bls.n	8000dce <__udivmoddi4+0x2c2>
 8000d4a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d4e:	441d      	add	r5, r3
 8000d50:	1b2d      	subs	r5, r5, r4
 8000d52:	fa1f fe8e 	uxth.w	lr, lr
 8000d56:	fbb5 f0fc 	udiv	r0, r5, ip
 8000d5a:	fb0c 5510 	mls	r5, ip, r0, r5
 8000d5e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000d62:	fb00 f808 	mul.w	r8, r0, r8
 8000d66:	45a0      	cmp	r8, r4
 8000d68:	d907      	bls.n	8000d7a <__udivmoddi4+0x26e>
 8000d6a:	18e4      	adds	r4, r4, r3
 8000d6c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d70:	d229      	bcs.n	8000dc6 <__udivmoddi4+0x2ba>
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	d927      	bls.n	8000dc6 <__udivmoddi4+0x2ba>
 8000d76:	3802      	subs	r0, #2
 8000d78:	441c      	add	r4, r3
 8000d7a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d7e:	eba4 0408 	sub.w	r4, r4, r8
 8000d82:	fba0 8902 	umull	r8, r9, r0, r2
 8000d86:	454c      	cmp	r4, r9
 8000d88:	46c6      	mov	lr, r8
 8000d8a:	464d      	mov	r5, r9
 8000d8c:	d315      	bcc.n	8000dba <__udivmoddi4+0x2ae>
 8000d8e:	d012      	beq.n	8000db6 <__udivmoddi4+0x2aa>
 8000d90:	b156      	cbz	r6, 8000da8 <__udivmoddi4+0x29c>
 8000d92:	ebba 030e 	subs.w	r3, sl, lr
 8000d96:	eb64 0405 	sbc.w	r4, r4, r5
 8000d9a:	fa04 f707 	lsl.w	r7, r4, r7
 8000d9e:	40cb      	lsrs	r3, r1
 8000da0:	431f      	orrs	r7, r3
 8000da2:	40cc      	lsrs	r4, r1
 8000da4:	6037      	str	r7, [r6, #0]
 8000da6:	6074      	str	r4, [r6, #4]
 8000da8:	2100      	movs	r1, #0
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	4618      	mov	r0, r3
 8000db0:	e6f8      	b.n	8000ba4 <__udivmoddi4+0x98>
 8000db2:	4690      	mov	r8, r2
 8000db4:	e6e0      	b.n	8000b78 <__udivmoddi4+0x6c>
 8000db6:	45c2      	cmp	sl, r8
 8000db8:	d2ea      	bcs.n	8000d90 <__udivmoddi4+0x284>
 8000dba:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dbe:	eb69 0503 	sbc.w	r5, r9, r3
 8000dc2:	3801      	subs	r0, #1
 8000dc4:	e7e4      	b.n	8000d90 <__udivmoddi4+0x284>
 8000dc6:	4628      	mov	r0, r5
 8000dc8:	e7d7      	b.n	8000d7a <__udivmoddi4+0x26e>
 8000dca:	4640      	mov	r0, r8
 8000dcc:	e791      	b.n	8000cf2 <__udivmoddi4+0x1e6>
 8000dce:	4681      	mov	r9, r0
 8000dd0:	e7be      	b.n	8000d50 <__udivmoddi4+0x244>
 8000dd2:	4601      	mov	r1, r0
 8000dd4:	e778      	b.n	8000cc8 <__udivmoddi4+0x1bc>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	443c      	add	r4, r7
 8000dda:	e745      	b.n	8000c68 <__udivmoddi4+0x15c>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e708      	b.n	8000bf2 <__udivmoddi4+0xe6>
 8000de0:	f1a8 0802 	sub.w	r8, r8, #2
 8000de4:	443d      	add	r5, r7
 8000de6:	e72b      	b.n	8000c40 <__udivmoddi4+0x134>

08000de8 <__aeabi_idiv0>:
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dec:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dee:	4a0e      	ldr	r2, [pc, #56]	; (8000e28 <HAL_InitTick+0x3c>)
 8000df0:	4b0e      	ldr	r3, [pc, #56]	; (8000e2c <HAL_InitTick+0x40>)
 8000df2:	7812      	ldrb	r2, [r2, #0]
 8000df4:	681b      	ldr	r3, [r3, #0]
{
 8000df6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000df8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dfc:	fbb0 f0f2 	udiv	r0, r0, r2
 8000e00:	fbb3 f0f0 	udiv	r0, r3, r0
 8000e04:	f000 fa04 	bl	8001210 <HAL_SYSTICK_Config>
 8000e08:	b908      	cbnz	r0, 8000e0e <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e0a:	2d0f      	cmp	r5, #15
 8000e0c:	d901      	bls.n	8000e12 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000e0e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000e10:	bd38      	pop	{r3, r4, r5, pc}
 8000e12:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e14:	4602      	mov	r2, r0
 8000e16:	4629      	mov	r1, r5
 8000e18:	f04f 30ff 	mov.w	r0, #4294967295
 8000e1c:	f000 f9c2 	bl	80011a4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e20:	4b03      	ldr	r3, [pc, #12]	; (8000e30 <HAL_InitTick+0x44>)
 8000e22:	4620      	mov	r0, r4
 8000e24:	601d      	str	r5, [r3, #0]
 8000e26:	bd38      	pop	{r3, r4, r5, pc}
 8000e28:	20000000 	.word	0x20000000
 8000e2c:	20000008 	.word	0x20000008
 8000e30:	20000004 	.word	0x20000004

08000e34 <HAL_Init>:
{
 8000e34:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e36:	4b0b      	ldr	r3, [pc, #44]	; (8000e64 <HAL_Init+0x30>)
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000e3e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e40:	681a      	ldr	r2, [r3, #0]
 8000e42:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000e46:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000e4e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e50:	2003      	movs	r0, #3
 8000e52:	f000 f995 	bl	8001180 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e56:	2000      	movs	r0, #0
 8000e58:	f7ff ffc8 	bl	8000dec <HAL_InitTick>
  HAL_MspInit();
 8000e5c:	f002 f926 	bl	80030ac <HAL_MspInit>
}
 8000e60:	2000      	movs	r0, #0
 8000e62:	bd08      	pop	{r3, pc}
 8000e64:	40023c00 	.word	0x40023c00

08000e68 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000e68:	4a03      	ldr	r2, [pc, #12]	; (8000e78 <HAL_IncTick+0x10>)
 8000e6a:	4b04      	ldr	r3, [pc, #16]	; (8000e7c <HAL_IncTick+0x14>)
 8000e6c:	6811      	ldr	r1, [r2, #0]
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	440b      	add	r3, r1
 8000e72:	6013      	str	r3, [r2, #0]
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	20000028 	.word	0x20000028
 8000e7c:	20000000 	.word	0x20000000

08000e80 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e80:	4b01      	ldr	r3, [pc, #4]	; (8000e88 <HAL_GetTick+0x8>)
 8000e82:	6818      	ldr	r0, [r3, #0]
}
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	20000028 	.word	0x20000028

08000e8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e8c:	b538      	push	{r3, r4, r5, lr}
 8000e8e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000e90:	f7ff fff6 	bl	8000e80 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e94:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000e96:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8000e98:	d002      	beq.n	8000ea0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e9a:	4b04      	ldr	r3, [pc, #16]	; (8000eac <HAL_Delay+0x20>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ea0:	f7ff ffee 	bl	8000e80 <HAL_GetTick>
 8000ea4:	1b40      	subs	r0, r0, r5
 8000ea6:	4284      	cmp	r4, r0
 8000ea8:	d8fa      	bhi.n	8000ea0 <HAL_Delay+0x14>
  {
  }
}
 8000eaa:	bd38      	pop	{r3, r4, r5, pc}
 8000eac:	20000000 	.word	0x20000000

08000eb0 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000eb0:	2800      	cmp	r0, #0
 8000eb2:	f000 80a6 	beq.w	8001002 <HAL_ADC_Init+0x152>
{
 8000eb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000eb8:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8000eba:	4604      	mov	r4, r0
 8000ebc:	b13d      	cbz	r5, 8000ece <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ebe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ec0:	06db      	lsls	r3, r3, #27
 8000ec2:	d50c      	bpl.n	8000ede <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000ec4:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 8000ec6:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8000ec8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 8000ece:	f002 f90d 	bl	80030ec <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8000ed2:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ed4:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 8000ed6:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000eda:	06db      	lsls	r3, r3, #27
 8000edc:	d4f2      	bmi.n	8000ec4 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8000ede:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000ee0:	4949      	ldr	r1, [pc, #292]	; (8001008 <HAL_ADC_Init+0x158>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000ee2:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ee4:	4d49      	ldr	r5, [pc, #292]	; (800100c <HAL_ADC_Init+0x15c>)
    ADC_STATE_CLR_SET(hadc->State,
 8000ee6:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8000eea:	f022 0202 	bic.w	r2, r2, #2
 8000eee:	f042 0202 	orr.w	r2, r2, #2
 8000ef2:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000ef4:	684a      	ldr	r2, [r1, #4]
 8000ef6:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000efa:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000efc:	684a      	ldr	r2, [r1, #4]
 8000efe:	6860      	ldr	r0, [r4, #4]
 8000f00:	4302      	orrs	r2, r0
 8000f02:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000f04:	6859      	ldr	r1, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000f06:	6920      	ldr	r0, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000f08:	f8d4 e008 	ldr.w	lr, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000f0c:	68e7      	ldr	r7, [r4, #12]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f0e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000f10:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8000f14:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000f16:	685e      	ldr	r6, [r3, #4]
 8000f18:	ea46 2600 	orr.w	r6, r6, r0, lsl #8
 8000f1c:	605e      	str	r6, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000f1e:	685e      	ldr	r6, [r3, #4]
 8000f20:	f026 7640 	bic.w	r6, r6, #50331648	; 0x3000000
 8000f24:	605e      	str	r6, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000f26:	6858      	ldr	r0, [r3, #4]
 8000f28:	ea40 000e 	orr.w	r0, r0, lr
 8000f2c:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000f2e:	6898      	ldr	r0, [r3, #8]
 8000f30:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 8000f34:	6098      	str	r0, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000f36:	6899      	ldr	r1, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f38:	42aa      	cmp	r2, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000f3a:	ea41 0107 	orr.w	r1, r1, r7
 8000f3e:	6099      	str	r1, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f40:	d048      	beq.n	8000fd4 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000f42:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000f44:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000f46:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000f4a:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000f4c:	6899      	ldr	r1, [r3, #8]
 8000f4e:	430a      	orrs	r2, r1
 8000f50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f52:	6899      	ldr	r1, [r3, #8]
 8000f54:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8000f58:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000f5a:	689a      	ldr	r2, [r3, #8]
 8000f5c:	4302      	orrs	r2, r0
 8000f5e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000f60:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000f62:	7e25      	ldrb	r5, [r4, #24]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000f64:	f894 0020 	ldrb.w	r0, [r4, #32]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000f68:	f021 0102 	bic.w	r1, r1, #2
 8000f6c:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000f6e:	689a      	ldr	r2, [r3, #8]
 8000f70:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
 8000f74:	609a      	str	r2, [r3, #8]
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000f76:	685a      	ldr	r2, [r3, #4]
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000f78:	2800      	cmp	r0, #0
 8000f7a:	d134      	bne.n	8000fe6 <HAL_ADC_Init+0x136>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000f7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f80:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000f84:	69e5      	ldr	r5, [r4, #28]
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000f86:	f894 7030 	ldrb.w	r7, [r4, #48]	; 0x30
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000f8a:	6966      	ldr	r6, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000f8c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000f90:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000f92:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000f94:	3d01      	subs	r5, #1
 8000f96:	ea40 5005 	orr.w	r0, r0, r5, lsl #20
 8000f9a:	62d8      	str	r0, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000f9c:	6898      	ldr	r0, [r3, #8]
 8000f9e:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8000fa2:	6098      	str	r0, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000fa4:	6899      	ldr	r1, [r3, #8]
 8000fa6:	ea41 2147 	orr.w	r1, r1, r7, lsl #9
 8000faa:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000fac:	6899      	ldr	r1, [r3, #8]
 8000fae:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8000fb2:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000fb4:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000fb6:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000fb8:	ea42 2286 	orr.w	r2, r2, r6, lsl #10
 8000fbc:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000fbe:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000fc0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000fc2:	f023 0303 	bic.w	r3, r3, #3
 8000fc6:	f043 0301 	orr.w	r3, r3, #1
 8000fca:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8000fcc:	2300      	movs	r3, #0
 8000fce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8000fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000fd4:	689a      	ldr	r2, [r3, #8]
 8000fd6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000fda:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000fdc:	689a      	ldr	r2, [r3, #8]
 8000fde:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	e7bc      	b.n	8000f60 <HAL_ADC_Init+0xb0>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000fe6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000fea:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000fec:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000fee:	685a      	ldr	r2, [r3, #4]
 8000ff0:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000ff4:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000ff6:	685a      	ldr	r2, [r3, #4]
 8000ff8:	3901      	subs	r1, #1
 8000ffa:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8000ffe:	605a      	str	r2, [r3, #4]
 8001000:	e7bf      	b.n	8000f82 <HAL_ADC_Init+0xd2>
    return HAL_ERROR;
 8001002:	2001      	movs	r0, #1
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	40012300 	.word	0x40012300
 800100c:	0f000001 	.word	0x0f000001

08001010 <HAL_ADC_ConfigChannel>:
{
 8001010:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8001012:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001016:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 8001018:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800101a:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 800101c:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800101e:	d057      	beq.n	80010d0 <HAL_ADC_ConfigChannel+0xc0>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001020:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 8001022:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001024:	2d09      	cmp	r5, #9
 8001026:	462e      	mov	r6, r5
  __HAL_LOCK(hadc);
 8001028:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 800102c:	d829      	bhi.n	8001082 <HAL_ADC_ConfigChannel+0x72>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800102e:	6804      	ldr	r4, [r0, #0]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001030:	688b      	ldr	r3, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001032:	6922      	ldr	r2, [r4, #16]
 8001034:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8001038:	2707      	movs	r7, #7
 800103a:	fa07 f70e 	lsl.w	r7, r7, lr
 800103e:	ea22 0207 	bic.w	r2, r2, r7
 8001042:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001044:	6922      	ldr	r2, [r4, #16]
 8001046:	fa03 f30e 	lsl.w	r3, r3, lr
 800104a:	4313      	orrs	r3, r2
 800104c:	6123      	str	r3, [r4, #16]
  if (sConfig->Rank < 7U)
 800104e:	684b      	ldr	r3, [r1, #4]
 8001050:	2b06      	cmp	r3, #6
 8001052:	d82b      	bhi.n	80010ac <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001054:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001058:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800105a:	3b05      	subs	r3, #5
 800105c:	211f      	movs	r1, #31
 800105e:	4099      	lsls	r1, r3
 8001060:	ea22 0201 	bic.w	r2, r2, r1
 8001064:	6362      	str	r2, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001066:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001068:	fa06 f303 	lsl.w	r3, r6, r3
 800106c:	4313      	orrs	r3, r2
 800106e:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001070:	4b3e      	ldr	r3, [pc, #248]	; (800116c <HAL_ADC_ConfigChannel+0x15c>)
 8001072:	429c      	cmp	r4, r3
 8001074:	d03e      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0xe4>
  __HAL_UNLOCK(hadc);
 8001076:	2300      	movs	r3, #0
 8001078:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800107c:	4618      	mov	r0, r3
}
 800107e:	b003      	add	sp, #12
 8001080:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001082:	6804      	ldr	r4, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001084:	688b      	ldr	r3, [r1, #8]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001086:	68e7      	ldr	r7, [r4, #12]
 8001088:	b2ae      	uxth	r6, r5
 800108a:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 800108e:	3a1e      	subs	r2, #30
 8001090:	f04f 0e07 	mov.w	lr, #7
 8001094:	fa0e fe02 	lsl.w	lr, lr, r2
 8001098:	ea27 070e 	bic.w	r7, r7, lr
 800109c:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800109e:	68e7      	ldr	r7, [r4, #12]
 80010a0:	4093      	lsls	r3, r2
 80010a2:	433b      	orrs	r3, r7
 80010a4:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 80010a6:	684b      	ldr	r3, [r1, #4]
 80010a8:	2b06      	cmp	r3, #6
 80010aa:	d9d3      	bls.n	8001054 <HAL_ADC_ConfigChannel+0x44>
  else if (sConfig->Rank < 13U)
 80010ac:	2b0c      	cmp	r3, #12
 80010ae:	d812      	bhi.n	80010d6 <HAL_ADC_ConfigChannel+0xc6>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80010b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80010b4:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 80010b8:	221f      	movs	r2, #31
 80010ba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80010bc:	408a      	lsls	r2, r1
 80010be:	ea23 0302 	bic.w	r3, r3, r2
 80010c2:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80010c4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80010c6:	fa06 f101 	lsl.w	r1, r6, r1
 80010ca:	4319      	orrs	r1, r3
 80010cc:	6321      	str	r1, [r4, #48]	; 0x30
 80010ce:	e7cf      	b.n	8001070 <HAL_ADC_ConfigChannel+0x60>
  __HAL_LOCK(hadc);
 80010d0:	2002      	movs	r0, #2
}
 80010d2:	b003      	add	sp, #12
 80010d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80010d6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80010da:	3a41      	subs	r2, #65	; 0x41
 80010dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80010de:	211f      	movs	r1, #31
 80010e0:	4091      	lsls	r1, r2
 80010e2:	ea23 0301 	bic.w	r3, r3, r1
 80010e6:	62e3      	str	r3, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80010e8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80010ea:	fa06 f102 	lsl.w	r1, r6, r2
 80010ee:	4319      	orrs	r1, r3
 80010f0:	62e1      	str	r1, [r4, #44]	; 0x2c
 80010f2:	e7bd      	b.n	8001070 <HAL_ADC_ConfigChannel+0x60>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80010f4:	2d12      	cmp	r5, #18
 80010f6:	d02b      	beq.n	8001150 <HAL_ADC_ConfigChannel+0x140>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80010f8:	4b1d      	ldr	r3, [pc, #116]	; (8001170 <HAL_ADC_ConfigChannel+0x160>)
 80010fa:	429d      	cmp	r5, r3
 80010fc:	d00b      	beq.n	8001116 <HAL_ADC_ConfigChannel+0x106>
 80010fe:	2d11      	cmp	r5, #17
 8001100:	d1b9      	bne.n	8001076 <HAL_ADC_ConfigChannel+0x66>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001102:	4b1c      	ldr	r3, [pc, #112]	; (8001174 <HAL_ADC_ConfigChannel+0x164>)
 8001104:	685a      	ldr	r2, [r3, #4]
 8001106:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800110a:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800110c:	685a      	ldr	r2, [r3, #4]
 800110e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001112:	605a      	str	r2, [r3, #4]
 8001114:	e7af      	b.n	8001076 <HAL_ADC_ConfigChannel+0x66>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001116:	4a17      	ldr	r2, [pc, #92]	; (8001174 <HAL_ADC_ConfigChannel+0x164>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001118:	4b17      	ldr	r3, [pc, #92]	; (8001178 <HAL_ADC_ConfigChannel+0x168>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800111a:	6851      	ldr	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800111c:	4c17      	ldr	r4, [pc, #92]	; (800117c <HAL_ADC_ConfigChannel+0x16c>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800111e:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
 8001122:	6051      	str	r1, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001124:	6851      	ldr	r1, [r2, #4]
 8001126:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800112a:	6051      	str	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	fba4 2303 	umull	r2, r3, r4, r3
 8001132:	0c9b      	lsrs	r3, r3, #18
 8001134:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800113c:	9b01      	ldr	r3, [sp, #4]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d099      	beq.n	8001076 <HAL_ADC_ConfigChannel+0x66>
        counter--;
 8001142:	9b01      	ldr	r3, [sp, #4]
 8001144:	3b01      	subs	r3, #1
 8001146:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001148:	9b01      	ldr	r3, [sp, #4]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d1f9      	bne.n	8001142 <HAL_ADC_ConfigChannel+0x132>
 800114e:	e792      	b.n	8001076 <HAL_ADC_ConfigChannel+0x66>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001150:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
 8001154:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8001158:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800115c:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
 8001160:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001164:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
 8001168:	e785      	b.n	8001076 <HAL_ADC_ConfigChannel+0x66>
 800116a:	bf00      	nop
 800116c:	40012000 	.word	0x40012000
 8001170:	10000012 	.word	0x10000012
 8001174:	40012300 	.word	0x40012300
 8001178:	20000008 	.word	0x20000008
 800117c:	431bde83 	.word	0x431bde83

08001180 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001180:	4a07      	ldr	r2, [pc, #28]	; (80011a0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001182:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001184:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8001188:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800118a:	0200      	lsls	r0, r0, #8
 800118c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001190:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001194:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001198:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800119a:	60d3      	str	r3, [r2, #12]
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011a4:	4b18      	ldr	r3, [pc, #96]	; (8001208 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011a6:	b470      	push	{r4, r5, r6}
 80011a8:	68dc      	ldr	r4, [r3, #12]
 80011aa:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011ae:	f1c4 0607 	rsb	r6, r4, #7
 80011b2:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011b4:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011b8:	bf28      	it	cs
 80011ba:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011bc:	2b06      	cmp	r3, #6
 80011be:	d917      	bls.n	80011f0 <HAL_NVIC_SetPriority+0x4c>
 80011c0:	3c03      	subs	r4, #3
 80011c2:	2501      	movs	r5, #1
 80011c4:	40a5      	lsls	r5, r4
 80011c6:	3d01      	subs	r5, #1
 80011c8:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011ca:	2301      	movs	r3, #1
 80011cc:	40b3      	lsls	r3, r6
 80011ce:	3b01      	subs	r3, #1
 80011d0:	4019      	ands	r1, r3
 80011d2:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 80011d4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d6:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80011da:	db0c      	blt.n	80011f6 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011dc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80011e0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80011e4:	0109      	lsls	r1, r1, #4
 80011e6:	b2c9      	uxtb	r1, r1
 80011e8:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80011ec:	bc70      	pop	{r4, r5, r6}
 80011ee:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011f0:	2200      	movs	r2, #0
 80011f2:	4614      	mov	r4, r2
 80011f4:	e7e9      	b.n	80011ca <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f6:	4b05      	ldr	r3, [pc, #20]	; (800120c <HAL_NVIC_SetPriority+0x68>)
 80011f8:	f000 000f 	and.w	r0, r0, #15
 80011fc:	0109      	lsls	r1, r1, #4
 80011fe:	4403      	add	r3, r0
 8001200:	b2c9      	uxtb	r1, r1
 8001202:	7619      	strb	r1, [r3, #24]
 8001204:	bc70      	pop	{r4, r5, r6}
 8001206:	4770      	bx	lr
 8001208:	e000ed00 	.word	0xe000ed00
 800120c:	e000ecfc 	.word	0xe000ecfc

08001210 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001210:	3801      	subs	r0, #1
 8001212:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001216:	d20e      	bcs.n	8001236 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001218:	4b08      	ldr	r3, [pc, #32]	; (800123c <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800121a:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800121c:	4c08      	ldr	r4, [pc, #32]	; (8001240 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800121e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001220:	20f0      	movs	r0, #240	; 0xf0
 8001222:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001226:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001228:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800122a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800122c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800122e:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8001230:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001234:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001236:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	e000e010 	.word	0xe000e010
 8001240:	e000ed00 	.word	0xe000ed00

08001244 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001248:	f8d1 c000 	ldr.w	ip, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800124c:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 800144c <HAL_GPIO_Init+0x208>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001250:	f8df e1fc 	ldr.w	lr, [pc, #508]	; 8001450 <HAL_GPIO_Init+0x20c>
{
 8001254:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001256:	2500      	movs	r5, #0
 8001258:	e003      	b.n	8001262 <HAL_GPIO_Init+0x1e>
 800125a:	3501      	adds	r5, #1
 800125c:	2d10      	cmp	r5, #16
 800125e:	f000 8093 	beq.w	8001388 <HAL_GPIO_Init+0x144>
    ioposition = 0x01U << position;
 8001262:	2301      	movs	r3, #1
 8001264:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001266:	ea03 020c 	and.w	r2, r3, ip
    if(iocurrent == ioposition)
 800126a:	4293      	cmp	r3, r2
 800126c:	d1f5      	bne.n	800125a <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800126e:	684e      	ldr	r6, [r1, #4]
 8001270:	f026 0a10 	bic.w	sl, r6, #16
 8001274:	f1ba 0f02 	cmp.w	sl, #2
 8001278:	f000 8089 	beq.w	800138e <HAL_GPIO_Init+0x14a>
 800127c:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001280:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8001282:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001286:	fa04 f409 	lsl.w	r4, r4, r9
 800128a:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800128c:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001290:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001294:	fa07 f709 	lsl.w	r7, r7, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001298:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800129c:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012a0:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 80012a4:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012a6:	f240 8098 	bls.w	80013da <HAL_GPIO_Init+0x196>
      temp = GPIOx->PUPDR;
 80012aa:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012ac:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012ae:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012b0:	fa03 f309 	lsl.w	r3, r3, r9
 80012b4:	4323      	orrs	r3, r4
      GPIOx->PUPDR = temp;
 80012b6:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012b8:	00f3      	lsls	r3, r6, #3
 80012ba:	d5ce      	bpl.n	800125a <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012bc:	f04f 0900 	mov.w	r9, #0
 80012c0:	f8cd 9004 	str.w	r9, [sp, #4]
 80012c4:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 80012c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012cc:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
 80012d0:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
 80012d4:	f025 0303 	bic.w	r3, r5, #3
 80012d8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80012dc:	f404 4480 	and.w	r4, r4, #16384	; 0x4000
 80012e0:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80012e4:	9401      	str	r4, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012e6:	f005 0403 	and.w	r4, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ea:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80012ec:	f8d3 a008 	ldr.w	sl, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012f0:	00a4      	lsls	r4, r4, #2
 80012f2:	270f      	movs	r7, #15
 80012f4:	40a7      	lsls	r7, r4
 80012f6:	ea2a 0a07 	bic.w	sl, sl, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012fa:	4f4e      	ldr	r7, [pc, #312]	; (8001434 <HAL_GPIO_Init+0x1f0>)
 80012fc:	42b8      	cmp	r0, r7
 80012fe:	d01a      	beq.n	8001336 <HAL_GPIO_Init+0xf2>
 8001300:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001304:	42b8      	cmp	r0, r7
 8001306:	d07b      	beq.n	8001400 <HAL_GPIO_Init+0x1bc>
 8001308:	4f4b      	ldr	r7, [pc, #300]	; (8001438 <HAL_GPIO_Init+0x1f4>)
 800130a:	42b8      	cmp	r0, r7
 800130c:	d07d      	beq.n	800140a <HAL_GPIO_Init+0x1c6>
 800130e:	4f4b      	ldr	r7, [pc, #300]	; (800143c <HAL_GPIO_Init+0x1f8>)
 8001310:	42b8      	cmp	r0, r7
 8001312:	d07f      	beq.n	8001414 <HAL_GPIO_Init+0x1d0>
 8001314:	4f4a      	ldr	r7, [pc, #296]	; (8001440 <HAL_GPIO_Init+0x1fc>)
 8001316:	42b8      	cmp	r0, r7
 8001318:	f000 8081 	beq.w	800141e <HAL_GPIO_Init+0x1da>
 800131c:	4f49      	ldr	r7, [pc, #292]	; (8001444 <HAL_GPIO_Init+0x200>)
 800131e:	42b8      	cmp	r0, r7
 8001320:	f000 8082 	beq.w	8001428 <HAL_GPIO_Init+0x1e4>
 8001324:	4f48      	ldr	r7, [pc, #288]	; (8001448 <HAL_GPIO_Init+0x204>)
 8001326:	42b8      	cmp	r0, r7
 8001328:	bf0c      	ite	eq
 800132a:	f04f 0906 	moveq.w	r9, #6
 800132e:	f04f 0907 	movne.w	r9, #7
 8001332:	fa09 f904 	lsl.w	r9, r9, r4
 8001336:	ea4a 0709 	orr.w	r7, sl, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 800133a:	609f      	str	r7, [r3, #8]
        temp = EXTI->IMR;
 800133c:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8001340:	43d4      	mvns	r4, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001342:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 8001344:	bf54      	ite	pl
 8001346:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8001348:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;
 800134a:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 800134e:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001352:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 8001354:	bf54      	ite	pl
 8001356:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8001358:	4313      	orrmi	r3, r2
        }
        EXTI->EMR = temp;
 800135a:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800135e:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001362:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 8001364:	bf54      	ite	pl
 8001366:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8001368:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;
 800136a:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 800136e:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001372:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001374:	f105 0501 	add.w	r5, r5, #1
        temp &= ~((uint32_t)iocurrent);
 8001378:	bf54      	ite	pl
 800137a:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 800137c:	4313      	orrmi	r3, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 800137e:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 8001380:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001384:	f47f af6d 	bne.w	8001262 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8001388:	b003      	add	sp, #12
 800138a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->AFR[position >> 3U];
 800138e:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8001392:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001396:	f005 0707 	and.w	r7, r5, #7
        temp = GPIOx->AFR[position >> 3U];
 800139a:	f8d9 4020 	ldr.w	r4, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800139e:	00bf      	lsls	r7, r7, #2
 80013a0:	f04f 0b0f 	mov.w	fp, #15
 80013a4:	fa0b fb07 	lsl.w	fp, fp, r7
 80013a8:	ea24 0a0b 	bic.w	sl, r4, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013ac:	690c      	ldr	r4, [r1, #16]
 80013ae:	40bc      	lsls	r4, r7
 80013b0:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 80013b4:	f8c9 4020 	str.w	r4, [r9, #32]
 80013b8:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013bc:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 80013be:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013c2:	fa04 f409 	lsl.w	r4, r4, r9
 80013c6:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013c8:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013cc:	ea04 0a0a 	and.w	sl, r4, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013d0:	fa07 f709 	lsl.w	r7, r7, r9
 80013d4:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->MODER = temp;
 80013d8:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 80013da:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013dc:	ea07 0a04 	and.w	sl, r7, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013e0:	68cf      	ldr	r7, [r1, #12]
 80013e2:	fa07 f709 	lsl.w	r7, r7, r9
 80013e6:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 80013ea:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80013ec:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013f0:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013f4:	ea2a 0303 	bic.w	r3, sl, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013f8:	40af      	lsls	r7, r5
 80013fa:	431f      	orrs	r7, r3
        GPIOx->OTYPER = temp;
 80013fc:	6047      	str	r7, [r0, #4]
 80013fe:	e754      	b.n	80012aa <HAL_GPIO_Init+0x66>
 8001400:	f04f 0901 	mov.w	r9, #1
 8001404:	fa09 f904 	lsl.w	r9, r9, r4
 8001408:	e795      	b.n	8001336 <HAL_GPIO_Init+0xf2>
 800140a:	f04f 0902 	mov.w	r9, #2
 800140e:	fa09 f904 	lsl.w	r9, r9, r4
 8001412:	e790      	b.n	8001336 <HAL_GPIO_Init+0xf2>
 8001414:	f04f 0903 	mov.w	r9, #3
 8001418:	fa09 f904 	lsl.w	r9, r9, r4
 800141c:	e78b      	b.n	8001336 <HAL_GPIO_Init+0xf2>
 800141e:	f04f 0904 	mov.w	r9, #4
 8001422:	fa09 f904 	lsl.w	r9, r9, r4
 8001426:	e786      	b.n	8001336 <HAL_GPIO_Init+0xf2>
 8001428:	f04f 0905 	mov.w	r9, #5
 800142c:	fa09 f904 	lsl.w	r9, r9, r4
 8001430:	e781      	b.n	8001336 <HAL_GPIO_Init+0xf2>
 8001432:	bf00      	nop
 8001434:	40020000 	.word	0x40020000
 8001438:	40020800 	.word	0x40020800
 800143c:	40020c00 	.word	0x40020c00
 8001440:	40021000 	.word	0x40021000
 8001444:	40021400 	.word	0x40021400
 8001448:	40021800 	.word	0x40021800
 800144c:	40023800 	.word	0x40023800
 8001450:	40013c00 	.word	0x40013c00

08001454 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001454:	b902      	cbnz	r2, 8001458 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001456:	0409      	lsls	r1, r1, #16
 8001458:	6181      	str	r1, [r0, #24]
 800145a:	4770      	bx	lr

0800145c <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800145c:	2800      	cmp	r0, #0
 800145e:	f000 80a9 	beq.w	80015b4 <HAL_I2C_Init+0x158>
{
 8001462:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001464:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001468:	4604      	mov	r4, r0
 800146a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800146e:	2b00      	cmp	r3, #0
 8001470:	f000 808b 	beq.w	800158a <HAL_I2C_Init+0x12e>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001474:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001476:	2324      	movs	r3, #36	; 0x24
 8001478:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800147c:	6813      	ldr	r3, [r2, #0]
 800147e:	f023 0301 	bic.w	r3, r3, #1
 8001482:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001484:	f000 f93c 	bl	8001700 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001488:	6861      	ldr	r1, [r4, #4]
 800148a:	4b4b      	ldr	r3, [pc, #300]	; (80015b8 <HAL_I2C_Init+0x15c>)
 800148c:	4299      	cmp	r1, r3
 800148e:	d84b      	bhi.n	8001528 <HAL_I2C_Init+0xcc>
 8001490:	4b4a      	ldr	r3, [pc, #296]	; (80015bc <HAL_I2C_Init+0x160>)
 8001492:	4298      	cmp	r0, r3
 8001494:	d977      	bls.n	8001586 <HAL_I2C_Init+0x12a>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001496:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001498:	4b49      	ldr	r3, [pc, #292]	; (80015c0 <HAL_I2C_Init+0x164>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800149a:	6855      	ldr	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800149c:	fba3 6300 	umull	r6, r3, r3, r0
 80014a0:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80014a2:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80014a6:	431d      	orrs	r5, r3
 80014a8:	6055      	str	r5, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80014aa:	6a15      	ldr	r5, [r2, #32]
 80014ac:	3301      	adds	r3, #1
 80014ae:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80014b2:	432b      	orrs	r3, r5
 80014b4:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80014b6:	69d5      	ldr	r5, [r2, #28]
 80014b8:	0049      	lsls	r1, r1, #1
 80014ba:	3801      	subs	r0, #1
 80014bc:	fbb0 f0f1 	udiv	r0, r0, r1
 80014c0:	3001      	adds	r0, #1
 80014c2:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80014c6:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 80014ca:	2804      	cmp	r0, #4
 80014cc:	bf38      	it	cc
 80014ce:	2004      	movcc	r0, #4
 80014d0:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 80014d4:	4328      	orrs	r0, r5
 80014d6:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80014d8:	6815      	ldr	r5, [r2, #0]
 80014da:	69e0      	ldr	r0, [r4, #28]
 80014dc:	6a26      	ldr	r6, [r4, #32]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80014de:	6921      	ldr	r1, [r4, #16]
 80014e0:	68e7      	ldr	r7, [r4, #12]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80014e2:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80014e4:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 80014e8:	4330      	orrs	r0, r6
 80014ea:	4328      	orrs	r0, r5
 80014ec:	6010      	str	r0, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80014ee:	6890      	ldr	r0, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80014f0:	69a5      	ldr	r5, [r4, #24]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80014f2:	f420 4003 	bic.w	r0, r0, #33536	; 0x8300
 80014f6:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 80014fa:	4339      	orrs	r1, r7
 80014fc:	4301      	orrs	r1, r0
 80014fe:	6091      	str	r1, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001500:	68d1      	ldr	r1, [r2, #12]
 8001502:	432b      	orrs	r3, r5
 8001504:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001508:	430b      	orrs	r3, r1
 800150a:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800150c:	6811      	ldr	r1, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800150e:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8001510:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8001514:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 8001516:	6011      	str	r1, [r2, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 8001518:	4618      	mov	r0, r3
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800151a:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800151c:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001520:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001522:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  return HAL_OK;
 8001526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001528:	4b26      	ldr	r3, [pc, #152]	; (80015c4 <HAL_I2C_Init+0x168>)
 800152a:	4298      	cmp	r0, r3
 800152c:	d92b      	bls.n	8001586 <HAL_I2C_Init+0x12a>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800152e:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001530:	4b23      	ldr	r3, [pc, #140]	; (80015c0 <HAL_I2C_Init+0x164>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001532:	6857      	ldr	r7, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001534:	f8df e090 	ldr.w	lr, [pc, #144]	; 80015c8 <HAL_I2C_Init+0x16c>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001538:	68a6      	ldr	r6, [r4, #8]
  freqrange = I2C_FREQRANGE(pclk1);
 800153a:	fba3 5300 	umull	r5, r3, r3, r0
 800153e:	0c9d      	lsrs	r5, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001540:	f027 073f 	bic.w	r7, r7, #63	; 0x3f
 8001544:	432f      	orrs	r7, r5
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001546:	f44f 7396 	mov.w	r3, #300	; 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800154a:	6057      	str	r7, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800154c:	fb03 f305 	mul.w	r3, r3, r5
 8001550:	fbae 5303 	umull	r5, r3, lr, r3
 8001554:	6a15      	ldr	r5, [r2, #32]
 8001556:	099b      	lsrs	r3, r3, #6
 8001558:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 800155c:	3301      	adds	r3, #1
 800155e:	432b      	orrs	r3, r5
 8001560:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001562:	69d5      	ldr	r5, [r2, #28]
 8001564:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8001568:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 800156c:	b996      	cbnz	r6, 8001594 <HAL_I2C_Init+0x138>
 800156e:	1e43      	subs	r3, r0, #1
 8001570:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8001574:	fbb3 f3f1 	udiv	r3, r3, r1
 8001578:	3301      	adds	r3, #1
 800157a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800157e:	b1bb      	cbz	r3, 80015b0 <HAL_I2C_Init+0x154>
 8001580:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 8001584:	e7a6      	b.n	80014d4 <HAL_I2C_Init+0x78>
    return HAL_ERROR;
 8001586:	2001      	movs	r0, #1
 8001588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800158a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 800158e:	f001 fe03 	bl	8003198 <HAL_I2C_MspInit>
 8001592:	e76f      	b.n	8001474 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001594:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8001598:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800159c:	1e43      	subs	r3, r0, #1
 800159e:	fbb3 f3f1 	udiv	r3, r3, r1
 80015a2:	3301      	adds	r3, #1
 80015a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015a8:	b113      	cbz	r3, 80015b0 <HAL_I2C_Init+0x154>
 80015aa:	f443 4040 	orr.w	r0, r3, #49152	; 0xc000
 80015ae:	e791      	b.n	80014d4 <HAL_I2C_Init+0x78>
 80015b0:	2001      	movs	r0, #1
 80015b2:	e78f      	b.n	80014d4 <HAL_I2C_Init+0x78>
    return HAL_ERROR;
 80015b4:	2001      	movs	r0, #1
}
 80015b6:	4770      	bx	lr
 80015b8:	000186a0 	.word	0x000186a0
 80015bc:	001e847f 	.word	0x001e847f
 80015c0:	431bde83 	.word	0x431bde83
 80015c4:	003d08ff 	.word	0x003d08ff
 80015c8:	10624dd3 	.word	0x10624dd3

080015cc <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015cc:	b160      	cbz	r0, 80015e8 <HAL_RCC_ClockConfig+0x1c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015ce:	4a48      	ldr	r2, [pc, #288]	; (80016f0 <HAL_RCC_ClockConfig+0x124>)
 80015d0:	6813      	ldr	r3, [r2, #0]
 80015d2:	f003 030f 	and.w	r3, r3, #15
 80015d6:	428b      	cmp	r3, r1
 80015d8:	d208      	bcs.n	80015ec <HAL_RCC_ClockConfig+0x20>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015da:	b2cb      	uxtb	r3, r1
 80015dc:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015de:	6813      	ldr	r3, [r2, #0]
 80015e0:	f003 030f 	and.w	r3, r3, #15
 80015e4:	4299      	cmp	r1, r3
 80015e6:	d001      	beq.n	80015ec <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 80015e8:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);

  return HAL_OK;
}
 80015ea:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015ec:	6803      	ldr	r3, [r0, #0]
{
 80015ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015f2:	079d      	lsls	r5, r3, #30
 80015f4:	d514      	bpl.n	8001620 <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015f6:	075c      	lsls	r4, r3, #29
 80015f8:	d504      	bpl.n	8001604 <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015fa:	4c3e      	ldr	r4, [pc, #248]	; (80016f4 <HAL_RCC_ClockConfig+0x128>)
 80015fc:	68a2      	ldr	r2, [r4, #8]
 80015fe:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8001602:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001604:	071a      	lsls	r2, r3, #28
 8001606:	d504      	bpl.n	8001612 <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001608:	4c3a      	ldr	r4, [pc, #232]	; (80016f4 <HAL_RCC_ClockConfig+0x128>)
 800160a:	68a2      	ldr	r2, [r4, #8]
 800160c:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8001610:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001612:	4c38      	ldr	r4, [pc, #224]	; (80016f4 <HAL_RCC_ClockConfig+0x128>)
 8001614:	6885      	ldr	r5, [r0, #8]
 8001616:	68a2      	ldr	r2, [r4, #8]
 8001618:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800161c:	432a      	orrs	r2, r5
 800161e:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001620:	07df      	lsls	r7, r3, #31
 8001622:	4604      	mov	r4, r0
 8001624:	460d      	mov	r5, r1
 8001626:	d522      	bpl.n	800166e <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001628:	6842      	ldr	r2, [r0, #4]
 800162a:	2a01      	cmp	r2, #1
 800162c:	d05b      	beq.n	80016e6 <HAL_RCC_ClockConfig+0x11a>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800162e:	1e93      	subs	r3, r2, #2
 8001630:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001632:	4b30      	ldr	r3, [pc, #192]	; (80016f4 <HAL_RCC_ClockConfig+0x128>)
 8001634:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001636:	d950      	bls.n	80016da <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001638:	0799      	lsls	r1, r3, #30
 800163a:	d525      	bpl.n	8001688 <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800163c:	4e2d      	ldr	r6, [pc, #180]	; (80016f4 <HAL_RCC_ClockConfig+0x128>)
 800163e:	68b3      	ldr	r3, [r6, #8]
 8001640:	f023 0303 	bic.w	r3, r3, #3
 8001644:	4313      	orrs	r3, r2
 8001646:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001648:	f7ff fc1a 	bl	8000e80 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800164c:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001650:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001652:	e005      	b.n	8001660 <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001654:	f7ff fc14 	bl	8000e80 <HAL_GetTick>
 8001658:	eba0 0008 	sub.w	r0, r0, r8
 800165c:	42b8      	cmp	r0, r7
 800165e:	d83f      	bhi.n	80016e0 <HAL_RCC_ClockConfig+0x114>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001660:	68b3      	ldr	r3, [r6, #8]
 8001662:	6862      	ldr	r2, [r4, #4]
 8001664:	f003 030c 	and.w	r3, r3, #12
 8001668:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800166c:	d1f2      	bne.n	8001654 <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800166e:	4a20      	ldr	r2, [pc, #128]	; (80016f0 <HAL_RCC_ClockConfig+0x124>)
 8001670:	6813      	ldr	r3, [r2, #0]
 8001672:	f003 030f 	and.w	r3, r3, #15
 8001676:	429d      	cmp	r5, r3
 8001678:	d209      	bcs.n	800168e <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167a:	b2eb      	uxtb	r3, r5
 800167c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800167e:	6813      	ldr	r3, [r2, #0]
 8001680:	f003 030f 	and.w	r3, r3, #15
 8001684:	429d      	cmp	r5, r3
 8001686:	d002      	beq.n	800168e <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 8001688:	2001      	movs	r0, #1
 800168a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800168e:	6823      	ldr	r3, [r4, #0]
 8001690:	075a      	lsls	r2, r3, #29
 8001692:	d506      	bpl.n	80016a2 <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001694:	4917      	ldr	r1, [pc, #92]	; (80016f4 <HAL_RCC_ClockConfig+0x128>)
 8001696:	68e0      	ldr	r0, [r4, #12]
 8001698:	688a      	ldr	r2, [r1, #8]
 800169a:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800169e:	4302      	orrs	r2, r0
 80016a0:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016a2:	071b      	lsls	r3, r3, #28
 80016a4:	d507      	bpl.n	80016b6 <HAL_RCC_ClockConfig+0xea>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016a6:	4a13      	ldr	r2, [pc, #76]	; (80016f4 <HAL_RCC_ClockConfig+0x128>)
 80016a8:	6921      	ldr	r1, [r4, #16]
 80016aa:	6893      	ldr	r3, [r2, #8]
 80016ac:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80016b0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80016b4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016b6:	f000 f833 	bl	8001720 <HAL_RCC_GetSysClockFreq>
 80016ba:	4b0e      	ldr	r3, [pc, #56]	; (80016f4 <HAL_RCC_ClockConfig+0x128>)
 80016bc:	490e      	ldr	r1, [pc, #56]	; (80016f8 <HAL_RCC_ClockConfig+0x12c>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	4a0e      	ldr	r2, [pc, #56]	; (80016fc <HAL_RCC_ClockConfig+0x130>)
 80016c2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80016c6:	5ccb      	ldrb	r3, [r1, r3]
 80016c8:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (TICK_INT_PRIORITY);
 80016cc:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016ce:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80016d0:	f7ff fb8c 	bl	8000dec <HAL_InitTick>
  return HAL_OK;
 80016d4:	2000      	movs	r0, #0
 80016d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016da:	0198      	lsls	r0, r3, #6
 80016dc:	d4ae      	bmi.n	800163c <HAL_RCC_ClockConfig+0x70>
 80016de:	e7d3      	b.n	8001688 <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 80016e0:	2003      	movs	r0, #3
}
 80016e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e6:	4b03      	ldr	r3, [pc, #12]	; (80016f4 <HAL_RCC_ClockConfig+0x128>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	039e      	lsls	r6, r3, #14
 80016ec:	d4a6      	bmi.n	800163c <HAL_RCC_ClockConfig+0x70>
 80016ee:	e7cb      	b.n	8001688 <HAL_RCC_ClockConfig+0xbc>
 80016f0:	40023c00 	.word	0x40023c00
 80016f4:	40023800 	.word	0x40023800
 80016f8:	080033e0 	.word	0x080033e0
 80016fc:	20000008 	.word	0x20000008

08001700 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001700:	4b04      	ldr	r3, [pc, #16]	; (8001714 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001702:	4a05      	ldr	r2, [pc, #20]	; (8001718 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001704:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8001706:	4905      	ldr	r1, [pc, #20]	; (800171c <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001708:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800170c:	6808      	ldr	r0, [r1, #0]
 800170e:	5cd3      	ldrb	r3, [r2, r3]
}
 8001710:	40d8      	lsrs	r0, r3
 8001712:	4770      	bx	lr
 8001714:	40023800 	.word	0x40023800
 8001718:	080033f0 	.word	0x080033f0
 800171c:	20000008 	.word	0x20000008

08001720 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001720:	4928      	ldr	r1, [pc, #160]	; (80017c4 <HAL_RCC_GetSysClockFreq+0xa4>)
{
 8001722:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001724:	688b      	ldr	r3, [r1, #8]
 8001726:	f003 030c 	and.w	r3, r3, #12
 800172a:	2b08      	cmp	r3, #8
 800172c:	d007      	beq.n	800173e <HAL_RCC_GetSysClockFreq+0x1e>
 800172e:	2b0c      	cmp	r3, #12
 8001730:	d01d      	beq.n	800176e <HAL_RCC_GetSysClockFreq+0x4e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001732:	4a25      	ldr	r2, [pc, #148]	; (80017c8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001734:	4825      	ldr	r0, [pc, #148]	; (80017cc <HAL_RCC_GetSysClockFreq+0xac>)
 8001736:	2b04      	cmp	r3, #4
 8001738:	bf18      	it	ne
 800173a:	4610      	movne	r0, r2
 800173c:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800173e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001740:	684b      	ldr	r3, [r1, #4]
 8001742:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001746:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800174a:	d130      	bne.n	80017ae <HAL_RCC_GetSysClockFreq+0x8e>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800174c:	6849      	ldr	r1, [r1, #4]
 800174e:	481e      	ldr	r0, [pc, #120]	; (80017c8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001750:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001754:	fba1 0100 	umull	r0, r1, r1, r0
 8001758:	f7ff f9c0 	bl	8000adc <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800175c:	4b19      	ldr	r3, [pc, #100]	; (80017c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001764:	3301      	adds	r3, #1
 8001766:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001768:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800176c:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800176e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001770:	684b      	ldr	r3, [r1, #4]
 8001772:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001776:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800177a:	d10e      	bne.n	800179a <HAL_RCC_GetSysClockFreq+0x7a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800177c:	6849      	ldr	r1, [r1, #4]
 800177e:	4812      	ldr	r0, [pc, #72]	; (80017c8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001780:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001784:	fba1 0100 	umull	r0, r1, r1, r0
 8001788:	f7ff f9a8 	bl	8000adc <__aeabi_uldivmod>
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800178c:	4b0d      	ldr	r3, [pc, #52]	; (80017c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f3c3 7302 	ubfx	r3, r3, #28, #3

      sysclockfreq = pllvco/pllr;
 8001794:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001798:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800179a:	684b      	ldr	r3, [r1, #4]
 800179c:	480b      	ldr	r0, [pc, #44]	; (80017cc <HAL_RCC_GetSysClockFreq+0xac>)
 800179e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80017a2:	fba3 0100 	umull	r0, r1, r3, r0
 80017a6:	2300      	movs	r3, #0
 80017a8:	f7ff f998 	bl	8000adc <__aeabi_uldivmod>
 80017ac:	e7ee      	b.n	800178c <HAL_RCC_GetSysClockFreq+0x6c>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017ae:	684b      	ldr	r3, [r1, #4]
 80017b0:	4806      	ldr	r0, [pc, #24]	; (80017cc <HAL_RCC_GetSysClockFreq+0xac>)
 80017b2:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80017b6:	fba3 0100 	umull	r0, r1, r3, r0
 80017ba:	2300      	movs	r3, #0
 80017bc:	f7ff f98e 	bl	8000adc <__aeabi_uldivmod>
 80017c0:	e7cc      	b.n	800175c <HAL_RCC_GetSysClockFreq+0x3c>
 80017c2:	bf00      	nop
 80017c4:	40023800 	.word	0x40023800
 80017c8:	00f42400 	.word	0x00f42400
 80017cc:	017d7840 	.word	0x017d7840

080017d0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017d4:	6803      	ldr	r3, [r0, #0]
 80017d6:	07da      	lsls	r2, r3, #31
{
 80017d8:	b082      	sub	sp, #8
 80017da:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017dc:	d536      	bpl.n	800184c <HAL_RCC_OscConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80017de:	49aa      	ldr	r1, [pc, #680]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 80017e0:	688a      	ldr	r2, [r1, #8]
 80017e2:	f002 020c 	and.w	r2, r2, #12
 80017e6:	2a04      	cmp	r2, #4
 80017e8:	f000 80d6 	beq.w	8001998 <HAL_RCC_OscConfig+0x1c8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80017ec:	688a      	ldr	r2, [r1, #8]
 80017ee:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80017f2:	2a08      	cmp	r2, #8
 80017f4:	f000 80cc 	beq.w	8001990 <HAL_RCC_OscConfig+0x1c0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017f8:	49a3      	ldr	r1, [pc, #652]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 80017fa:	688a      	ldr	r2, [r1, #8]
 80017fc:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001800:	2a0c      	cmp	r2, #12
 8001802:	f000 8158 	beq.w	8001ab6 <HAL_RCC_OscConfig+0x2e6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001806:	6863      	ldr	r3, [r4, #4]
 8001808:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800180c:	f000 8105 	beq.w	8001a1a <HAL_RCC_OscConfig+0x24a>
 8001810:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001814:	f000 816b 	beq.w	8001aee <HAL_RCC_OscConfig+0x31e>
 8001818:	4d9b      	ldr	r5, [pc, #620]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 800181a:	682a      	ldr	r2, [r5, #0]
 800181c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001820:	602a      	str	r2, [r5, #0]
 8001822:	682a      	ldr	r2, [r5, #0]
 8001824:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001828:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800182a:	2b00      	cmp	r3, #0
 800182c:	f040 80fa 	bne.w	8001a24 <HAL_RCC_OscConfig+0x254>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001830:	f7ff fb26 	bl	8000e80 <HAL_GetTick>
 8001834:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001836:	e005      	b.n	8001844 <HAL_RCC_OscConfig+0x74>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001838:	f7ff fb22 	bl	8000e80 <HAL_GetTick>
 800183c:	1b80      	subs	r0, r0, r6
 800183e:	2864      	cmp	r0, #100	; 0x64
 8001840:	f200 810e 	bhi.w	8001a60 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001844:	682b      	ldr	r3, [r5, #0]
 8001846:	0399      	lsls	r1, r3, #14
 8001848:	d4f6      	bmi.n	8001838 <HAL_RCC_OscConfig+0x68>
 800184a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800184c:	079a      	lsls	r2, r3, #30
 800184e:	d52f      	bpl.n	80018b0 <HAL_RCC_OscConfig+0xe0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001850:	4a8d      	ldr	r2, [pc, #564]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 8001852:	6891      	ldr	r1, [r2, #8]
 8001854:	f011 0f0c 	tst.w	r1, #12
 8001858:	f000 80ac 	beq.w	80019b4 <HAL_RCC_OscConfig+0x1e4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800185c:	6891      	ldr	r1, [r2, #8]
 800185e:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001862:	2908      	cmp	r1, #8
 8001864:	f000 80a2 	beq.w	80019ac <HAL_RCC_OscConfig+0x1dc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001868:	4987      	ldr	r1, [pc, #540]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 800186a:	688a      	ldr	r2, [r1, #8]
 800186c:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001870:	2a0c      	cmp	r2, #12
 8001872:	f000 8177 	beq.w	8001b64 <HAL_RCC_OscConfig+0x394>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001876:	68e3      	ldr	r3, [r4, #12]
 8001878:	2b00      	cmp	r3, #0
 800187a:	f000 8121 	beq.w	8001ac0 <HAL_RCC_OscConfig+0x2f0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800187e:	4b83      	ldr	r3, [pc, #524]	; (8001a8c <HAL_RCC_OscConfig+0x2bc>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001880:	4d81      	ldr	r5, [pc, #516]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_ENABLE();
 8001882:	2201      	movs	r2, #1
 8001884:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001886:	f7ff fafb 	bl	8000e80 <HAL_GetTick>
 800188a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800188c:	e005      	b.n	800189a <HAL_RCC_OscConfig+0xca>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800188e:	f7ff faf7 	bl	8000e80 <HAL_GetTick>
 8001892:	1b80      	subs	r0, r0, r6
 8001894:	2802      	cmp	r0, #2
 8001896:	f200 80e3 	bhi.w	8001a60 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800189a:	682b      	ldr	r3, [r5, #0]
 800189c:	0798      	lsls	r0, r3, #30
 800189e:	d5f6      	bpl.n	800188e <HAL_RCC_OscConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018a0:	682b      	ldr	r3, [r5, #0]
 80018a2:	6922      	ldr	r2, [r4, #16]
 80018a4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80018a8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80018ac:	602b      	str	r3, [r5, #0]
 80018ae:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018b0:	071a      	lsls	r2, r3, #28
 80018b2:	d515      	bpl.n	80018e0 <HAL_RCC_OscConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80018b4:	6963      	ldr	r3, [r4, #20]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	f000 8087 	beq.w	80019ca <HAL_RCC_OscConfig+0x1fa>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018bc:	4b74      	ldr	r3, [pc, #464]	; (8001a90 <HAL_RCC_OscConfig+0x2c0>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018be:	4d72      	ldr	r5, [pc, #456]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_ENABLE();
 80018c0:	2201      	movs	r2, #1
 80018c2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80018c4:	f7ff fadc 	bl	8000e80 <HAL_GetTick>
 80018c8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ca:	e005      	b.n	80018d8 <HAL_RCC_OscConfig+0x108>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018cc:	f7ff fad8 	bl	8000e80 <HAL_GetTick>
 80018d0:	1b80      	subs	r0, r0, r6
 80018d2:	2802      	cmp	r0, #2
 80018d4:	f200 80c4 	bhi.w	8001a60 <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018d8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80018da:	079b      	lsls	r3, r3, #30
 80018dc:	d5f6      	bpl.n	80018cc <HAL_RCC_OscConfig+0xfc>
 80018de:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018e0:	0758      	lsls	r0, r3, #29
 80018e2:	d420      	bmi.n	8001926 <HAL_RCC_OscConfig+0x156>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018e4:	69a3      	ldr	r3, [r4, #24]
 80018e6:	b1d3      	cbz	r3, 800191e <HAL_RCC_OscConfig+0x14e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018e8:	4d67      	ldr	r5, [pc, #412]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 80018ea:	68aa      	ldr	r2, [r5, #8]
 80018ec:	f002 020c 	and.w	r2, r2, #12
 80018f0:	2a08      	cmp	r2, #8
 80018f2:	d066      	beq.n	80019c2 <HAL_RCC_OscConfig+0x1f2>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018f4:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018f6:	4b67      	ldr	r3, [pc, #412]	; (8001a94 <HAL_RCC_OscConfig+0x2c4>)
 80018f8:	f04f 0200 	mov.w	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018fe:	f000 8100 	beq.w	8001b02 <HAL_RCC_OscConfig+0x332>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001902:	f7ff fabd 	bl	8000e80 <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001906:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8001908:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800190a:	e005      	b.n	8001918 <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800190c:	f7ff fab8 	bl	8000e80 <HAL_GetTick>
 8001910:	1b40      	subs	r0, r0, r5
 8001912:	2802      	cmp	r0, #2
 8001914:	f200 80a4 	bhi.w	8001a60 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001918:	6823      	ldr	r3, [r4, #0]
 800191a:	019b      	lsls	r3, r3, #6
 800191c:	d4f6      	bmi.n	800190c <HAL_RCC_OscConfig+0x13c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 800191e:	2000      	movs	r0, #0
}
 8001920:	b002      	add	sp, #8
 8001922:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001926:	4a58      	ldr	r2, [pc, #352]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 8001928:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800192a:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 800192e:	d068      	beq.n	8001a02 <HAL_RCC_OscConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 8001930:	2600      	movs	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001932:	4d59      	ldr	r5, [pc, #356]	; (8001a98 <HAL_RCC_OscConfig+0x2c8>)
 8001934:	682b      	ldr	r3, [r5, #0]
 8001936:	05d9      	lsls	r1, r3, #23
 8001938:	f140 8082 	bpl.w	8001a40 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800193c:	68a3      	ldr	r3, [r4, #8]
 800193e:	2b01      	cmp	r3, #1
 8001940:	f000 80cf 	beq.w	8001ae2 <HAL_RCC_OscConfig+0x312>
 8001944:	2b05      	cmp	r3, #5
 8001946:	f000 808f 	beq.w	8001a68 <HAL_RCC_OscConfig+0x298>
 800194a:	4d4f      	ldr	r5, [pc, #316]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 800194c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800194e:	f022 0201 	bic.w	r2, r2, #1
 8001952:	672a      	str	r2, [r5, #112]	; 0x70
 8001954:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001956:	f022 0204 	bic.w	r2, r2, #4
 800195a:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800195c:	2b00      	cmp	r3, #0
 800195e:	f040 808c 	bne.w	8001a7a <HAL_RCC_OscConfig+0x2aa>
      tickstart = HAL_GetTick();
 8001962:	f7ff fa8d 	bl	8000e80 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001966:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800196a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800196c:	e005      	b.n	800197a <HAL_RCC_OscConfig+0x1aa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800196e:	f7ff fa87 	bl	8000e80 <HAL_GetTick>
 8001972:	eba0 0008 	sub.w	r0, r0, r8
 8001976:	42b8      	cmp	r0, r7
 8001978:	d872      	bhi.n	8001a60 <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800197a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800197c:	0798      	lsls	r0, r3, #30
 800197e:	d4f6      	bmi.n	800196e <HAL_RCC_OscConfig+0x19e>
    if(pwrclkchanged == SET)
 8001980:	2e00      	cmp	r6, #0
 8001982:	d0af      	beq.n	80018e4 <HAL_RCC_OscConfig+0x114>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001984:	4a40      	ldr	r2, [pc, #256]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 8001986:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001988:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800198c:	6413      	str	r3, [r2, #64]	; 0x40
 800198e:	e7a9      	b.n	80018e4 <HAL_RCC_OscConfig+0x114>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001990:	684a      	ldr	r2, [r1, #4]
 8001992:	0257      	lsls	r7, r2, #9
 8001994:	f57f af30 	bpl.w	80017f8 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001998:	4a3b      	ldr	r2, [pc, #236]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 800199a:	6812      	ldr	r2, [r2, #0]
 800199c:	0395      	lsls	r5, r2, #14
 800199e:	f57f af55 	bpl.w	800184c <HAL_RCC_OscConfig+0x7c>
 80019a2:	6862      	ldr	r2, [r4, #4]
 80019a4:	2a00      	cmp	r2, #0
 80019a6:	f47f af51 	bne.w	800184c <HAL_RCC_OscConfig+0x7c>
 80019aa:	e00a      	b.n	80019c2 <HAL_RCC_OscConfig+0x1f2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019ac:	6852      	ldr	r2, [r2, #4]
 80019ae:	0257      	lsls	r7, r2, #9
 80019b0:	f53f af5a 	bmi.w	8001868 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019b4:	4a34      	ldr	r2, [pc, #208]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 80019b6:	6812      	ldr	r2, [r2, #0]
 80019b8:	0795      	lsls	r5, r2, #30
 80019ba:	d516      	bpl.n	80019ea <HAL_RCC_OscConfig+0x21a>
 80019bc:	68e2      	ldr	r2, [r4, #12]
 80019be:	2a01      	cmp	r2, #1
 80019c0:	d013      	beq.n	80019ea <HAL_RCC_OscConfig+0x21a>
        return HAL_ERROR;
 80019c2:	2001      	movs	r0, #1
}
 80019c4:	b002      	add	sp, #8
 80019c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 80019ca:	4a31      	ldr	r2, [pc, #196]	; (8001a90 <HAL_RCC_OscConfig+0x2c0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019cc:	4d2e      	ldr	r5, [pc, #184]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_DISABLE();
 80019ce:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80019d0:	f7ff fa56 	bl	8000e80 <HAL_GetTick>
 80019d4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019d6:	e004      	b.n	80019e2 <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019d8:	f7ff fa52 	bl	8000e80 <HAL_GetTick>
 80019dc:	1b80      	subs	r0, r0, r6
 80019de:	2802      	cmp	r0, #2
 80019e0:	d83e      	bhi.n	8001a60 <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019e2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80019e4:	079f      	lsls	r7, r3, #30
 80019e6:	d4f7      	bmi.n	80019d8 <HAL_RCC_OscConfig+0x208>
 80019e8:	e779      	b.n	80018de <HAL_RCC_OscConfig+0x10e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ea:	4927      	ldr	r1, [pc, #156]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 80019ec:	6920      	ldr	r0, [r4, #16]
 80019ee:	680a      	ldr	r2, [r1, #0]
 80019f0:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80019f4:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80019f8:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019fa:	071a      	lsls	r2, r3, #28
 80019fc:	f57f af70 	bpl.w	80018e0 <HAL_RCC_OscConfig+0x110>
 8001a00:	e758      	b.n	80018b4 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a02:	9301      	str	r3, [sp, #4]
 8001a04:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001a06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a0a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a0c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a12:	9301      	str	r3, [sp, #4]
 8001a14:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001a16:	2601      	movs	r6, #1
 8001a18:	e78b      	b.n	8001932 <HAL_RCC_OscConfig+0x162>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a1a:	4a1b      	ldr	r2, [pc, #108]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 8001a1c:	6813      	ldr	r3, [r2, #0]
 8001a1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a22:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001a24:	f7ff fa2c 	bl	8000e80 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a28:	4d17      	ldr	r5, [pc, #92]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
        tickstart = HAL_GetTick();
 8001a2a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a2c:	e004      	b.n	8001a38 <HAL_RCC_OscConfig+0x268>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a2e:	f7ff fa27 	bl	8000e80 <HAL_GetTick>
 8001a32:	1b80      	subs	r0, r0, r6
 8001a34:	2864      	cmp	r0, #100	; 0x64
 8001a36:	d813      	bhi.n	8001a60 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a38:	682b      	ldr	r3, [r5, #0]
 8001a3a:	0398      	lsls	r0, r3, #14
 8001a3c:	d5f7      	bpl.n	8001a2e <HAL_RCC_OscConfig+0x25e>
 8001a3e:	e704      	b.n	800184a <HAL_RCC_OscConfig+0x7a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a40:	682b      	ldr	r3, [r5, #0]
 8001a42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a46:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001a48:	f7ff fa1a 	bl	8000e80 <HAL_GetTick>
 8001a4c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a4e:	682b      	ldr	r3, [r5, #0]
 8001a50:	05da      	lsls	r2, r3, #23
 8001a52:	f53f af73 	bmi.w	800193c <HAL_RCC_OscConfig+0x16c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a56:	f7ff fa13 	bl	8000e80 <HAL_GetTick>
 8001a5a:	1bc0      	subs	r0, r0, r7
 8001a5c:	2802      	cmp	r0, #2
 8001a5e:	d9f6      	bls.n	8001a4e <HAL_RCC_OscConfig+0x27e>
            return HAL_TIMEOUT;
 8001a60:	2003      	movs	r0, #3
}
 8001a62:	b002      	add	sp, #8
 8001a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a68:	4b07      	ldr	r3, [pc, #28]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
 8001a6a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001a6c:	f042 0204 	orr.w	r2, r2, #4
 8001a70:	671a      	str	r2, [r3, #112]	; 0x70
 8001a72:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001a74:	f042 0201 	orr.w	r2, r2, #1
 8001a78:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001a7a:	f7ff fa01 	bl	8000e80 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a7e:	4d02      	ldr	r5, [pc, #8]	; (8001a88 <HAL_RCC_OscConfig+0x2b8>)
      tickstart = HAL_GetTick();
 8001a80:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a82:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a86:	e00f      	b.n	8001aa8 <HAL_RCC_OscConfig+0x2d8>
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	42470000 	.word	0x42470000
 8001a90:	42470e80 	.word	0x42470e80
 8001a94:	42470060 	.word	0x42470060
 8001a98:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a9c:	f7ff f9f0 	bl	8000e80 <HAL_GetTick>
 8001aa0:	eba0 0008 	sub.w	r0, r0, r8
 8001aa4:	42b8      	cmp	r0, r7
 8001aa6:	d8db      	bhi.n	8001a60 <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aa8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001aaa:	079b      	lsls	r3, r3, #30
 8001aac:	d5f6      	bpl.n	8001a9c <HAL_RCC_OscConfig+0x2cc>
    if(pwrclkchanged == SET)
 8001aae:	2e00      	cmp	r6, #0
 8001ab0:	f43f af18 	beq.w	80018e4 <HAL_RCC_OscConfig+0x114>
 8001ab4:	e766      	b.n	8001984 <HAL_RCC_OscConfig+0x1b4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ab6:	684a      	ldr	r2, [r1, #4]
 8001ab8:	0256      	lsls	r6, r2, #9
 8001aba:	f57f aea4 	bpl.w	8001806 <HAL_RCC_OscConfig+0x36>
 8001abe:	e76b      	b.n	8001998 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_DISABLE();
 8001ac0:	4a2b      	ldr	r2, [pc, #172]	; (8001b70 <HAL_RCC_OscConfig+0x3a0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac2:	4d2c      	ldr	r5, [pc, #176]	; (8001b74 <HAL_RCC_OscConfig+0x3a4>)
        __HAL_RCC_HSI_DISABLE();
 8001ac4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001ac6:	f7ff f9db 	bl	8000e80 <HAL_GetTick>
 8001aca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001acc:	e004      	b.n	8001ad8 <HAL_RCC_OscConfig+0x308>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ace:	f7ff f9d7 	bl	8000e80 <HAL_GetTick>
 8001ad2:	1b80      	subs	r0, r0, r6
 8001ad4:	2802      	cmp	r0, #2
 8001ad6:	d8c3      	bhi.n	8001a60 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ad8:	682b      	ldr	r3, [r5, #0]
 8001ada:	0799      	lsls	r1, r3, #30
 8001adc:	d4f7      	bmi.n	8001ace <HAL_RCC_OscConfig+0x2fe>
 8001ade:	6823      	ldr	r3, [r4, #0]
 8001ae0:	e6e6      	b.n	80018b0 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ae2:	4a24      	ldr	r2, [pc, #144]	; (8001b74 <HAL_RCC_OscConfig+0x3a4>)
 8001ae4:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001ae6:	f043 0301 	orr.w	r3, r3, #1
 8001aea:	6713      	str	r3, [r2, #112]	; 0x70
 8001aec:	e7c5      	b.n	8001a7a <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aee:	4b21      	ldr	r3, [pc, #132]	; (8001b74 <HAL_RCC_OscConfig+0x3a4>)
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	e790      	b.n	8001a24 <HAL_RCC_OscConfig+0x254>
        tickstart = HAL_GetTick();
 8001b02:	f7ff f9bd 	bl	8000e80 <HAL_GetTick>
 8001b06:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b08:	e004      	b.n	8001b14 <HAL_RCC_OscConfig+0x344>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b0a:	f7ff f9b9 	bl	8000e80 <HAL_GetTick>
 8001b0e:	1b80      	subs	r0, r0, r6
 8001b10:	2802      	cmp	r0, #2
 8001b12:	d8a5      	bhi.n	8001a60 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b14:	682b      	ldr	r3, [r5, #0]
 8001b16:	0199      	lsls	r1, r3, #6
 8001b18:	d4f7      	bmi.n	8001b0a <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b1a:	69e3      	ldr	r3, [r4, #28]
 8001b1c:	f8d4 e020 	ldr.w	lr, [r4, #32]
 8001b20:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8001b22:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001b24:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001b26:	6b20      	ldr	r0, [r4, #48]	; 0x30
        __HAL_RCC_PLL_ENABLE();
 8001b28:	4913      	ldr	r1, [pc, #76]	; (8001b78 <HAL_RCC_OscConfig+0x3a8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b2a:	4c12      	ldr	r4, [pc, #72]	; (8001b74 <HAL_RCC_OscConfig+0x3a4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b2c:	ea43 030e 	orr.w	r3, r3, lr
 8001b30:	ea43 1387 	orr.w	r3, r3, r7, lsl #6
 8001b34:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8001b38:	0852      	lsrs	r2, r2, #1
 8001b3a:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 8001b3e:	3a01      	subs	r2, #1
 8001b40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8001b44:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b46:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001b48:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 8001b4a:	f7ff f999 	bl	8000e80 <HAL_GetTick>
 8001b4e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b50:	e004      	b.n	8001b5c <HAL_RCC_OscConfig+0x38c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b52:	f7ff f995 	bl	8000e80 <HAL_GetTick>
 8001b56:	1b40      	subs	r0, r0, r5
 8001b58:	2802      	cmp	r0, #2
 8001b5a:	d881      	bhi.n	8001a60 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b5c:	6823      	ldr	r3, [r4, #0]
 8001b5e:	019a      	lsls	r2, r3, #6
 8001b60:	d5f7      	bpl.n	8001b52 <HAL_RCC_OscConfig+0x382>
 8001b62:	e6dc      	b.n	800191e <HAL_RCC_OscConfig+0x14e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b64:	684a      	ldr	r2, [r1, #4]
 8001b66:	0256      	lsls	r6, r2, #9
 8001b68:	f53f ae85 	bmi.w	8001876 <HAL_RCC_OscConfig+0xa6>
 8001b6c:	e722      	b.n	80019b4 <HAL_RCC_OscConfig+0x1e4>
 8001b6e:	bf00      	nop
 8001b70:	42470000 	.word	0x42470000
 8001b74:	40023800 	.word	0x40023800
 8001b78:	42470060 	.word	0x42470060

08001b7c <SPI_WaitFlagStateUntilTimeout.constprop.9>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8001b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b80:	4607      	mov	r7, r0
 8001b82:	460d      	mov	r5, r1
 8001b84:	4616      	mov	r6, r2
 8001b86:	4698      	mov	r8, r3
 8001b88:	683c      	ldr	r4, [r7, #0]
 8001b8a:	e001      	b.n	8001b90 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x14>
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
  {
    if (Timeout != HAL_MAX_DELAY)
 8001b8c:	1c73      	adds	r3, r6, #1
 8001b8e:	d106      	bne.n	8001b9e <SPI_WaitFlagStateUntilTimeout.constprop.9+0x22>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001b90:	68a0      	ldr	r0, [r4, #8]
 8001b92:	ea35 0300 	bics.w	r3, r5, r0
 8001b96:	d0f9      	beq.n	8001b8c <SPI_WaitFlagStateUntilTimeout.constprop.9+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001b98:	2000      	movs	r0, #0
}
 8001b9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001b9e:	f7ff f96f 	bl	8000e80 <HAL_GetTick>
 8001ba2:	eba0 0008 	sub.w	r0, r0, r8
 8001ba6:	4286      	cmp	r6, r0
 8001ba8:	d8ee      	bhi.n	8001b88 <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001baa:	683b      	ldr	r3, [r7, #0]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001bac:	6879      	ldr	r1, [r7, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001bae:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001bb0:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001bb4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001bb8:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001bba:	d015      	beq.n	8001be8 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x6c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001bbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bbe:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001bc2:	d008      	beq.n	8001bd6 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x5a>
        hspi->State = HAL_SPI_STATE_READY;
 8001bc4:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8001bc6:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8001bc8:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001bcc:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8001bd0:	2003      	movs	r0, #3
 8001bd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SPI_RESET_CRC(hspi);
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	e7ed      	b.n	8001bc4 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x48>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001be8:	68ba      	ldr	r2, [r7, #8]
 8001bea:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001bee:	d002      	beq.n	8001bf6 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x7a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001bf0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001bf4:	d1e2      	bne.n	8001bbc <SPI_WaitFlagStateUntilTimeout.constprop.9+0x40>
          __HAL_SPI_DISABLE(hspi);
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	e7dd      	b.n	8001bbc <SPI_WaitFlagStateUntilTimeout.constprop.9+0x40>

08001c00 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8001c00:	b570      	push	{r4, r5, r6, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c02:	6845      	ldr	r5, [r0, #4]
 8001c04:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
{
 8001c08:	4604      	mov	r4, r0
 8001c0a:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c0c:	d018      	beq.n	8001c40 <SPI_EndRxTransaction+0x40>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001c0e:	460a      	mov	r2, r1
 8001c10:	2101      	movs	r1, #1
 8001c12:	f7ff ffb3 	bl	8001b7c <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8001c16:	b188      	cbz	r0, 8001c3c <SPI_EndRxTransaction+0x3c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001c18:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001c1a:	f043 0320 	orr.w	r3, r3, #32
 8001c1e:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001c20:	2003      	movs	r0, #3
 8001c22:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_SPI_DISABLE(hspi);
 8001c24:	6800      	ldr	r0, [r0, #0]
 8001c26:	6802      	ldr	r2, [r0, #0]
 8001c28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c2c:	6002      	str	r2, [r0, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001c2e:	460a      	mov	r2, r1
 8001c30:	4620      	mov	r0, r4
 8001c32:	2180      	movs	r1, #128	; 0x80
 8001c34:	f7ff ffa2 	bl	8001b7c <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8001c38:	2800      	cmp	r0, #0
 8001c3a:	d1ed      	bne.n	8001c18 <SPI_EndRxTransaction+0x18>
    }
  }
  return HAL_OK;
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	bd70      	pop	{r4, r5, r6, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c40:	6882      	ldr	r2, [r0, #8]
 8001c42:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001c46:	d0ed      	beq.n	8001c24 <SPI_EndRxTransaction+0x24>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001c48:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001c4c:	d1ef      	bne.n	8001c2e <SPI_EndRxTransaction+0x2e>
    __HAL_SPI_DISABLE(hspi);
 8001c4e:	6806      	ldr	r6, [r0, #0]
 8001c50:	6835      	ldr	r5, [r6, #0]
 8001c52:	f025 0540 	bic.w	r5, r5, #64	; 0x40
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001c56:	460a      	mov	r2, r1
    __HAL_SPI_DISABLE(hspi);
 8001c58:	6035      	str	r5, [r6, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	f7ff ff8e 	bl	8001b7c <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8001c60:	2800      	cmp	r0, #0
 8001c62:	d1d9      	bne.n	8001c18 <SPI_EndRxTransaction+0x18>
 8001c64:	e7ea      	b.n	8001c3c <SPI_EndRxTransaction+0x3c>
 8001c66:	bf00      	nop

08001c68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001c68:	b570      	push	{r4, r5, r6, lr}
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001c6a:	4b16      	ldr	r3, [pc, #88]	; (8001cc4 <SPI_EndRxTxTransaction+0x5c>)
 8001c6c:	4d16      	ldr	r5, [pc, #88]	; (8001cc8 <SPI_EndRxTxTransaction+0x60>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c70:	6846      	ldr	r6, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001c72:	fba5 5303 	umull	r5, r3, r5, r3
{
 8001c76:	b082      	sub	sp, #8
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001c78:	0d5b      	lsrs	r3, r3, #21
 8001c7a:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8001c7e:	fb05 f303 	mul.w	r3, r5, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c82:	f5b6 7f82 	cmp.w	r6, #260	; 0x104
{
 8001c86:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001c88:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c8a:	d107      	bne.n	8001c9c <SPI_EndRxTxTransaction+0x34>
 8001c8c:	e00c      	b.n	8001ca8 <SPI_EndRxTxTransaction+0x40>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 8001c8e:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001c90:	6822      	ldr	r2, [r4, #0]
      count--;
 8001c92:	3b01      	subs	r3, #1
 8001c94:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001c96:	6893      	ldr	r3, [r2, #8]
 8001c98:	061b      	lsls	r3, r3, #24
 8001c9a:	d502      	bpl.n	8001ca2 <SPI_EndRxTxTransaction+0x3a>
      if (count == 0U)
 8001c9c:	9b01      	ldr	r3, [sp, #4]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d1f5      	bne.n	8001c8e <SPI_EndRxTxTransaction+0x26>
  }

  return HAL_OK;
 8001ca2:	2000      	movs	r0, #0
}
 8001ca4:	b002      	add	sp, #8
 8001ca6:	bd70      	pop	{r4, r5, r6, pc}
 8001ca8:	4613      	mov	r3, r2
 8001caa:	460a      	mov	r2, r1
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001cac:	2180      	movs	r1, #128	; 0x80
 8001cae:	f7ff ff65 	bl	8001b7c <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8001cb2:	2800      	cmp	r0, #0
 8001cb4:	d0f5      	beq.n	8001ca2 <SPI_EndRxTxTransaction+0x3a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001cb6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001cb8:	f043 0320 	orr.w	r3, r3, #32
 8001cbc:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001cbe:	2003      	movs	r0, #3
 8001cc0:	e7f0      	b.n	8001ca4 <SPI_EndRxTxTransaction+0x3c>
 8001cc2:	bf00      	nop
 8001cc4:	20000008 	.word	0x20000008
 8001cc8:	165e9f81 	.word	0x165e9f81

08001ccc <HAL_SPI_TransmitReceive.part.3>:
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
 8001ccc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001cd0:	4604      	mov	r4, r0
 8001cd2:	b083      	sub	sp, #12
  __HAL_LOCK(hspi);
 8001cd4:	2001      	movs	r0, #1
 8001cd6:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
 8001cda:	460f      	mov	r7, r1
 8001cdc:	4690      	mov	r8, r2
 8001cde:	4699      	mov	r9, r3
 8001ce0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  tickstart = HAL_GetTick();
 8001ce2:	f7ff f8cd 	bl	8000e80 <HAL_GetTick>
  tmp_state           = hspi->State;
 8001ce6:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8001cea:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8001cec:	b2d2      	uxtb	r2, r2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001cee:	2a01      	cmp	r2, #1
  tickstart = HAL_GetTick();
 8001cf0:	4606      	mov	r6, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001cf2:	d011      	beq.n	8001d18 <HAL_SPI_TransmitReceive.part.3+0x4c>
 8001cf4:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001cf8:	d009      	beq.n	8001d0e <HAL_SPI_TransmitReceive.part.3+0x42>
    errorcode = HAL_BUSY;
 8001cfa:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8001cfc:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8001cfe:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8001d00:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001d04:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001d08:	b003      	add	sp, #12
 8001d0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001d0e:	68a3      	ldr	r3, [r4, #8]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d1f2      	bne.n	8001cfa <HAL_SPI_TransmitReceive.part.3+0x2e>
 8001d14:	2a04      	cmp	r2, #4
 8001d16:	d1f0      	bne.n	8001cfa <HAL_SPI_TransmitReceive.part.3+0x2e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001d18:	2f00      	cmp	r7, #0
 8001d1a:	d05c      	beq.n	8001dd6 <HAL_SPI_TransmitReceive.part.3+0x10a>
 8001d1c:	f1b8 0f00 	cmp.w	r8, #0
 8001d20:	d059      	beq.n	8001dd6 <HAL_SPI_TransmitReceive.part.3+0x10a>
 8001d22:	f1b9 0f00 	cmp.w	r9, #0
 8001d26:	d056      	beq.n	8001dd6 <HAL_SPI_TransmitReceive.part.3+0x10a>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001d28:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d2c:	6822      	ldr	r2, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001d2e:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001d32:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001d34:	bf1c      	itt	ne
 8001d36:	2305      	movne	r3, #5
 8001d38:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 8001d40:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001d44:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d48:	6810      	ldr	r0, [r2, #0]
  hspi->RxXferSize  = Size;
 8001d4a:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d4e:	0640      	lsls	r0, r0, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001d50:	6327      	str	r7, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001d52:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
  hspi->RxISR       = NULL;
 8001d56:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001d58:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d5a:	d403      	bmi.n	8001d64 <HAL_SPI_TransmitReceive.part.3+0x98>
    __HAL_SPI_ENABLE(hspi);
 8001d5c:	6813      	ldr	r3, [r2, #0]
 8001d5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d62:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001d64:	68e3      	ldr	r3, [r4, #12]
 8001d66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d6a:	d052      	beq.n	8001e12 <HAL_SPI_TransmitReceive.part.3+0x146>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d6c:	2900      	cmp	r1, #0
 8001d6e:	d141      	bne.n	8001df4 <HAL_SPI_TransmitReceive.part.3+0x128>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d70:	783b      	ldrb	r3, [r7, #0]
 8001d72:	7313      	strb	r3, [r2, #12]
      hspi->TxXferCount--;
 8001d74:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d76:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001d78:	3b01      	subs	r3, #1
 8001d7a:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d7c:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 8001d7e:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d80:	6322      	str	r2, [r4, #48]	; 0x30
        txallowed = 1U;
 8001d82:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d84:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	b91b      	cbnz	r3, 8001d92 <HAL_SPI_TransmitReceive.part.3+0xc6>
 8001d8a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d034      	beq.n	8001dfc <HAL_SPI_TransmitReceive.part.3+0x130>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001d92:	6823      	ldr	r3, [r4, #0]
 8001d94:	689a      	ldr	r2, [r3, #8]
 8001d96:	0791      	lsls	r1, r2, #30
 8001d98:	d503      	bpl.n	8001da2 <HAL_SPI_TransmitReceive.part.3+0xd6>
 8001d9a:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001d9c:	b292      	uxth	r2, r2
 8001d9e:	b102      	cbz	r2, 8001da2 <HAL_SPI_TransmitReceive.part.3+0xd6>
 8001da0:	b9df      	cbnz	r7, 8001dda <HAL_SPI_TransmitReceive.part.3+0x10e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	07d2      	lsls	r2, r2, #31
 8001da6:	d50d      	bpl.n	8001dc4 <HAL_SPI_TransmitReceive.part.3+0xf8>
 8001da8:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001daa:	b292      	uxth	r2, r2
 8001dac:	b152      	cbz	r2, 8001dc4 <HAL_SPI_TransmitReceive.part.3+0xf8>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001dae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 8001db4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8001db6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001db8:	3b01      	subs	r3, #1
 8001dba:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 8001dbc:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 8001dbe:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8001dc0:	63a2      	str	r2, [r4, #56]	; 0x38
        txallowed = 1U;
 8001dc2:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001dc4:	f7ff f85c 	bl	8000e80 <HAL_GetTick>
 8001dc8:	1b80      	subs	r0, r0, r6
 8001dca:	4285      	cmp	r5, r0
 8001dcc:	d8da      	bhi.n	8001d84 <HAL_SPI_TransmitReceive.part.3+0xb8>
 8001dce:	1c6b      	adds	r3, r5, #1
 8001dd0:	d0d8      	beq.n	8001d84 <HAL_SPI_TransmitReceive.part.3+0xb8>
        errorcode = HAL_TIMEOUT;
 8001dd2:	2003      	movs	r0, #3
 8001dd4:	e792      	b.n	8001cfc <HAL_SPI_TransmitReceive.part.3+0x30>
    errorcode = HAL_ERROR;
 8001dd6:	2001      	movs	r0, #1
 8001dd8:	e790      	b.n	8001cfc <HAL_SPI_TransmitReceive.part.3+0x30>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001dda:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001ddc:	7812      	ldrb	r2, [r2, #0]
 8001dde:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8001de0:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8001de2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001de4:	6823      	ldr	r3, [r4, #0]
        hspi->TxXferCount--;
 8001de6:	3a01      	subs	r2, #1
 8001de8:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr++;
 8001dea:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8001dec:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8001dee:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8001df0:	2700      	movs	r7, #0
 8001df2:	e7d6      	b.n	8001da2 <HAL_SPI_TransmitReceive.part.3+0xd6>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001df4:	f1b9 0f01 	cmp.w	r9, #1
 8001df8:	d1c3      	bne.n	8001d82 <HAL_SPI_TransmitReceive.part.3+0xb6>
 8001dfa:	e7b9      	b.n	8001d70 <HAL_SPI_TransmitReceive.part.3+0xa4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001dfc:	4632      	mov	r2, r6
 8001dfe:	4629      	mov	r1, r5
 8001e00:	4620      	mov	r0, r4
 8001e02:	f7ff ff31 	bl	8001c68 <SPI_EndRxTxTransaction>
 8001e06:	2800      	cmp	r0, #0
 8001e08:	d044      	beq.n	8001e94 <HAL_SPI_TransmitReceive.part.3+0x1c8>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001e0a:	2320      	movs	r3, #32
 8001e0c:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8001e0e:	2001      	movs	r0, #1
 8001e10:	e774      	b.n	8001cfc <HAL_SPI_TransmitReceive.part.3+0x30>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e12:	2900      	cmp	r1, #0
 8001e14:	d035      	beq.n	8001e82 <HAL_SPI_TransmitReceive.part.3+0x1b6>
 8001e16:	f1b9 0f01 	cmp.w	r9, #1
 8001e1a:	d032      	beq.n	8001e82 <HAL_SPI_TransmitReceive.part.3+0x1b6>
        txallowed = 1U;
 8001e1c:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e1e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	b91b      	cbnz	r3, 8001e2c <HAL_SPI_TransmitReceive.part.3+0x160>
 8001e24:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d0e7      	beq.n	8001dfc <HAL_SPI_TransmitReceive.part.3+0x130>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e2c:	6823      	ldr	r3, [r4, #0]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	0791      	lsls	r1, r2, #30
 8001e32:	d503      	bpl.n	8001e3c <HAL_SPI_TransmitReceive.part.3+0x170>
 8001e34:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001e36:	b292      	uxth	r2, r2
 8001e38:	b102      	cbz	r2, 8001e3c <HAL_SPI_TransmitReceive.part.3+0x170>
 8001e3a:	b9bf      	cbnz	r7, 8001e6c <HAL_SPI_TransmitReceive.part.3+0x1a0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	07d2      	lsls	r2, r2, #31
 8001e40:	d50c      	bpl.n	8001e5c <HAL_SPI_TransmitReceive.part.3+0x190>
 8001e42:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001e44:	b292      	uxth	r2, r2
 8001e46:	b14a      	cbz	r2, 8001e5c <HAL_SPI_TransmitReceive.part.3+0x190>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001e48:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 8001e50:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001e52:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001e54:	3b01      	subs	r3, #1
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001e5a:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001e5c:	f7ff f810 	bl	8000e80 <HAL_GetTick>
 8001e60:	1b80      	subs	r0, r0, r6
 8001e62:	42a8      	cmp	r0, r5
 8001e64:	d3db      	bcc.n	8001e1e <HAL_SPI_TransmitReceive.part.3+0x152>
 8001e66:	1c68      	adds	r0, r5, #1
 8001e68:	d0d9      	beq.n	8001e1e <HAL_SPI_TransmitReceive.part.3+0x152>
 8001e6a:	e7b2      	b.n	8001dd2 <HAL_SPI_TransmitReceive.part.3+0x106>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e6c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001e6e:	f831 2b02 	ldrh.w	r2, [r1], #2
 8001e72:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8001e74:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e76:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001e78:	3a01      	subs	r2, #1
 8001e7a:	b292      	uxth	r2, r2
 8001e7c:	86e2      	strh	r2, [r4, #54]	; 0x36
        txallowed = 0U;
 8001e7e:	2700      	movs	r7, #0
 8001e80:	e7dc      	b.n	8001e3c <HAL_SPI_TransmitReceive.part.3+0x170>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e82:	f837 3b02 	ldrh.w	r3, [r7], #2
 8001e86:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8001e88:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e8a:	6327      	str	r7, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	86e3      	strh	r3, [r4, #54]	; 0x36
 8001e92:	e7c3      	b.n	8001e1c <HAL_SPI_TransmitReceive.part.3+0x150>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001e94:	68a3      	ldr	r3, [r4, #8]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f47f af30 	bne.w	8001cfc <HAL_SPI_TransmitReceive.part.3+0x30>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001e9c:	6823      	ldr	r3, [r4, #0]
 8001e9e:	9001      	str	r0, [sp, #4]
 8001ea0:	68da      	ldr	r2, [r3, #12]
 8001ea2:	9201      	str	r2, [sp, #4]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	9301      	str	r3, [sp, #4]
 8001ea8:	9b01      	ldr	r3, [sp, #4]
 8001eaa:	e727      	b.n	8001cfc <HAL_SPI_TransmitReceive.part.3+0x30>

08001eac <HAL_SPI_Init>:
  if (hspi == NULL)
 8001eac:	2800      	cmp	r0, #0
 8001eae:	d03a      	beq.n	8001f26 <HAL_SPI_Init+0x7a>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001eb0:	f890 2051 	ldrb.w	r2, [r0, #81]	; 0x51
{
 8001eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001eb6:	2500      	movs	r5, #0
 8001eb8:	4604      	mov	r4, r0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001eba:	f002 01ff 	and.w	r1, r2, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ebe:	6285      	str	r5, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ec0:	b35a      	cbz	r2, 8001f1a <HAL_SPI_Init+0x6e>
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001ec2:	68a7      	ldr	r7, [r4, #8]
 8001ec4:	6863      	ldr	r3, [r4, #4]
 8001ec6:	68e6      	ldr	r6, [r4, #12]
 8001ec8:	6920      	ldr	r0, [r4, #16]
 8001eca:	6962      	ldr	r2, [r4, #20]
 8001ecc:	69e1      	ldr	r1, [r4, #28]
 8001ece:	433b      	orrs	r3, r7
 8001ed0:	4333      	orrs	r3, r6
 8001ed2:	4303      	orrs	r3, r0
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	6a26      	ldr	r6, [r4, #32]
 8001ed8:	69a0      	ldr	r0, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8001eda:	6827      	ldr	r7, [r4, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001edc:	6a62      	ldr	r2, [r4, #36]	; 0x24
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001ede:	430b      	orrs	r3, r1
  hspi->State = HAL_SPI_STATE_BUSY;
 8001ee0:	2102      	movs	r1, #2
 8001ee2:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001ee6:	6839      	ldr	r1, [r7, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001ee8:	4333      	orrs	r3, r6
 8001eea:	f400 7600 	and.w	r6, r0, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001eee:	0c00      	lsrs	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001ef0:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001ef2:	f000 0004 	and.w	r0, r0, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001ef6:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001ef8:	4302      	orrs	r2, r0
  __HAL_SPI_DISABLE(hspi);
 8001efa:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8001efe:	6039      	str	r1, [r7, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f00:	603b      	str	r3, [r7, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001f02:	607a      	str	r2, [r7, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f04:	69fb      	ldr	r3, [r7, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001f06:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8001f0c:	2101      	movs	r1, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f0e:	61fb      	str	r3, [r7, #28]
  return HAL_OK;
 8001f10:	4610      	mov	r0, r2
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001f12:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001f14:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  return HAL_OK;
 8001f18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Lock = HAL_UNLOCKED;
 8001f1a:	f880 1050 	strb.w	r1, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001f1e:	f001 f975 	bl	800320c <HAL_SPI_MspInit>
 8001f22:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8001f24:	e7cd      	b.n	8001ec2 <HAL_SPI_Init+0x16>
    return HAL_ERROR;
 8001f26:	2001      	movs	r0, #1
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop

08001f2c <HAL_SPI_Transmit>:
{
 8001f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hspi);
 8001f30:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8001f34:	2c01      	cmp	r4, #1
{
 8001f36:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8001f38:	d103      	bne.n	8001f42 <HAL_SPI_Transmit+0x16>
 8001f3a:	2002      	movs	r0, #2
}
 8001f3c:	b002      	add	sp, #8
 8001f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f42:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 8001f44:	2301      	movs	r3, #1
 8001f46:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
 8001f4a:	4604      	mov	r4, r0
 8001f4c:	4617      	mov	r7, r2
 8001f4e:	4688      	mov	r8, r1
  tickstart = HAL_GetTick();
 8001f50:	f7fe ff96 	bl	8000e80 <HAL_GetTick>
 8001f54:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001f56:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001f5a:	b2c0      	uxtb	r0, r0
 8001f5c:	2801      	cmp	r0, #1
 8001f5e:	d009      	beq.n	8001f74 <HAL_SPI_Transmit+0x48>
    errorcode = HAL_BUSY;
 8001f60:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8001f62:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8001f64:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8001f66:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001f6a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001f6e:	b002      	add	sp, #8
 8001f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 8001f74:	f1b8 0f00 	cmp.w	r8, #0
 8001f78:	d0f3      	beq.n	8001f62 <HAL_SPI_Transmit+0x36>
 8001f7a:	2f00      	cmp	r7, #0
 8001f7c:	d0f1      	beq.n	8001f62 <HAL_SPI_Transmit+0x36>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f7e:	68a2      	ldr	r2, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001f80:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001f84:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001f86:	2103      	movs	r1, #3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f88:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001f8c:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001f90:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001f92:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxXferSize  = 0U;
 8001f94:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 8001f96:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001f98:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8001f9a:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001f9c:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->RxXferCount = 0U;
 8001f9e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    SPI_1LINE_TX(hspi);
 8001fa0:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001fa2:	d04e      	beq.n	8002042 <HAL_SPI_Transmit+0x116>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	0652      	lsls	r2, r2, #25
 8001fa8:	d403      	bmi.n	8001fb2 <HAL_SPI_Transmit+0x86>
    __HAL_SPI_ENABLE(hspi);
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001fb0:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001fb2:	68e2      	ldr	r2, [r4, #12]
 8001fb4:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001fb8:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001fba:	d047      	beq.n	800204c <HAL_SPI_Transmit+0x120>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001fbc:	2a00      	cmp	r2, #0
 8001fbe:	d035      	beq.n	800202c <HAL_SPI_Transmit+0x100>
 8001fc0:	2f01      	cmp	r7, #1
 8001fc2:	d033      	beq.n	800202c <HAL_SPI_Transmit+0x100>
    while (hspi->TxXferCount > 0U)
 8001fc4:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 8001fc6:	b289      	uxth	r1, r1
 8001fc8:	b189      	cbz	r1, 8001fee <HAL_SPI_Transmit+0xc2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001fca:	6823      	ldr	r3, [r4, #0]
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	0792      	lsls	r2, r2, #30
 8001fd0:	d523      	bpl.n	800201a <HAL_SPI_Transmit+0xee>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fd2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001fd4:	7812      	ldrb	r2, [r2, #0]
 8001fd6:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8001fd8:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fda:	6b23      	ldr	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001fdc:	3901      	subs	r1, #1
 8001fde:	b289      	uxth	r1, r1
 8001fe0:	86e1      	strh	r1, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001fe2:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fe4:	3301      	adds	r3, #1
    while (hspi->TxXferCount > 0U)
 8001fe6:	b289      	uxth	r1, r1
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fe8:	6323      	str	r3, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 8001fea:	2900      	cmp	r1, #0
 8001fec:	d1ed      	bne.n	8001fca <HAL_SPI_Transmit+0x9e>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001fee:	4632      	mov	r2, r6
 8001ff0:	4629      	mov	r1, r5
 8001ff2:	4620      	mov	r0, r4
 8001ff4:	f7ff fe38 	bl	8001c68 <SPI_EndRxTxTransaction>
 8001ff8:	b108      	cbz	r0, 8001ffe <HAL_SPI_Transmit+0xd2>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ffa:	2320      	movs	r3, #32
 8001ffc:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001ffe:	68a3      	ldr	r3, [r4, #8]
 8002000:	b933      	cbnz	r3, 8002010 <HAL_SPI_Transmit+0xe4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002002:	6822      	ldr	r2, [r4, #0]
 8002004:	9301      	str	r3, [sp, #4]
 8002006:	68d3      	ldr	r3, [r2, #12]
 8002008:	9301      	str	r3, [sp, #4]
 800200a:	6893      	ldr	r3, [r2, #8]
 800200c:	9301      	str	r3, [sp, #4]
 800200e:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002010:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002012:	3000      	adds	r0, #0
 8002014:	bf18      	it	ne
 8002016:	2001      	movne	r0, #1
 8002018:	e7a3      	b.n	8001f62 <HAL_SPI_Transmit+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800201a:	f7fe ff31 	bl	8000e80 <HAL_GetTick>
 800201e:	1b80      	subs	r0, r0, r6
 8002020:	4285      	cmp	r5, r0
 8002022:	d8cf      	bhi.n	8001fc4 <HAL_SPI_Transmit+0x98>
 8002024:	1c6b      	adds	r3, r5, #1
 8002026:	d0cd      	beq.n	8001fc4 <HAL_SPI_Transmit+0x98>
          errorcode = HAL_TIMEOUT;
 8002028:	2003      	movs	r0, #3
 800202a:	e79a      	b.n	8001f62 <HAL_SPI_Transmit+0x36>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800202c:	f898 2000 	ldrb.w	r2, [r8]
 8002030:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8002032:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002034:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002036:	3b01      	subs	r3, #1
 8002038:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800203a:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800203c:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800203e:	6322      	str	r2, [r4, #48]	; 0x30
 8002040:	e7c0      	b.n	8001fc4 <HAL_SPI_Transmit+0x98>
    SPI_1LINE_TX(hspi);
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002048:	601a      	str	r2, [r3, #0]
 800204a:	e7ab      	b.n	8001fa4 <HAL_SPI_Transmit+0x78>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800204c:	b1fa      	cbz	r2, 800208e <HAL_SPI_Transmit+0x162>
 800204e:	2f01      	cmp	r7, #1
 8002050:	d01d      	beq.n	800208e <HAL_SPI_Transmit+0x162>
    while (hspi->TxXferCount > 0U)
 8002052:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002054:	b29b      	uxth	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d0c9      	beq.n	8001fee <HAL_SPI_Transmit+0xc2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800205a:	6823      	ldr	r3, [r4, #0]
 800205c:	689a      	ldr	r2, [r3, #8]
 800205e:	0790      	lsls	r0, r2, #30
 8002060:	d50d      	bpl.n	800207e <HAL_SPI_Transmit+0x152>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002062:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002064:	f832 1b02 	ldrh.w	r1, [r2], #2
 8002068:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 800206a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800206c:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800206e:	3b01      	subs	r3, #1
 8002070:	b29b      	uxth	r3, r3
 8002072:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002074:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002076:	b29b      	uxth	r3, r3
 8002078:	2b00      	cmp	r3, #0
 800207a:	d1ee      	bne.n	800205a <HAL_SPI_Transmit+0x12e>
 800207c:	e7b7      	b.n	8001fee <HAL_SPI_Transmit+0xc2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800207e:	f7fe feff 	bl	8000e80 <HAL_GetTick>
 8002082:	1b80      	subs	r0, r0, r6
 8002084:	42a8      	cmp	r0, r5
 8002086:	d3e4      	bcc.n	8002052 <HAL_SPI_Transmit+0x126>
 8002088:	1c69      	adds	r1, r5, #1
 800208a:	d0e2      	beq.n	8002052 <HAL_SPI_Transmit+0x126>
 800208c:	e7cc      	b.n	8002028 <HAL_SPI_Transmit+0xfc>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800208e:	4641      	mov	r1, r8
 8002090:	f831 2b02 	ldrh.w	r2, [r1], #2
 8002094:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8002096:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002098:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800209a:	3b01      	subs	r3, #1
 800209c:	b29b      	uxth	r3, r3
 800209e:	86e3      	strh	r3, [r4, #54]	; 0x36
 80020a0:	e7d7      	b.n	8002052 <HAL_SPI_Transmit+0x126>
 80020a2:	bf00      	nop

080020a4 <HAL_SPI_Receive>:
{
 80020a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80020a8:	6845      	ldr	r5, [r0, #4]
 80020aa:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
{
 80020ae:	b082      	sub	sp, #8
 80020b0:	4604      	mov	r4, r0
 80020b2:	4617      	mov	r7, r2
 80020b4:	461e      	mov	r6, r3
 80020b6:	4688      	mov	r8, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80020b8:	d01c      	beq.n	80020f4 <HAL_SPI_Receive+0x50>
  __HAL_LOCK(hspi);
 80020ba:	f894 1050 	ldrb.w	r1, [r4, #80]	; 0x50
 80020be:	2901      	cmp	r1, #1
 80020c0:	d103      	bne.n	80020ca <HAL_SPI_Receive+0x26>
  __HAL_LOCK(hspi);
 80020c2:	2002      	movs	r0, #2
}
 80020c4:	b002      	add	sp, #8
 80020c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 80020ca:	2301      	movs	r3, #1
 80020cc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 80020d0:	f7fe fed6 	bl	8000e80 <HAL_GetTick>
 80020d4:	4605      	mov	r5, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80020d6:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80020da:	b2c0      	uxtb	r0, r0
 80020dc:	2801      	cmp	r0, #1
 80020de:	d019      	beq.n	8002114 <HAL_SPI_Receive+0x70>
    errorcode = HAL_BUSY;
 80020e0:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80020e2:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 80020e4:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 80020e6:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80020ea:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80020ee:	b002      	add	sp, #8
 80020f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80020f4:	6883      	ldr	r3, [r0, #8]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1df      	bne.n	80020ba <HAL_SPI_Receive+0x16>
  __HAL_LOCK(hspi);
 80020fa:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80020fe:	2204      	movs	r2, #4
  __HAL_LOCK(hspi);
 8002100:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002102:	f880 2051 	strb.w	r2, [r0, #81]	; 0x51
  __HAL_LOCK(hspi);
 8002106:	d0dc      	beq.n	80020c2 <HAL_SPI_Receive+0x1e>
 8002108:	9600      	str	r6, [sp, #0]
 800210a:	463b      	mov	r3, r7
 800210c:	460a      	mov	r2, r1
 800210e:	f7ff fddd 	bl	8001ccc <HAL_SPI_TransmitReceive.part.3>
 8002112:	e7d7      	b.n	80020c4 <HAL_SPI_Receive+0x20>
  if ((pData == NULL) || (Size == 0U))
 8002114:	f1b8 0f00 	cmp.w	r8, #0
 8002118:	d0e3      	beq.n	80020e2 <HAL_SPI_Receive+0x3e>
 800211a:	2f00      	cmp	r7, #0
 800211c:	d0e1      	beq.n	80020e2 <HAL_SPI_Receive+0x3e>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800211e:	68a2      	ldr	r2, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002120:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002124:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002126:	2104      	movs	r1, #4
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002128:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800212c:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002130:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002132:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxXferSize  = 0U;
 8002134:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->RxISR       = NULL;
 8002136:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002138:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 800213a:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800213c:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800213e:	86e3      	strh	r3, [r4, #54]	; 0x36
    SPI_1LINE_RX(hspi);
 8002140:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002142:	d050      	beq.n	80021e6 <HAL_SPI_Receive+0x142>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	0652      	lsls	r2, r2, #25
 8002148:	d403      	bmi.n	8002152 <HAL_SPI_Receive+0xae>
    __HAL_SPI_ENABLE(hspi);
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002150:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002152:	68e3      	ldr	r3, [r4, #12]
 8002154:	bb43      	cbnz	r3, 80021a8 <HAL_SPI_Receive+0x104>
    while (hspi->RxXferCount > 0U)
 8002156:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002158:	b29b      	uxth	r3, r3
 800215a:	b18b      	cbz	r3, 8002180 <HAL_SPI_Receive+0xdc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800215c:	6823      	ldr	r3, [r4, #0]
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	07d7      	lsls	r7, r2, #31
 8002162:	d537      	bpl.n	80021d4 <HAL_SPI_Receive+0x130>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002164:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002166:	7b1b      	ldrb	r3, [r3, #12]
 8002168:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 800216a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800216c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800216e:	3b01      	subs	r3, #1
 8002170:	b29b      	uxth	r3, r3
 8002172:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8002174:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002176:	3201      	adds	r2, #1
    while (hspi->RxXferCount > 0U)
 8002178:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800217a:	63a2      	str	r2, [r4, #56]	; 0x38
    while (hspi->RxXferCount > 0U)
 800217c:	2b00      	cmp	r3, #0
 800217e:	d1ed      	bne.n	800215c <HAL_SPI_Receive+0xb8>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002180:	462a      	mov	r2, r5
 8002182:	4631      	mov	r1, r6
 8002184:	4620      	mov	r0, r4
 8002186:	f7ff fd3b 	bl	8001c00 <SPI_EndRxTransaction>
 800218a:	b108      	cbz	r0, 8002190 <HAL_SPI_Receive+0xec>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800218c:	2320      	movs	r3, #32
 800218e:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002190:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002192:	3000      	adds	r0, #0
 8002194:	bf18      	it	ne
 8002196:	2001      	movne	r0, #1
 8002198:	e7a3      	b.n	80020e2 <HAL_SPI_Receive+0x3e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800219a:	f7fe fe71 	bl	8000e80 <HAL_GetTick>
 800219e:	1b40      	subs	r0, r0, r5
 80021a0:	4286      	cmp	r6, r0
 80021a2:	d801      	bhi.n	80021a8 <HAL_SPI_Receive+0x104>
 80021a4:	1c73      	adds	r3, r6, #1
 80021a6:	d11c      	bne.n	80021e2 <HAL_SPI_Receive+0x13e>
    while (hspi->RxXferCount > 0U)
 80021a8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d0e7      	beq.n	8002180 <HAL_SPI_Receive+0xdc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80021b0:	6822      	ldr	r2, [r4, #0]
 80021b2:	6893      	ldr	r3, [r2, #8]
 80021b4:	07d9      	lsls	r1, r3, #31
 80021b6:	d5f0      	bpl.n	800219a <HAL_SPI_Receive+0xf6>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80021b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80021ba:	68d2      	ldr	r2, [r2, #12]
 80021bc:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->RxXferCount--;
 80021c0:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80021c2:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80021c4:	3901      	subs	r1, #1
 80021c6:	b289      	uxth	r1, r1
 80021c8:	87e1      	strh	r1, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 80021ca:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d1ee      	bne.n	80021b0 <HAL_SPI_Receive+0x10c>
 80021d2:	e7d5      	b.n	8002180 <HAL_SPI_Receive+0xdc>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80021d4:	f7fe fe54 	bl	8000e80 <HAL_GetTick>
 80021d8:	1b40      	subs	r0, r0, r5
 80021da:	4286      	cmp	r6, r0
 80021dc:	d8bb      	bhi.n	8002156 <HAL_SPI_Receive+0xb2>
 80021de:	1c70      	adds	r0, r6, #1
 80021e0:	d0b9      	beq.n	8002156 <HAL_SPI_Receive+0xb2>
          errorcode = HAL_TIMEOUT;
 80021e2:	2003      	movs	r0, #3
 80021e4:	e77d      	b.n	80020e2 <HAL_SPI_Receive+0x3e>
    SPI_1LINE_RX(hspi);
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	e7a9      	b.n	8002144 <HAL_SPI_Receive+0xa0>

080021f0 <readBMP>:


// This function is to read N 20bits data. (N should usually equal 2, pressure + temperature)
// Takes the register, the pointer to the data (signed int), the number of 20 bits data N, the CS Port and pin, as well as the SPI port.
void readBMP(int32_t *data, uint8_t Number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80021f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t Size = 1 + 3*Number;
 80021f4:	eb01 0641 	add.w	r6, r1, r1, lsl #1
{
 80021f8:	460d      	mov	r5, r1
	uint8_t dataRead[Size];
 80021fa:	f106 0108 	add.w	r1, r6, #8
 80021fe:	f021 0107 	bic.w	r1, r1, #7
{
 8002202:	af00      	add	r7, sp, #0
 8002204:	4699      	mov	r9, r3
	uint8_t dataRead[Size];
 8002206:	ebad 0d01 	sub.w	sp, sp, r1
	dataRead[0] = BMP280_DATA_REG | 0x80; 		//for a read command MSB should be 1
 800220a:	23f7      	movs	r3, #247	; 0xf7
{
 800220c:	4690      	mov	r8, r2
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 800220e:	4649      	mov	r1, r9
	uint16_t Size = 1 + 3*Number;
 8002210:	3601      	adds	r6, #1
{
 8002212:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8002214:	4610      	mov	r0, r2
 8002216:	2200      	movs	r2, #0
	dataRead[0] = BMP280_DATA_REG | 0x80; 		//for a read command MSB should be 1
 8002218:	f88d 3000 	strb.w	r3, [sp]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 800221c:	f7ff f91a 	bl	8001454 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, &dataRead, Size, 10);
 8002220:	4632      	mov	r2, r6
 8002222:	4669      	mov	r1, sp
 8002224:	6a38      	ldr	r0, [r7, #32]
 8002226:	230a      	movs	r3, #10
 8002228:	f7ff ff3c 	bl	80020a4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 800222c:	4649      	mov	r1, r9
 800222e:	4640      	mov	r0, r8
 8002230:	2201      	movs	r2, #1
 8002232:	f7ff f90f 	bl	8001454 <HAL_GPIO_WritePin>

	unsigned int i = 0;
	for(i=0;i<Number;i++){
 8002236:	b185      	cbz	r5, 800225a <readBMP+0x6a>
 8002238:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800223c:	446d      	add	r5, sp
 800223e:	1f20      	subs	r0, r4, #4
 8002240:	466a      	mov	r2, sp
		*data++ = dataRead[1+3*i]<<12 | dataRead[2+3*i]<<4 | dataRead[3+3*i]; //signed int, 20 bit format !
 8002242:	7893      	ldrb	r3, [r2, #2]
 8002244:	7854      	ldrb	r4, [r2, #1]
 8002246:	f812 1f03 	ldrb.w	r1, [r2, #3]!
 800224a:	011b      	lsls	r3, r3, #4
 800224c:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
 8002250:	430b      	orrs	r3, r1
	for(i=0;i<Number;i++){
 8002252:	4295      	cmp	r5, r2
		*data++ = dataRead[1+3*i]<<12 | dataRead[2+3*i]<<4 | dataRead[3+3*i]; //signed int, 20 bit format !
 8002254:	f840 3f04 	str.w	r3, [r0, #4]!
	for(i=0;i<Number;i++){
 8002258:	d1f3      	bne.n	8002242 <readBMP+0x52>
	}
}
 800225a:	46bd      	mov	sp, r7
 800225c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002260 <read16BMP>:


//Fct to read short uint16_t with LSB in the first position (for reading calibration parameters)
uint16_t read16BMP(uint8_t registerAdress, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8002260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002264:	b082      	sub	sp, #8
	uint16_t data = 0;
	uint16_t Size = 3;
	uint8_t dataRead[3] = {0,0,0};
	dataRead[0] = registerAdress | 0x80; 	//for a read command MSB should be 1
 8002266:	ac02      	add	r4, sp, #8
 8002268:	f060 007f 	orn	r0, r0, #127	; 0x7f
{
 800226c:	460e      	mov	r6, r1
	dataRead[0] = registerAdress | 0x80; 	//for a read command MSB should be 1
 800226e:	f804 0d04 	strb.w	r0, [r4, #-4]!
	uint8_t dataRead[3] = {0,0,0};
 8002272:	2500      	movs	r5, #0
{
 8002274:	4698      	mov	r8, r3
 8002276:	4617      	mov	r7, r2
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8002278:	4611      	mov	r1, r2
 800227a:	4630      	mov	r0, r6
 800227c:	462a      	mov	r2, r5
	uint8_t dataRead[3] = {0,0,0};
 800227e:	f88d 5005 	strb.w	r5, [sp, #5]
 8002282:	f88d 5006 	strb.w	r5, [sp, #6]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8002286:	f7ff f8e5 	bl	8001454 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, &dataRead, Size, 10);
 800228a:	4621      	mov	r1, r4
 800228c:	230a      	movs	r3, #10
 800228e:	4640      	mov	r0, r8
 8002290:	2203      	movs	r2, #3
 8002292:	f7ff ff07 	bl	80020a4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8002296:	4630      	mov	r0, r6
 8002298:	4639      	mov	r1, r7
 800229a:	2201      	movs	r2, #1
 800229c:	f7ff f8da 	bl	8001454 <HAL_GPIO_WritePin>

	data = dataRead[2]<<8 | dataRead[1]; 	//WARNING, unusual : MSB in the second position
 80022a0:	f89d 0006 	ldrb.w	r0, [sp, #6]
 80022a4:	f89d 3005 	ldrb.w	r3, [sp, #5]
	return data;
}
 80022a8:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 80022ac:	b002      	add	sp, #8
 80022ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022b2:	bf00      	nop

080022b4 <readParamBmp>:


//This function is to read the calibration parameters from the BMP memory
void readParamBmp(param *bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80022b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022b6:	4604      	mov	r4, r0
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 80022b8:	2008      	movs	r0, #8
{
 80022ba:	460d      	mov	r5, r1
 80022bc:	4616      	mov	r6, r2
 80022be:	461f      	mov	r7, r3
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 80022c0:	f7ff ffce 	bl	8002260 <read16BMP>
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 80022c4:	463b      	mov	r3, r7
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 80022c6:	8020      	strh	r0, [r4, #0]
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 80022c8:	4632      	mov	r2, r6
 80022ca:	4629      	mov	r1, r5
 80022cc:	200a      	movs	r0, #10
 80022ce:	f7ff ffc7 	bl	8002260 <read16BMP>
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 80022d2:	463b      	mov	r3, r7
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 80022d4:	80a0      	strh	r0, [r4, #4]
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 80022d6:	4632      	mov	r2, r6
 80022d8:	4629      	mov	r1, r5
 80022da:	200c      	movs	r0, #12
 80022dc:	f7ff ffc0 	bl	8002260 <read16BMP>
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 80022e0:	463b      	mov	r3, r7
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 80022e2:	80e0      	strh	r0, [r4, #6]
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 80022e4:	4632      	mov	r2, r6
 80022e6:	4629      	mov	r1, r5
 80022e8:	200e      	movs	r0, #14
 80022ea:	f7ff ffb9 	bl	8002260 <read16BMP>
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 80022ee:	463b      	mov	r3, r7
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 80022f0:	8060      	strh	r0, [r4, #2]
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 80022f2:	4632      	mov	r2, r6
 80022f4:	4629      	mov	r1, r5
 80022f6:	2010      	movs	r0, #16
 80022f8:	f7ff ffb2 	bl	8002260 <read16BMP>
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 80022fc:	463b      	mov	r3, r7
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 80022fe:	8120      	strh	r0, [r4, #8]
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 8002300:	4632      	mov	r2, r6
 8002302:	4629      	mov	r1, r5
 8002304:	2012      	movs	r0, #18
 8002306:	f7ff ffab 	bl	8002260 <read16BMP>
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 800230a:	463b      	mov	r3, r7
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 800230c:	8160      	strh	r0, [r4, #10]
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 800230e:	4632      	mov	r2, r6
 8002310:	4629      	mov	r1, r5
 8002312:	2014      	movs	r0, #20
 8002314:	f7ff ffa4 	bl	8002260 <read16BMP>
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 8002318:	463b      	mov	r3, r7
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 800231a:	81a0      	strh	r0, [r4, #12]
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 800231c:	4632      	mov	r2, r6
 800231e:	4629      	mov	r1, r5
 8002320:	2016      	movs	r0, #22
 8002322:	f7ff ff9d 	bl	8002260 <read16BMP>
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 8002326:	463b      	mov	r3, r7
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 8002328:	81e0      	strh	r0, [r4, #14]
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 800232a:	4632      	mov	r2, r6
 800232c:	4629      	mov	r1, r5
 800232e:	2018      	movs	r0, #24
 8002330:	f7ff ff96 	bl	8002260 <read16BMP>
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 8002334:	463b      	mov	r3, r7
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 8002336:	8220      	strh	r0, [r4, #16]
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 8002338:	4632      	mov	r2, r6
 800233a:	4629      	mov	r1, r5
 800233c:	201a      	movs	r0, #26
 800233e:	f7ff ff8f 	bl	8002260 <read16BMP>
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 8002342:	463b      	mov	r3, r7
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 8002344:	8260      	strh	r0, [r4, #18]
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 8002346:	4632      	mov	r2, r6
 8002348:	4629      	mov	r1, r5
 800234a:	201c      	movs	r0, #28
 800234c:	f7ff ff88 	bl	8002260 <read16BMP>
	bmp->P9 = (int16_t) read16BMP(0x1E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9E
 8002350:	463b      	mov	r3, r7
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 8002352:	82a0      	strh	r0, [r4, #20]
	bmp->P9 = (int16_t) read16BMP(0x1E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9E
 8002354:	4632      	mov	r2, r6
 8002356:	4629      	mov	r1, r5
 8002358:	201e      	movs	r0, #30
 800235a:	f7ff ff81 	bl	8002260 <read16BMP>
 800235e:	82e0      	strh	r0, [r4, #22]
 8002360:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002362:	bf00      	nop

08002364 <initBMP>:


// Initialize the BMP sensors, take NSS pin and port and SPI port.
// Return 1 is successful, 0 otherwise
uint32_t initBMP(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8002364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002368:	b084      	sub	sp, #16
	uint32_t verif = 0;
	uint8_t dataRead = 0;
 800236a:	ab04      	add	r3, sp, #16
 800236c:	2700      	movs	r7, #0
 800236e:	f803 7d01 	strb.w	r7, [r3, #-1]!
{
 8002372:	460d      	mov	r5, r1
 8002374:	4604      	mov	r4, r0
 8002376:	4616      	mov	r6, r2

	read8(BMP280_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 8002378:	4619      	mov	r1, r3
 800237a:	9200      	str	r2, [sp, #0]
 800237c:	462b      	mov	r3, r5
 800237e:	4602      	mov	r2, r0
 8002380:	20d0      	movs	r0, #208	; 0xd0
 8002382:	f000 fdff 	bl	8002f84 <read8>
	if(dataRead == BMP280_ID){verif = 1;}

	write8(BMP280_RESET_REG, BMP280_RESET_CMD, NSS_GPIO_Port, NSS_Pin, hspiN);
 8002386:	462b      	mov	r3, r5
 8002388:	4622      	mov	r2, r4
 800238a:	21b6      	movs	r1, #182	; 0xb6
 800238c:	9600      	str	r6, [sp, #0]
 800238e:	20e0      	movs	r0, #224	; 0xe0
	if(dataRead == BMP280_ID){verif = 1;}
 8002390:	f89d 800f 	ldrb.w	r8, [sp, #15]
	write8(BMP280_RESET_REG, BMP280_RESET_CMD, NSS_GPIO_Port, NSS_Pin, hspiN);
 8002394:	f000 fe1c 	bl	8002fd0 <write8>
	HAL_Delay(10);
 8002398:	200a      	movs	r0, #10
 800239a:	f7fe fd77 	bl	8000e8c <HAL_Delay>
	if(write8(BMP280_CTRL_MEAS, BMP280_OVERSAMPL_TEMP | BMP280_OVERSAMPL_PRESS | BMP280_MODE_NORMAL, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800239e:	9600      	str	r6, [sp, #0]
 80023a0:	462b      	mov	r3, r5
 80023a2:	4622      	mov	r2, r4
 80023a4:	2133      	movs	r1, #51	; 0x33
 80023a6:	2074      	movs	r0, #116	; 0x74
 80023a8:	f000 fe12 	bl	8002fd0 <write8>
 80023ac:	2801      	cmp	r0, #1
 80023ae:	d00d      	beq.n	80023cc <initBMP+0x68>
	if(write8(BMP280_CONFIG, BMP280_TSB_05 | BMP280_IRR_16 | BMP280_EN_SPI3, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80023b0:	9600      	str	r6, [sp, #0]
 80023b2:	462b      	mov	r3, r5
 80023b4:	4622      	mov	r2, r4
 80023b6:	2114      	movs	r1, #20
 80023b8:	2075      	movs	r0, #117	; 0x75
 80023ba:	f000 fe09 	bl	8002fd0 <write8>
 80023be:	2801      	cmp	r0, #1

	return verif;
}
 80023c0:	bf0c      	ite	eq
 80023c2:	4638      	moveq	r0, r7
 80023c4:	2000      	movne	r0, #0
 80023c6:	b004      	add	sp, #16
 80023c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if(dataRead == BMP280_ID){verif = 1;}
 80023cc:	f1a8 0758 	sub.w	r7, r8, #88	; 0x58
 80023d0:	fab7 f787 	clz	r7, r7
 80023d4:	097f      	lsrs	r7, r7, #5
 80023d6:	e7eb      	b.n	80023b0 <initBMP+0x4c>

080023d8 <bmpCompensate>:

// Compensate the raw reading adc_T and adc_P from the baro
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C
// divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void bmpCompensate(param Bmp, int32_t bmpRaw[2], int32_t *bmpCompensated)
{
 80023d8:	b084      	sub	sp, #16
 80023da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023de:	b083      	sub	sp, #12
 80023e0:	ac0c      	add	r4, sp, #48	; 0x30
 80023e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80023e6:	9912      	ldr	r1, [sp, #72]	; 0x48
	int32_t t_fine;
	int32_t var1, var2, T;
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 80023e8:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
 80023ec:	684d      	ldr	r5, [r1, #4]
 80023ee:	f9bd 0034 	ldrsh.w	r0, [sp, #52]	; 0x34
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 80023f2:	f9bd 2036 	ldrsh.w	r2, [sp, #54]	; 0x36
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 80023f6:	005c      	lsls	r4, r3, #1
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 80023f8:	ebc3 1325 	rsb	r3, r3, r5, asr #4
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 80023fc:	ebc4 04e5 	rsb	r4, r4, r5, asr #3
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 8002400:	fb03 f303 	mul.w	r3, r3, r3
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 8002404:	fb00 f004 	mul.w	r0, r0, r4
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 8002408:	131b      	asrs	r3, r3, #12
 800240a:	fb02 f203 	mul.w	r2, r2, r3
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 800240e:	12c3      	asrs	r3, r0, #11
	t_fine = var1 + var2;
 8002410:	eb03 32a2 	add.w	r2, r3, r2, asr #14
	T = (t_fine * 5 +128) >> 8;
 8002414:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8002418:	3080      	adds	r0, #128	; 0x80
	*bmpCompensated++ = T;
 800241a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
	T = (t_fine * 5 +128) >> 8;
 800241c:	1200      	asrs	r0, r0, #8
	*bmpCompensated++ = T;
 800241e:	6020      	str	r0, [r4, #0]
	var22 = var11 * var11 * (int64_t)Bmp.P6;
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
	if(var1==0){
 8002420:	2b00      	cmp	r3, #0
 8002422:	f000 80d4 	beq.w	80025ce <bmpCompensate+0x1f6>
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 8002426:	f9bd 403e 	ldrsh.w	r4, [sp, #62]	; 0x3e
		*bmpCompensated = (uint32_t) 0;
	}
	else{
		p = 1048576-bmpRaw[0];
 800242a:	f8d1 e000 	ldr.w	lr, [r1]
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 800242e:	f9bd 8040 	ldrsh.w	r8, [sp, #64]	; 0x40
	var11 = ((int64_t)t_fine) - 128000;
 8002432:	17d3      	asrs	r3, r2, #31
 8002434:	f5b2 32fa 	subs.w	r2, r2, #128000	; 0x1f400
 8002438:	f143 33ff 	adc.w	r3, r3, #4294967295
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 800243c:	fb04 f603 	mul.w	r6, r4, r3
 8002440:	17e5      	asrs	r5, r4, #31
 8002442:	fba4 0102 	umull	r0, r1, r4, r2
 8002446:	fb02 6605 	mla	r6, r2, r5, r6
 800244a:	4431      	add	r1, r6
 800244c:	044f      	lsls	r7, r1, #17
 800244e:	ea47 37d0 	orr.w	r7, r7, r0, lsr #15
 8002452:	0446      	lsls	r6, r0, #17
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 8002454:	f9bd 003c 	ldrsh.w	r0, [sp, #60]	; 0x3c
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8002458:	fba2 4502 	umull	r4, r5, r2, r2
 800245c:	fb02 fc03 	mul.w	ip, r2, r3
		p = 1048576-bmpRaw[0];
 8002460:	f5ce 1e80 	rsb	lr, lr, #1048576	; 0x100000
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8002464:	eb05 054c 	add.w	r5, r5, ip, lsl #1
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 8002468:	ea4f 0bc0 	mov.w	fp, r0, lsl #3
		p = 1048576-bmpRaw[0];
 800246c:	4670      	mov	r0, lr
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 800246e:	fb08 fc05 	mul.w	ip, r8, r5
		p = 1048576-bmpRaw[0];
 8002472:	17c1      	asrs	r1, r0, #31
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8002474:	ea4f 79e8 	mov.w	r9, r8, asr #31
 8002478:	fb04 cc09 	mla	ip, r4, r9, ip
		p = 1048576-bmpRaw[0];
 800247c:	e9cd 0100 	strd	r0, r1, [sp]
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8002480:	fba8 8904 	umull	r8, r9, r8, r4
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 8002484:	eb18 0806 	adds.w	r8, r8, r6
		p = (((p<<31)-var22)*3125)/var11;
 8002488:	9e01      	ldr	r6, [sp, #4]
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 800248a:	44e1      	add	r9, ip
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 800248c:	f04f 0a00 	mov.w	sl, #0
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 8002490:	eb49 0907 	adc.w	r9, r9, r7
		p = (((p<<31)-var22)*3125)/var11;
 8002494:	ea4f 70ce 	mov.w	r0, lr, lsl #31
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 8002498:	eb18 080a 	adds.w	r8, r8, sl
		p = (((p<<31)-var22)*3125)/var11;
 800249c:	ea4f 71c6 	mov.w	r1, r6, lsl #31
 80024a0:	ea41 015e 	orr.w	r1, r1, lr, lsr #1
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 80024a4:	eb49 090b 	adc.w	r9, r9, fp
		p = (((p<<31)-var22)*3125)/var11;
 80024a8:	ebb0 0808 	subs.w	r8, r0, r8
 80024ac:	eb61 0909 	sbc.w	r9, r1, r9
 80024b0:	eb18 0608 	adds.w	r6, r8, r8
 80024b4:	eb49 0709 	adc.w	r7, r9, r9
 80024b8:	eb16 0608 	adds.w	r6, r6, r8
 80024bc:	eb47 0709 	adc.w	r7, r7, r9
 80024c0:	01b9      	lsls	r1, r7, #6
 80024c2:	01b0      	lsls	r0, r6, #6
 80024c4:	1980      	adds	r0, r0, r6
 80024c6:	ea41 6196 	orr.w	r1, r1, r6, lsr #26
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 80024ca:	f9bd 6038 	ldrsh.w	r6, [sp, #56]	; 0x38
 80024ce:	f9bd a03a 	ldrsh.w	sl, [sp, #58]	; 0x3a
		p = (((p<<31)-var22)*3125)/var11;
 80024d2:	4179      	adcs	r1, r7
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 80024d4:	fb06 f303 	mul.w	r3, r6, r3
 80024d8:	17f7      	asrs	r7, r6, #31
 80024da:	ea4f 7bea 	mov.w	fp, sl, asr #31
 80024de:	fb0a fe05 	mul.w	lr, sl, r5
 80024e2:	fb02 3707 	mla	r7, r2, r7, r3
 80024e6:	fba6 2302 	umull	r2, r3, r6, r2
 80024ea:	fb04 ee0b 	mla	lr, r4, fp, lr
 80024ee:	443b      	add	r3, r7
 80024f0:	fbaa 4504 	umull	r4, r5, sl, r4
 80024f4:	4475      	add	r5, lr
 80024f6:	ea4f 2a14 	mov.w	sl, r4, lsr #8
		p = (((p<<31)-var22)*3125)/var11;
 80024fa:	ea4f 0e81 	mov.w	lr, r1, lsl #2
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 80024fe:	031f      	lsls	r7, r3, #12
		p = (((p<<31)-var22)*3125)/var11;
 8002500:	0083      	lsls	r3, r0, #2
 8002502:	ea4e 7e90 	orr.w	lr, lr, r0, lsr #30
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8002506:	0316      	lsls	r6, r2, #12
		p = (((p<<31)-var22)*3125)/var11;
 8002508:	eb13 0008 	adds.w	r0, r3, r8
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 800250c:	ea4a 6a05 	orr.w	sl, sl, r5, lsl #24
		p = (((p<<31)-var22)*3125)/var11;
 8002510:	eb4e 0109 	adc.w	r1, lr, r9
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8002514:	ea47 5712 	orr.w	r7, r7, r2, lsr #20
 8002518:	eb1a 0a06 	adds.w	sl, sl, r6
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 800251c:	f8bd 2032 	ldrh.w	r2, [sp, #50]	; 0x32
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8002520:	ea4f 2b25 	mov.w	fp, r5, asr #8
 8002524:	eb4b 0b07 	adc.w	fp, fp, r7
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 8002528:	f11a 0a00 	adds.w	sl, sl, #0
 800252c:	fbaa 4502 	umull	r4, r5, sl, r2
 8002530:	f54b 4b00 	adc.w	fp, fp, #32768	; 0x8000
		p = (((p<<31)-var22)*3125)/var11;
 8002534:	008e      	lsls	r6, r1, #2
 8002536:	0083      	lsls	r3, r0, #2
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 8002538:	fb02 550b 	mla	r5, r2, fp, r5
		p = (((p<<31)-var22)*3125)/var11;
 800253c:	ea46 7690 	orr.w	r6, r6, r0, lsr #30
 8002540:	eb13 0008 	adds.w	r0, r3, r8
 8002544:	eb46 0109 	adc.w	r1, r6, r9
 8002548:	106a      	asrs	r2, r5, #1
 800254a:	17eb      	asrs	r3, r5, #31
 800254c:	f7fe fa76 	bl	8000a3c <__aeabi_ldivmod>
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8002550:	f9bd 2046 	ldrsh.w	r2, [sp, #70]	; 0x46
 8002554:	134c      	asrs	r4, r1, #13
 8002556:	0b45      	lsrs	r5, r0, #13
 8002558:	ea45 45c1 	orr.w	r5, r5, r1, lsl #19
 800255c:	fb02 f604 	mul.w	r6, r2, r4
 8002560:	17d3      	asrs	r3, r2, #31
 8002562:	fb05 6603 	mla	r6, r5, r3, r6
 8002566:	fba2 2305 	umull	r2, r3, r2, r5
 800256a:	4433      	add	r3, r6
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 800256c:	f9bd 6044 	ldrsh.w	r6, [sp, #68]	; 0x44
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8002570:	fb02 f404 	mul.w	r4, r2, r4
 8002574:	fb05 4403 	mla	r4, r5, r3, r4
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8002578:	fb06 fe01 	mul.w	lr, r6, r1
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 800257c:	fba2 2305 	umull	r2, r3, r2, r5
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8002580:	17f7      	asrs	r7, r6, #31
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8002582:	4423      	add	r3, r4
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8002584:	fb00 ee07 	mla	lr, r0, r7, lr
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8002588:	0e54      	lsrs	r4, r2, #25
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 800258a:	fba6 6700 	umull	r6, r7, r6, r0
 800258e:	4477      	add	r7, lr
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 8002590:	ea44 14c3 	orr.w	r4, r4, r3, lsl #7
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8002594:	ea4f 48d6 	mov.w	r8, r6, lsr #19
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 8002598:	1900      	adds	r0, r0, r4
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 800259a:	ea4f 6563 	mov.w	r5, r3, asr #25
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 800259e:	ea48 3847 	orr.w	r8, r8, r7, lsl #13
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 80025a2:	4169      	adcs	r1, r5
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 80025a4:	ea4f 49e7 	mov.w	r9, r7, asr #19
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 80025a8:	eb18 0800 	adds.w	r8, r8, r0
 80025ac:	f9bd 4042 	ldrsh.w	r4, [sp, #66]	; 0x42
 80025b0:	eb49 0901 	adc.w	r9, r9, r1
 80025b4:	ea4f 2018 	mov.w	r0, r8, lsr #8
 80025b8:	ea40 6009 	orr.w	r0, r0, r9, lsl #24
 80025bc:	0122      	lsls	r2, r4, #4
		*bmpCompensated = (uint32_t) p;
 80025be:	9913      	ldr	r1, [sp, #76]	; 0x4c
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 80025c0:	1812      	adds	r2, r2, r0
		*bmpCompensated = (uint32_t) p;
 80025c2:	604a      	str	r2, [r1, #4]
	}
}
 80025c4:	b003      	add	sp, #12
 80025c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025ca:	b004      	add	sp, #16
 80025cc:	4770      	bx	lr
		*bmpCompensated = (uint32_t) 0;
 80025ce:	6063      	str	r3, [r4, #4]
}
 80025d0:	b003      	add	sp, #12
 80025d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025d6:	b004      	add	sp, #16
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop

080025dc <readBMPCal>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 34us
//This function read the data from the BMP and compensate it, result is in bmpCompensated (pressure and temperature)
void readBMPCal(param Bmp, int32_t *bmpCompensated, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80025dc:	b084      	sub	sp, #16
 80025de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025e0:	b089      	sub	sp, #36	; 0x24
	int32_t data[2] = {0};
	int32_t bmpRaw[2] = {0};
 80025e2:	ad06      	add	r5, sp, #24
{
 80025e4:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80025e6:	f8bd 7058 	ldrh.w	r7, [sp, #88]	; 0x58
	readBMP(&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 80025ea:	9400      	str	r4, [sp, #0]
{
 80025ec:	ac0e      	add	r4, sp, #56	; 0x38
 80025ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	int32_t data[2] = {0};
 80025f2:	2400      	movs	r4, #0
	readBMP(&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 80025f4:	463b      	mov	r3, r7
 80025f6:	4628      	mov	r0, r5
 80025f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
	int32_t data[2] = {0};
 80025fa:	9405      	str	r4, [sp, #20]
	readBMP(&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 80025fc:	2102      	movs	r1, #2
	int32_t data[2] = {0};
 80025fe:	9404      	str	r4, [sp, #16]
	int32_t bmpRaw[2] = {0};
 8002600:	9406      	str	r4, [sp, #24]
 8002602:	9407      	str	r4, [sp, #28]
{
 8002604:	9c14      	ldr	r4, [sp, #80]	; 0x50
	readBMP(&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 8002606:	f7ff fdf3 	bl	80021f0 <readBMP>
	bmpCompensate(Bmp, bmpRaw, &data);
 800260a:	ab12      	add	r3, sp, #72	; 0x48
 800260c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002610:	e88d 0003 	stmia.w	sp, {r0, r1}
	int32_t data[2] = {0};
 8002614:	ae04      	add	r6, sp, #16
	bmpCompensate(Bmp, bmpRaw, &data);
 8002616:	9603      	str	r6, [sp, #12]
 8002618:	9502      	str	r5, [sp, #8]
 800261a:	ab0e      	add	r3, sp, #56	; 0x38
 800261c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800261e:	f7ff fedb 	bl	80023d8 <bmpCompensate>
	*bmpCompensated++ = data[0];
 8002622:	9a04      	ldr	r2, [sp, #16]
	*bmpCompensated = data[1];
 8002624:	9b05      	ldr	r3, [sp, #20]
 8002626:	e884 000c 	stmia.w	r4, {r2, r3}
}
 800262a:	b009      	add	sp, #36	; 0x24
 800262c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8002630:	b004      	add	sp, #16
 8002632:	4770      	bx	lr

08002634 <convBMP>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 12us
// Convert data into float to debug, check, processing, takes as input int32_t and float (booth 2 values)
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C, divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void convBMP(int32_t *bmpCompensated, float *bmpConv)
{
 8002634:	b538      	push	{r3, r4, r5, lr}
 8002636:	4605      	mov	r5, r0
	*bmpConv++ = *bmpCompensated++ / 100.0;
 8002638:	6800      	ldr	r0, [r0, #0]
{
 800263a:	460c      	mov	r4, r1
	*bmpConv++ = *bmpCompensated++ / 100.0;
 800263c:	f7fd ff36 	bl	80004ac <__aeabi_i2d>
 8002640:	2200      	movs	r2, #0
 8002642:	4b08      	ldr	r3, [pc, #32]	; (8002664 <convBMP+0x30>)
 8002644:	f7fe f8c2 	bl	80007cc <__aeabi_ddiv>
 8002648:	f7fe f9a8 	bl	800099c <__aeabi_d2f>
 800264c:	6020      	str	r0, [r4, #0]
	*bmpConv = *bmpCompensated / 256.0;
 800264e:	6868      	ldr	r0, [r5, #4]
 8002650:	f7fd ff2c 	bl	80004ac <__aeabi_i2d>
 8002654:	2200      	movs	r2, #0
 8002656:	4b04      	ldr	r3, [pc, #16]	; (8002668 <convBMP+0x34>)
 8002658:	f7fd ff8e 	bl	8000578 <__aeabi_dmul>
 800265c:	f7fe f99e 	bl	800099c <__aeabi_d2f>
 8002660:	6060      	str	r0, [r4, #4]
 8002662:	bd38      	pop	{r3, r4, r5, pc}
 8002664:	40590000 	.word	0x40590000
 8002668:	3f700000 	.word	0x3f700000

0800266c <initIMU>:

//Fct to initialize the ICM20602 registers, see IMU.h for the details of the registers
//It take the NSS (port and pin) of the sensors and its SPI port connection
//return 1 if initialization is successful (all registers written correctly), 0 otherwise
uint32_t initIMU(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800266c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002670:	b084      	sub	sp, #16
	uint32_t verif = 0;
	uint8_t dataRead = 0;
 8002672:	ab04      	add	r3, sp, #16
 8002674:	2400      	movs	r4, #0
 8002676:	f803 4d01 	strb.w	r4, [r3, #-1]!
{
 800267a:	460e      	mov	r6, r1
 800267c:	4605      	mov	r5, r0
 800267e:	4617      	mov	r7, r2

	read8(ICM20602_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 8002680:	4619      	mov	r1, r3
 8002682:	9200      	str	r2, [sp, #0]
 8002684:	4633      	mov	r3, r6
 8002686:	4602      	mov	r2, r0
 8002688:	2075      	movs	r0, #117	; 0x75
 800268a:	f000 fc7b 	bl	8002f84 <read8>
	if(dataRead == ICM20602_ID){verif = 1;}

	write8(ICM20602_PWR_MGMT_1, ICM20602_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 800268e:	4633      	mov	r3, r6
 8002690:	462a      	mov	r2, r5
 8002692:	2180      	movs	r1, #128	; 0x80
 8002694:	9700      	str	r7, [sp, #0]
 8002696:	206b      	movs	r0, #107	; 0x6b
	if(dataRead == ICM20602_ID){verif = 1;}
 8002698:	f89d 800f 	ldrb.w	r8, [sp, #15]
	write8(ICM20602_PWR_MGMT_1, ICM20602_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 800269c:	f000 fc98 	bl	8002fd0 <write8>
	HAL_Delay(10);
 80026a0:	200a      	movs	r0, #10
 80026a2:	f7fe fbf3 	bl	8000e8c <HAL_Delay>
	if(write8(ICM20602_I2C_INTERFACE, ICM20602_DISABLE_I2C, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026a6:	9700      	str	r7, [sp, #0]
 80026a8:	4633      	mov	r3, r6
 80026aa:	462a      	mov	r2, r5
 80026ac:	2140      	movs	r1, #64	; 0x40
 80026ae:	2070      	movs	r0, #112	; 0x70
 80026b0:	f000 fc8e 	bl	8002fd0 <write8>
 80026b4:	2801      	cmp	r0, #1
 80026b6:	d055      	beq.n	8002764 <initIMU+0xf8>
	if(write8(ICM20602_PWR_MGMT_1, ICM20602_ENABLE_TEMP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026b8:	4633      	mov	r3, r6
 80026ba:	462a      	mov	r2, r5
 80026bc:	9700      	str	r7, [sp, #0]
 80026be:	2101      	movs	r1, #1
 80026c0:	206b      	movs	r0, #107	; 0x6b
 80026c2:	f000 fc85 	bl	8002fd0 <write8>
	if(write8(ICM20602_PWR_MGMT_2, ICM20602_ENABLE_ACC_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026c6:	4633      	mov	r3, r6
	if(write8(ICM20602_PWR_MGMT_1, ICM20602_ENABLE_TEMP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026c8:	2801      	cmp	r0, #1
	if(write8(ICM20602_PWR_MGMT_2, ICM20602_ENABLE_ACC_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026ca:	462a      	mov	r2, r5
 80026cc:	f04f 0100 	mov.w	r1, #0
 80026d0:	9700      	str	r7, [sp, #0]
 80026d2:	f04f 006c 	mov.w	r0, #108	; 0x6c
	if(write8(ICM20602_PWR_MGMT_1, ICM20602_ENABLE_TEMP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026d6:	bf18      	it	ne
 80026d8:	460c      	movne	r4, r1
	if(write8(ICM20602_PWR_MGMT_2, ICM20602_ENABLE_ACC_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026da:	f000 fc79 	bl	8002fd0 <write8>
	if(write8(ICM20602_SMPLRT_DIV, ICM20602_SAMPLE_RATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026de:	4633      	mov	r3, r6
	if(write8(ICM20602_PWR_MGMT_2, ICM20602_ENABLE_ACC_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026e0:	2801      	cmp	r0, #1
	if(write8(ICM20602_SMPLRT_DIV, ICM20602_SAMPLE_RATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026e2:	462a      	mov	r2, r5
 80026e4:	9700      	str	r7, [sp, #0]
 80026e6:	f04f 0107 	mov.w	r1, #7
 80026ea:	f04f 0019 	mov.w	r0, #25
	if(write8(ICM20602_PWR_MGMT_2, ICM20602_ENABLE_ACC_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026ee:	bf18      	it	ne
 80026f0:	2400      	movne	r4, #0
	if(write8(ICM20602_SMPLRT_DIV, ICM20602_SAMPLE_RATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026f2:	f000 fc6d 	bl	8002fd0 <write8>
	if(write8(ICM20602_CONFIG, ICM20602_LPFGYRO_176, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026f6:	4633      	mov	r3, r6
	if(write8(ICM20602_SMPLRT_DIV, ICM20602_SAMPLE_RATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026f8:	2801      	cmp	r0, #1
	if(write8(ICM20602_CONFIG, ICM20602_LPFGYRO_176, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80026fa:	462a      	mov	r2, r5
 80026fc:	9700      	str	r7, [sp, #0]
 80026fe:	f04f 0101 	mov.w	r1, #1
 8002702:	f04f 001a 	mov.w	r0, #26
	if(write8(ICM20602_SMPLRT_DIV, ICM20602_SAMPLE_RATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8002706:	bf18      	it	ne
 8002708:	2400      	movne	r4, #0
	if(write8(ICM20602_CONFIG, ICM20602_LPFGYRO_176, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800270a:	f000 fc61 	bl	8002fd0 <write8>
	if(write8(ICM20602_ACCEL_CONFIG, ICM20602_SCALE16G_ACC, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800270e:	4633      	mov	r3, r6
	if(write8(ICM20602_CONFIG, ICM20602_LPFGYRO_176, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8002710:	2801      	cmp	r0, #1
	if(write8(ICM20602_ACCEL_CONFIG, ICM20602_SCALE16G_ACC, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8002712:	462a      	mov	r2, r5
 8002714:	9700      	str	r7, [sp, #0]
 8002716:	f04f 0118 	mov.w	r1, #24
 800271a:	f04f 001c 	mov.w	r0, #28
	if(write8(ICM20602_CONFIG, ICM20602_LPFGYRO_176, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800271e:	bf18      	it	ne
 8002720:	2400      	movne	r4, #0
	if(write8(ICM20602_ACCEL_CONFIG, ICM20602_SCALE16G_ACC, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8002722:	f000 fc55 	bl	8002fd0 <write8>
	if(write8(ICM20602_ACCEL_CONFIG2, ICM20602_LPFACC_99, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8002726:	4633      	mov	r3, r6
	if(write8(ICM20602_ACCEL_CONFIG, ICM20602_SCALE16G_ACC, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8002728:	2801      	cmp	r0, #1
	if(write8(ICM20602_ACCEL_CONFIG2, ICM20602_LPFACC_99, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800272a:	462a      	mov	r2, r5
 800272c:	9700      	str	r7, [sp, #0]
 800272e:	f04f 0102 	mov.w	r1, #2
 8002732:	f04f 001d 	mov.w	r0, #29
	if(write8(ICM20602_ACCEL_CONFIG, ICM20602_SCALE16G_ACC, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8002736:	bf18      	it	ne
 8002738:	2400      	movne	r4, #0
	if(write8(ICM20602_ACCEL_CONFIG2, ICM20602_LPFACC_99, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800273a:	f000 fc49 	bl	8002fd0 <write8>
	if(write8(ICM20602_GYRO_CONFIG, ICM20602_SCALE500DPS_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800273e:	9700      	str	r7, [sp, #0]
	if(write8(ICM20602_ACCEL_CONFIG2, ICM20602_LPFACC_99, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8002740:	2801      	cmp	r0, #1
	if(write8(ICM20602_GYRO_CONFIG, ICM20602_SCALE500DPS_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8002742:	4633      	mov	r3, r6
 8002744:	462a      	mov	r2, r5
 8002746:	f04f 0108 	mov.w	r1, #8
 800274a:	f04f 001b 	mov.w	r0, #27
	if(write8(ICM20602_ACCEL_CONFIG2, ICM20602_LPFACC_99, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800274e:	bf18      	it	ne
 8002750:	2400      	movne	r4, #0
	if(write8(ICM20602_GYRO_CONFIG, ICM20602_SCALE500DPS_GYRO, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8002752:	f000 fc3d 	bl	8002fd0 <write8>
 8002756:	2801      	cmp	r0, #1

	return verif;
}
 8002758:	bf0c      	ite	eq
 800275a:	4620      	moveq	r0, r4
 800275c:	2000      	movne	r0, #0
 800275e:	b004      	add	sp, #16
 8002760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if(dataRead == ICM20602_ID){verif = 1;}
 8002764:	f1a8 0412 	sub.w	r4, r8, #18
 8002768:	fab4 f484 	clz	r4, r4
 800276c:	0964      	lsrs	r4, r4, #5
 800276e:	e7a3      	b.n	80026b8 <initIMU+0x4c>

08002770 <readIMU>:

//Performances, 72Mhz uC, 4.5Mhz SPI :55us
//function to read (and cast) the data from the IMU, data is put in *IMU_raw_data which must contain 7 data
void readIMU(int16_t *IMU_raw_data, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8002770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002772:	b087      	sub	sp, #28
 8002774:	4604      	mov	r4, r0
	uint16_t data[7] = {0};
 8002776:	2500      	movs	r5, #0
	read16N(ICM20602_DATA_REG, &data, 7, NSS_GPIO_Port, NSS_Pin, hspiN);
 8002778:	9301      	str	r3, [sp, #4]
 800277a:	9200      	str	r2, [sp, #0]
 800277c:	460b      	mov	r3, r1
 800277e:	2207      	movs	r2, #7
 8002780:	a902      	add	r1, sp, #8
 8002782:	203b      	movs	r0, #59	; 0x3b
	uint16_t data[7] = {0};
 8002784:	9503      	str	r5, [sp, #12]
 8002786:	9502      	str	r5, [sp, #8]
 8002788:	9504      	str	r5, [sp, #16]
 800278a:	f8ad 5014 	strh.w	r5, [sp, #20]
	read16N(ICM20602_DATA_REG, &data, 7, NSS_GPIO_Port, NSS_Pin, hspiN);
 800278e:	f000 fc51 	bl	8003034 <read16N>
	*IMU_raw_data++ = (int16_t) data[0];
 8002792:	f8bd 7008 	ldrh.w	r7, [sp, #8]
	*IMU_raw_data++ = (int16_t) data[1];
 8002796:	f8bd 600a 	ldrh.w	r6, [sp, #10]
	*IMU_raw_data++ = (int16_t) data[2];
 800279a:	f8bd 500c 	ldrh.w	r5, [sp, #12]
	*IMU_raw_data++ = (int16_t) data[3];
 800279e:	f8bd 000e 	ldrh.w	r0, [sp, #14]
	*IMU_raw_data++ = (int16_t) data[4];
 80027a2:	f8bd 1010 	ldrh.w	r1, [sp, #16]
	*IMU_raw_data++ = (int16_t) data[5];
 80027a6:	f8bd 2012 	ldrh.w	r2, [sp, #18]
	*IMU_raw_data = (int16_t) data[6];
 80027aa:	f8bd 3014 	ldrh.w	r3, [sp, #20]
	*IMU_raw_data++ = (int16_t) data[0];
 80027ae:	8027      	strh	r7, [r4, #0]
	*IMU_raw_data++ = (int16_t) data[1];
 80027b0:	8066      	strh	r6, [r4, #2]
	*IMU_raw_data++ = (int16_t) data[2];
 80027b2:	80a5      	strh	r5, [r4, #4]
	*IMU_raw_data++ = (int16_t) data[3];
 80027b4:	80e0      	strh	r0, [r4, #6]
	*IMU_raw_data++ = (int16_t) data[4];
 80027b6:	8121      	strh	r1, [r4, #8]
	*IMU_raw_data++ = (int16_t) data[5];
 80027b8:	8162      	strh	r2, [r4, #10]
	*IMU_raw_data = (int16_t) data[6];
 80027ba:	81a3      	strh	r3, [r4, #12]
}
 80027bc:	b007      	add	sp, #28
 80027be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080027c0 <convIMU>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 46us
// Convert data into float to debug, check, processing, takes as input float and int16_t (booth 7 values)
//If scale of the IMU is changed, this function has to be modified (see datasheet)
void convIMU(int16_t *IMU_raw_data, float *IMUConv)
{
 80027c0:	b538      	push	{r3, r4, r5, lr}
 80027c2:	4605      	mov	r5, r0
	*IMUConv++ = *IMU_raw_data++ / 2048.0; 									//in g
 80027c4:	f9b0 0000 	ldrsh.w	r0, [r0]
{
 80027c8:	460c      	mov	r4, r1
	*IMUConv++ = *IMU_raw_data++ / 2048.0; 									//in g
 80027ca:	f7fd fe6f 	bl	80004ac <__aeabi_i2d>
 80027ce:	2200      	movs	r2, #0
 80027d0:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 80027d4:	f7fd fed0 	bl	8000578 <__aeabi_dmul>
 80027d8:	f7fe f8e0 	bl	800099c <__aeabi_d2f>
 80027dc:	6020      	str	r0, [r4, #0]
	*IMUConv++ = *IMU_raw_data++ / 2048.0;
 80027de:	f9b5 0002 	ldrsh.w	r0, [r5, #2]
 80027e2:	f7fd fe63 	bl	80004ac <__aeabi_i2d>
 80027e6:	2200      	movs	r2, #0
 80027e8:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 80027ec:	f7fd fec4 	bl	8000578 <__aeabi_dmul>
 80027f0:	f7fe f8d4 	bl	800099c <__aeabi_d2f>
 80027f4:	6060      	str	r0, [r4, #4]
	*IMUConv++ = *IMU_raw_data++ / 2048.0;
 80027f6:	f9b5 0004 	ldrsh.w	r0, [r5, #4]
 80027fa:	f7fd fe57 	bl	80004ac <__aeabi_i2d>
 80027fe:	2200      	movs	r2, #0
 8002800:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 8002804:	f7fd feb8 	bl	8000578 <__aeabi_dmul>
 8002808:	f7fe f8c8 	bl	800099c <__aeabi_d2f>
 800280c:	60a0      	str	r0, [r4, #8]
	*IMUConv++ = (*IMU_raw_data++ / 326.8) + 25.0;							//in C
 800280e:	f9b5 0006 	ldrsh.w	r0, [r5, #6]
 8002812:	f7fd fe4b 	bl	80004ac <__aeabi_i2d>
 8002816:	a31b      	add	r3, pc, #108	; (adr r3, 8002884 <convIMU+0xc4>)
 8002818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800281c:	f7fd ffd6 	bl	80007cc <__aeabi_ddiv>
 8002820:	2200      	movs	r2, #0
 8002822:	4b17      	ldr	r3, [pc, #92]	; (8002880 <convIMU+0xc0>)
 8002824:	f7fd fcf6 	bl	8000214 <__adddf3>
 8002828:	f7fe f8b8 	bl	800099c <__aeabi_d2f>
 800282c:	60e0      	str	r0, [r4, #12]
	*IMUConv++ = *IMU_raw_data++ / 65.5; 									//in dps
 800282e:	f9b5 0008 	ldrsh.w	r0, [r5, #8]
 8002832:	f7fd fe3b 	bl	80004ac <__aeabi_i2d>
 8002836:	a310      	add	r3, pc, #64	; (adr r3, 8002878 <convIMU+0xb8>)
 8002838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283c:	f7fd ffc6 	bl	80007cc <__aeabi_ddiv>
 8002840:	f7fe f8ac 	bl	800099c <__aeabi_d2f>
 8002844:	6120      	str	r0, [r4, #16]
	*IMUConv++ = *IMU_raw_data++ / 65.5;
 8002846:	f9b5 000a 	ldrsh.w	r0, [r5, #10]
 800284a:	f7fd fe2f 	bl	80004ac <__aeabi_i2d>
 800284e:	a30a      	add	r3, pc, #40	; (adr r3, 8002878 <convIMU+0xb8>)
 8002850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002854:	f7fd ffba 	bl	80007cc <__aeabi_ddiv>
 8002858:	f7fe f8a0 	bl	800099c <__aeabi_d2f>
 800285c:	6160      	str	r0, [r4, #20]
	*IMUConv = *IMU_raw_data / 65.5;
 800285e:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
 8002862:	f7fd fe23 	bl	80004ac <__aeabi_i2d>
 8002866:	a304      	add	r3, pc, #16	; (adr r3, 8002878 <convIMU+0xb8>)
 8002868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800286c:	f7fd ffae 	bl	80007cc <__aeabi_ddiv>
 8002870:	f7fe f894 	bl	800099c <__aeabi_d2f>
 8002874:	61a0      	str	r0, [r4, #24]
 8002876:	bd38      	pop	{r3, r4, r5, pc}
 8002878:	00000000 	.word	0x00000000
 800287c:	40506000 	.word	0x40506000
 8002880:	40390000 	.word	0x40390000
 8002884:	cccccccd 	.word	0xcccccccd
 8002888:	40746ccc 	.word	0x40746ccc

0800288c <initMAG>:

//Fct to initialize the MAG registers, see MAG.h for the details of the registers
//It take the NSS (port and pin) of the sensors and its SPI port connection
//return 1 if initialization is successful (all registers written correctly), 0 otherwise
uint32_t initMAG(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin,  SPI_HandleTypeDef *hspiN)
{
 800288c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002890:	b084      	sub	sp, #16
	uint32_t verif = 0;
	uint8_t dataRead = 0;
 8002892:	ab04      	add	r3, sp, #16
 8002894:	2400      	movs	r4, #0
 8002896:	f803 4d01 	strb.w	r4, [r3, #-1]!
{
 800289a:	460e      	mov	r6, r1
 800289c:	4605      	mov	r5, r0
 800289e:	4617      	mov	r7, r2

	read8(LIS_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 80028a0:	4619      	mov	r1, r3
 80028a2:	9200      	str	r2, [sp, #0]
 80028a4:	4633      	mov	r3, r6
 80028a6:	4602      	mov	r2, r0
 80028a8:	208f      	movs	r0, #143	; 0x8f
 80028aa:	f000 fb6b 	bl	8002f84 <read8>
	if(dataRead == LIS_ID){verif = 1;}

	write8(LIS_CTRL_REG2, LIS_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 80028ae:	4633      	mov	r3, r6
 80028b0:	462a      	mov	r2, r5
 80028b2:	2104      	movs	r1, #4
 80028b4:	9700      	str	r7, [sp, #0]
 80028b6:	2021      	movs	r0, #33	; 0x21
	if(dataRead == LIS_ID){verif = 1;}
 80028b8:	f89d 800f 	ldrb.w	r8, [sp, #15]
	write8(LIS_CTRL_REG2, LIS_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 80028bc:	f000 fb88 	bl	8002fd0 <write8>
	HAL_Delay(10);
 80028c0:	200a      	movs	r0, #10
 80028c2:	f7fe fae3 	bl	8000e8c <HAL_Delay>
	if(write8(LIS_CTRL_REG1, LIS_UHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80028c6:	9700      	str	r7, [sp, #0]
 80028c8:	4633      	mov	r3, r6
 80028ca:	462a      	mov	r2, r5
 80028cc:	2110      	movs	r1, #16
 80028ce:	2020      	movs	r0, #32
 80028d0:	f000 fb7e 	bl	8002fd0 <write8>
 80028d4:	2801      	cmp	r0, #1
 80028d6:	d018      	beq.n	800290a <initMAG+0x7e>
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80028d8:	4633      	mov	r3, r6
 80028da:	462a      	mov	r2, r5
 80028dc:	9700      	str	r7, [sp, #0]
 80028de:	210e      	movs	r1, #14
 80028e0:	2023      	movs	r0, #35	; 0x23
 80028e2:	f000 fb75 	bl	8002fd0 <write8>
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80028e6:	2100      	movs	r1, #0
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80028e8:	2801      	cmp	r0, #1
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80028ea:	9700      	str	r7, [sp, #0]
 80028ec:	4633      	mov	r3, r6
 80028ee:	462a      	mov	r2, r5
 80028f0:	f04f 0022 	mov.w	r0, #34	; 0x22
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80028f4:	bf18      	it	ne
 80028f6:	460c      	movne	r4, r1
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80028f8:	f000 fb6a 	bl	8002fd0 <write8>
 80028fc:	2801      	cmp	r0, #1

	return verif;
}
 80028fe:	bf0c      	ite	eq
 8002900:	4620      	moveq	r0, r4
 8002902:	2000      	movne	r0, #0
 8002904:	b004      	add	sp, #16
 8002906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if(dataRead == LIS_ID){verif = 1;}
 800290a:	f1a8 043d 	sub.w	r4, r8, #61	; 0x3d
 800290e:	fab4 f484 	clz	r4, r4
 8002912:	0964      	lsrs	r4, r4, #5
 8002914:	e7e0      	b.n	80028d8 <initMAG+0x4c>
 8002916:	bf00      	nop

08002918 <readMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI :
//Read MAG data registers
void readMAG(int16_t *MAG_raw_data, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8002918:	b530      	push	{r4, r5, lr}
 800291a:	b085      	sub	sp, #20
 800291c:	4604      	mov	r4, r0
	uint16_t data[3] = {0};
	read16N(LIS_DATA_REG, &data, 3, NSS_GPIO_Port, NSS_Pin, hspiN);
 800291e:	9301      	str	r3, [sp, #4]
 8002920:	9200      	str	r2, [sp, #0]
 8002922:	460b      	mov	r3, r1
	uint16_t data[3] = {0};
 8002924:	2500      	movs	r5, #0
	read16N(LIS_DATA_REG, &data, 3, NSS_GPIO_Port, NSS_Pin, hspiN);
 8002926:	a902      	add	r1, sp, #8
 8002928:	2203      	movs	r2, #3
 800292a:	20e8      	movs	r0, #232	; 0xe8
	uint16_t data[3] = {0};
 800292c:	f8ad 500c 	strh.w	r5, [sp, #12]
 8002930:	9502      	str	r5, [sp, #8]
	read16N(LIS_DATA_REG, &data, 3, NSS_GPIO_Port, NSS_Pin, hspiN);
 8002932:	f000 fb7f 	bl	8003034 <read16N>
	*MAG_raw_data++ = (int16_t) data[0];
 8002936:	f8bd 1008 	ldrh.w	r1, [sp, #8]
	*MAG_raw_data++ = (int16_t) data[1];
 800293a:	f8bd 200a 	ldrh.w	r2, [sp, #10]
	*MAG_raw_data = (int16_t) data[2];
 800293e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
	*MAG_raw_data++ = (int16_t) data[0];
 8002942:	8021      	strh	r1, [r4, #0]
	*MAG_raw_data++ = (int16_t) data[1];
 8002944:	8062      	strh	r2, [r4, #2]
	*MAG_raw_data = (int16_t) data[2];
 8002946:	80a3      	strh	r3, [r4, #4]
}
 8002948:	b005      	add	sp, #20
 800294a:	bd30      	pop	{r4, r5, pc}
 800294c:	0000      	movs	r0, r0
	...

08002950 <convMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI :
//Convert data in Gauss (float)
void convMAG(int16_t *MAG_raw_data, float *MAGConv)
{
 8002950:	b538      	push	{r3, r4, r5, lr}
 8002952:	4605      	mov	r5, r0
	*MAGConv++ = *MAG_raw_data++ / 6842.0; 			//in Gauss
 8002954:	f9b0 0000 	ldrsh.w	r0, [r0]
{
 8002958:	460c      	mov	r4, r1
	*MAGConv++ = *MAG_raw_data++ / 6842.0; 			//in Gauss
 800295a:	f7fd fda7 	bl	80004ac <__aeabi_i2d>
 800295e:	a310      	add	r3, pc, #64	; (adr r3, 80029a0 <convMAG+0x50>)
 8002960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002964:	f7fd ff32 	bl	80007cc <__aeabi_ddiv>
 8002968:	f7fe f818 	bl	800099c <__aeabi_d2f>
 800296c:	6020      	str	r0, [r4, #0]
	*MAGConv++ = *MAG_raw_data++ / 6842.0;
 800296e:	f9b5 0002 	ldrsh.w	r0, [r5, #2]
 8002972:	f7fd fd9b 	bl	80004ac <__aeabi_i2d>
 8002976:	a30a      	add	r3, pc, #40	; (adr r3, 80029a0 <convMAG+0x50>)
 8002978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800297c:	f7fd ff26 	bl	80007cc <__aeabi_ddiv>
 8002980:	f7fe f80c 	bl	800099c <__aeabi_d2f>
 8002984:	6060      	str	r0, [r4, #4]
	*MAGConv = *MAG_raw_data / 6842.0;
 8002986:	f9b5 0004 	ldrsh.w	r0, [r5, #4]
 800298a:	f7fd fd8f 	bl	80004ac <__aeabi_i2d>
 800298e:	a304      	add	r3, pc, #16	; (adr r3, 80029a0 <convMAG+0x50>)
 8002990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002994:	f7fd ff1a 	bl	80007cc <__aeabi_ddiv>
 8002998:	f7fe f800 	bl	800099c <__aeabi_d2f>
 800299c:	60a0      	str	r0, [r4, #8]
 800299e:	bd38      	pop	{r3, r4, r5, pc}
 80029a0:	00000000 	.word	0x00000000
 80029a4:	40baba00 	.word	0x40baba00

080029a8 <sensorsInitialization>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Initialization of the sensors, report error if any
unsigned int sensorsInitialization(param *Bmp2, param *Bmp3)
{
 80029a8:	b570      	push	{r4, r5, r6, lr}
	unsigned int err = 0;
	if(initIMU(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= 1 << 0;}
 80029aa:	4a36      	ldr	r2, [pc, #216]	; (8002a84 <sensorsInitialization+0xdc>)
{
 80029ac:	4606      	mov	r6, r0
 80029ae:	460d      	mov	r5, r1
	if(initIMU(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= 1 << 0;}
 80029b0:	4835      	ldr	r0, [pc, #212]	; (8002a88 <sensorsInitialization+0xe0>)
 80029b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029b6:	f7ff fe59 	bl	800266c <initIMU>
	if(initIMU(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= 1 << 1;}
 80029ba:	4a34      	ldr	r2, [pc, #208]	; (8002a8c <sensorsInitialization+0xe4>)
	if(initIMU(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= 1 << 0;}
 80029bc:	f110 34ff 	adds.w	r4, r0, #4294967295
	if(initIMU(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= 1 << 1;}
 80029c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029c4:	4830      	ldr	r0, [pc, #192]	; (8002a88 <sensorsInitialization+0xe0>)
	if(initIMU(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= 1 << 0;}
 80029c6:	bf18      	it	ne
 80029c8:	2401      	movne	r4, #1
	if(initIMU(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= 1 << 1;}
 80029ca:	f7ff fe4f 	bl	800266c <initIMU>
	if(initBMP(NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= 1 << 2;}
 80029ce:	4a2d      	ldr	r2, [pc, #180]	; (8002a84 <sensorsInitialization+0xdc>)
	if(initIMU(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= 1 << 1;}
 80029d0:	2801      	cmp	r0, #1
	if(initBMP(NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= 1 << 2;}
 80029d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029d6:	482c      	ldr	r0, [pc, #176]	; (8002a88 <sensorsInitialization+0xe0>)
	if(initIMU(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= 1 << 1;}
 80029d8:	bf18      	it	ne
 80029da:	f044 0402 	orrne.w	r4, r4, #2
	if(initBMP(NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= 1 << 2;}
 80029de:	f7ff fcc1 	bl	8002364 <initBMP>
	if(initBMP(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= 1 << 3;}
 80029e2:	4a2a      	ldr	r2, [pc, #168]	; (8002a8c <sensorsInitialization+0xe4>)
	if(initBMP(NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= 1 << 2;}
 80029e4:	2801      	cmp	r0, #1
	if(initBMP(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= 1 << 3;}
 80029e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80029ea:	4829      	ldr	r0, [pc, #164]	; (8002a90 <sensorsInitialization+0xe8>)
	if(initBMP(NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= 1 << 2;}
 80029ec:	bf18      	it	ne
 80029ee:	f044 0404 	orrne.w	r4, r4, #4
	if(initBMP(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= 1 << 3;}
 80029f2:	f7ff fcb7 	bl	8002364 <initBMP>
 80029f6:	2801      	cmp	r0, #1
	if(initMAG(NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2) != 1){err |= 1 << 4;}
 80029f8:	4a22      	ldr	r2, [pc, #136]	; (8002a84 <sensorsInitialization+0xdc>)
 80029fa:	4823      	ldr	r0, [pc, #140]	; (8002a88 <sensorsInitialization+0xe0>)
 80029fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
	if(initBMP(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= 1 << 3;}
 8002a00:	d01c      	beq.n	8002a3c <sensorsInitialization+0x94>
	if(initMAG(NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2) != 1){err |= 1 << 4;}
 8002a02:	f7ff ff43 	bl	800288c <initMAG>
 8002a06:	2801      	cmp	r0, #1
	if(initBMP(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= 1 << 3;}
 8002a08:	f044 0408 	orr.w	r4, r4, #8
	if(initMAG(NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2) != 1){err |= 1 << 4;}
 8002a0c:	d02b      	beq.n	8002a66 <sensorsInitialization+0xbe>

	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 8002a0e:	4630      	mov	r0, r6
 8002a10:	4b1c      	ldr	r3, [pc, #112]	; (8002a84 <sensorsInitialization+0xdc>)
 8002a12:	491d      	ldr	r1, [pc, #116]	; (8002a88 <sensorsInitialization+0xe0>)
 8002a14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a18:	f7ff fc4c 	bl	80022b4 <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 8002a1c:	4628      	mov	r0, r5
 8002a1e:	4b1b      	ldr	r3, [pc, #108]	; (8002a8c <sensorsInitialization+0xe4>)
 8002a20:	491b      	ldr	r1, [pc, #108]	; (8002a90 <sensorsInitialization+0xe8>)
 8002a22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	if(initMAG(NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2) != 1){err |= 1 << 4;}
 8002a26:	f044 0410 	orr.w	r4, r4, #16
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 8002a2a:	f7ff fc43 	bl	80022b4 <readParamBmp>

	if(err != 0){HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);}
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2108      	movs	r1, #8
 8002a32:	4817      	ldr	r0, [pc, #92]	; (8002a90 <sensorsInitialization+0xe8>)
 8002a34:	f7fe fd0e 	bl	8001454 <HAL_GPIO_WritePin>
	return err;
}
 8002a38:	4620      	mov	r0, r4
 8002a3a:	bd70      	pop	{r4, r5, r6, pc}
	if(initMAG(NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2) != 1){err |= 1 << 4;}
 8002a3c:	f7ff ff26 	bl	800288c <initMAG>
 8002a40:	2801      	cmp	r0, #1
 8002a42:	d1e4      	bne.n	8002a0e <sensorsInitialization+0x66>
	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 8002a44:	4630      	mov	r0, r6
 8002a46:	4b0f      	ldr	r3, [pc, #60]	; (8002a84 <sensorsInitialization+0xdc>)
 8002a48:	490f      	ldr	r1, [pc, #60]	; (8002a88 <sensorsInitialization+0xe0>)
 8002a4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a4e:	f7ff fc31 	bl	80022b4 <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 8002a52:	4628      	mov	r0, r5
 8002a54:	4b0d      	ldr	r3, [pc, #52]	; (8002a8c <sensorsInitialization+0xe4>)
 8002a56:	490e      	ldr	r1, [pc, #56]	; (8002a90 <sensorsInitialization+0xe8>)
 8002a58:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a5c:	f7ff fc2a 	bl	80022b4 <readParamBmp>
	if(err != 0){HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);}
 8002a60:	2c00      	cmp	r4, #0
 8002a62:	d0e9      	beq.n	8002a38 <sensorsInitialization+0x90>
 8002a64:	e7e3      	b.n	8002a2e <sensorsInitialization+0x86>
	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 8002a66:	4630      	mov	r0, r6
 8002a68:	4b06      	ldr	r3, [pc, #24]	; (8002a84 <sensorsInitialization+0xdc>)
 8002a6a:	4907      	ldr	r1, [pc, #28]	; (8002a88 <sensorsInitialization+0xe0>)
 8002a6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a70:	f7ff fc20 	bl	80022b4 <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 8002a74:	4628      	mov	r0, r5
 8002a76:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <sensorsInitialization+0xe4>)
 8002a78:	4905      	ldr	r1, [pc, #20]	; (8002a90 <sensorsInitialization+0xe8>)
 8002a7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a7e:	f7ff fc19 	bl	80022b4 <readParamBmp>
 8002a82:	e7d4      	b.n	8002a2e <sensorsInitialization+0x86>
 8002a84:	2000002c 	.word	0x2000002c
 8002a88:	40020000 	.word	0x40020000
 8002a8c:	20000120 	.word	0x20000120
 8002a90:	40020800 	.word	0x40020800

08002a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a96:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a98:	a807      	add	r0, sp, #28
 8002a9a:	2234      	movs	r2, #52	; 0x34
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	f000 fc8b 	bl	80033b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002aa2:	2400      	movs	r4, #0

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aa4:	4b1e      	ldr	r3, [pc, #120]	; (8002b20 <SystemClock_Config+0x8c>)
 8002aa6:	9400      	str	r4, [sp, #0]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002aa8:	9403      	str	r4, [sp, #12]
 8002aaa:	9402      	str	r4, [sp, #8]
 8002aac:	9404      	str	r4, [sp, #16]
 8002aae:	9405      	str	r4, [sp, #20]
 8002ab0:	9406      	str	r4, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ab2:	6c19      	ldr	r1, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002ab4:	4a1b      	ldr	r2, [pc, #108]	; (8002b24 <SystemClock_Config+0x90>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ab6:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002aba:	6419      	str	r1, [r3, #64]	; 0x40
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac2:	9300      	str	r3, [sp, #0]
 8002ac4:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002ac6:	9401      	str	r4, [sp, #4]
 8002ac8:	6813      	ldr	r3, [r2, #0]
 8002aca:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002ace:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ad2:	6013      	str	r3, [r2, #0]
 8002ad4:	6813      	ldr	r3, [r2, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ad6:	940e      	str	r4, [sp, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002ad8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002adc:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ade:	2301      	movs	r3, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ae0:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002ae2:	2108      	movs	r1, #8
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002ae4:	2248      	movs	r2, #72	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ae6:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 3;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ae8:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002aea:	2303      	movs	r3, #3
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002aec:	2610      	movs	r6, #16
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002aee:	910f      	str	r1, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002af0:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002af2:	9312      	str	r3, [sp, #72]	; 0x48
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002af4:	9f01      	ldr	r7, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002af6:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002af8:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002afa:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002afc:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002afe:	960b      	str	r6, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b00:	f7fe fe66 	bl	80017d0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b04:	220f      	movs	r2, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002b0a:	a802      	add	r0, sp, #8
 8002b0c:	4629      	mov	r1, r5
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b0e:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b10:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b12:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b14:	9202      	str	r2, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b16:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002b18:	f7fe fd58 	bl	80015cc <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8002b1c:	b015      	add	sp, #84	; 0x54
 8002b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b20:	40023800 	.word	0x40023800
 8002b24:	40007000 	.word	0x40007000

08002b28 <main>:
{
 8002b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b2c:	b0bb      	sub	sp, #236	; 0xec
	int32_t BMP2_comp[2] = {0}, BMP3_comp[2] = {0}; 			//temp-pressure
 8002b2e:	ae0d      	add	r6, sp, #52	; 0x34
 8002b30:	ad0f      	add	r5, sp, #60	; 0x3c
	int16_t IMU2_raw[7] = {0}, IMU3_raw[7] = {0}; 				//acc_temp_gyro
 8002b32:	f04f 0800 	mov.w	r8, #0
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b36:	f10d 0b98 	add.w	fp, sp, #152	; 0x98
	int16_t IMU2_raw[7] = {0}, IMU3_raw[7] = {0}; 				//acc_temp_gyro
 8002b3a:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
 8002b3e:	f8cd 8060 	str.w	r8, [sp, #96]	; 0x60
 8002b42:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8002b46:	f8ad 806c 	strh.w	r8, [sp, #108]	; 0x6c
 8002b4a:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
	int32_t BMP2_comp[2] = {0}, BMP3_comp[2] = {0}; 			//temp-pressure
 8002b4e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 8002b52:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
	int16_t MAG_raw[3] = {0};									//X-Y-Z
 8002b56:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
	float IMU2_conv[7] = {0.0}, IMU3_conv[7] = {0.0}; 			//acc_temp_gyro
 8002b5a:	f8cd 80b0 	str.w	r8, [sp, #176]	; 0xb0
 8002b5e:	f8cd 80cc 	str.w	r8, [sp, #204]	; 0xcc
	float BMP2_conv[2] = {0.0}, BMP3_conv[2] = {0.0};			//temp-pressure
 8002b62:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8002b66:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
	int16_t IMU2_raw[7] = {0}, IMU3_raw[7] = {0}; 				//acc_temp_gyro
 8002b6a:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8002b6e:	f8cd 8078 	str.w	r8, [sp, #120]	; 0x78
 8002b72:	f8ad 807c 	strh.w	r8, [sp, #124]	; 0x7c
	int32_t BMP2_comp[2] = {0}, BMP3_comp[2] = {0}; 			//temp-pressure
 8002b76:	f8c6 8004 	str.w	r8, [r6, #4]
 8002b7a:	f8c5 8004 	str.w	r8, [r5, #4]
	int16_t MAG_raw[3] = {0};									//X-Y-Z
 8002b7e:	f8ad 8030 	strh.w	r8, [sp, #48]	; 0x30
	float IMU2_conv[7] = {0.0}, IMU3_conv[7] = {0.0}; 			//acc_temp_gyro
 8002b82:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
 8002b86:	f8cd 80b8 	str.w	r8, [sp, #184]	; 0xb8
 8002b8a:	f8cd 80bc 	str.w	r8, [sp, #188]	; 0xbc
 8002b8e:	f8cd 80c0 	str.w	r8, [sp, #192]	; 0xc0
 8002b92:	f8cd 80c4 	str.w	r8, [sp, #196]	; 0xc4
 8002b96:	f8cd 80c8 	str.w	r8, [sp, #200]	; 0xc8
 8002b9a:	f8cd 80d0 	str.w	r8, [sp, #208]	; 0xd0
 8002b9e:	f8cd 80d4 	str.w	r8, [sp, #212]	; 0xd4
 8002ba2:	f8cd 80d8 	str.w	r8, [sp, #216]	; 0xd8
 8002ba6:	f8cd 80dc 	str.w	r8, [sp, #220]	; 0xdc
 8002baa:	f8cd 80e0 	str.w	r8, [sp, #224]	; 0xe0
 8002bae:	f8cd 80e4 	str.w	r8, [sp, #228]	; 0xe4
	float BMP2_conv[2] = {0.0}, BMP3_conv[2] = {0.0};			//temp-pressure
 8002bb2:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 8002bb6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
	float MAG_conv[3] = {0.0};									//X-Y-Z
 8002bba:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8002bbe:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
 8002bc2:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
  HAL_Init();
 8002bc6:	f7fe f935 	bl	8000e34 <HAL_Init>
  SystemClock_Config();
 8002bca:	f7ff ff63 	bl	8002a94 <SystemClock_Config>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bce:	4bd2      	ldr	r3, [pc, #840]	; (8002f18 <main+0x3f0>)
 8002bd0:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd4:	f8cd 8098 	str.w	r8, [sp, #152]	; 0x98
 8002bd8:	f8cb 8004 	str.w	r8, [fp, #4]
 8002bdc:	f8cb 8008 	str.w	r8, [fp, #8]
 8002be0:	f8cb 800c 	str.w	r8, [fp, #12]
 8002be4:	f8cb 8010 	str.w	r8, [fp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002be8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, GPIO_PIN_SET);
 8002bea:	48cc      	ldr	r0, [pc, #816]	; (8002f1c <main+0x3f4>)
  hspi2.Instance = SPI2;
 8002bec:	4fcc      	ldr	r7, [pc, #816]	; (8002f20 <main+0x3f8>)
  hadc1.Instance = ADC1;
 8002bee:	4ccd      	ldr	r4, [pc, #820]	; (8002f24 <main+0x3fc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bf0:	f042 0204 	orr.w	r2, r2, #4
 8002bf4:	631a      	str	r2, [r3, #48]	; 0x30
 8002bf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bf8:	f002 0204 	and.w	r2, r2, #4
 8002bfc:	9208      	str	r2, [sp, #32]
 8002bfe:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c00:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8002c04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c06:	f042 0201 	orr.w	r2, r2, #1
 8002c0a:	631a      	str	r2, [r3, #48]	; 0x30
 8002c0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c0e:	f002 0201 	and.w	r2, r2, #1
 8002c12:	9209      	str	r2, [sp, #36]	; 0x24
 8002c14:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c16:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8002c1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c1c:	f042 0202 	orr.w	r2, r2, #2
 8002c20:	631a      	str	r2, [r3, #48]	; 0x30
 8002c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c24:	f003 0302 	and.w	r3, r3, #2
 8002c28:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, GPIO_PIN_SET);
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, GPIO_PIN_SET);
 8002c32:	f7fe fc0f 	bl	8001454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|UMBIL2_Pin|UMBIL3_Pin, GPIO_PIN_RESET);
 8002c36:	4642      	mov	r2, r8
 8002c38:	213c      	movs	r1, #60	; 0x3c
 8002c3a:	48b8      	ldr	r0, [pc, #736]	; (8002f1c <main+0x3f4>)
 8002c3c:	f7fe fc0a 	bl	8001454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TELEM_Pin|UMBIL1_Pin, GPIO_PIN_RESET);
 8002c40:	4642      	mov	r2, r8
 8002c42:	2114      	movs	r1, #20
 8002c44:	48b8      	ldr	r0, [pc, #736]	; (8002f28 <main+0x400>)
 8002c46:	f7fe fc05 	bl	8001454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f44f 411e 	mov.w	r1, #40448	; 0x9e00
 8002c50:	48b5      	ldr	r0, [pc, #724]	; (8002f28 <main+0x400>)
 8002c52:	f7fe fbff 	bl	8001454 <HAL_GPIO_WritePin>
                          |NSS_IMU3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EJEC_STM_GPIO_Port, EJEC_STM_Pin, GPIO_PIN_RESET);
 8002c56:	4642      	mov	r2, r8
 8002c58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c5c:	48b3      	ldr	r0, [pc, #716]	; (8002f2c <main+0x404>)
 8002c5e:	f7fe fbf9 	bl	8001454 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_BMP3_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = NSS_BMP3_Pin|LED1_Pin|LED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c62:	f04f 0901 	mov.w	r9, #1
  GPIO_InitStruct.Pin = NSS_BMP3_Pin|LED1_Pin|LED2_Pin;
 8002c66:	f242 030c 	movw	r3, #8204	; 0x200c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c6a:	4659      	mov	r1, fp
 8002c6c:	48ab      	ldr	r0, [pc, #684]	; (8002f1c <main+0x3f4>)
  GPIO_InitStruct.Pin = NSS_BMP3_Pin|LED1_Pin|LED2_Pin;
 8002c6e:	9326      	str	r3, [sp, #152]	; 0x98

  /*Configure GPIO pin : TELEM_Pin */
  GPIO_InitStruct.Pin = TELEM_Pin;
 8002c70:	f04f 0a04 	mov.w	sl, #4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c74:	f8cd 80a0 	str.w	r8, [sp, #160]	; 0xa0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c78:	f8cd 80a4 	str.w	r8, [sp, #164]	; 0xa4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c7c:	f8cd 909c 	str.w	r9, [sp, #156]	; 0x9c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c80:	f7fe fae0 	bl	8001244 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(TELEM_GPIO_Port, &GPIO_InitStruct);
 8002c84:	4659      	mov	r1, fp
 8002c86:	48a8      	ldr	r0, [pc, #672]	; (8002f28 <main+0x400>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c88:	f8cd 909c 	str.w	r9, [sp, #156]	; 0x9c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8c:	f8cd 80a0 	str.w	r8, [sp, #160]	; 0xa0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c90:	f8cd 80a4 	str.w	r8, [sp, #164]	; 0xa4
  GPIO_InitStruct.Pin = TELEM_Pin;
 8002c94:	f8cd a098 	str.w	sl, [sp, #152]	; 0x98
  HAL_GPIO_Init(TELEM_GPIO_Port, &GPIO_InitStruct);
 8002c98:	f7fe fad4 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pins : UMBIL1_Pin NSS_BMP2_Pin NSS_MAG_Pin NSS_IMU2_Pin 
                           NSS_GPS_Pin NSS_IMU3_Pin */
  GPIO_InitStruct.Pin = UMBIL1_Pin|NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin 
 8002c9c:	f649 6310 	movw	r3, #40464	; 0x9e10
                          |NSS_GPS_Pin|NSS_IMU3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca0:	4659      	mov	r1, fp
 8002ca2:	48a1      	ldr	r0, [pc, #644]	; (8002f28 <main+0x400>)
  GPIO_InitStruct.Pin = UMBIL1_Pin|NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin 
 8002ca4:	9326      	str	r3, [sp, #152]	; 0x98
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ca6:	2302      	movs	r3, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ca8:	f8cd 909c 	str.w	r9, [sp, #156]	; 0x9c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cac:	f8cd 80a0 	str.w	r8, [sp, #160]	; 0xa0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cb0:	9329      	str	r3, [sp, #164]	; 0xa4
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb2:	f7fe fac7 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pins : UMBIL2_Pin UMBIL3_Pin */
  GPIO_InitStruct.Pin = UMBIL2_Pin|UMBIL3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cb6:	2202      	movs	r2, #2
  GPIO_InitStruct.Pin = UMBIL2_Pin|UMBIL3_Pin;
 8002cb8:	2330      	movs	r3, #48	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cba:	4659      	mov	r1, fp
 8002cbc:	4897      	ldr	r0, [pc, #604]	; (8002f1c <main+0x3f4>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cbe:	9229      	str	r2, [sp, #164]	; 0xa4
  GPIO_InitStruct.Pin = UMBIL2_Pin|UMBIL3_Pin;
 8002cc0:	9326      	str	r3, [sp, #152]	; 0x98
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cc2:	f8cd 909c 	str.w	r9, [sp, #156]	; 0x9c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc6:	f8cd 80a0 	str.w	r8, [sp, #160]	; 0xa0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cca:	f7fe fabb 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT2_Pin */
  GPIO_InitStruct.Pin = BOOT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BOOT2_GPIO_Port, &GPIO_InitStruct);
 8002cce:	4659      	mov	r1, fp
 8002cd0:	4896      	ldr	r0, [pc, #600]	; (8002f2c <main+0x404>)
  GPIO_InitStruct.Pin = BOOT2_Pin;
 8002cd2:	f8cd a098 	str.w	sl, [sp, #152]	; 0x98
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cd6:	f8cd 809c 	str.w	r8, [sp, #156]	; 0x9c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cda:	f8cd 80a0 	str.w	r8, [sp, #160]	; 0xa0
  HAL_GPIO_Init(BOOT2_GPIO_Port, &GPIO_InitStruct);
 8002cde:	f7fe fab1 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pin : EJEC_STM_Pin */
  GPIO_InitStruct.Pin = EJEC_STM_Pin;
 8002ce2:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(EJEC_STM_GPIO_Port, &GPIO_InitStruct);
 8002ce6:	4659      	mov	r1, fp
 8002ce8:	4890      	ldr	r0, [pc, #576]	; (8002f2c <main+0x404>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cea:	f8cd 909c 	str.w	r9, [sp, #156]	; 0x9c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cee:	f8cd 80a0 	str.w	r8, [sp, #160]	; 0xa0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf2:	f8cd 80a4 	str.w	r8, [sp, #164]	; 0xa4
  GPIO_InitStruct.Pin = EJEC_STM_Pin;
 8002cf6:	9326      	str	r3, [sp, #152]	; 0x98
  HAL_GPIO_Init(EJEC_STM_GPIO_Port, &GPIO_InitStruct);
 8002cf8:	f7fe faa4 	bl	8001244 <HAL_GPIO_Init>
  hspi2.Instance = SPI2;
 8002cfc:	4b8c      	ldr	r3, [pc, #560]	; (8002f30 <main+0x408>)
 8002cfe:	603b      	str	r3, [r7, #0]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002d00:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi2.Init.CRCPolynomial = 10;
 8002d04:	230a      	movs	r3, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002d06:	f04f 0a10 	mov.w	sl, #16
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002d0a:	f44f 7282 	mov.w	r2, #260	; 0x104
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002d0e:	4638      	mov	r0, r7
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002d10:	f8c7 8008 	str.w	r8, [r7, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d14:	f8c7 800c 	str.w	r8, [r7, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d18:	f8c7 8010 	str.w	r8, [r7, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d1c:	f8c7 8014 	str.w	r8, [r7, #20]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d20:	f8c7 8020 	str.w	r8, [r7, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d24:	f8c7 8024 	str.w	r8, [r7, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d28:	f8c7 8028 	str.w	r8, [r7, #40]	; 0x28
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002d2c:	607a      	str	r2, [r7, #4]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002d2e:	61b9      	str	r1, [r7, #24]
 8002d30:	9107      	str	r1, [sp, #28]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002d32:	f8c7 a01c 	str.w	sl, [r7, #28]
  hspi2.Init.CRCPolynomial = 10;
 8002d36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d38:	9306      	str	r3, [sp, #24]
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002d3a:	f7ff f8b7 	bl	8001eac <HAL_SPI_Init>
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002d3e:	4b7d      	ldr	r3, [pc, #500]	; (8002f34 <main+0x40c>)
  hspi3.Instance = SPI3;
 8002d40:	4a7d      	ldr	r2, [pc, #500]	; (8002f38 <main+0x410>)
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002d42:	f8c3 8008 	str.w	r8, [r3, #8]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002d46:	f44f 7182 	mov.w	r1, #260	; 0x104
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002d4a:	4618      	mov	r0, r3
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002d4c:	6059      	str	r1, [r3, #4]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002d4e:	9907      	ldr	r1, [sp, #28]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d50:	f8c3 800c 	str.w	r8, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d54:	f8c3 8010 	str.w	r8, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d58:	f8c3 8014 	str.w	r8, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002d5c:	6199      	str	r1, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002d5e:	f8c3 a01c 	str.w	sl, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d62:	f8c3 8020 	str.w	r8, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d66:	f8c3 8024 	str.w	r8, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d6a:	f8c3 8028 	str.w	r8, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002d6e:	9b06      	ldr	r3, [sp, #24]
 8002d70:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi3.Instance = SPI3;
 8002d72:	6002      	str	r2, [r0, #0]
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002d74:	f7ff f89a 	bl	8001eac <HAL_SPI_Init>
  hi2c1.Instance = I2C1;
 8002d78:	4b70      	ldr	r3, [pc, #448]	; (8002f3c <main+0x414>)
 8002d7a:	f8df e1d4 	ldr.w	lr, [pc, #468]	; 8002f50 <main+0x428>
  hi2c1.Init.ClockSpeed = 100000;
 8002d7e:	4970      	ldr	r1, [pc, #448]	; (8002f40 <main+0x418>)
  hi2c1.Instance = I2C1;
 8002d80:	f8c3 e000 	str.w	lr, [r3]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d84:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d88:	4618      	mov	r0, r3
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.ClockSpeed = 100000;
 8002d8c:	6059      	str	r1, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002d8e:	f8c3 8008 	str.w	r8, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002d92:	f8c3 800c 	str.w	r8, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d96:	f8c3 8014 	str.w	r8, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002d9a:	f8c3 8018 	str.w	r8, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d9e:	f8c3 801c 	str.w	r8, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002da2:	f8c3 8020 	str.w	r8, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002da6:	f7fe fb59 	bl	800145c <HAL_I2C_Init>
  hadc1.Instance = ADC1;
 8002daa:	4b66      	ldr	r3, [pc, #408]	; (8002f44 <main+0x41c>)
  hadc2.Instance = ADC2;
 8002dac:	f8df a1a4 	ldr.w	sl, [pc, #420]	; 8002f54 <main+0x42c>
  hadc1.Instance = ADC1;
 8002db0:	6023      	str	r3, [r4, #0]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002db2:	4620      	mov	r0, r4
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002db4:	4b64      	ldr	r3, [pc, #400]	; (8002f48 <main+0x420>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002db6:	f8c4 8004 	str.w	r8, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002dba:	f8c4 8008 	str.w	r8, [r4, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002dbe:	f8c4 8010 	str.w	r8, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002dc2:	f884 8018 	strb.w	r8, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002dc6:	f884 8020 	strb.w	r8, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002dca:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002dce:	f8c4 800c 	str.w	r8, [r4, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002dd2:	f8c4 901c 	str.w	r9, [r4, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002dd6:	f884 8030 	strb.w	r8, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002dda:	f8c4 9014 	str.w	r9, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002dde:	62a3      	str	r3, [r4, #40]	; 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 8002de0:	f8cd 8098 	str.w	r8, [sp, #152]	; 0x98
 8002de4:	f8cb 8004 	str.w	r8, [fp, #4]
 8002de8:	f8cb 8008 	str.w	r8, [fp, #8]
 8002dec:	f8cb 800c 	str.w	r8, [fp, #12]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002df0:	f7fe f85e 	bl	8000eb0 <HAL_ADC_Init>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002df4:	4659      	mov	r1, fp
  sConfig.Channel = ADC_CHANNEL_9;
 8002df6:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002df8:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 8002dfa:	f8cd 909c 	str.w	r9, [sp, #156]	; 0x9c
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002dfe:	f8cd 80a0 	str.w	r8, [sp, #160]	; 0xa0
  sConfig.Channel = ADC_CHANNEL_9;
 8002e02:	9326      	str	r3, [sp, #152]	; 0x98
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e04:	f7fe f904 	bl	8001010 <HAL_ADC_ConfigChannel>
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e08:	4a4f      	ldr	r2, [pc, #316]	; (8002f48 <main+0x420>)
  hadc2.Instance = ADC2;
 8002e0a:	4b50      	ldr	r3, [pc, #320]	; (8002f4c <main+0x424>)
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e0c:	f8ca 2028 	str.w	r2, [sl, #40]	; 0x28
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002e10:	4650      	mov	r0, sl
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002e12:	f8ca 8004 	str.w	r8, [sl, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002e16:	f8ca 8008 	str.w	r8, [sl, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8002e1a:	f8ca 8010 	str.w	r8, [sl, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002e1e:	f88a 8018 	strb.w	r8, [sl, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002e22:	f88a 8020 	strb.w	r8, [sl, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002e26:	f8ca 802c 	str.w	r8, [sl, #44]	; 0x2c
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e2a:	f8ca 800c 	str.w	r8, [sl, #12]
  hadc2.Init.NbrOfConversion = 1;
 8002e2e:	f8ca 901c 	str.w	r9, [sl, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8002e32:	f88a 8030 	strb.w	r8, [sl, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002e36:	f8ca 9014 	str.w	r9, [sl, #20]
  hadc2.Instance = ADC2;
 8002e3a:	f8ca 3000 	str.w	r3, [sl]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002e3e:	f8cd 8098 	str.w	r8, [sp, #152]	; 0x98
 8002e42:	f8cb 8004 	str.w	r8, [fp, #4]
 8002e46:	f8cb 8008 	str.w	r8, [fp, #8]
 8002e4a:	f8cb 800c 	str.w	r8, [fp, #12]
   err_msg = sensorsInitialization(&Bmp2, &Bmp3);
 8002e4e:	ac20      	add	r4, sp, #128	; 0x80
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002e50:	f7fe f82e 	bl	8000eb0 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_8;
 8002e54:	2308      	movs	r3, #8
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002e56:	4650      	mov	r0, sl
 8002e58:	4659      	mov	r1, fp
  sConfig.Rank = 1;
 8002e5a:	f8cd 909c 	str.w	r9, [sp, #156]	; 0x9c
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002e5e:	f8cd 80a0 	str.w	r8, [sp, #160]	; 0xa0
  sConfig.Channel = ADC_CHANNEL_8;
 8002e62:	9326      	str	r3, [sp, #152]	; 0x98
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002e64:	f7fe f8d4 	bl	8001010 <HAL_ADC_ConfigChannel>
   err_msg = sensorsInitialization(&Bmp2, &Bmp3);
 8002e68:	4659      	mov	r1, fp
 8002e6a:	4620      	mov	r0, r4
 8002e6c:	f7ff fd9c 	bl	80029a8 <sensorsInitialization>
	  readIMU(&IMU3_raw, NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);
 8002e70:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8002f34 <main+0x40c>
	  readIMU(&IMU2_raw, NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2);
 8002e74:	46b8      	mov	r8, r7
 8002e76:	f10d 0aa8 	add.w	sl, sp, #168	; 0xa8
 8002e7a:	4643      	mov	r3, r8
 8002e7c:	a818      	add	r0, sp, #96	; 0x60
 8002e7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e82:	4929      	ldr	r1, [pc, #164]	; (8002f28 <main+0x400>)
 8002e84:	f7ff fc74 	bl	8002770 <readIMU>
	  readIMU(&IMU3_raw, NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);
 8002e88:	464b      	mov	r3, r9
 8002e8a:	a81c      	add	r0, sp, #112	; 0x70
 8002e8c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002e90:	4925      	ldr	r1, [pc, #148]	; (8002f28 <main+0x400>)
 8002e92:	f7ff fc6d 	bl	8002770 <readIMU>
	  readBMPCal(Bmp2, BMP2_comp, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 8002e96:	ab24      	add	r3, sp, #144	; 0x90
 8002e98:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002e9c:	e88d 0003 	stmia.w	sp, {r0, r1}
 8002ea0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ea4:	4a20      	ldr	r2, [pc, #128]	; (8002f28 <main+0x400>)
 8002ea6:	9705      	str	r7, [sp, #20]
 8002ea8:	9203      	str	r2, [sp, #12]
 8002eaa:	9602      	str	r6, [sp, #8]
 8002eac:	9304      	str	r3, [sp, #16]
 8002eae:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002eb2:	f7ff fb93 	bl	80025dc <readBMPCal>
	  readBMPCal(Bmp3, BMP3_comp, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 8002eb6:	e89a 0003 	ldmia.w	sl, {r0, r1}
 8002eba:	4a1e      	ldr	r2, [pc, #120]	; (8002f34 <main+0x40c>)
 8002ebc:	9205      	str	r2, [sp, #20]
 8002ebe:	e88d 0003 	stmia.w	sp, {r0, r1}
 8002ec2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ec6:	4a15      	ldr	r2, [pc, #84]	; (8002f1c <main+0x3f4>)
 8002ec8:	9203      	str	r2, [sp, #12]
 8002eca:	9502      	str	r5, [sp, #8]
 8002ecc:	9304      	str	r3, [sp, #16]
 8002ece:	e89b 000f 	ldmia.w	fp, {r0, r1, r2, r3}
 8002ed2:	f7ff fb83 	bl	80025dc <readBMPCal>
	  HAL_GPIO_WritePin(UMBIL2_GPIO_Port,UMBIL2_Pin,GPIO_PIN_SET);
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	2110      	movs	r1, #16
 8002eda:	4810      	ldr	r0, [pc, #64]	; (8002f1c <main+0x3f4>)
 8002edc:	f7fe faba 	bl	8001454 <HAL_GPIO_WritePin>
	  readMAG(&MAG_raw, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
 8002ee0:	4643      	mov	r3, r8
 8002ee2:	a80b      	add	r0, sp, #44	; 0x2c
 8002ee4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ee8:	490f      	ldr	r1, [pc, #60]	; (8002f28 <main+0x400>)
 8002eea:	f7ff fd15 	bl	8002918 <readMAG>
	  HAL_GPIO_WritePin(UMBIL2_GPIO_Port,UMBIL2_Pin,GPIO_PIN_RESET);
 8002eee:	2200      	movs	r2, #0
 8002ef0:	2110      	movs	r1, #16
 8002ef2:	480a      	ldr	r0, [pc, #40]	; (8002f1c <main+0x3f4>)
 8002ef4:	f7fe faae 	bl	8001454 <HAL_GPIO_WritePin>
	  convIMU(&IMU2_raw, &IMU2_conv);
 8002ef8:	a92c      	add	r1, sp, #176	; 0xb0
 8002efa:	a818      	add	r0, sp, #96	; 0x60
 8002efc:	f7ff fc60 	bl	80027c0 <convIMU>
	  convIMU(&IMU3_raw, &IMU3_conv);
 8002f00:	a933      	add	r1, sp, #204	; 0xcc
 8002f02:	a81c      	add	r0, sp, #112	; 0x70
 8002f04:	f7ff fc5c 	bl	80027c0 <convIMU>
	  convBMP(&BMP2_comp, &BMP2_conv);
 8002f08:	a911      	add	r1, sp, #68	; 0x44
 8002f0a:	4630      	mov	r0, r6
 8002f0c:	f7ff fb92 	bl	8002634 <convBMP>
	  convBMP(&BMP3_comp, &BMP3_conv);
 8002f10:	a913      	add	r1, sp, #76	; 0x4c
 8002f12:	4628      	mov	r0, r5
 8002f14:	e020      	b.n	8002f58 <main+0x430>
 8002f16:	bf00      	nop
 8002f18:	40023800 	.word	0x40023800
 8002f1c:	40020800 	.word	0x40020800
 8002f20:	2000002c 	.word	0x2000002c
 8002f24:	20000178 	.word	0x20000178
 8002f28:	40020000 	.word	0x40020000
 8002f2c:	40020400 	.word	0x40020400
 8002f30:	40003800 	.word	0x40003800
 8002f34:	20000120 	.word	0x20000120
 8002f38:	40003c00 	.word	0x40003c00
 8002f3c:	200000cc 	.word	0x200000cc
 8002f40:	000186a0 	.word	0x000186a0
 8002f44:	40012000 	.word	0x40012000
 8002f48:	0f000001 	.word	0x0f000001
 8002f4c:	40012100 	.word	0x40012100
 8002f50:	40005400 	.word	0x40005400
 8002f54:	20000084 	.word	0x20000084
 8002f58:	f7ff fb6c 	bl	8002634 <convBMP>
	  HAL_GPIO_WritePin(UMBIL1_GPIO_Port,UMBIL1_Pin,GPIO_PIN_SET);
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	2110      	movs	r1, #16
 8002f60:	4807      	ldr	r0, [pc, #28]	; (8002f80 <main+0x458>)
 8002f62:	f7fe fa77 	bl	8001454 <HAL_GPIO_WritePin>
	  convMAG(&MAG_raw, &MAG_conv);
 8002f66:	a915      	add	r1, sp, #84	; 0x54
 8002f68:	a80b      	add	r0, sp, #44	; 0x2c
 8002f6a:	f7ff fcf1 	bl	8002950 <convMAG>
	  HAL_GPIO_WritePin(UMBIL1_GPIO_Port,UMBIL1_Pin,GPIO_PIN_RESET);
 8002f6e:	2200      	movs	r2, #0
 8002f70:	2110      	movs	r1, #16
 8002f72:	4803      	ldr	r0, [pc, #12]	; (8002f80 <main+0x458>)
 8002f74:	f7fe fa6e 	bl	8001454 <HAL_GPIO_WritePin>
	  HAL_Delay(1);
 8002f78:	2001      	movs	r0, #1
 8002f7a:	f7fd ff87 	bl	8000e8c <HAL_Delay>
 8002f7e:	e77c      	b.n	8002e7a <main+0x352>
 8002f80:	40020000 	.word	0x40020000

08002f84 <read8>:
	return test;
}

//Fct to read a byte at the corresponding register address (SPI)
void read8(uint8_t registerAdress, uint8_t *data, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 8002f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f88:	b082      	sub	sp, #8
	uint16_t Size = 2;
	uint8_t dataRead[2] = {0};
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 8002f8a:	ac02      	add	r4, sp, #8
	uint8_t dataRead[2] = {0};
 8002f8c:	2700      	movs	r7, #0
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 8002f8e:	f060 007f 	orn	r0, r0, #127	; 0x7f
{
 8002f92:	4615      	mov	r5, r2
	uint8_t dataRead[2] = {0};
 8002f94:	f8ad 7004 	strh.w	r7, [sp, #4]
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 8002f98:	f804 0d04 	strb.w	r0, [r4, #-4]!
{
 8002f9c:	4688      	mov	r8, r1
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 8002f9e:	463a      	mov	r2, r7
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	4628      	mov	r0, r5
{
 8002fa4:	461e      	mov	r6, r3
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 8002fa6:	f7fe fa55 	bl	8001454 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, &dataRead, Size, 10);
 8002faa:	4621      	mov	r1, r4
 8002fac:	230a      	movs	r3, #10
 8002fae:	9808      	ldr	r0, [sp, #32]
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	f7ff f877 	bl	80020a4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 8002fb6:	4631      	mov	r1, r6
 8002fb8:	4628      	mov	r0, r5
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f7fe fa4a 	bl	8001454 <HAL_GPIO_WritePin>
	*data = dataRead[1];
 8002fc0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002fc4:	f888 3000 	strb.w	r3, [r8]
}
 8002fc8:	b002      	add	sp, #8
 8002fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fce:	bf00      	nop

08002fd0 <write8>:
{
 8002fd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002fd4:	b085      	sub	sp, #20
	uint8_t dataWrite[2] = {0};
 8002fd6:	f04f 0800 	mov.w	r8, #0
{
 8002fda:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 8002fde:	4614      	mov	r4, r2
 8002fe0:	4607      	mov	r7, r0
 8002fe2:	460e      	mov	r6, r1
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 8002fe4:	4610      	mov	r0, r2
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	4642      	mov	r2, r8
{
 8002fea:	461d      	mov	r5, r3
	dataWrite[0] = registerAdress;
 8002fec:	f88d 700c 	strb.w	r7, [sp, #12]
	dataWrite[1] = command;
 8002ff0:	f88d 600d 	strb.w	r6, [sp, #13]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 8002ff4:	f7fe fa2e 	bl	8001454 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspiN, &dataWrite, Size, 10);
 8002ff8:	230a      	movs	r3, #10
 8002ffa:	a903      	add	r1, sp, #12
 8002ffc:	4648      	mov	r0, r9
 8002ffe:	2202      	movs	r2, #2
 8003000:	f7fe ff94 	bl	8001f2c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 8003004:	4629      	mov	r1, r5
 8003006:	4620      	mov	r0, r4
 8003008:	2201      	movs	r2, #1
 800300a:	f7fe fa23 	bl	8001454 <HAL_GPIO_WritePin>
	uint8_t dataRead = 0;
 800300e:	a904      	add	r1, sp, #16
	read8(registerAdress, &dataRead, GPIO_Port, Pin, hspiN);
 8003010:	f8cd 9000 	str.w	r9, [sp]
 8003014:	4638      	mov	r0, r7
	uint8_t dataRead = 0;
 8003016:	f801 8d05 	strb.w	r8, [r1, #-5]!
	read8(registerAdress, &dataRead, GPIO_Port, Pin, hspiN);
 800301a:	462b      	mov	r3, r5
 800301c:	4622      	mov	r2, r4
 800301e:	f7ff ffb1 	bl	8002f84 <read8>
	if(dataRead == command){test=1;}
 8003022:	f89d 000b 	ldrb.w	r0, [sp, #11]
}
 8003026:	1b80      	subs	r0, r0, r6
 8003028:	fab0 f080 	clz	r0, r0
 800302c:	0940      	lsrs	r0, r0, #5
 800302e:	b005      	add	sp, #20
 8003030:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003034 <read16N>:

//Fct to read 2*Number bytes and put them in N uint16_t form (SPI)
void read16N(uint8_t registerAdress, uint16_t *data, uint8_t Number, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 8003034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint16_t Size = 1 + 2*Number;
 8003038:	0056      	lsls	r6, r2, #1
{
 800303a:	af00      	add	r7, sp, #0
 800303c:	4615      	mov	r5, r2
	uint8_t dataRead[Size];
 800303e:	f106 0208 	add.w	r2, r6, #8
 8003042:	f022 0207 	bic.w	r2, r2, #7
 8003046:	ebad 0d02 	sub.w	sp, sp, r2
{
 800304a:	f8b7 a020 	ldrh.w	sl, [r7, #32]
	uint16_t Size = 1 + 2*Number;
 800304e:	3601      	adds	r6, #1
{
 8003050:	4699      	mov	r9, r3
 8003052:	4680      	mov	r8, r0
	memset(dataRead, 0, Size*sizeof(uint8_t)); //to initialize array at 0;
 8003054:	4632      	mov	r2, r6
{
 8003056:	460c      	mov	r4, r1
	memset(dataRead, 0, Size*sizeof(uint8_t)); //to initialize array at 0;
 8003058:	4668      	mov	r0, sp
 800305a:	2100      	movs	r1, #0
 800305c:	f000 f9ac 	bl	80033b8 <memset>
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 8003060:	f068 087f 	orn	r8, r8, #127	; 0x7f
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 8003064:	4651      	mov	r1, sl
 8003066:	4648      	mov	r0, r9
 8003068:	2200      	movs	r2, #0
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 800306a:	f88d 8000 	strb.w	r8, [sp]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800306e:	f7fe f9f1 	bl	8001454 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, &dataRead, Size, 10);
 8003072:	4632      	mov	r2, r6
 8003074:	4669      	mov	r1, sp
 8003076:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003078:	230a      	movs	r3, #10
 800307a:	f7ff f813 	bl	80020a4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800307e:	4651      	mov	r1, sl
 8003080:	4648      	mov	r0, r9
 8003082:	2201      	movs	r2, #1
 8003084:	f7fe f9e6 	bl	8001454 <HAL_GPIO_WritePin>

	uint32_t i = 0;
	for(i=0;i<Number;i++){
 8003088:	b165      	cbz	r5, 80030a4 <read16N+0x70>
 800308a:	1ea1      	subs	r1, r4, #2
 800308c:	4668      	mov	r0, sp
 800308e:	2200      	movs	r2, #0
		*data++ = dataRead[1+2*i]<<8 | dataRead[2+2*i];
 8003090:	7844      	ldrb	r4, [r0, #1]
 8003092:	f810 3f02 	ldrb.w	r3, [r0, #2]!
 8003096:	3201      	adds	r2, #1
 8003098:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
	for(i=0;i<Number;i++){
 800309c:	42aa      	cmp	r2, r5
		*data++ = dataRead[1+2*i]<<8 | dataRead[2+2*i];
 800309e:	f821 3f02 	strh.w	r3, [r1, #2]!
	for(i=0;i<Number;i++){
 80030a2:	d1f5      	bne.n	8003090 <read16N+0x5c>
	}
}
 80030a4:	46bd      	mov	sp, r7
 80030a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030aa:	bf00      	nop

080030ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030ac:	b500      	push	{lr}
 80030ae:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b0:	4b0d      	ldr	r3, [pc, #52]	; (80030e8 <HAL_MspInit+0x3c>)
 80030b2:	2100      	movs	r1, #0
 80030b4:	9100      	str	r1, [sp, #0]
 80030b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030bc:	645a      	str	r2, [r3, #68]	; 0x44
 80030be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030c0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80030c4:	9200      	str	r2, [sp, #0]
 80030c6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030c8:	9101      	str	r1, [sp, #4]
 80030ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030cc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80030d0:	641a      	str	r2, [r3, #64]	; 0x40
 80030d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030d8:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80030da:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 80030dc:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80030de:	f7fe f84f 	bl	8001180 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030e2:	b003      	add	sp, #12
 80030e4:	f85d fb04 	ldr.w	pc, [sp], #4
 80030e8:	40023800 	.word	0x40023800

080030ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030ec:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80030ee:	6802      	ldr	r2, [r0, #0]
 80030f0:	4925      	ldr	r1, [pc, #148]	; (8003188 <HAL_ADC_MspInit+0x9c>)
{
 80030f2:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030f4:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 80030f6:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030f8:	9306      	str	r3, [sp, #24]
 80030fa:	9305      	str	r3, [sp, #20]
 80030fc:	9307      	str	r3, [sp, #28]
 80030fe:	9308      	str	r3, [sp, #32]
 8003100:	9309      	str	r3, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 8003102:	d022      	beq.n	800314a <HAL_ADC_MspInit+0x5e>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8003104:	4921      	ldr	r1, [pc, #132]	; (800318c <HAL_ADC_MspInit+0xa0>)
 8003106:	428a      	cmp	r2, r1
 8003108:	d001      	beq.n	800310e <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800310a:	b00a      	add	sp, #40	; 0x28
 800310c:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 800310e:	4a20      	ldr	r2, [pc, #128]	; (8003190 <HAL_ADC_MspInit+0xa4>)
 8003110:	9303      	str	r3, [sp, #12]
 8003112:	6c51      	ldr	r1, [r2, #68]	; 0x44
    HAL_GPIO_Init(VBAT2_GPIO_Port, &GPIO_InitStruct);
 8003114:	481f      	ldr	r0, [pc, #124]	; (8003194 <HAL_ADC_MspInit+0xa8>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003116:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800311a:	6451      	str	r1, [r2, #68]	; 0x44
 800311c:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800311e:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8003122:	9103      	str	r1, [sp, #12]
 8003124:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003126:	9304      	str	r3, [sp, #16]
 8003128:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800312a:	f043 0302 	orr.w	r3, r3, #2
 800312e:	6313      	str	r3, [r2, #48]	; 0x30
 8003130:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = VBAT2_Pin;
 8003138:	2201      	movs	r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800313a:	2303      	movs	r3, #3
    HAL_GPIO_Init(VBAT2_GPIO_Port, &GPIO_InitStruct);
 800313c:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800313e:	9c04      	ldr	r4, [sp, #16]
    GPIO_InitStruct.Pin = VBAT2_Pin;
 8003140:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003142:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(VBAT2_GPIO_Port, &GPIO_InitStruct);
 8003144:	f7fe f87e 	bl	8001244 <HAL_GPIO_Init>
}
 8003148:	e7df      	b.n	800310a <HAL_ADC_MspInit+0x1e>
    __HAL_RCC_ADC1_CLK_ENABLE();
 800314a:	4a11      	ldr	r2, [pc, #68]	; (8003190 <HAL_ADC_MspInit+0xa4>)
 800314c:	9301      	str	r3, [sp, #4]
 800314e:	6c51      	ldr	r1, [r2, #68]	; 0x44
    HAL_GPIO_Init(VBAT1_GPIO_Port, &GPIO_InitStruct);
 8003150:	4810      	ldr	r0, [pc, #64]	; (8003194 <HAL_ADC_MspInit+0xa8>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003152:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8003156:	6451      	str	r1, [r2, #68]	; 0x44
 8003158:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800315a:	f401 7180 	and.w	r1, r1, #256	; 0x100
 800315e:	9101      	str	r1, [sp, #4]
 8003160:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003162:	9302      	str	r3, [sp, #8]
 8003164:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003166:	f043 0302 	orr.w	r3, r3, #2
 800316a:	6313      	str	r3, [r2, #48]	; 0x30
 800316c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800316e:	f003 0302 	and.w	r3, r3, #2
 8003172:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = VBAT1_Pin;
 8003174:	2202      	movs	r2, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003176:	2303      	movs	r3, #3
    HAL_GPIO_Init(VBAT1_GPIO_Port, &GPIO_InitStruct);
 8003178:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800317a:	9c02      	ldr	r4, [sp, #8]
    GPIO_InitStruct.Pin = VBAT1_Pin;
 800317c:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800317e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(VBAT1_GPIO_Port, &GPIO_InitStruct);
 8003180:	f7fe f860 	bl	8001244 <HAL_GPIO_Init>
 8003184:	e7c1      	b.n	800310a <HAL_ADC_MspInit+0x1e>
 8003186:	bf00      	nop
 8003188:	40012000 	.word	0x40012000
 800318c:	40012100 	.word	0x40012100
 8003190:	40023800 	.word	0x40023800
 8003194:	40020400 	.word	0x40020400

08003198 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003198:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 800319a:	6802      	ldr	r2, [r0, #0]
 800319c:	4b18      	ldr	r3, [pc, #96]	; (8003200 <HAL_I2C_MspInit+0x68>)
{
 800319e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a0:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 80031a2:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a4:	9404      	str	r4, [sp, #16]
 80031a6:	9403      	str	r4, [sp, #12]
 80031a8:	9405      	str	r4, [sp, #20]
 80031aa:	9406      	str	r4, [sp, #24]
 80031ac:	9407      	str	r4, [sp, #28]
  if(hi2c->Instance==I2C1)
 80031ae:	d001      	beq.n	80031b4 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80031b0:	b009      	add	sp, #36	; 0x24
 80031b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031b4:	4d13      	ldr	r5, [pc, #76]	; (8003204 <HAL_I2C_MspInit+0x6c>)
 80031b6:	9401      	str	r4, [sp, #4]
 80031b8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ba:	4813      	ldr	r0, [pc, #76]	; (8003208 <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031bc:	f043 0302 	orr.w	r3, r3, #2
 80031c0:	632b      	str	r3, [r5, #48]	; 0x30
 80031c2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80031ca:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031cc:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80031ce:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031d0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80031d2:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031d4:	2712      	movs	r7, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031d6:	2601      	movs	r6, #1
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80031d8:	9307      	str	r3, [sp, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031da:	f8dd e004 	ldr.w	lr, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031de:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031e0:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031e2:	9206      	str	r2, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031e4:	f7fe f82e 	bl	8001244 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80031e8:	9402      	str	r4, [sp, #8]
 80031ea:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80031ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80031f0:	642b      	str	r3, [r5, #64]	; 0x40
 80031f2:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80031f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031f8:	9302      	str	r3, [sp, #8]
 80031fa:	9b02      	ldr	r3, [sp, #8]
}
 80031fc:	b009      	add	sp, #36	; 0x24
 80031fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003200:	40005400 	.word	0x40005400
 8003204:	40023800 	.word	0x40023800
 8003208:	40020400 	.word	0x40020400

0800320c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800320c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI2)
 800320e:	6802      	ldr	r2, [r0, #0]
 8003210:	4927      	ldr	r1, [pc, #156]	; (80032b0 <HAL_SPI_MspInit+0xa4>)
{
 8003212:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003214:	2300      	movs	r3, #0
  if(hspi->Instance==SPI2)
 8003216:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003218:	9306      	str	r3, [sp, #24]
 800321a:	9305      	str	r3, [sp, #20]
 800321c:	9307      	str	r3, [sp, #28]
 800321e:	9308      	str	r3, [sp, #32]
 8003220:	9309      	str	r3, [sp, #36]	; 0x24
  if(hspi->Instance==SPI2)
 8003222:	d027      	beq.n	8003274 <HAL_SPI_MspInit+0x68>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 8003224:	4923      	ldr	r1, [pc, #140]	; (80032b4 <HAL_SPI_MspInit+0xa8>)
 8003226:	428a      	cmp	r2, r1
 8003228:	d001      	beq.n	800322e <HAL_SPI_MspInit+0x22>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800322a:	b00a      	add	sp, #40	; 0x28
 800322c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 800322e:	4a22      	ldr	r2, [pc, #136]	; (80032b8 <HAL_SPI_MspInit+0xac>)
 8003230:	9303      	str	r3, [sp, #12]
 8003232:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003234:	4821      	ldr	r0, [pc, #132]	; (80032bc <HAL_SPI_MspInit+0xb0>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003236:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800323a:	6411      	str	r1, [r2, #64]	; 0x40
 800323c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800323e:	f401 4100 	and.w	r1, r1, #32768	; 0x8000
 8003242:	9103      	str	r1, [sp, #12]
 8003244:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003246:	9304      	str	r3, [sp, #16]
 8003248:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800324a:	f043 0302 	orr.w	r3, r3, #2
 800324e:	6313      	str	r3, [r2, #48]	; 0x30
 8003250:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	9304      	str	r3, [sp, #16]
 8003258:	9e04      	ldr	r6, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800325a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800325c:	2538      	movs	r5, #56	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800325e:	2402      	movs	r4, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003260:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003262:	2306      	movs	r3, #6
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003264:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003266:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003268:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800326a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800326c:	f7fd ffea 	bl	8001244 <HAL_GPIO_Init>
}
 8003270:	b00a      	add	sp, #40	; 0x28
 8003272:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003274:	4a10      	ldr	r2, [pc, #64]	; (80032b8 <HAL_SPI_MspInit+0xac>)
 8003276:	9301      	str	r3, [sp, #4]
 8003278:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800327a:	4810      	ldr	r0, [pc, #64]	; (80032bc <HAL_SPI_MspInit+0xb0>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800327c:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003280:	6411      	str	r1, [r2, #64]	; 0x40
 8003282:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003284:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8003288:	9101      	str	r1, [sp, #4]
 800328a:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800328c:	9302      	str	r3, [sp, #8]
 800328e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003290:	f043 0302 	orr.w	r3, r3, #2
 8003294:	6313      	str	r3, [r2, #48]	; 0x30
 8003296:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003298:	f003 0302 	and.w	r3, r3, #2
 800329c:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800329e:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80032a0:	f44f 4560 	mov.w	r5, #57344	; 0xe000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a4:	2402      	movs	r4, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032a6:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80032a8:	2305      	movs	r3, #5
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032aa:	9e02      	ldr	r6, [sp, #8]
 80032ac:	e7da      	b.n	8003264 <HAL_SPI_MspInit+0x58>
 80032ae:	bf00      	nop
 80032b0:	40003800 	.word	0x40003800
 80032b4:	40003c00 	.word	0x40003c00
 80032b8:	40023800 	.word	0x40023800
 80032bc:	40020400 	.word	0x40020400

080032c0 <SVC_Handler>:
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop

080032c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop

080032c8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032c8:	f7fd bdce 	b.w	8000e68 <HAL_IncTick>

080032cc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032cc:	4910      	ldr	r1, [pc, #64]	; (8003310 <SystemInit+0x44>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80032ce:	4b11      	ldr	r3, [pc, #68]	; (8003314 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80032d4:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 80032d8:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032da:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 80032de:	681a      	ldr	r2, [r3, #0]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80032e0:	4c0d      	ldr	r4, [pc, #52]	; (8003318 <SystemInit+0x4c>)
  RCC->CFGR = 0x00000000;
 80032e2:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80032e4:	f042 0201 	orr.w	r2, r2, #1
 80032e8:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80032ea:	6098      	str	r0, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80032f2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80032f6:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 80032f8:	605c      	str	r4, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80032fa:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032fc:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003300:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003304:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 8003306:	60d8      	str	r0, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003308:	608c      	str	r4, [r1, #8]
#endif
}
 800330a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800330e:	4770      	bx	lr
 8003310:	e000ed00 	.word	0xe000ed00
 8003314:	40023800 	.word	0x40023800
 8003318:	24003010 	.word	0x24003010

0800331c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800331c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003354 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003320:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003322:	e003      	b.n	800332c <LoopCopyDataInit>

08003324 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003324:	4b0c      	ldr	r3, [pc, #48]	; (8003358 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003326:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003328:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800332a:	3104      	adds	r1, #4

0800332c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800332c:	480b      	ldr	r0, [pc, #44]	; (800335c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800332e:	4b0c      	ldr	r3, [pc, #48]	; (8003360 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003330:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003332:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003334:	d3f6      	bcc.n	8003324 <CopyDataInit>
  ldr  r2, =_sbss
 8003336:	4a0b      	ldr	r2, [pc, #44]	; (8003364 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003338:	e002      	b.n	8003340 <LoopFillZerobss>

0800333a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800333a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800333c:	f842 3b04 	str.w	r3, [r2], #4

08003340 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003340:	4b09      	ldr	r3, [pc, #36]	; (8003368 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003342:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003344:	d3f9      	bcc.n	800333a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003346:	f7ff ffc1 	bl	80032cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800334a:	f000 f811 	bl	8003370 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800334e:	f7ff fbeb 	bl	8002b28 <main>
  bx  lr    
 8003352:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003354:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003358:	08003408 	.word	0x08003408
  ldr  r0, =_sdata
 800335c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003360:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8003364:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8003368:	200001c0 	.word	0x200001c0

0800336c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800336c:	e7fe      	b.n	800336c <ADC_IRQHandler>
	...

08003370 <__libc_init_array>:
 8003370:	b570      	push	{r4, r5, r6, lr}
 8003372:	4e0d      	ldr	r6, [pc, #52]	; (80033a8 <__libc_init_array+0x38>)
 8003374:	4c0d      	ldr	r4, [pc, #52]	; (80033ac <__libc_init_array+0x3c>)
 8003376:	1ba4      	subs	r4, r4, r6
 8003378:	10a4      	asrs	r4, r4, #2
 800337a:	2500      	movs	r5, #0
 800337c:	42a5      	cmp	r5, r4
 800337e:	d109      	bne.n	8003394 <__libc_init_array+0x24>
 8003380:	4e0b      	ldr	r6, [pc, #44]	; (80033b0 <__libc_init_array+0x40>)
 8003382:	4c0c      	ldr	r4, [pc, #48]	; (80033b4 <__libc_init_array+0x44>)
 8003384:	f000 f820 	bl	80033c8 <_init>
 8003388:	1ba4      	subs	r4, r4, r6
 800338a:	10a4      	asrs	r4, r4, #2
 800338c:	2500      	movs	r5, #0
 800338e:	42a5      	cmp	r5, r4
 8003390:	d105      	bne.n	800339e <__libc_init_array+0x2e>
 8003392:	bd70      	pop	{r4, r5, r6, pc}
 8003394:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003398:	4798      	blx	r3
 800339a:	3501      	adds	r5, #1
 800339c:	e7ee      	b.n	800337c <__libc_init_array+0xc>
 800339e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033a2:	4798      	blx	r3
 80033a4:	3501      	adds	r5, #1
 80033a6:	e7f2      	b.n	800338e <__libc_init_array+0x1e>
 80033a8:	08003400 	.word	0x08003400
 80033ac:	08003400 	.word	0x08003400
 80033b0:	08003400 	.word	0x08003400
 80033b4:	08003404 	.word	0x08003404

080033b8 <memset>:
 80033b8:	4402      	add	r2, r0
 80033ba:	4603      	mov	r3, r0
 80033bc:	4293      	cmp	r3, r2
 80033be:	d100      	bne.n	80033c2 <memset+0xa>
 80033c0:	4770      	bx	lr
 80033c2:	f803 1b01 	strb.w	r1, [r3], #1
 80033c6:	e7f9      	b.n	80033bc <memset+0x4>

080033c8 <_init>:
 80033c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033ca:	bf00      	nop
 80033cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033ce:	bc08      	pop	{r3}
 80033d0:	469e      	mov	lr, r3
 80033d2:	4770      	bx	lr

080033d4 <_fini>:
 80033d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033d6:	bf00      	nop
 80033d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033da:	bc08      	pop	{r3}
 80033dc:	469e      	mov	lr, r3
 80033de:	4770      	bx	lr
