
*** Running vivado
    with args -log audio_system_fft_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_system_fft_top_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Nov 23 20:47:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source audio_system_fft_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 389.164 ; gain = 88.992
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_fft_top_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Application/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: audio_system_fft_top_0_0
Command: synth_design -top audio_system_fft_top_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56244
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1102.113 ; gain = 465.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'audio_system_fft_top_0_0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_fft_top_0_0/synth/audio_system_fft_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fft_top' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_control_s_axi' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_control_s_axi.v:197]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_control_s_axi' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_unpack_data' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_unpack_data.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_flow_control_loop_pipe' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_flow_control_loop_pipe' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_regslice_both' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_regslice_both' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'fft_top_regslice_both__parameterized0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_regslice_both__parameterized0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'fft_top_regslice_both__parameterized1' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_regslice_both__parameterized1' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_unpack_data' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_unpack_data.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_s' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_s' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_s' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_s' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_control_delayline_SHIFTREcud' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_control_delayline_SHIFTREcud.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_control_delayline_SHIFTREcud_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_control_delayline_SHIFTREcud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_control_delayline_SHIFTREcud_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_control_delayline_SHIFTREcud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_control_delayline_SHIFTREcud' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_control_delayline_SHIFTREcud.v:55]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_1' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_delayline_21_SHIFTREG_AUTeOg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_delayline_21_SHIFTREG_AUTeOg.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_delayline_21_SHIFTREG_AUTeOg_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_delayline_21_SHIFTREG_AUTeOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_delayline_21_SHIFTREG_AUTeOg_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_delayline_21_SHIFTREG_AUTeOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_delayline_21_SHIFTREG_AUTeOg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_delayline_21_SHIFTREG_AUTeOg.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_control_delayline_13_SHIFfYi' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_control_delayline_13_SHIFfYi.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_control_delayline_13_SHIFfYi_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_control_delayline_13_SHIFfYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_control_delayline_13_SHIFfYi_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_control_delayline_13_SHIFfYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_control_delayline_13_SHIFfYi' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1_control_delayline_13_SHIFfYi.v:55]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_2' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs.v:55]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_3' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW.v:55]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_4' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:55]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_5' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:55]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_6' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:55]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_7' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_control_delayline_9_SHIFTxdS' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_control_delayline_9_SHIFTxdS.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_control_delayline_9_SHIFTxdS_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_control_delayline_9_SHIFTxdS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_control_delayline_9_SHIFTxdS_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_control_delayline_9_SHIFTxdS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_control_delayline_9_SHIFTxdS' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_control_delayline_9_SHIFTxdS.v:55]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_control_delayline_12_SHIFAem' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_control_delayline_12_SHIFAem.v:55]
INFO: [Synth 8-6157] synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_control_delayline_12_SHIFAem_core' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_control_delayline_12_SHIFAem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_control_delayline_12_SHIFAem_core' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_control_delayline_12_SHIFAem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_control_delayline_12_SHIFAem' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_control_delayline_12_SHIFAem.v:55]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_ram' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_ram' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_U0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_U0_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_U0_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_U0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_7' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x_ram' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x_ram' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_7_U0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_7_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_7_U0_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_7_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_7_U0_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_7_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_7_U0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_7_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_6' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x0.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x0_ram' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x0.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x0_ram' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x0.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x0.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_6_U0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_6_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_6_U0_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_6_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_6_U0_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_6_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_6_U0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_6_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_5' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x1' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x1.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x1_ram' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x1.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x1_ram' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x1.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x1' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x1.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_5_U0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_5_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_5_U0_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_5_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_5_U0_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_5_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_5_U0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_5_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_4' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x2' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x2.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x2_ram' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x2.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x2_ram' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x2.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x2' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x2.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_4_U0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_4_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_4_U0_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_4_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_4_U0_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_4_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_4_U0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_4_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_3' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x3' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x3.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x3_ram' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x3.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x3_ram' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x3.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x3' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x3.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_3_U0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_3_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_3_U0_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_3_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_3_U0_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_3_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_3_U0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_3_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_2' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x4' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x4.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x4_ram' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x4.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x4_ram' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x4.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x4' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x4.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_2_U0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_2_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_2_U0_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_2_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_2_U0_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_2_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_2_U0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_2_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_1' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x5' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x5.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fifo_w64_d8_D_x5_ram' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x5.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x5_ram' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x5.v:202]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fifo_w64_d8_D_x5' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fifo_w64_d8_D_x5.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_1_U0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_1_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_1_U0_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_1_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_1_U0_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_1_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_1_U0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_start_for_swap_complex_ap_fixed_16_1_5_3_0_1_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_swap_complex_ap_fixed_16_1_5_3_0_s' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_swap_complex_ap_fixed_16_1_5_3_0_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fftStage_8' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fftStage_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fftStageKernelS2S_8' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fftStageKernelS2S_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R.dat' is read successfully [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft_top_mul_16s_15s_31_1_1' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_mul_16s_15s_31_1_1.v:5]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'fft_top_mul_16s_15s_31_1_1' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_mul_16s_15s_31_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fftStageKernelS2S_8' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fftStageKernelS2S_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_3_5_3_0_s' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_3_5_3_0_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fftStageKernelS2S' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fftStageKernelS2S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_4_5_3_0_s' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_4_5_3_0_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_fftStageKernelS2S_1' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_fftStageKernelS2S_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fft_top_streamingDataCommutor_complex_ap_fixed_16_5_5_3_0_s' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_5_5_3_0_s.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_control_s_axi.v:254]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port ap_done_int in module fft_top_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[31] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[30] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[29] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[28] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[27] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[26] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[25] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[24] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[23] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[22] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[21] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[15] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[14] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[13] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[12] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[11] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[10] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[9] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[8] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[7] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[6] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_dout[5] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_num_data_valid[4] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_num_data_valid[3] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_num_data_valid[2] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_num_data_valid[1] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_num_data_valid[0] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_fifo_cap[4] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_fifo_cap[3] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_fifo_cap[2] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_fifo_cap[1] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_fifo_cap[0] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[31] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[30] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[29] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[28] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[27] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[26] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[25] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[24] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[23] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[22] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[21] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[15] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[14] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[13] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[12] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[11] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[10] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[9] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[8] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[7] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[6] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_dout[5] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_num_data_valid[4] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_num_data_valid[3] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_num_data_valid[2] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_num_data_valid[1] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_num_data_valid[0] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_fifo_cap[4] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_fifo_cap[3] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_fifo_cap[2] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_fifo_cap[1] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_fifo_cap[0] in module fft_top_pack_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_num_data_valid[4] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_num_data_valid[3] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_num_data_valid[2] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_num_data_valid[1] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_num_data_valid[0] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_fifo_cap[4] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_fifo_cap[3] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_fifo_cap[2] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_fifo_cap[1] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_0_fifo_cap[0] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_num_data_valid[4] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_num_data_valid[3] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_num_data_valid[2] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_num_data_valid[1] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_num_data_valid[0] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_fifo_cap[4] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_fifo_cap[3] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_fifo_cap[2] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_fifo_cap[1] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port outD_1_fifo_cap[0] in module fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_0_num_data_valid[3] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_0_num_data_valid[2] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_0_num_data_valid[1] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_0_num_data_valid[0] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_0_fifo_cap[3] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_0_fifo_cap[2] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_0_fifo_cap[1] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_0_fifo_cap[0] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_1_num_data_valid[3] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_1_num_data_valid[2] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_1_num_data_valid[1] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_1_num_data_valid[0] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_1_fifo_cap[3] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_1_fifo_cap[2] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port fftOutData_local2_1_fifo_cap[1] in module fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1377.488 ; gain = 740.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1377.488 ; gain = 740.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1377.488 ; gain = 740.977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1377.488 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_fft_top_0_0/constraints/fft_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_fft_top_0_0/constraints/fft_top_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_fft_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_fft_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1591.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1700.027 ; gain = 108.785
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1700.027 ; gain = 1063.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1700.027 ; gain = 1063.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_fft_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1700.027 ; gain = 1063.516
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fft_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fft_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_top_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_top_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_top_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fft_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fft_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_top_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_top_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_top_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1700.027 ; gain = 1063.516
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/pack_data_U0/regslice_both_out_stream_V_keep_V_U' (fft_top_regslice_both__parameterized0) to 'inst/pack_data_U0/regslice_both_out_stream_V_strb_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 10    
	   3 Input   31 Bit       Adders := 58    
	   2 Input   16 Bit       Adders := 65    
	   3 Input   16 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 26    
	   2 Input    9 Bit       Adders := 24    
	   2 Input    8 Bit       Adders := 18    
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 69    
	   3 Input    4 Bit       Adders := 31    
	   2 Input    3 Bit       Adders := 65    
	   2 Input    2 Bit       Adders := 15    
	   2 Input    1 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	               64 Bit    Registers := 33    
	               33 Bit    Registers := 12    
	               32 Bit    Registers := 46    
	               16 Bit    Registers := 239   
	               15 Bit    Registers := 88    
	               10 Bit    Registers := 38    
	                9 Bit    Registers := 28    
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 115   
	                3 Bit    Registers := 70    
	                2 Bit    Registers := 51    
	                1 Bit    Registers := 653   
+---RAMs : 
	               8K Bit	(512 X 16 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 16    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 13    
	   2 Input   16 Bit        Muxes := 144   
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 36    
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 21    
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 37    
	   3 Input    4 Bit        Muxes := 39    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 67    
	   2 Input    2 Bit        Muxes := 214   
	   4 Input    2 Bit        Muxes := 29    
	   5 Input    2 Bit        Muxes := 22    
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 500   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'control_delayline_15_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs_core_U/ShiftRegMem_reg[3]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'control_delayline_15_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs_core_U/ShiftRegMem_reg[2]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'control_delayline_15_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs_core_U/ShiftRegMem_reg[1]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'control_delayline_15_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs_core_U/ShiftRegMem_reg[0]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/control_delayline_17_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW_core_U/ShiftRegMem_reg[7]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/control_delayline_17_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW_core_U/ShiftRegMem_reg[6]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/control_delayline_17_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW_core_U/ShiftRegMem_reg[5]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/control_delayline_17_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW_core_U/ShiftRegMem_reg[4]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/control_delayline_17_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW_core_U/ShiftRegMem_reg[3]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/control_delayline_17_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW_core_U/ShiftRegMem_reg[2]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/control_delayline_17_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW_core_U/ShiftRegMem_reg[1]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/control_delayline_17_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW_core_U/ShiftRegMem_reg[0]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[15]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[14]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[13]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[12]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[11]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[10]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[9]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[8]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[7]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[6]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[5]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[4]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[3]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[2]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[1]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[0]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[31]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[30]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[29]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[28]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[27]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[26]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[25]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[24]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[23]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[22]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[21]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[20]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[19]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[18]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[17]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[16]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[15]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[14]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[13]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[12]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[11]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[10]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[9]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[8]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[7]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[6]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[5]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[4]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[3]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[2]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[1]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[0]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[63]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[62]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[61]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[60]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[59]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[58]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[57]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[56]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[55]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[54]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[53]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[52]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[51]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[50]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[49]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[48]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[47]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[46]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[45]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[44]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[43]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[42]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[41]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[40]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[39]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[38]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[37]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[36]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[35]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[34]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[33]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[32]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[31]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[30]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[29]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[28]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[27]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[26]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[25]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[24]' and it is trimmed from '32' to '1' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/644d/hdl/verilog/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo.v:42]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP real2_reg_954_reg, operation Mode is: (A2*B'')'.
DSP Report: register trunc_ln95_2_reg_929_reg is absorbed into DSP real2_reg_954_reg.
DSP Report: register trunc_ln95_2_reg_929_pp0_iter2_reg_reg is absorbed into DSP real2_reg_954_reg.
DSP Report: register imagSinVal_reg_934_pp0_iter2_reg_reg is absorbed into DSP real2_reg_954_reg.
DSP Report: register real2_reg_954_reg is absorbed into DSP real2_reg_954_reg.
DSP Report: operator mul_16s_15s_31_1_1_U83/tmp_product is absorbed into DSP real2_reg_954_reg.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U82/tmp_product, operation Mode is: A*B''.
DSP Report: register trunc_ln95_1_reg_924_reg is absorbed into DSP mul_16s_15s_31_1_1_U82/tmp_product.
DSP Report: register trunc_ln95_1_reg_924_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U82/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U82/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U84/tmp_product, operation Mode is: A2*B''.
DSP Report: register trunc_ln95_1_reg_924_reg is absorbed into DSP mul_16s_15s_31_1_1_U84/tmp_product.
DSP Report: register imagSinVal_reg_934_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U84/tmp_product.
DSP Report: register trunc_ln95_1_reg_924_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U84/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U84/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U85/tmp_product, operation Mode is: A*B''.
DSP Report: register trunc_ln95_2_reg_929_reg is absorbed into DSP mul_16s_15s_31_1_1_U85/tmp_product.
DSP Report: register trunc_ln95_2_reg_929_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U85/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U85/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U85/tmp_product.
DSP Report: Generating DSP real2_reg_971_reg, operation Mode is: (A2*B'')'.
DSP Report: register trunc_ln95_6_reg_946_reg is absorbed into DSP real2_reg_971_reg.
DSP Report: register trunc_ln95_6_reg_946_pp0_iter2_reg_reg is absorbed into DSP real2_reg_971_reg.
DSP Report: register imagSinVal_reg_951_pp0_iter2_reg_reg is absorbed into DSP real2_reg_971_reg.
DSP Report: register real2_reg_971_reg is absorbed into DSP real2_reg_971_reg.
DSP Report: operator mul_16s_15s_31_1_1_U101/tmp_product is absorbed into DSP real2_reg_971_reg.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U100/tmp_product, operation Mode is: A*B''.
DSP Report: register trunc_ln95_5_reg_941_reg is absorbed into DSP mul_16s_15s_31_1_1_U100/tmp_product.
DSP Report: register trunc_ln95_5_reg_941_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U100/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U100/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U102/tmp_product, operation Mode is: A2*B''.
DSP Report: register trunc_ln95_5_reg_941_reg is absorbed into DSP mul_16s_15s_31_1_1_U102/tmp_product.
DSP Report: register imagSinVal_reg_951_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U102/tmp_product.
DSP Report: register trunc_ln95_5_reg_941_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U102/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U102/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U103/tmp_product, operation Mode is: A*B''.
DSP Report: register trunc_ln95_6_reg_946_reg is absorbed into DSP mul_16s_15s_31_1_1_U103/tmp_product.
DSP Report: register trunc_ln95_6_reg_946_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U103/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U103/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U103/tmp_product.
DSP Report: Generating DSP real2_reg_973_reg, operation Mode is: (A2*B'')'.
DSP Report: register trunc_ln95_3_reg_948_reg is absorbed into DSP real2_reg_973_reg.
DSP Report: register trunc_ln95_3_reg_948_pp0_iter2_reg_reg is absorbed into DSP real2_reg_973_reg.
DSP Report: register imagSinVal_reg_953_pp0_iter2_reg_reg is absorbed into DSP real2_reg_973_reg.
DSP Report: register real2_reg_973_reg is absorbed into DSP real2_reg_973_reg.
DSP Report: operator mul_16s_15s_31_1_1_U117/tmp_product is absorbed into DSP real2_reg_973_reg.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U116/tmp_product, operation Mode is: A*B''.
DSP Report: register trunc_ln95_s_reg_943_reg is absorbed into DSP mul_16s_15s_31_1_1_U116/tmp_product.
DSP Report: register trunc_ln95_s_reg_943_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U116/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U116/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U118/tmp_product, operation Mode is: A2*B''.
DSP Report: register trunc_ln95_s_reg_943_reg is absorbed into DSP mul_16s_15s_31_1_1_U118/tmp_product.
DSP Report: register imagSinVal_reg_953_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U118/tmp_product.
DSP Report: register trunc_ln95_s_reg_943_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U118/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U118/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U119/tmp_product, operation Mode is: A*B''.
DSP Report: register trunc_ln95_3_reg_948_reg is absorbed into DSP mul_16s_15s_31_1_1_U119/tmp_product.
DSP Report: register trunc_ln95_3_reg_948_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U119/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U119/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U119/tmp_product.
DSP Report: Generating DSP real2_reg_973_reg, operation Mode is: (A2*B'')'.
DSP Report: register trunc_ln95_8_reg_948_reg is absorbed into DSP real2_reg_973_reg.
DSP Report: register trunc_ln95_8_reg_948_pp0_iter2_reg_reg is absorbed into DSP real2_reg_973_reg.
DSP Report: register imagSinVal_reg_953_pp0_iter2_reg_reg is absorbed into DSP real2_reg_973_reg.
DSP Report: register real2_reg_973_reg is absorbed into DSP real2_reg_973_reg.
DSP Report: operator mul_16s_15s_31_1_1_U133/tmp_product is absorbed into DSP real2_reg_973_reg.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U132/tmp_product, operation Mode is: A*B''.
DSP Report: register trunc_ln95_7_reg_943_reg is absorbed into DSP mul_16s_15s_31_1_1_U132/tmp_product.
DSP Report: register trunc_ln95_7_reg_943_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U132/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U132/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U134/tmp_product, operation Mode is: A2*B''.
DSP Report: register trunc_ln95_7_reg_943_reg is absorbed into DSP mul_16s_15s_31_1_1_U134/tmp_product.
DSP Report: register imagSinVal_reg_953_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U134/tmp_product.
DSP Report: register trunc_ln95_7_reg_943_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U134/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U134/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U135/tmp_product, operation Mode is: A*B''.
DSP Report: register trunc_ln95_8_reg_948_reg is absorbed into DSP mul_16s_15s_31_1_1_U135/tmp_product.
DSP Report: register trunc_ln95_8_reg_948_pp0_iter2_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U135/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U135/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U135/tmp_product.
DSP Report: Generating DSP real2_reg_795_reg, operation Mode is: (A''*B2)'.
DSP Report: register trunc_ln95_4_reg_780_reg is absorbed into DSP real2_reg_795_reg.
DSP Report: register imagSinVal_reg_753_reg is absorbed into DSP real2_reg_795_reg.
DSP Report: register imagSinVal_reg_753_pp0_iter1_reg_reg is absorbed into DSP real2_reg_795_reg.
DSP Report: register real2_reg_795_reg is absorbed into DSP real2_reg_795_reg.
DSP Report: operator mul_16s_15s_31_1_1_U149/tmp_product is absorbed into DSP real2_reg_795_reg.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U148/tmp_product, operation Mode is: A2*B2.
DSP Report: register trunc_ln95_3_reg_775_reg is absorbed into DSP mul_16s_15s_31_1_1_U148/tmp_product.
DSP Report: register realCosVal_reg_785_reg is absorbed into DSP mul_16s_15s_31_1_1_U148/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U148/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U150/tmp_product, operation Mode is: A''*B2.
DSP Report: register trunc_ln95_3_reg_775_reg is absorbed into DSP mul_16s_15s_31_1_1_U150/tmp_product.
DSP Report: register imagSinVal_reg_753_reg is absorbed into DSP mul_16s_15s_31_1_1_U150/tmp_product.
DSP Report: register imagSinVal_reg_753_pp0_iter1_reg_reg is absorbed into DSP mul_16s_15s_31_1_1_U150/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U150/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U151/tmp_product, operation Mode is: A2*B2.
DSP Report: register trunc_ln95_4_reg_780_reg is absorbed into DSP mul_16s_15s_31_1_1_U151/tmp_product.
DSP Report: register realCosVal_reg_785_reg is absorbed into DSP mul_16s_15s_31_1_1_U151/tmp_product.
DSP Report: operator mul_16s_15s_31_1_1_U151/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U151/tmp_product.
DSP Report: Generating DSP fftStageKernelS2S_6_U0/real2_reg_971_reg, operation Mode is: (A2*B'')'.
DSP Report: register fftStageKernelS2S_6_U0/trunc_ln95_6_reg_946_reg is absorbed into DSP fftStageKernelS2S_6_U0/real2_reg_971_reg.
DSP Report: register fftStageKernelS2S_6_U0/trunc_ln95_6_reg_946_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_6_U0/real2_reg_971_reg.
DSP Report: register fftStageKernelS2S_6_U0/imagSinVal_reg_951_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_6_U0/real2_reg_971_reg.
DSP Report: register fftStageKernelS2S_6_U0/real2_reg_971_reg is absorbed into DSP fftStageKernelS2S_6_U0/real2_reg_971_reg.
DSP Report: operator fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U141/tmp_product is absorbed into DSP fftStageKernelS2S_6_U0/real2_reg_971_reg.
DSP Report: Generating DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U140/tmp_product, operation Mode is: A*B''.
DSP Report: register fftStageKernelS2S_6_U0/trunc_ln95_5_reg_941_reg is absorbed into DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U140/tmp_product.
DSP Report: register fftStageKernelS2S_6_U0/trunc_ln95_5_reg_941_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U140/tmp_product.
DSP Report: operator fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U140/tmp_product is absorbed into DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U140/tmp_product.
DSP Report: Generating DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U142/tmp_product, operation Mode is: A2*B''.
DSP Report: register fftStageKernelS2S_6_U0/trunc_ln95_5_reg_941_reg is absorbed into DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U142/tmp_product.
DSP Report: register fftStageKernelS2S_6_U0/imagSinVal_reg_951_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U142/tmp_product.
DSP Report: register fftStageKernelS2S_6_U0/trunc_ln95_5_reg_941_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U142/tmp_product.
DSP Report: operator fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U142/tmp_product is absorbed into DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U142/tmp_product.
DSP Report: Generating DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U143/tmp_product, operation Mode is: A*B''.
DSP Report: register fftStageKernelS2S_6_U0/trunc_ln95_6_reg_946_reg is absorbed into DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U143/tmp_product.
DSP Report: register fftStageKernelS2S_6_U0/trunc_ln95_6_reg_946_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U143/tmp_product.
DSP Report: operator fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U143/tmp_product is absorbed into DSP fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U143/tmp_product.
DSP Report: Generating DSP fftStageKernelS2S_4_U0/real2_reg_971_reg, operation Mode is: (A2*B'')'.
DSP Report: register fftStageKernelS2S_4_U0/trunc_ln95_1_reg_946_reg is absorbed into DSP fftStageKernelS2S_4_U0/real2_reg_971_reg.
DSP Report: register fftStageKernelS2S_4_U0/trunc_ln95_1_reg_946_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_4_U0/real2_reg_971_reg.
DSP Report: register fftStageKernelS2S_4_U0/imagSinVal_reg_951_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_4_U0/real2_reg_971_reg.
DSP Report: register fftStageKernelS2S_4_U0/real2_reg_971_reg is absorbed into DSP fftStageKernelS2S_4_U0/real2_reg_971_reg.
DSP Report: operator fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U125/tmp_product is absorbed into DSP fftStageKernelS2S_4_U0/real2_reg_971_reg.
DSP Report: Generating DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U124/tmp_product, operation Mode is: A*B''.
DSP Report: register fftStageKernelS2S_4_U0/trunc_ln95_9_reg_941_reg is absorbed into DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U124/tmp_product.
DSP Report: register fftStageKernelS2S_4_U0/trunc_ln95_9_reg_941_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U124/tmp_product.
DSP Report: operator fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U124/tmp_product is absorbed into DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U124/tmp_product.
DSP Report: Generating DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U126/tmp_product, operation Mode is: A2*B''.
DSP Report: register fftStageKernelS2S_4_U0/trunc_ln95_9_reg_941_reg is absorbed into DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U126/tmp_product.
DSP Report: register fftStageKernelS2S_4_U0/imagSinVal_reg_951_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U126/tmp_product.
DSP Report: register fftStageKernelS2S_4_U0/trunc_ln95_9_reg_941_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U126/tmp_product.
DSP Report: operator fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U126/tmp_product is absorbed into DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U126/tmp_product.
DSP Report: Generating DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U127/tmp_product, operation Mode is: A*B''.
DSP Report: register fftStageKernelS2S_4_U0/trunc_ln95_1_reg_946_reg is absorbed into DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U127/tmp_product.
DSP Report: register fftStageKernelS2S_4_U0/trunc_ln95_1_reg_946_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U127/tmp_product.
DSP Report: operator fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U127/tmp_product is absorbed into DSP fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U127/tmp_product.
DSP Report: Generating DSP fftStageKernelS2S_2_U0/real2_reg_973_reg, operation Mode is: (A2*B'')'.
DSP Report: register fftStageKernelS2S_2_U0/trunc_ln95_9_reg_948_reg is absorbed into DSP fftStageKernelS2S_2_U0/real2_reg_973_reg.
DSP Report: register fftStageKernelS2S_2_U0/trunc_ln95_9_reg_948_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_2_U0/real2_reg_973_reg.
DSP Report: register fftStageKernelS2S_2_U0/imagSinVal_reg_953_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_2_U0/real2_reg_973_reg.
DSP Report: register fftStageKernelS2S_2_U0/real2_reg_973_reg is absorbed into DSP fftStageKernelS2S_2_U0/real2_reg_973_reg.
DSP Report: operator fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U109/tmp_product is absorbed into DSP fftStageKernelS2S_2_U0/real2_reg_973_reg.
DSP Report: Generating DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U108/tmp_product, operation Mode is: A*B''.
DSP Report: register fftStageKernelS2S_2_U0/trunc_ln95_8_reg_943_reg is absorbed into DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U108/tmp_product.
DSP Report: register fftStageKernelS2S_2_U0/trunc_ln95_8_reg_943_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U108/tmp_product.
DSP Report: operator fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U108/tmp_product is absorbed into DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U108/tmp_product.
DSP Report: Generating DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U110/tmp_product, operation Mode is: A2*B''.
DSP Report: register fftStageKernelS2S_2_U0/trunc_ln95_8_reg_943_reg is absorbed into DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U110/tmp_product.
DSP Report: register fftStageKernelS2S_2_U0/imagSinVal_reg_953_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U110/tmp_product.
DSP Report: register fftStageKernelS2S_2_U0/trunc_ln95_8_reg_943_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U110/tmp_product.
DSP Report: operator fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U110/tmp_product is absorbed into DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U110/tmp_product.
DSP Report: Generating DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U111/tmp_product, operation Mode is: A*B''.
DSP Report: register fftStageKernelS2S_2_U0/trunc_ln95_9_reg_948_reg is absorbed into DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U111/tmp_product.
DSP Report: register fftStageKernelS2S_2_U0/trunc_ln95_9_reg_948_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U111/tmp_product.
DSP Report: operator fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U111/tmp_product is absorbed into DSP fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U111/tmp_product.
DSP Report: Generating DSP fftStageKernelS2S_U0/real2_reg_963_reg, operation Mode is: (A2*B'')'.
DSP Report: register fftStageKernelS2S_U0/trunc_ln95_3_reg_938_reg is absorbed into DSP fftStageKernelS2S_U0/real2_reg_963_reg.
DSP Report: register fftStageKernelS2S_U0/trunc_ln95_3_reg_938_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_U0/real2_reg_963_reg.
DSP Report: register fftStageKernelS2S_U0/imagSinVal_reg_943_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_U0/real2_reg_963_reg.
DSP Report: register fftStageKernelS2S_U0/real2_reg_963_reg is absorbed into DSP fftStageKernelS2S_U0/real2_reg_963_reg.
DSP Report: operator fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U93/tmp_product is absorbed into DSP fftStageKernelS2S_U0/real2_reg_963_reg.
DSP Report: Generating DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U92/tmp_product, operation Mode is: A*B''.
DSP Report: register fftStageKernelS2S_U0/trunc_ln95_2_reg_933_reg is absorbed into DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U92/tmp_product.
DSP Report: register fftStageKernelS2S_U0/trunc_ln95_2_reg_933_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U92/tmp_product.
DSP Report: operator fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U92/tmp_product is absorbed into DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U92/tmp_product.
DSP Report: Generating DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U94/tmp_product, operation Mode is: A2*B''.
DSP Report: register fftStageKernelS2S_U0/trunc_ln95_2_reg_933_reg is absorbed into DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U94/tmp_product.
DSP Report: register fftStageKernelS2S_U0/imagSinVal_reg_943_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U94/tmp_product.
DSP Report: register fftStageKernelS2S_U0/trunc_ln95_2_reg_933_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U94/tmp_product.
DSP Report: operator fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U94/tmp_product is absorbed into DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U94/tmp_product.
DSP Report: Generating DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U95/tmp_product, operation Mode is: A*B''.
DSP Report: register fftStageKernelS2S_U0/trunc_ln95_3_reg_938_reg is absorbed into DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U95/tmp_product.
DSP Report: register fftStageKernelS2S_U0/trunc_ln95_3_reg_938_pp0_iter2_reg_reg is absorbed into DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U95/tmp_product.
DSP Report: operator fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U95/tmp_product is absorbed into DSP fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U95/tmp_product.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fft_top.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fft_top.
WARNING: [Synth 8-3332] Sequential element (unpack_data_U0/regslice_both_in_stream_V_keep_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module fft_top.
WARNING: [Synth 8-3332] Sequential element (unpack_data_U0/regslice_both_in_stream_V_keep_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module fft_top.
WARNING: [Synth 8-3332] Sequential element (unpack_data_U0/regslice_both_in_stream_V_strb_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module fft_top.
WARNING: [Synth 8-3332] Sequential element (unpack_data_U0/regslice_both_in_stream_V_strb_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module fft_top.
WARNING: [Synth 8-3332] Sequential element (unpack_data_U0/regslice_both_in_stream_V_last_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module fft_top.
WARNING: [Synth 8-3332] Sequential element (unpack_data_U0/regslice_both_in_stream_V_last_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module fft_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:02 . Memory (MB): peak = 1700.027 ; gain = 1063.516
---------------------------------------------------------------------------------
 Sort Area is  real2_reg_795_reg_15 : 0 0 : 1881 1881 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_2_U0/real2_reg_973_reg_23 : 0 0 : 1880 1880 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_4_U0/real2_reg_971_reg_1f : 0 0 : 1880 1880 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_6_U0/real2_reg_971_reg_1b : 0 0 : 1880 1880 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_U0/real2_reg_963_reg_27 : 0 0 : 1880 1880 : Used 1 time 0
 Sort Area is  real2_reg_954_reg_2 : 0 0 : 1880 1880 : Used 1 time 0
 Sort Area is  real2_reg_971_reg_8 : 0 0 : 1880 1880 : Used 1 time 0
 Sort Area is  real2_reg_973_reg_10 : 0 0 : 1880 1880 : Used 1 time 0
 Sort Area is  real2_reg_973_reg_c : 0 0 : 1880 1880 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U150/tmp_product_18 : 0 0 : 1850 1850 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U110/tmp_product_25 : 0 0 : 1849 1849 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U126/tmp_product_21 : 0 0 : 1849 1849 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U142/tmp_product_1d : 0 0 : 1849 1849 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U94/tmp_product_29 : 0 0 : 1849 1849 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U102/tmp_product_a : 0 0 : 1849 1849 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U118/tmp_product_e : 0 0 : 1849 1849 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U134/tmp_product_12 : 0 0 : 1849 1849 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U84/tmp_product_5 : 0 0 : 1849 1849 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U148/tmp_product_13 : 0 0 : 1834 1834 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U151/tmp_product_17 : 0 0 : 1834 1834 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U108/tmp_product_22 : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U111/tmp_product_24 : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U124/tmp_product_1e : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U127/tmp_product_20 : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U140/tmp_product_1a : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U143/tmp_product_1c : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U92/tmp_product_26 : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U95/tmp_product_28 : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U100/tmp_product_7 : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U103/tmp_product_9 : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U116/tmp_product_b : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U119/tmp_product_d : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U132/tmp_product_f : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U135/tmp_product_11 : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U82/tmp_product_0 : 0 0 : 1833 1833 : Used 1 time 0
 Sort Area is  mul_16s_15s_31_1_1_U85/tmp_product_4 : 0 0 : 1833 1833 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------------+-----------------------------------------------------+---------------+----------------+
|Module Name                 | RTL Object                                          | Depth x Width | Implemented As | 
+----------------------------+-----------------------------------------------------+---------------+----------------+
|fft_top_fftStageKernelS2S_8 | twiddleObj_M_imag_7_U/q1_reg                        | 256x16        | Block RAM      | 
|fft_top_fftStageKernelS2S_8 | lut_index_real_2_reg_902_reg                        | 256x16        | Block RAM      | 
|fft_top_fftStageKernelS2S_1 | twiddleObj_M_imag_1_U/q1_reg                        | 256x16        | Block RAM      | 
|fft_top_fftStageKernelS2S_1 | twiddleObj_M_imag_1_U/q0_reg                        | 256x16        | Block RAM      | 
|fft_top_fftStageKernelS2S_3 | twiddleObj_M_imag_3_U/q1_reg                        | 256x16        | Block RAM      | 
|fft_top_fftStageKernelS2S_3 | twiddleObj_M_imag_3_U/q0_reg                        | 256x16        | Block RAM      | 
|fft_top_fftStageKernelS2S_5 | twiddleObj_M_imag_5_U/q1_reg                        | 256x16        | Block RAM      | 
|fft_top_fftStageKernelS2S_5 | twiddleObj_M_imag_5_U/q0_reg                        | 256x16        | Block RAM      | 
|fft_top_fftStage_6          | fftStageKernelS2S_6_U0/twiddleObj_M_imag_6_U/q1_reg | 256x16        | Block RAM      | 
|fft_top_fftStage_6          | fftStageKernelS2S_6_U0/twiddleObj_M_imag_6_U/q0_reg | 256x16        | Block RAM      | 
|fft_top_fftStage_4          | fftStageKernelS2S_4_U0/twiddleObj_M_imag_4_U/q1_reg | 256x16        | Block RAM      | 
|fft_top_fftStage_4          | fftStageKernelS2S_4_U0/twiddleObj_M_imag_4_U/q0_reg | 256x16        | Block RAM      | 
|fft_top_fftStage_2          | fftStageKernelS2S_2_U0/twiddleObj_M_imag_2_U/q1_reg | 256x16        | Block RAM      | 
|fft_top_fftStage_2          | fftStageKernelS2S_2_U0/twiddleObj_M_imag_2_U/q0_reg | 256x16        | Block RAM      | 
|fft_top_fftStage            | fftStageKernelS2S_U0/twiddleObj_M_imag_U/q1_reg     | 256x16        | Block RAM      | 
|fft_top_fftStage            | fftStageKernelS2S_U0/twiddleObj_M_imag_U/q0_reg     | 256x16        | Block RAM      | 
+----------------------------+-----------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                            | RTL Object                                                                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0 | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0/digitReverseBuff_M_real_U/ram_reg   | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0 | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0/digitReverseBuff_M_real_1_U/ram_reg | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0 | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0/digitReverseBuff_M_imag_U/ram_reg   | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0 | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0/digitReverseBuff_M_imag_1_U/ram_reg | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                                                                                                          | RTL Object                                                                                                                                                                                                                                             | Inference      | Size (Depth x Width) | Primitives   | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0  | swap_complex_ap_fixed_16_1_5_3_0_3_U0/temp1_U/U_fft_top_fifo_w64_d8_D_x2_ram/mem_reg                                                                                                                                                                   | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0  | swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/temp1_U/U_fft_top_fifo_w64_d8_D_x1_ram/mem_reg                                                                                                                             | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0  | swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/temp1_U/U_fft_top_fifo_w64_d8_D_x0_ram/mem_reg                                                                                       | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0  | swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/temp1_U/U_fft_top_fifo_w64_d8_D_x_ram/mem_reg                                                  | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0  | swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/swap_complex_ap_fixed_16_1_5_3_0_7_U0/temp1_U/U_fft_top_fifo_w64_d8_D_ram/mem_reg              | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0  | temp1_U/U_fft_top_fifo_w64_d8_D_x3_ram/mem_reg                                                                                                                                                                                                         | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x6_ram/mem_reg                                                                                                                                                    | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/fftOutData_local2_0_U/U_fft_top_fifo_w32_d8_D_ram/mem_reg                                                                                                                                                    | User Attribute | 8 x 32               | RAM32M x 6   | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/fftOutData_local2_1_U/U_fft_top_fifo_w32_d8_D_ram/mem_reg                                                                                                                                                    | User Attribute | 8 x 32               | RAM32M x 6   | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftStage_7_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x7_ram/mem_reg                                                                                                                                                                  | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftStage_7_U0/fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x7_ram/mem_reg                                                                                                                                                                | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x8_ram/mem_reg                                                                                                                                                                                | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x8_ram/mem_reg                                                                                                                                                                              | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x9_ram/mem_reg                                                                                                                                                                                              | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x9_ram/mem_reg                                                                                                                                                                                            | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0                              | fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x10_ram/mem_reg                                                                                                                                                                                             | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0                              | fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x10_ram/mem_reg                                                                                                                                                                                           | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0                                                                         | fftStage_2_U0/fftStage_3_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x11_ram/mem_reg                                                                                                                                                                 | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0                                                                         | fftStage_2_U0/fftStage_3_U0/fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x11_ram/mem_reg                                                                                                                                                               | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0                                                                         | fftStage_2_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x12_ram/mem_reg                                                                                                                                                                               | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0                                                                         | fftStage_2_U0/fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x12_ram/mem_reg                                                                                                                                                                             | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0                                                                         | fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x13_ram/mem_reg                                                                                                                                                                                             | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0                                                                         | fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x13_ram/mem_reg                                                                                                                                                                                           | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0                                                                                       | fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x14_ram/mem_reg                                                                                                                                                                                             | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0                                                                                       | fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x14_ram/mem_reg                                                                                                                                                                                           | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0                                                                                                    | fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x15_ram/mem_reg                                                                                                                                                                                             | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0                                                                                                    | fftOutData_local2_U/U_fft_top_fifo_w64_d8_D_x15_ram/mem_reg                                                                                                                                                                                            | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst                                                                                                                                                                                                                                                 | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/casted_output_U/U_fft_top_fifo_w64_d8_D_x16_ram/mem_reg                                                                  | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst                                                                                                                                                                                                                                                 | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/temp_U/U_fft_top_fifo_w64_d8_D_x5_ram/mem_reg                                        | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst                                                                                                                                                                                                                                                 | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/temp1_U/U_fft_top_fifo_w64_d8_D_x4_ram/mem_reg | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst                                                                                                                                                                                                                                                 | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/p_fftInData_reOrdered_U/U_fft_top_fifo_w64_d8_D_x16_ram/mem_reg                                                          | User Attribute | 8 x 64               | RAM32M x 11  | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fft_top_fftStageKernelS2S_8 | (A2*B'')'   | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|fft_top_fftStageKernelS2S_8 | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_8 | A2*B''      | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_8 | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_1 | (A2*B'')'   | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|fft_top_fftStageKernelS2S_1 | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_1 | A2*B''      | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_1 | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_3 | (A2*B'')'   | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|fft_top_fftStageKernelS2S_3 | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_3 | A2*B''      | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_3 | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_5 | (A2*B'')'   | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|fft_top_fftStageKernelS2S_5 | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_5 | A2*B''      | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_5 | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_7 | (A''*B2)'   | 16     | 15     | -      | -      | 31     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|fft_top_fftStageKernelS2S_7 | A2*B2       | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_7 | A''*B2      | 16     | 15     | -      | -      | 31     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStageKernelS2S_7 | A2*B2       | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStage_6          | (A2*B'')'   | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|fft_top_fftStage_6          | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStage_6          | A2*B''      | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStage_6          | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStage_4          | (A2*B'')'   | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|fft_top_fftStage_4          | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStage_4          | A2*B''      | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStage_4          | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStage_2          | (A2*B'')'   | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|fft_top_fftStage_2          | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStage_2          | A2*B''      | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStage_2          | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStage            | (A2*B'')'   | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|fft_top_fftStage            | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStage            | A2*B''      | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fft_top_fftStage            | A*B''       | 16     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 1700.027 ; gain = 1063.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:02:56 . Memory (MB): peak = 1934.887 ; gain = 1298.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                            | RTL Object                                                                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0 | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0/digitReverseBuff_M_real_U/ram_reg   | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0 | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0/digitReverseBuff_M_real_1_U/ram_reg | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0 | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0/digitReverseBuff_M_imag_U/ram_reg   | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0 | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0/digitReverseBuff_M_imag_1_U/ram_reg | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                                                                                                          | RTL Object                                                                                                                                                                                                                                             | Inference      | Size (Depth x Width) | Primitives   | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0  | swap_complex_ap_fixed_16_1_5_3_0_3_U0/temp1_U/U_fft_top_fifo_w64_d8_D_x2_ram/mem_reg                                                                                                                                                                   | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0  | swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/temp1_U/U_fft_top_fifo_w64_d8_D_x1_ram/mem_reg                                                                                                                             | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0  | swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/temp1_U/U_fft_top_fifo_w64_d8_D_x0_ram/mem_reg                                                                                       | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0  | swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/temp1_U/U_fft_top_fifo_w64_d8_D_x_ram/mem_reg                                                  | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0  | swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/swap_complex_ap_fixed_16_1_5_3_0_7_U0/temp1_U/U_fft_top_fifo_w64_d8_D_ram/mem_reg              | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0  | temp1_U/U_fft_top_fifo_w64_d8_D_x3_ram/mem_reg                                                                                                                                                                                                         | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x6_ram/mem_reg                                                                                                                                                    | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/fftOutData_local2_0_U/U_fft_top_fifo_w32_d8_D_ram/mem_reg                                                                                                                                                    | User Attribute | 8 x 32               | RAM32M x 6   | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/fftOutData_local2_1_U/U_fft_top_fifo_w32_d8_D_ram/mem_reg                                                                                                                                                    | User Attribute | 8 x 32               | RAM32M x 6   | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftStage_7_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x7_ram/mem_reg                                                                                                                                                                  | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftStage_7_U0/fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x7_ram/mem_reg                                                                                                                                                                | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x8_ram/mem_reg                                                                                                                                                                                | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftStage_6_U0/fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x8_ram/mem_reg                                                                                                                                                                              | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x9_ram/mem_reg                                                                                                                                                                                              | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0 /fftStage_5_U0               | fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x9_ram/mem_reg                                                                                                                                                                                            | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0                              | fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x10_ram/mem_reg                                                                                                                                                                                             | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0/\fftStage_2_U0/fftStage_3_U0/fftStage_4_U0                              | fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x10_ram/mem_reg                                                                                                                                                                                           | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0                                                                         | fftStage_2_U0/fftStage_3_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x11_ram/mem_reg                                                                                                                                                                 | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0                                                                         | fftStage_2_U0/fftStage_3_U0/fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x11_ram/mem_reg                                                                                                                                                               | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0                                                                         | fftStage_2_U0/fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x12_ram/mem_reg                                                                                                                                                                               | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0                                                                         | fftStage_2_U0/fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x12_ram/mem_reg                                                                                                                                                                             | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0                                                                         | fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x13_ram/mem_reg                                                                                                                                                                                             | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0/fftStage_1_U0                                                                         | fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x13_ram/mem_reg                                                                                                                                                                                           | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0                                                                                       | fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x14_ram/mem_reg                                                                                                                                                                                             | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0 /fftStage_U0                                                                                       | fftOutData_local21_U/U_fft_top_fifo_w64_d8_D_x14_ram/mem_reg                                                                                                                                                                                           | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0                                                                                                    | fftOutData_local_U/U_fft_top_fifo_w64_d8_D_x15_ram/mem_reg                                                                                                                                                                                             | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst/\fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0                                                                                                    | fftOutData_local2_U/U_fft_top_fifo_w64_d8_D_x15_ram/mem_reg                                                                                                                                                                                            | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst                                                                                                                                                                                                                                                 | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/casted_output_U/U_fft_top_fifo_w64_d8_D_x16_ram/mem_reg                                                                  | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst                                                                                                                                                                                                                                                 | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/temp_U/U_fft_top_fifo_w64_d8_D_x5_ram/mem_reg                                        | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst                                                                                                                                                                                                                                                 | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/temp1_U/U_fft_top_fifo_w64_d8_D_x4_ram/mem_reg | User Attribute | 8 x 64               | RAM32M x 11  | 
|inst                                                                                                                                                                                                                                                 | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/p_fftInData_reOrdered_U/U_fft_top_fifo_w64_d8_D_x16_ram/mem_reg                                                          | User Attribute | 8 x 64               | RAM32M x 11  | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/twiddleObj_M_imag_7_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/twiddleObj_M_imag_1_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/twiddleObj_M_imag_1_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/twiddleObj_M_imag_3_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/twiddleObj_M_imag_3_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/twiddleObj_M_imag_5_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/twiddleObj_M_imag_5_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0/digitReverseBuff_M_real_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0/digitReverseBuff_M_real_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0/digitReverseBuff_M_imag_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStage_9_U0/digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_U0/digitReverseBuff_M_imag_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/twiddleObj_M_imag_6_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/twiddleObj_M_imag_6_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/twiddleObj_M_imag_4_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/twiddleObj_M_imag_4_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/twiddleObj_M_imag_2_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/twiddleObj_M_imag_2_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/twiddleObj_M_imag_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/twiddleObj_M_imag_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:15 ; elapsed = 00:03:24 . Memory (MB): peak = 1987.305 ; gain = 1350.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:24 ; elapsed = 00:03:33 . Memory (MB): peak = 2009.559 ; gain = 1373.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:24 ; elapsed = 00:03:33 . Memory (MB): peak = 2009.559 ; gain = 1373.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:30 ; elapsed = 00:03:39 . Memory (MB): peak = 2011.758 ; gain = 1375.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:30 ; elapsed = 00:03:39 . Memory (MB): peak = 2011.758 ; gain = 1375.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:30 ; elapsed = 00:03:40 . Memory (MB): peak = 2036.641 ; gain = 1400.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:30 ; elapsed = 00:03:40 . Memory (MB): peak = 2036.641 ; gain = 1400.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/swap_complex_ap_fixed_16_1_5_3_0_7_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_U0/delayline_19_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec_core_U/ShiftRegMem_reg[255][32]        | 256    | 33    | NO           | NO                 | YES               | 0      | 264     | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/swap_complex_ap_fixed_16_1_5_3_0_7_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_U0/control_delayline_12_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_control_delayline_12_SHIFAem_core_U/ShiftRegMem_reg[255][0] | 256    | 1     | NO           | NO                 | YES               | 0      | 8       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/swap_complex_ap_fixed_16_1_5_3_0_7_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_U0/delayline_17_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec_core_U/ShiftRegMem_reg[255][32]        | 256    | 1     | NO           | NO                 | YES               | 0      | 8       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/swap_complex_ap_fixed_16_1_5_3_0_7_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_U0/delayline_17_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec_core_U/ShiftRegMem_reg[255][31]        | 256    | 32    | NO           | NO                 | NO                | 0      | 256     | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/streamingDataCommutor_complex_ap_fixed_16_3_5_3_0_U0/delayline_16_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec_core_U/ShiftRegMem_reg[255][32]                                                                                                                                                                                                                                                                                                          | 256    | 33    | NO           | NO                 | YES               | 0      | 264     | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/streamingDataCommutor_complex_ap_fixed_16_3_5_3_0_U0/control_delayline_2_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_control_delayline_12_SHIFAem_core_U/ShiftRegMem_reg[255][0]                                                                                                                                                                                                                                                                                                    | 256    | 1     | NO           | NO                 | YES               | 0      | 8       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/streamingDataCommutor_complex_ap_fixed_16_3_5_3_0_U0/delayline_15_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec_core_U/ShiftRegMem_reg[255][32]                                                                                                                                                                                                                                                                                                          | 256    | 1     | NO           | NO                 | YES               | 0      | 8       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/streamingDataCommutor_complex_ap_fixed_16_3_5_3_0_U0/delayline_15_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_8_delayline_19_SHIFTREG_AUTzec_core_U/ShiftRegMem_reg[255][31]                                                                                                                                                                                                                                                                                                          | 256    | 32    | NO           | NO                 | NO                | 0      | 256     | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/delayline_13_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi_core_U/ShiftRegMem_reg[3][32]                                                                                                                                                                                                        | 4      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/control_delayline_15_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs_core_U/ShiftRegMem_reg[3][0]                                                                                                                                                                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/delayline_25_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi_core_U/ShiftRegMem_reg[3][32]                                                                                                                                                                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/delayline_25_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi_core_U/ShiftRegMem_reg[3][31]                                                                                                                                                                                                        | 4      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/delayline_28_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM_core_U/ShiftRegMem_reg[7][32]                                                                                                                                                                  | 8      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/control_delayline_17_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW_core_U/ShiftRegMem_reg[7][0]                                                                                                                                                           | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/delayline_27_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM_core_U/ShiftRegMem_reg[7][32]                                                                                                                                                                  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_U0/delayline_27_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM_core_U/ShiftRegMem_reg[7][31]                                                                                                                                                                  | 8      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/delayline_24_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg_core_U/ShiftRegMem_reg[15][32]                                                                                                                           | 16     | 33    | NO           | NO                 | YES               | 33     | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/control_delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[15][0]                                                                                                                     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/delayline_2_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg_core_U/ShiftRegMem_reg[15][32]                                                                                                                            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_U0/delayline_2_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg_core_U/ShiftRegMem_reg[15][31]                                                                                                                            | 16     | 32    | NO           | NO                 | NO                | 32     | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/delayline_35_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK_core_U/ShiftRegMem_reg[31][32]                                                                                     | 32     | 33    | NO           | NO                 | YES               | 0      | 33      | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/control_delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[31][0]                                                                               | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/delayline_34_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK_core_U/ShiftRegMem_reg[31][32]                                                                                     | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_U0/delayline_34_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK_core_U/ShiftRegMem_reg[31][31]                                                                                     | 32     | 32    | NO           | NO                 | NO                | 0      | 32      | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/delayline_5_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde_core_U/ShiftRegMem_reg[63][32]                                                | 64     | 33    | NO           | NO                 | YES               | 0      | 66      | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/control_delayline_7_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[63][0]                                         | 64     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/delayline_4_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde_core_U/ShiftRegMem_reg[63][32]                                                | 64     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_U0/delayline_4_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde_core_U/ShiftRegMem_reg[63][31]                                                | 64     | 32    | NO           | NO                 | NO                | 0      | 64      | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/swap_complex_ap_fixed_16_1_5_3_0_7_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_U0/delayline_10_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI_core_U/ShiftRegMem_reg[127][32]        | 128    | 33    | NO           | NO                 | YES               | 0      | 132     | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/swap_complex_ap_fixed_16_1_5_3_0_7_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_U0/control_delayline_9_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_control_delayline_9_SHIFTxdS_core_U/ShiftRegMem_reg[127][0]  | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/swap_complex_ap_fixed_16_1_5_3_0_7_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_U0/delayline_9_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI_core_U/ShiftRegMem_reg[127][32]         | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/swap_complex_ap_fixed_16_1_5_3_0_3_U0/swap_complex_ap_fixed_16_1_5_3_0_4_U0/swap_complex_ap_fixed_16_1_5_3_0_5_U0/swap_complex_ap_fixed_16_1_5_3_0_6_U0/swap_complex_ap_fixed_16_1_5_3_0_7_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_U0/delayline_9_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI_core_U/ShiftRegMem_reg[127][31]         | 128    | 32    | NO           | NO                 | NO                | 0      | 128     | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/streamingDataCommutor_complex_ap_fixed_16_5_5_3_0_U0/delayline_23_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde_core_U/ShiftRegMem_reg[63][32]                                                                                                                                                                                                                                                                                 | 64     | 33    | NO           | NO                 | YES               | 0      | 66      | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/streamingDataCommutor_complex_ap_fixed_16_5_5_3_0_U0/control_delayline_14_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_control_delayline_7_SHIFTudo_core_U/ShiftRegMem_reg[63][0]                                                                                                                                                                                                                                                                          | 64     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/streamingDataCommutor_complex_ap_fixed_16_5_5_3_0_U0/delayline_22_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde_core_U/ShiftRegMem_reg[63][32]                                                                                                                                                                                                                                                                                 | 64     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/streamingDataCommutor_complex_ap_fixed_16_5_5_3_0_U0/delayline_22_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_6_delayline_5_SHIFTREG_AUTOtde_core_U/ShiftRegMem_reg[63][31]                                                                                                                                                                                                                                                                                 | 64     | 32    | NO           | NO                 | NO                | 0      | 64      | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/streamingDataCommutor_complex_ap_fixed_16_7_5_3_0_U0/delayline_30_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg_core_U/ShiftRegMem_reg[15][32]                                                                                                                                                                                                                                                     | 16     | 33    | NO           | NO                 | YES               | 33     | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/streamingDataCommutor_complex_ap_fixed_16_7_5_3_0_U0/control_delayline_1_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_control_delayline_3_SHIFTocq_core_U/ShiftRegMem_reg[15][0]                                                                                                                                                                                                                                               | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/streamingDataCommutor_complex_ap_fixed_16_7_5_3_0_U0/delayline_29_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg_core_U/ShiftRegMem_reg[15][32]                                                                                                                                                                                                                                                     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/streamingDataCommutor_complex_ap_fixed_16_7_5_3_0_U0/delayline_29_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_4_delayline_24_SHIFTREG_AUTncg_core_U/ShiftRegMem_reg[15][31]                                                                                                                                                                                                                                                     | 16     | 32    | NO           | NO                 | NO                | 32     | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/streamingDataCommutor_complex_ap_fixed_16_9_5_3_0_U0/delayline_3_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi_core_U/ShiftRegMem_reg[3][32]                                                                                                                                                                                                                           | 4      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/streamingDataCommutor_complex_ap_fixed_16_9_5_3_0_U0/control_delayline_6_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_control_delayline_15_SHIFibs_core_U/ShiftRegMem_reg[3][0]                                                                                                                                                                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/streamingDataCommutor_complex_ap_fixed_16_9_5_3_0_U0/delayline_1_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi_core_U/ShiftRegMem_reg[3][32]                                                                                                                                                                                                                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/streamingDataCommutor_complex_ap_fixed_16_9_5_3_0_U0/delayline_1_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_delayline_13_SHIFTREG_AUThbi_core_U/ShiftRegMem_reg[3][31]                                                                                                                                                                                                                           | 4      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/streamingDataCommutor_complex_ap_fixed_16_8_5_3_0_U0/delayline_32_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM_core_U/ShiftRegMem_reg[7][32]                                                                                                                                                                                                                                        | 8      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/streamingDataCommutor_complex_ap_fixed_16_8_5_3_0_U0/control_delayline_11_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW_core_U/ShiftRegMem_reg[7][0]                                                                                                                                                                                                                                 | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/streamingDataCommutor_complex_ap_fixed_16_8_5_3_0_U0/delayline_31_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM_core_U/ShiftRegMem_reg[7][32]                                                                                                                                                                                                                                        | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/streamingDataCommutor_complex_ap_fixed_16_8_5_3_0_U0/delayline_31_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM_core_U/ShiftRegMem_reg[7][31]                                                                                                                                                                                                                                        | 8      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/streamingDataCommutor_complex_ap_fixed_16_6_5_3_0_U0/delayline_26_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK_core_U/ShiftRegMem_reg[31][32]                                                                                                                                                                                                                                                                   | 32     | 33    | NO           | NO                 | YES               | 0      | 33      | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/streamingDataCommutor_complex_ap_fixed_16_6_5_3_0_U0/control_delayline_16_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_control_delayline_5_SHIFTrcU_core_U/ShiftRegMem_reg[31][0]                                                                                                                                                                                                                                                            | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/streamingDataCommutor_complex_ap_fixed_16_6_5_3_0_U0/delayline_18_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK_core_U/ShiftRegMem_reg[31][32]                                                                                                                                                                                                                                                                   | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/streamingDataCommutor_complex_ap_fixed_16_6_5_3_0_U0/delayline_18_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_5_delayline_35_SHIFTREG_AUTqcK_core_U/ShiftRegMem_reg[31][31]                                                                                                                                                                                                                                                                   | 32     | 32    | NO           | NO                 | NO                | 0      | 32      | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/streamingDataCommutor_complex_ap_fixed_16_4_5_3_0_U0/delayline_11_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI_core_U/ShiftRegMem_reg[127][32]                                                                                                                                                                                                                                                                                              | 128    | 33    | NO           | NO                 | YES               | 0      | 132     | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/streamingDataCommutor_complex_ap_fixed_16_4_5_3_0_U0/control_delayline_4_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_control_delayline_9_SHIFTxdS_core_U/ShiftRegMem_reg[127][0]                                                                                                                                                                                                                                                                                        | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/streamingDataCommutor_complex_ap_fixed_16_4_5_3_0_U0/delayline_33_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI_core_U/ShiftRegMem_reg[127][32]                                                                                                                                                                                                                                                                                              | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|fft_top     | fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/streamingDataCommutor_complex_ap_fixed_16_4_5_3_0_U0/delayline_33_U/fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_7_delayline_10_SHIFTREG_AUTwdI_core_U/ShiftRegMem_reg[127][31]                                                                                                                                                                                                                                                                                              | 128    | 32    | NO           | NO                 | NO                | 0      | 128     | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name             | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[3]   | 33     | 33         | 33     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[3]   | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | ShiftRegMem_reg[7]   | 33     | 33         | 33     | 0       | 0      | 0      | 0      | 
|dsrl__3     | ShiftRegMem_reg[7]   | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__4     | ShiftRegMem_reg[15]  | 33     | 33         | 33     | 0       | 0      | 0      | 0      | 
|dsrl__5     | ShiftRegMem_reg[15]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__6     | ShiftRegMem_reg[31]  | 33     | 33         | 0      | 33      | 0      | 0      | 0      | 
|dsrl__7     | ShiftRegMem_reg[31]  | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__8     | ShiftRegMem_reg[63]  | 33     | 33         | 0      | 66      | 33     | 0      | 0      | 
|dsrl__9     | ShiftRegMem_reg[63]  | 32     | 32         | 0      | 64      | 32     | 0      | 0      | 
|dsrl__10    | ShiftRegMem_reg[127] | 33     | 33         | 0      | 132     | 66     | 33     | 0      | 
|dsrl__11    | ShiftRegMem_reg[127] | 32     | 32         | 0      | 128     | 64     | 32     | 0      | 
|dsrl__12    | ShiftRegMem_reg[255] | 33     | 33         | 0      | 264     | 132    | 66     | 0      | 
|dsrl__13    | ShiftRegMem_reg[255] | 32     | 32         | 0      | 256     | 128    | 64     | 0      | 
|dsrl__14    | SRL_SIG_reg[15]      | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fft_top_fftStageKernelS2S_8 | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_8 | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_8 | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_8 | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage            | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage            | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage            | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage            | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_1 | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_1 | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_1 | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_1 | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage_2          | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage_2          | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage_2          | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage_2          | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_3 | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_3 | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_3 | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_3 | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage_4          | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage_4          | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage_4          | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage_4          | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_5 | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_5 | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_5 | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_5 | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage_6          | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage_6          | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage_6          | (A'*B'')'   | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStage_6          | (A*B'')'    | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_7 | (A''*B')'   | 30     | 18     | -      | -      | 31     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_7 | (A'*B')'    | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_7 | (A''*B')'   | 30     | 18     | -      | -      | 31     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fft_top_fftStageKernelS2S_7 | (A'*B')'    | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   957|
|2     |DSP48E1  |    36|
|8     |LUT1     |  1561|
|9     |LUT2     |  1913|
|10    |LUT3     |  1601|
|11    |LUT4     |   658|
|12    |LUT5     |  1169|
|13    |LUT6     |   746|
|14    |RAM32M   |   329|
|15    |RAM32X1D |     4|
|16    |RAMB18E1 |    12|
|19    |SRL16E   |   486|
|20    |SRLC32E  |  2010|
|21    |FDRE     |  9182|
|22    |FDSE     |   326|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:31 ; elapsed = 00:03:40 . Memory (MB): peak = 2036.641 ; gain = 1400.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1257 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:46 ; elapsed = 00:03:17 . Memory (MB): peak = 2036.641 ; gain = 1077.590
Synthesis Optimization Complete : Time (s): cpu = 00:03:31 ; elapsed = 00:03:41 . Memory (MB): peak = 2036.641 ; gain = 1400.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.593 . Memory (MB): peak = 2045.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2050.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 333 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 329 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 2841de2b
INFO: [Common 17-83] Releasing license: Synthesis
354 Infos, 212 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:46 ; elapsed = 00:03:59 . Memory (MB): peak = 2050.434 ; gain = 1643.070
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2050.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_fft_top_0_0_synth_1/audio_system_fft_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP audio_system_fft_top_0_0, cache-ID = 7f7b0b28bfa479ed
INFO: [Coretcl 2-1174] Renamed 293 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2050.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_fft_top_0_0_synth_1/audio_system_fft_top_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file audio_system_fft_top_0_0_utilization_synth.rpt -pb audio_system_fft_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 23 20:51:48 2025...
