xpm_memory.sv,systemverilog,xil_defaultlib,../../../../tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Lab9.srcs/sources_1/ip/vio_dpram/hdl/verilog"incdir="../../../../Lab9.srcs/sources_1/ip/vio_dpram/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Lab9.srcs/sources_1/ip/vio_dpram/hdl/verilog"incdir="../../../../Lab9.srcs/sources_1/ip/vio_dpram/hdl"
vio_dpram.vhd,vhdl,xil_defaultlib,../../../../Lab9.srcs/sources_1/ip/vio_dpram/sim/vio_dpram.vhd,incdir="../../../../Lab9.srcs/sources_1/ip/vio_dpram/hdl/verilog"incdir="../../../../Lab9.srcs/sources_1/ip/vio_dpram/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
