#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffcac502d90 .scope module, "psShiftReg_testbench" "psShiftReg_testbench" 2 2;
 .timescale 0 0;
P_0x7ffcac500860 .param/l "PERIOD" 0 2 10, +C4<00000000000000000000000000001010>;
v0x7ffcac520fa0_0 .var "bit_clk", 0 0;
v0x7ffcac521050_0 .var "clk", 0 0;
v0x7ffcac5210e0_0 .net "data", 10 0, v0x7ffcac520b80_0;  1 drivers
v0x7ffcac521170_0 .var "load", 0 0;
v0x7ffcac521220_0 .var "parallelIn", 7 0;
v0x7ffcac5212f0_0 .var "rst", 0 0;
v0x7ffcac5213a0_0 .net "serialOut", 0 0, L_0x7ffcac521450;  1 drivers
S_0x7ffcac500090 .scope module, "dut" "psShiftReg" 2 17, 3 1 0, S_0x7ffcac502d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 11 "data"
    .port_info 1 /OUTPUT 1 "serialOut"
    .port_info 2 /INPUT 8 "parallelIn"
    .port_info 3 /INPUT 1 "load"
    .port_info 4 /INPUT 1 "bit_clk"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "rst"
v0x7ffcac50d7a0_0 .net "bit_clk", 0 0, v0x7ffcac520fa0_0;  1 drivers
v0x7ffcac520ae0_0 .net "clk", 0 0, v0x7ffcac521050_0;  1 drivers
v0x7ffcac520b80_0 .var "data", 10 0;
v0x7ffcac520c20_0 .net "load", 0 0, v0x7ffcac521170_0;  1 drivers
v0x7ffcac520cc0_0 .net "parallelIn", 7 0, v0x7ffcac521220_0;  1 drivers
v0x7ffcac520db0_0 .net "rst", 0 0, v0x7ffcac5212f0_0;  1 drivers
v0x7ffcac520e50_0 .net "serialOut", 0 0, L_0x7ffcac521450;  alias, 1 drivers
E_0x7ffcac50e100 .event posedge, v0x7ffcac520ae0_0;
E_0x7ffcac50e3b0 .event edge, v0x7ffcac520c20_0, v0x7ffcac520cc0_0;
L_0x7ffcac521450 .part v0x7ffcac520b80_0, 0, 1;
    .scope S_0x7ffcac500090;
T_0 ;
    %pushi/vec4 2047, 0, 11;
    %store/vec4 v0x7ffcac520b80_0, 0, 11;
    %end;
    .thread T_0;
    .scope S_0x7ffcac500090;
T_1 ;
    %wait E_0x7ffcac50e3b0;
    %load/vec4 v0x7ffcac520c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffcac520b80_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffcac520b80_0, 4, 1;
    %load/vec4 v0x7ffcac520cc0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffcac520b80_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffcac520b80_0, 4, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffcac500090;
T_2 ;
    %wait E_0x7ffcac50e100;
    %load/vec4 v0x7ffcac520db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 2047, 0, 11;
    %assign/vec4 v0x7ffcac520b80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffcac50d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7ffcac520b80_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffcac520b80_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7ffcac520b80_0;
    %assign/vec4 v0x7ffcac520b80_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffcac502d90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffcac521050_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7ffcac502d90;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x7ffcac521050_0;
    %inv;
    %store/vec4 v0x7ffcac521050_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffcac502d90;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac5212f0_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x7ffcac521220_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac5212f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac521170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac521170_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac521170_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffcac520fa0_0, 0;
    %wait E_0x7ffcac50e100;
    %wait E_0x7ffcac50e100;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7ffcac502d90;
T_6 ;
    %vpi_call 2 63 "$dumpfile", "psShiftReg.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "psShiftReg_testbench.v";
    "./psShiftReg.v";
