set tool_name "Custom Verilog HDL"
set corner_file_list {
	{{"Slow Model"} {problem3_19101196.vo problem3_19101196_v.sdo}}
}
