
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
ø
Running: %s
333*	simulator2ì
˛C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L axi_rc_servo_controller -L work -L secureip --snapshot axi_rc_servo_controller_testbench_behav --prj C:/custom_IPI_IP/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.sim/sim_1/behav/axi_rc_servo_controller_testbench.prj work.axi_rc_servo_controller_testbench 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
62default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
®
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
≤
(Analyzing VHDL file "%s" into library %s163*xsimverific2º
ßC:/custom_IPI_IP/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller_functions_pkg.vhd2default:default2+
axi_rc_servo_controller2default:defaultZ10-163
ë
(Analyzing VHDL file "%s" into library %s163*xsimverific2Æ
ôC:/custom_IPI_IP/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd2default:default2
work2default:defaultZ10-163
é
(Analyzing VHDL file "%s" into library %s163*xsimverific2´
ñC:/custom_IPI_IP/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/clock_divider.vhd2default:default2
work2default:defaultZ10-163
®
(Analyzing VHDL file "%s" into library %s163*xsimverific2≈
∞C:/custom_IPI_IP/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_WRITE_RESPONSE_CHANNEL_model.vhd2default:default2
work2default:defaultZ10-163
§
(Analyzing VHDL file "%s" into library %s163*xsimverific2¡
¨C:/custom_IPI_IP/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_WRITE_DATA_CHANNEL_model.vhd2default:default2
work2default:defaultZ10-163
£
(Analyzing VHDL file "%s" into library %s163*xsimverific2¿
´C:/custom_IPI_IP/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_READ_DATA_CHANNEL_model.vhd2default:default2
work2default:defaultZ10-163
©
(Analyzing VHDL file "%s" into library %s163*xsimverific2∆
±C:/custom_IPI_IP/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_ADDRESS_CONTROL_CHANNEL_model.vhd2default:default2
work2default:defaultZ10-163
ò
(Analyzing VHDL file "%s" into library %s163*xsimverific2µ
†C:/custom_IPI_IP/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd2default:default2
work2default:defaultZ10-163
ï
(Analyzing VHDL file "%s" into library %s163*xsimverific2≤
ùC:/custom_IPI_IP/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/new/AXI_lite_master_transaction_model.vhd2default:default2
work2default:defaultZ10-163
ñ
(Analyzing VHDL file "%s" into library %s163*xsimverific2≥
ûC:/custom_IPI_IP/MyProcessorIPLib/pcores/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/new/axi_rc_servo_controller_tb.vhd2default:default2
work2default:defaultZ10-163
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
T
Compiling %s
389*	simulator2(
package std.standard2default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package ieee.std_logic_11642default:defaultZ43-3505
\
Compiling %s
389*	simulator20
package ieee.std_logic_arith2default:defaultZ43-3505
_
Compiling %s
389*	simulator23
package ieee.std_logic_unsigned2default:defaultZ43-3505
X
Compiling %s
389*	simulator2,
package ieee.numeric_std2default:defaultZ43-3505
~
Compiling %s
389*	simulator2R
>package axi_rc_servo_controller.servo_controller_functions_pkg2default:defaultZ43-3505
ë
Compiling %s
389*	simulator2e
Qarchitecture behavioral of entity work.servo_controller [\servo_controller(128)\]2default:defaultZ43-3505
î
Compiling %s
389*	simulator2h
Tarchitecture behavioral of entity work.clock_divider [\clock_divider(128000,20000)\]2default:defaultZ43-3505
ù
Compiling %s
389*	simulator2q
]architecture imp of entity work.axi_rc_servo_controller [\axi_rc_servo_controller("virtex...]2default:defaultZ43-3505
Ø
Compiling %s
389*	simulator2Ç
narchitecture behavioral of entity work.AXI_ADDRESS_CONTROL_CHANNEL_model [axi_address_control_channel_mode...]2default:defaultZ43-3505
®
Compiling %s
389*	simulator2|
harchitecture behavioral of entity work.AXI_READ_DATA_CHANNEL_model [axi_read_data_channel_model_defa...]2default:defaultZ43-3505
©
Compiling %s
389*	simulator2}
iarchitecture behavioral of entity work.AXI_WRITE_DATA_CHANNEL_model [axi_write_data_channel_model_def...]2default:defaultZ43-3505
≥
Compiling %s
389*	simulator2Ü
rarchitecture behavioral of entity work.AXI_WRITE_DATA_RESPONSE_CHANNEL_model [axi_write_data_response_channel_...]2default:defaultZ43-3505
Ø
Compiling %s
389*	simulator2Ç
narchitecture behavioral of entity work.AXI_lite_master_transaction_model [axi_lite_master_transaction_mode...]2default:defaultZ43-3505
â
Compiling %s
389*	simulator2]
Iarchitecture behaviour of entity work.axi_rc_servo_controller_testbenc...2default:defaultZ43-3505
w
Built simulation snapshot %s
278*	simulator2;
'axi_rc_servo_controller_testbench_behav2default:defaultZ43-3394


End Record