#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Dec 10 12:59:28 2023
# Process ID: 23308
# Current directory: C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4312 C:\Users\Maxwiny\Desktop\Freq-Meter\Vivado\freq_meter\freq_meter.xpr
# Log file: C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/vivado.log
# Journal file: C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter\vivado.jou
# Running On: LAPTOP-B536QLCF, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 33719 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2451.586 ; gain = 393.730
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_top.v w ]
add_files -fileset sim_1 C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_top.v
update_compile_order -fileset sim_1
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/freq_meter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_meter_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/seg_drive_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_drive_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_sw' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'bin' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_clk
Compiling module xil_defaultlib.key_default
Compiling module xil_defaultlib.bin2bcd32
Compiling module xil_defaultlib.seg_drive_8bit_default
Compiling module xil_defaultlib.freq_meter_calc
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2515.770 ; gain = 6.434
update_compile_order -fileset sim_1
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/u_top/u_freq_meter_calc}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_sw' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'bin' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:126]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2541.875 ; gain = 26.105
run all
run: Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 2547.781 ; gain = 5.906
run all
run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2548.699 ; gain = 0.918
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16460 KB (Peak: 16460 KB), Simulation CPU Usage: 45421 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/div_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/freq_meter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_meter_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/seg_drive_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_drive_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_sw' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'bin' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_clk
Compiling module xil_defaultlib.key_default
Compiling module xil_defaultlib.bin2bcd32
Compiling module xil_defaultlib.seg_drive_8bit_default
Compiling module xil_defaultlib.freq_meter_calc
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2548.699 ; gain = 0.000
run all
run: Time (s): cpu = 00:03:11 ; elapsed = 00:03:00 . Memory (MB): peak = 2552.102 ; gain = 3.402
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16468 KB (Peak: 16468 KB), Simulation CPU Usage: 79218 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/div_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/freq_meter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_meter_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/seg_drive_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_drive_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_sw' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'bin' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_clk
Compiling module xil_defaultlib.key_default
Compiling module xil_defaultlib.bin2bcd32
Compiling module xil_defaultlib.seg_drive_8bit_default
Compiling module xil_defaultlib.freq_meter_calc(CNT_GATE_S_MAX=2...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2552.102 ; gain = 0.000
run all
run: Time (s): cpu = 00:02:18 ; elapsed = 00:01:56 . Memory (MB): peak = 2554.559 ; gain = 2.457
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16488 KB (Peak: 16488 KB), Simulation CPU Usage: 47406 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/div_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/freq_meter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_meter_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/seg_drive_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_drive_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_sw' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'bin' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_clk
Compiling module xil_defaultlib.key_default
Compiling module xil_defaultlib.bin2bcd32
Compiling module xil_defaultlib.seg_drive_8bit_default
Compiling module xil_defaultlib.freq_meter_calc(CNT_GATE_S_MAX=2...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2554.559 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 3103.438 ; gain = 548.879
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16496 KB (Peak: 16496 KB), Simulation CPU Usage: 16967 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/div_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/freq_meter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_meter_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/seg_drive_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_drive_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_sw' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'bin' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_clk
Compiling module xil_defaultlib.key_default
Compiling module xil_defaultlib.bin2bcd32
Compiling module xil_defaultlib.seg_drive_8bit_default
Compiling module xil_defaultlib.freq_meter_calc(CNT_GATE_S_MAX=2...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3103.438 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3103.438 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/div_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/freq_meter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_meter_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/seg_drive_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_drive_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_sw' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'bin' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_clk
Compiling module xil_defaultlib.key_default
Compiling module xil_defaultlib.bin2bcd32
Compiling module xil_defaultlib.seg_drive_8bit_default
Compiling module xil_defaultlib.freq_meter_calc(CNT_GATE_S_MAX=2...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3103.438 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3103.438 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/div_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/freq_meter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_meter_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/seg_drive_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_drive_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_sw' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'bin' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_clk
Compiling module xil_defaultlib.key_default
Compiling module xil_defaultlib.bin2bcd32
Compiling module xil_defaultlib.seg_drive_8bit_default
Compiling module xil_defaultlib.freq_meter_calc(CNT_GATE_S_MAX=2...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3103.438 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3475.043 ; gain = 371.605
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/div_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/freq_meter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_meter_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/seg_drive_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_drive_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_sw' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'bin' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_clk
Compiling module xil_defaultlib.key_default
Compiling module xil_defaultlib.bin2bcd32
Compiling module xil_defaultlib.seg_drive_8bit_default
Compiling module xil_defaultlib.freq_meter_calc(CNT_GATE_S_MAX=2...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3475.188 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 3514.520 ; gain = 39.332
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16492 KB (Peak: 16492 KB), Simulation CPU Usage: 11843 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/div_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/freq_meter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_meter_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/seg_drive_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_drive_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWare/FPGA/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_sw' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'bin' [C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" Line 2. Module bin2bcd32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_clk
Compiling module xil_defaultlib.key_default
Compiling module xil_defaultlib.bin2bcd32
Compiling module xil_defaultlib.seg_drive_8bit_default
Compiling module xil_defaultlib.freq_meter_calc(CNT_GATE_S_MAX=2...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3514.520 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3514.520 ; gain = 0.000
reset_run synth_2
INFO: [Project 1-1161] Replacing file C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/utils_1/imports/synth_2/top.dcp with file C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/synth_2/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
[Sun Dec 10 14:21:15 2023] Launched synth_2...
Run output will be captured here: C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/synth_2/runme.log
[Sun Dec 10 14:21:15 2023] Launched impl_2...
Run output will be captured here: C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/impl_2/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3514.520 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/impl_2/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/impl_2/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_2
INFO: [Project 1-1161] Replacing file C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/utils_1/imports/synth_2/top.dcp with file C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/synth_2/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
[Sun Dec 10 14:24:51 2023] Launched synth_2...
Run output will be captured here: C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/synth_2/runme.log
[Sun Dec 10 14:24:51 2023] Launched impl_2...
Run output will be captured here: C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/impl_2/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/impl_2/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 16
[Sun Dec 10 14:46:59 2023] Launched impl_2...
Run output will be captured here: C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.runs/impl_2/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 14:56:36 2023...
