Release 14.7 Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/imple
mentation/fpga.flw 
Using Option File(s): 
 C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-2 -nt timestamp -bm system.bmm
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line:
C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-2 -nt timestamp -bm system.bmm
C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/imple
mentation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system.ngc" ...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/impl
ementation/system_nfa_accept_samples_generic_hw_top_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   32 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-2".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bc865f2f) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bc865f2f) REAL time: 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:64e762a7) REAL time: 25 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:64e762a7) REAL time: 25 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:64e762a7) REAL time: 37 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:64e762a7) REAL time: 37 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:ceca31fc) REAL time: 39 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:ceca31fc) REAL time: 39 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:ceca31fc) REAL time: 39 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:ceca31fc) REAL time: 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ceca31fc) REAL time: 39 secs 

Phase 12.8  Global Placement
............................................................................
...................................................
Phase 12.8  Global Placement (Checksum:870c73fe) REAL time: 45 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:870c73fe) REAL time: 45 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:870c73fe) REAL time: 45 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:f1d289dc) REAL time: 1 mins 5 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:f1d289dc) REAL time: 1 mins 5 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:f1d289dc) REAL time: 1 mins 5 secs 

Total REAL time to Placer completion: 1 mins 6 secs 
Total CPU  time to Placer completion: 1 mins 5 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 2,883 out of  28,800   10%
    Number used as Flip Flops:               2,867
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      3,851 out of  28,800   13%
    Number used as logic:                    3,594 out of  28,800   12%
      Number using O6 output only:           2,956
      Number using O5 output only:             251
      Number using O5 and O6:                  387
    Number used as Memory:                     239 out of   7,680    3%
      Number used as Dual Port RAM:            104
        Number using O6 output only:            20
        Number using O5 and O6:                 84
      Number used as Single Port RAM:           53
        Number using O5 and O6:                 53
      Number used as Shift Register:            82
        Number using O6 output only:            81
        Number using O5 output only:             1
    Number used as exclusive route-thru:        18
  Number of route-thrus:                       278
    Number using O6 output only:               267
    Number using O5 output only:                 9
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,300 out of   7,200   18%
  Number of LUT Flip Flop pairs used:        4,416
    Number with an unused Flip Flop:         1,533 out of   4,416   34%
    Number with an unused LUT:                 565 out of   4,416   12%
    Number of fully used LUT-FF pairs:       2,318 out of   4,416   52%
    Number of unique control sets:             354
    Number of slice register sites lost
      to control set restrictions:             669 out of  28,800    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     480    1%
    Number of LOCed IOBs:                        2 out of       2  100%
    IOB Flip Flops:                              1

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       4 out of      60    6%
    Number using BlockRAM only:                  4
    Total primitives used:
      Number of 36k BlockRAM used:               4
    Total Memory used (KB):                    144 out of   2,160    6%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      48    6%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  672 MB
Total REAL time to MAP completion:  1 mins 11 secs 
Total CPU time to MAP completion:   1 mins 10 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Programas/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           2 out of 32      6%
   Number of DSP48Es                         3 out of 48      6%
   Number of ILOGICs                         1 out of 560     1%
   Number of External IOBs                   2 out of 480     1%
      Number of LOCed IOBs                   2 out of 2     100%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                     4 out of 60      6%
   Number of Slices                       1300 out of 7200   18%
   Number of Slice Registers              2883 out of 28800   9%
      Number used as Flip Flops           2867
      Number used as Latches                 0
      Number used as LatchThrus             16

   Number of Slice LUTS                   3851 out of 28800  13%
   Number of Slice LUT-Flip Flop pairs    4416 out of 28800  15%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 22264 unrouted;      REAL time: 12 secs 

Phase  2  : 18960 unrouted;      REAL time: 13 secs 

Phase  3  : 8314 unrouted;      REAL time: 18 secs 

Phase  4  : 8314 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 
Total REAL time to Router completion: 30 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   | 1114 |  0.311     |  1.672      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   69 |  0.118     |  1.477      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.730     |  2.360      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    13.262ns|     6.738ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.264ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      3.369ns|            0|            0|            0|       261459|
| TS_clock_generator_0_clock_gen|     20.000ns|      6.738ns|          N/A|            0|            0|       261459|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 36 secs 

Peak Memory Usage:  579 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Programas/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Programas/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Programas\Xilinx\14.7\ISE_DS\ISE\;C:\Programas\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -2
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-2 (PRODUCTION 1.73 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 261459 paths, 0 nets, and 18943 connections

Design statistics:
   Minimum period:   6.738ns (Maximum frequency: 148.412MHz)


Analysis completed Sat Nov 08 17:40:36 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 13 secs 


