#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jul 29 09:04:45 2022
# Process ID: 8140
# Current directory: C:/Users/Asus/Desktop/NANO_UPLOADED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11016 C:\Users\Asus\Desktop\NANO_UPLOADED\NanoProcessor.xpr
# Log file: C:/Users/Asus/Desktop/NANO_UPLOADED/vivado.log
# Journal file: C:/Users/Asus/Desktop/NANO_UPLOADED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 970.930 ; gain = 237.660
update_compile_order -fileset sources_1
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1782.176 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1782.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1893.941 ; gain = 896.055
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.sim/sim_1/impl/func/xsim/System_sim_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.sim/sim_1/impl/func/xsim/System_sim_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'System_sim' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj System_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.sim/sim_1/impl/func/xsim/System_sim_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NanoProcessor
INFO: [VRFC 10-311] analyzing module REG_3_BIT
INFO: [VRFC 10-311] analyzing module REG_4_BIT
INFO: [VRFC 10-311] analyzing module REG_4_BIT_0
INFO: [VRFC 10-311] analyzing module REG_4_BIT_1
INFO: [VRFC 10-311] analyzing module REG_4_BIT_2
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-311] analyzing module SlowClock
INFO: [VRFC 10-311] analyzing module System
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj System_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.srcs/sim_1/new/System_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity System_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b8bd39790a345629db8c1cda2b91569 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot System_sim_func_impl xil_defaultlib.System_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.SlowClock
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.REG_3_BIT
Compiling module xil_defaultlib.REG_4_BIT
Compiling module xil_defaultlib.REG_4_BIT_0
Compiling module xil_defaultlib.REG_4_BIT_1
Compiling module xil_defaultlib.REG_4_BIT_2
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.NanoProcessor
Compiling module xil_defaultlib.System
Compiling architecture behavioral of entity xil_defaultlib.system_sim
Built simulation snapshot System_sim_func_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asus/Desktop/NANO_UPLOADED/NanoProcessor.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "System_sim_func_impl -key {Post-Implementation:sim_1:Functional:System_sim} -tclbatch {System_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source System_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1901.000 ; gain = 7.059
INFO: [USF-XSim-96] XSim completed. Design snapshot 'System_sim_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1901.000 ; gain = 903.113
open_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 29 09:56:57 2022...
