Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 14:33:16 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_167_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.199ns (35.400%)  route 2.188ns (64.600%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 6.895 - 4.000 ) 
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.495ns (routing 1.576ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.248ns (routing 1.429ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=23377, routed)       2.495     3.432    Delay1No17_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X143Y212       FDCE                                         r  Delay1No17_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y212       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.511 r  Delay1No17_instance/Y_reg[26]/Q
                         net (fo=9, routed)           0.785     4.296    Delay1No16_instance/Y_reg[33]_0[26]
    SLICE_X150Y175       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     4.444 r  Delay1No16_instance/geqOp_carry__0_i_11__5/O
                         net (fo=1, routed)           0.022     4.466    Sum12_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X150Y175       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.625 r  Sum12_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.651    Sum12_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X150Y176       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.703 r  Sum12_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.302     5.005    Delay1No17_instance/CO[0]
    SLICE_X154Y177       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.167     5.172 r  Delay1No17_instance/shiftedFracY_d1[12]_i_4__5/O
                         net (fo=3, routed)           0.201     5.373    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X152Y177       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.498 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.094     5.592    Delay1No16_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X152Y177       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.690 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=34, routed)          0.149     5.839    Delay1No17_instance/shiftVal__5[0]
    SLICE_X151Y177       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.988 r  Delay1No17_instance/shiftedFracY_d1[30]_i_2__5/O
                         net (fo=6, routed)           0.335     6.323    Delay1No17_instance/shiftedFracY_d1_reg[38][13]
    SLICE_X150Y170       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     6.446 r  Delay1No17_instance/shiftedFracY_d1[34]_i_1__5/O
                         net (fo=2, routed)           0.202     6.648    Delay1No16_instance/Y_reg[26]_0[11]
    SLICE_X149Y170       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     6.747 r  Delay1No16_instance/shiftedFracY_d1[18]_i_1__5/O
                         net (fo=1, routed)           0.072     6.819    Sum12_0_impl_instance/FPAddSubOp_instance/D[7]
    SLICE_X149Y170       FDRE                                         r  Sum12_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=23377, routed)       2.248     6.895    Sum12_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X149Y170       FDRE                                         r  Sum12_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/C
                         clock pessimism              0.438     7.332    
                         clock uncertainty           -0.035     7.297    
    SLICE_X149Y170       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.322    Sum12_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]
  -------------------------------------------------------------------
                         required time                          7.322    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  0.503    




