Makefile:49: must set CVA6_REPO_DIR to point at the root of CVA6 sources -- doing it for you...
Makefile:150: XCELIUM_HOME not set which is necessary for compiling DPIs when using XCELIUM
%Warning-MODDUP: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cva6_rvfi.sv:12:8: Duplicate declaration of module: 'cva6_rvfi'
   12 | module cva6_rvfi
      |        ^~~~~~~~~
                 core/cva6_rvfi.sv:12:8: ... Location of original declaration
   12 | module cva6_rvfi
      |        ^~~~~~~~~
                 ... For warning description see https://verilator.org/warn/MODDUP?v=5.008
                 ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/include/build_config_pkg.sv:153:21: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's OR generates 32 bits.
                                                                                                                      : ... In instance ariane_testharness
  153 |     cfg.AXI_USER_EN = CVA6Cfg.DataUserEn | CVA6Cfg.FetchUserEn;
      |                     ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:59:17: Big bit endian vector: left < right of bit range: [0:4]
                                                                                                               : ... In instance ariane_testharness
   59 |   typedef logic [0:NUM_FP_FORMATS-1]       fmt_logic_t;     
      |                 ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:105:17: Big bit endian vector: left < right of bit range: [0:3]
                                                                                                                : ... In instance ariane_testharness
  105 |   typedef logic [0:NUM_INT_FORMATS-1] ifmt_logic_t;  
      |                 ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:60:17: Big bit endian vector: left < right of bit range: [0:4]
                                                                                                               : ... In instance ariane_testharness
   60 |   typedef logic [0:NUM_FP_FORMATS-1][31:0] fmt_unsigned_t;  
      |                 ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:199:26: Big bit endian vector: left < right of bit range: [0:3]
                                                                                                                : ... In instance ariane_testharness
  199 |   typedef fmt_unsigned_t [0:NUM_OPGROUPS-1] opgrp_fmt_unsigned_t;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:194:23: Big bit endian vector: left < right of bit range: [0:4]
                                                                                                                : ... In instance ariane_testharness
  194 |   typedef unit_type_t [0:NUM_FP_FORMATS-1] fmt_unit_types_t;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:197:28: Big bit endian vector: left < right of bit range: [0:3]
                                                                                                                : ... In instance ariane_testharness
  197 |   typedef fmt_unit_types_t [0:NUM_OPGROUPS-1] opgrp_fmt_unit_types_t;
      |                            ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:50:28: Big bit endian vector: left < right of bit range: [0:4]
                                                                                                               : ... In instance ariane_testharness
   50 |   localparam fp_encoding_t [0:NUM_FP_FORMATS-1] FP_ENCODINGS  = '{
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:305:25: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                                  : ... In instance ariane_testharness
  305 |     return FP_ENCODINGS[fmt].exp_bits + FP_ENCODINGS[fmt].man_bits + 1;
      |                         ^~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:305:54: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                                  : ... In instance ariane_testharness
  305 |     return FP_ENCODINGS[fmt].exp_bits + FP_ENCODINGS[fmt].man_bits + 1;
      |                                                      ^~~
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/wt_dcache_wbuffer.sv:281:3: Logical operator GENIF expects 1 bit on the If, but If's SEL generates 32 bits.
                                                                                                                              : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  281 |   if (CVA6Cfg.DATA_USER_EN) begin
      |   ^~
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/common/local/util/sram_cache.sv:42:44: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'USER_EN' generates 32 bits.
                                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache.gen_sram[0].data_sram
   42 |   localparam DATA_AND_USER_WIDTH = USER_EN ? DATA_WIDTH + USER_WIDTH : DATA_WIDTH;
      |                                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv:227:23: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'TrueSIMDClass' generates 32 bits.
                                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice
  227 |     if (TrueSIMDClass && SIMD_WIDTH >= 10) begin : vectorial_true_class  
      |                       ^~
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv:264:23: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'TrueSIMDClass' generates 32 bits.
                                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice
  264 |   if (!(TrueSIMDClass && SIMD_WIDTH >= 10)) begin
      |                       ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:100:9: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'INT8' generates 2 bits.
                                                                                                                 : ... In instance ariane_testharness
  100 |         return INT8;
      |         ^~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:328:25: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                                  : ... In instance ariane_testharness
  328 |     return FP_ENCODINGS[fmt].exp_bits;
      |                         ^~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:333:25: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                                  : ... In instance ariane_testharness
  333 |     return FP_ENCODINGS[fmt].man_bits;
      |                         ^~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_pkg.sv:338:39: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                                  : ... In instance ariane_testharness
  338 |     return unsigned'(2**(FP_ENCODINGS[fmt].exp_bits-1)-1);  
      |                                       ^~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv:59:42: Operator ADD expects 59 bits on the RHS, but RHS's VARREF 'Cin_D' generates 1 bits.
                                                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.genblk4[0].iteration_div_sqrt
   59 |    assign {Carry_out_DO,Sum_DO}=A_DI+B_DI+Cin_D;
      |                                          ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:174:39: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  174 |     assign State_Two_iteration_unit_S = Precision_ctl_S[C_PC-1:1];   
      |                                       ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:175:40: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  175 |     assign State_Four_iteration_unit_S = Precision_ctl_S[C_PC-1:2];   
      |                                        ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1731:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1731 |               Q_sqrt0={{(C_MANT_FP64+2){1'b0}},Qcnt_three_1[4:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1734:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1734 |               Q_sqrt1={{(C_MANT_FP64+1){1'b0}},Qcnt_three_1[4:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1737:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1737 |               Q_sqrt2={{(C_MANT_FP64){1'b0}},Qcnt_three_1[4:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1744:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1744 |               Q_sqrt0={{(C_MANT_FP64-1){1'b0}},Qcnt_three_2[7:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1747:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1747 |               Q_sqrt1={{(C_MANT_FP64-2){1'b0}},Qcnt_three_2[7:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1750:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1750 |               Q_sqrt2={{(C_MANT_FP64-3){1'b0}},Qcnt_three_2[7:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1757:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1757 |               Q_sqrt0={{(C_MANT_FP64-4){1'b0}},Qcnt_three_3[10:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1760:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1760 |               Q_sqrt1={{(C_MANT_FP64-5){1'b0}},Qcnt_three_3[10:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1763:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1763 |               Q_sqrt2={{(C_MANT_FP64-6){1'b0}},Qcnt_three_3[10:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1770:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1770 |               Q_sqrt0={{(C_MANT_FP64-7){1'b0}},Qcnt_three_4[13:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1773:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1773 |               Q_sqrt1={{(C_MANT_FP64-8){1'b0}},Qcnt_three_4[13:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1776:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1776 |               Q_sqrt2={{(C_MANT_FP64-9){1'b0}},Qcnt_three_4[13:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1783:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1783 |               Q_sqrt0={{(C_MANT_FP64-10){1'b0}},Qcnt_three_5[16:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1786:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1786 |               Q_sqrt1={{(C_MANT_FP64-11){1'b0}},Qcnt_three_5[16:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1789:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1789 |               Q_sqrt2={{(C_MANT_FP64-12){1'b0}},Qcnt_three_5[16:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1796:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1796 |               Q_sqrt0={{(C_MANT_FP64-13){1'b0}},Qcnt_three_6[19:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1799:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1799 |               Q_sqrt1={{(C_MANT_FP64-14){1'b0}},Qcnt_three_6[19:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1802:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1802 |               Q_sqrt2={{(C_MANT_FP64-15){1'b0}},Qcnt_three_6[19:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1809:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1809 |               Q_sqrt0={{(C_MANT_FP64-16){1'b0}},Qcnt_three_7[22:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1812:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1812 |               Q_sqrt1={{(C_MANT_FP64-17){1'b0}},Qcnt_three_7[22:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1815:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1815 |               Q_sqrt2={{(C_MANT_FP64-18){1'b0}},Qcnt_three_7[22:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1822:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1822 |               Q_sqrt0={{(C_MANT_FP64-19){1'b0}},Qcnt_three_8[25:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1825:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1825 |               Q_sqrt1={{(C_MANT_FP64-20){1'b0}},Qcnt_three_8[25:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1828:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1828 |               Q_sqrt2={{(C_MANT_FP64-21){1'b0}},Qcnt_three_8[25:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1835:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1835 |               Q_sqrt0={{(C_MANT_FP64-22){1'b0}},Qcnt_three_9[28:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1838:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1838 |               Q_sqrt1={{(C_MANT_FP64-23){1'b0}},Qcnt_three_9[28:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1841:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1841 |               Q_sqrt2={{(C_MANT_FP64-24){1'b0}},Qcnt_three_9[28:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1848:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1848 |               Q_sqrt0={{(C_MANT_FP64-25){1'b0}},Qcnt_three_10[31:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1851:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1851 |               Q_sqrt1={{(C_MANT_FP64-26){1'b0}},Qcnt_three_10[31:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1854:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1854 |               Q_sqrt2={{(C_MANT_FP64-27){1'b0}},Qcnt_three_10[31:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1861:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1861 |               Q_sqrt0={{(C_MANT_FP64-28){1'b0}},Qcnt_three_11[34:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1864:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1864 |               Q_sqrt1={{(C_MANT_FP64-29){1'b0}},Qcnt_three_11[34:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1867:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1867 |               Q_sqrt2={{(C_MANT_FP64-30){1'b0}},Qcnt_three_11[34:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1874:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1874 |               Q_sqrt0={{(C_MANT_FP64-31){1'b0}},Qcnt_three_12[37:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1877:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1877 |               Q_sqrt1={{(C_MANT_FP64-32){1'b0}},Qcnt_three_12[37:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1880:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1880 |               Q_sqrt2={{(C_MANT_FP64-33){1'b0}},Qcnt_three_12[37:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1887:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1887 |               Q_sqrt0={{(C_MANT_FP64-34){1'b0}},Qcnt_three_13[40:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1890:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1890 |               Q_sqrt1={{(C_MANT_FP64-35){1'b0}},Qcnt_three_13[40:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1893:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1893 |               Q_sqrt2={{(C_MANT_FP64-36){1'b0}},Qcnt_three_13[40:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1900:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1900 |               Q_sqrt0={{(C_MANT_FP64-37){1'b0}},Qcnt_three_14[43:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1903:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1903 |               Q_sqrt1={{(C_MANT_FP64-38){1'b0}},Qcnt_three_14[43:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1906:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1906 |               Q_sqrt2={{(C_MANT_FP64-39){1'b0}},Qcnt_three_14[43:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1913:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1913 |               Q_sqrt0={{(C_MANT_FP64-40){1'b0}},Qcnt_three_15[46:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1916:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1916 |               Q_sqrt1={{(C_MANT_FP64-41){1'b0}},Qcnt_three_15[46:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1919:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1919 |               Q_sqrt2={{(C_MANT_FP64-42){1'b0}},Qcnt_three_15[46:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1926:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1926 |               Q_sqrt0={{(C_MANT_FP64-43){1'b0}},Qcnt_three_16[49:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1929:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1929 |               Q_sqrt1={{(C_MANT_FP64-44){1'b0}},Qcnt_three_16[49:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1932:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1932 |               Q_sqrt2={{(C_MANT_FP64-45){1'b0}},Qcnt_three_16[49:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1939:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1939 |               Q_sqrt0={{(C_MANT_FP64-46){1'b0}},Qcnt_three_17[52:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1942:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1942 |               Q_sqrt1={{(C_MANT_FP64-47){1'b0}},Qcnt_three_17[52:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1945:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1945 |               Q_sqrt2={{(C_MANT_FP64-48){1'b0}},Qcnt_three_17[52:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1952:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1952 |               Q_sqrt0={{(C_MANT_FP64-49){1'b0}},Qcnt_three_18[55:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1955:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1955 |               Q_sqrt1={{(C_MANT_FP64-50){1'b0}},Qcnt_three_18[55:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1958:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1958 |               Q_sqrt2={{(C_MANT_FP64-51){1'b0}},Qcnt_three_18[55:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2009:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2009 |                     Q_sqrt0={{(C_MANT_FP64+1){1'b0}},Qcnt_four_1[6:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2012:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2012 |                     Q_sqrt1={{(C_MANT_FP64){1'b0}},Qcnt_four_1[6:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2015:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2015 |                     Q_sqrt2={{(C_MANT_FP64-1){1'b0}},Qcnt_four_1[6:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2018:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2018 |                     Q_sqrt3={{(C_MANT_FP64-2){1'b0}},Qcnt_four_1[6:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2025:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2025 |                     Q_sqrt0={{(C_MANT_FP64-3){1'b0}},Qcnt_four_2[10:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2028:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2028 |                     Q_sqrt1={{(C_MANT_FP64-4){1'b0}},Qcnt_four_2[10:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2031:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2031 |                     Q_sqrt2={{(C_MANT_FP64-5){1'b0}},Qcnt_four_2[10:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2034:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2034 |                     Q_sqrt3={{(C_MANT_FP64-6){1'b0}},Qcnt_four_2[10:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2041:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2041 |                     Q_sqrt0={{(C_MANT_FP64-7){1'b0}},Qcnt_four_3[14:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2044:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2044 |                     Q_sqrt1={{(C_MANT_FP64-8){1'b0}},Qcnt_four_3[14:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2047:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2047 |                     Q_sqrt2={{(C_MANT_FP64-9){1'b0}},Qcnt_four_3[14:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2050:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2050 |                     Q_sqrt3={{(C_MANT_FP64-10){1'b0}},Qcnt_four_3[14:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2057:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2057 |                     Q_sqrt0={{(C_MANT_FP64-11){1'b0}},Qcnt_four_4[18:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2060:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2060 |                     Q_sqrt1={{(C_MANT_FP64-12){1'b0}},Qcnt_four_4[18:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2063:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2063 |                     Q_sqrt2={{(C_MANT_FP64-13){1'b0}},Qcnt_four_4[18:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2066:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2066 |                     Q_sqrt3={{(C_MANT_FP64-14){1'b0}},Qcnt_four_4[18:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2073:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2073 |                     Q_sqrt0={{(C_MANT_FP64-15){1'b0}},Qcnt_four_5[22:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2076:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2076 |                     Q_sqrt1={{(C_MANT_FP64-16){1'b0}},Qcnt_four_5[22:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2079:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2079 |                     Q_sqrt2={{(C_MANT_FP64-17){1'b0}},Qcnt_four_5[22:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2082:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2082 |                     Q_sqrt3={{(C_MANT_FP64-18){1'b0}},Qcnt_four_5[22:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2089:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2089 |                     Q_sqrt0={{(C_MANT_FP64-19){1'b0}},Qcnt_four_6[26:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2092:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2092 |                     Q_sqrt1={{(C_MANT_FP64-20){1'b0}},Qcnt_four_6[26:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2095:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2095 |                     Q_sqrt2={{(C_MANT_FP64-21){1'b0}},Qcnt_four_6[26:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2098:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2098 |                     Q_sqrt3={{(C_MANT_FP64-22){1'b0}},Qcnt_four_6[26:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2105:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2105 |                     Q_sqrt0={{(C_MANT_FP64-23){1'b0}},Qcnt_four_7[30:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2108:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2108 |                     Q_sqrt1={{(C_MANT_FP64-24){1'b0}},Qcnt_four_7[30:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2111:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2111 |                     Q_sqrt2={{(C_MANT_FP64-25){1'b0}},Qcnt_four_7[30:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2114:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2114 |                     Q_sqrt3={{(C_MANT_FP64-26){1'b0}},Qcnt_four_7[30:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2121:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2121 |                     Q_sqrt0={{(C_MANT_FP64-27){1'b0}},Qcnt_four_8[34:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2124:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2124 |                     Q_sqrt1={{(C_MANT_FP64-28){1'b0}},Qcnt_four_8[34:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2127:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2127 |                     Q_sqrt2={{(C_MANT_FP64-29){1'b0}},Qcnt_four_8[34:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2130:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2130 |                     Q_sqrt3={{(C_MANT_FP64-30){1'b0}},Qcnt_four_8[34:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2137:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2137 |                     Q_sqrt0={{(C_MANT_FP64-31){1'b0}},Qcnt_four_9[38:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2140:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2140 |                     Q_sqrt1={{(C_MANT_FP64-32){1'b0}},Qcnt_four_9[38:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2143:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2143 |                     Q_sqrt2={{(C_MANT_FP64-33){1'b0}},Qcnt_four_9[38:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2146:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2146 |                     Q_sqrt3={{(C_MANT_FP64-34){1'b0}},Qcnt_four_9[38:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2153:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2153 |                     Q_sqrt0={{(C_MANT_FP64-35){1'b0}},Qcnt_four_10[42:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2156:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2156 |                     Q_sqrt1={{(C_MANT_FP64-36){1'b0}},Qcnt_four_10[42:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2159:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2159 |                     Q_sqrt2={{(C_MANT_FP64-37){1'b0}},Qcnt_four_10[42:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2162:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2162 |                     Q_sqrt3={{(C_MANT_FP64-38){1'b0}},Qcnt_four_10[42:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2169:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2169 |                     Q_sqrt0={{(C_MANT_FP64-39){1'b0}},Qcnt_four_11[46:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2172:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2172 |                     Q_sqrt1={{(C_MANT_FP64-40){1'b0}},Qcnt_four_11[46:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2175:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2175 |                     Q_sqrt2={{(C_MANT_FP64-41){1'b0}},Qcnt_four_11[46:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2178:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2178 |                     Q_sqrt3={{(C_MANT_FP64-42){1'b0}},Qcnt_four_11[46:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2185:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2185 |                     Q_sqrt0={{(C_MANT_FP64-43){1'b0}},Qcnt_four_12[50:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2188:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2188 |                     Q_sqrt1={{(C_MANT_FP64-44){1'b0}},Qcnt_four_12[50:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2191:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2191 |                     Q_sqrt2={{(C_MANT_FP64-45){1'b0}},Qcnt_four_12[50:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2194:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2194 |                     Q_sqrt3={{(C_MANT_FP64-46){1'b0}},Qcnt_four_12[50:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2201:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2201 |                     Q_sqrt0={{(C_MANT_FP64-47){1'b0}},Qcnt_four_13[54:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2204:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2204 |                     Q_sqrt1={{(C_MANT_FP64-48){1'b0}},Qcnt_four_13[54:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2207:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2207 |                     Q_sqrt2={{(C_MANT_FP64-49){1'b0}},Qcnt_four_13[54:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2210:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2210 |                     Q_sqrt3={{(C_MANT_FP64-50){1'b0}},Qcnt_four_13[54:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3368:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP32' generates 8 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3368 |             C_BIAS_AONE =C_BIAS_AONE_FP32;
      |                         ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3373:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP64' generates 11 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3373 |             C_BIAS_AONE =C_BIAS_AONE_FP64;
      |                         ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3378:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP16' generates 5 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3378 |             C_BIAS_AONE =C_BIAS_AONE_FP16;
      |                         ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3383:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP16ALT' generates 8 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3383 |             C_BIAS_AONE =C_BIAS_AONE_FP16ALT;
      |                         ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3393:22: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.
                                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3393 |   assign Exp_add_a_D = {Sqrt_start_dly_S?{Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64:1]}:{Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI}};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3394:41: Operator COND expects 14 bits on the Conditional True, but Conditional True's REPLICATE generates 13 bits.
                                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3394 |   assign Exp_add_b_D = {Sqrt_start_dly_S?{1'b0,{C_EXP_ZERO_FP64},Exp_num_DI[0]}:{~Exp_den_DI[C_EXP_FP64],~Exp_den_DI[C_EXP_FP64],~Exp_den_DI}};
      |                                         ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3394:22: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.
                                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3394 |   assign Exp_add_b_D = {Sqrt_start_dly_S?{1'b0,{C_EXP_ZERO_FP64},Exp_num_DI[0]}:{~Exp_den_DI[C_EXP_FP64],~Exp_den_DI[C_EXP_FP64],~Exp_den_DI}};
      |                      ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3395:22: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.
                                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3395 |   assign Exp_add_c_D = {Div_start_dly_S?{{C_BIAS_AONE}}:{{C_HALF_BIAS}}};
      |                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:352:58: Operator SUB expects 12 bits on the RHS, but RHS's VARREF 'Mant_leadingOne_a' generates 6 bits.
                                                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
  352 |    assign  Exp_a_norm_DN = ((Start_S&&Ready_SI))?(Exp_a_D-Mant_leadingOne_a+(|Mant_leadingOne_a)):Exp_a_norm_DP;   
      |                                                          ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:352:76: Operator ADD expects 12 bits on the RHS, but RHS's REDOR generates 1 bits.
                                                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
  352 |    assign  Exp_a_norm_DN = ((Start_S&&Ready_SI))?(Exp_a_D-Mant_leadingOne_a+(|Mant_leadingOne_a)):Exp_a_norm_DP;   
      |                                                                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:393:58: Operator SUB expects 12 bits on the RHS, but RHS's VARREF 'Mant_leadingOne_b' generates 6 bits.
                                                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
  393 |    assign  Exp_b_norm_DN = ((Start_S&&Ready_SI))?(Exp_b_D-Mant_leadingOne_b+(|Mant_leadingOne_b)):Exp_b_norm_DP;  
      |                                                          ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:393:76: Operator ADD expects 12 bits on the RHS, but RHS's REDOR generates 1 bits.
                                                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
  393 |    assign  Exp_b_norm_DN = ((Start_S&&Ready_SI))?(Exp_b_D-Mant_leadingOne_b+(|Mant_leadingOne_b)):Exp_b_norm_DP;  
      |                                                                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:306:29: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'Exp_subOne_D' generates 13 bits.
                                                                                                                                              : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  306 |               Exp_res_norm_D=Exp_subOne_D;
      |                             ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:353:26: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'Exp_subOne_D' generates 13 bits.
                                                                                                                                              : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  353 |            Exp_res_norm_D=Exp_subOne_D;
      |                          ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:262:39: Operator EQ expects 13 bits on the LHS, but LHS's SEL generates 12 bits.
                                                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  262 |       else if((Exp_in_DI[C_EXP_FP64:0]==C_EXP_ONE_FP64)&&(~Mant_in_DI[C_MANT_FP64+4]))   
      |                                       ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:437:43: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'Mant_renorm_S' generates 1 bits.
                                                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  437 |   assign Exp_res_round_D  = Exp_res_norm_D+Mant_renorm_S;
      |                                           ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:444:55: Operator COND expects 53 bits on the Conditional True, but Conditional True's VARREF 'Mant_res_round_D' generates 52 bits.
                                                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  444 |   assign Mant_before_format_ctl_D = Full_precision_SI ? Mant_res_round_D : Mant_res_norm_D;
      |                                                       ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:444:35: Operator ASSIGNW expects 52 bits on the Assign RHS, but Assign RHS's COND generates 53 bits.
                                                                                                                                              : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  444 |   assign Mant_before_format_ctl_D = Full_precision_SI ? Mant_res_round_D : Mant_res_norm_D;
      |                                   ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_rounding.sv:65:38: Operator ADD expects 64 bits on the RHS, but RHS's VARREF 'round_up' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi.i_fpnew_rounding
   65 |   assign abs_rounded_o = abs_value_i + round_up;
      |                                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_rounding.sv:65:38: Operator ADD expects 63 bits on the RHS, but RHS's VARREF 'round_up' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.i_fpnew_rounding
   65 |   assign abs_rounded_o = abs_value_i + round_up;
      |                                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_rounding.sv:65:38: Operator ADD expects 31 bits on the RHS, but RHS's VARREF 'round_up' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.i_fpnew_rounding
   65 |   assign abs_rounded_o = abs_value_i + round_up;
      |                                      ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:88:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   88 |   logic                  [0:NUM_INP_REGS][1:0][WIDTH-1:0] inp_pipe_operands_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:89:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   89 |   logic                  [0:NUM_INP_REGS][1:0]            inp_pipe_is_boxed_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:90:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   90 |   fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                 inp_pipe_rnd_mode_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:91:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   91 |   fpnew_pkg::operation_e [0:NUM_INP_REGS]                 inp_pipe_op_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:92:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   92 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_op_mod_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:93:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   93 |   TagType                [0:NUM_INP_REGS]                 inp_pipe_tag_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:94:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   94 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_mask_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:95:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   95 |   AuxType                [0:NUM_INP_REGS]                 inp_pipe_aux_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:96:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   96 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_valid_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:98:9: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   98 |   logic [0:NUM_INP_REGS] inp_pipe_ready;
      |         ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:202:32: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  202 |       default: sgnj_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:202:32: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  202 |       default: sgnj_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:238:36: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  238 |         default: minmax_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                    ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:238:36: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  238 |         default: minmax_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                    ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:267:48: Operator OR expects 64 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  267 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:267:48: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  267 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:267:66: Operator XOR expects 64 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  267 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:271:48: Operator AND expects 64 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  271 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:271:50: Operator NOT expects 64 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  271 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:271:67: Operator XOR expects 64 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  271 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                                   ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:274:43: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  274 |           if (any_operand_nan) cmp_result = inp_pipe_op_mod_q[NUM_INP_REGS];  
      |                                           ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:275:44: Operator XOR expects 64 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  275 |           else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:275:44: Operator XOR expects 64 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  275 |           else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:277:33: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  277 |         default: cmp_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                 ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:277:33: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  277 |         default: cmp_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                 ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:338:29: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  338 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:338:29: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  338 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:343:29: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  343 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:343:29: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  343 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:202:32: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  202 |       default: sgnj_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:202:32: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  202 |       default: sgnj_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:238:36: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  238 |         default: minmax_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                    ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:238:36: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  238 |         default: minmax_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                    ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:267:48: Operator OR expects 32 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  267 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:267:48: Operator OR expects 32 bits on the RHS, but RHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  267 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:267:66: Operator XOR expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  267 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:271:48: Operator AND expects 32 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  271 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:271:50: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  271 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:271:67: Operator XOR expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  271 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                                   ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:274:43: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  274 |           if (any_operand_nan) cmp_result = inp_pipe_op_mod_q[NUM_INP_REGS];  
      |                                           ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:275:44: Operator XOR expects 32 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  275 |           else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:275:44: Operator XOR expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  275 |           else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:277:33: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  277 |         default: cmp_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                 ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:277:33: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  277 |         default: cmp_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                 ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:338:29: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  338 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:338:29: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  338 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:343:29: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  343 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_noncomp.sv:343:29: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  343 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:88:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   88 |   logic                  [0:NUM_INP_REGS][1:0][WIDTH-1:0]       inp_pipe_operands_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:89:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   89 |   fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                       inp_pipe_rnd_mode_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:90:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   90 |   fpnew_pkg::operation_e [0:NUM_INP_REGS]                       inp_pipe_op_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:91:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   91 |   fpnew_pkg::fp_format_e [0:NUM_INP_REGS]                       inp_pipe_dst_fmt_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:92:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   92 |   TagType                [0:NUM_INP_REGS]                       inp_pipe_tag_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:93:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   93 |   logic                  [0:NUM_INP_REGS]                       inp_pipe_mask_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:94:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   94 |   AuxType                [0:NUM_INP_REGS]                       inp_pipe_aux_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:95:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   95 |   logic                  [0:NUM_INP_REGS]                       inp_pipe_valid_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:97:9: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                        : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   97 |   logic [0:NUM_INP_REGS] inp_pipe_ready;
      |         ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:318:23: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  318 |   logic               [0:NUM_OUT_REGS][WIDTH-1:0] out_pipe_result_q;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:319:23: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  319 |   fpnew_pkg::status_t [0:NUM_OUT_REGS]            out_pipe_status_q;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:320:23: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  320 |   TagType             [0:NUM_OUT_REGS]            out_pipe_tag_q;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:321:23: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  321 |   logic               [0:NUM_OUT_REGS]            out_pipe_mask_q;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:322:23: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  322 |   AuxType             [0:NUM_OUT_REGS]            out_pipe_aux_q;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:323:23: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  323 |   logic               [0:NUM_OUT_REGS]            out_pipe_valid_q;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_divsqrt_multi.sv:325:9: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  325 |   logic [0:NUM_OUT_REGS] out_pipe_ready;
      |         ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:103:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  103 |   logic                  [0:NUM_INP_REGS][2:0][WIDTH-1:0] inp_pipe_operands_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:104:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  104 |   logic                  [0:NUM_INP_REGS][2:0]            inp_pipe_is_boxed_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:105:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  105 |   fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                 inp_pipe_rnd_mode_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:106:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  106 |   fpnew_pkg::operation_e [0:NUM_INP_REGS]                 inp_pipe_op_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:107:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  107 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_op_mod_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:108:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  108 |   TagType                [0:NUM_INP_REGS]                 inp_pipe_tag_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:109:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  109 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_mask_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:110:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  110 |   AuxType                [0:NUM_INP_REGS]                 inp_pipe_aux_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:111:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  111 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_valid_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:113:9: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  113 |   logic [0:NUM_INP_REGS] inp_pipe_ready;
      |         ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:197:35: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'BIAS' generates 32 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  197 |         operand_a = '{sign: 1'b0, exponent: BIAS, mantissa: '0};
      |                                   ^~~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:208:24: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  208 |         operand_a  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:208:24: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  208 |         operand_a  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:209:24: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  209 |         operand_b  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:209:24: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  209 |         operand_b  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:210:24: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  210 |         operand_c  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:210:24: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  210 |         operand_c  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:286:21: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  286 |   assign exponent_a = signed'({1'b0, operand_a.exponent});
      |                     ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:287:21: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  287 |   assign exponent_b = signed'({1'b0, operand_b.exponent});
      |                     ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:288:21: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  288 |   assign exponent_c = signed'({1'b0, operand_c.exponent});
      |                     ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:292:47: Operator ADD expects 13 bits on the RHS, but RHS's SIGNED generates 2 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  292 |   assign exponent_addend = signed'(exponent_c + $signed({1'b0, ~info_c.is_normal}));  
      |                                               ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:296:50: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'exponent_a' generates 13 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  296 |                             : signed'(exponent_a + info_a.is_subnormal
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:296:50: Operator ADD expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  296 |                             : signed'(exponent_a + info_a.is_subnormal
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:297:39: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_b' generates 13 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  297 |                                       + exponent_b + info_b.is_subnormal
      |                                       ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:297:52: Operator ADD expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  297 |                                       + exponent_b + info_b.is_subnormal
      |                                                    ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:294:27: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  294 |   assign exponent_product = (info_a.is_zero || info_b.is_zero)
      |                           ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:310:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  310 |       addend_shamt = 3 * PRECISION_BITS + 4;
      |                    ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:313:60: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'exponent_difference' generates 13 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  313 |       addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
      |                                                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:313:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  313 |       addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
      |                    ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:312:34: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 13 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  312 |     else if (exponent_difference <= signed'(PRECISION_BITS + 2))
      |                                  ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:309:29: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 13 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  309 |     if (exponent_difference <= signed'(-2 * PRECISION_BITS - 1))
      |                             ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:337:36: Operator SHIFTL expects 163 bits on the LHS, but LHS's VARREF 'product' generates 106 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  337 |   assign product_shifted = product << 2;  
      |                                    ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:357:19: Operator SHIFTL expects 216 bits on the LHS, but LHS's VARREF 'mantissa_c' generates 53 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  357 |       (mantissa_c << (3 * PRECISION_BITS + 4)) >> addend_shamt;
      |                   ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:375:53: Operator ADD expects 164 bits on the RHS, but RHS's VARREF 'inject_carry_in' generates 1 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  375 |   assign sum_raw = product_shifted + addend_shifted + inject_carry_in;
      |                                                     ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:379:21: Operator ASSIGNW expects 163 bits on the Assign RHS, but Assign RHS's COND generates 164 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  379 |   assign sum        = (effective_subtraction && ~sum_carry) ? -sum_raw : sum_raw;
      |                     ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:403:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  403 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_eff_sub_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:404:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  404 |   logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_prod_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:405:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  405 |   logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_diff_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:406:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  406 |   logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_tent_exp_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:407:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  407 |   logic                  [0:NUM_MID_REGS][SHIFT_AMOUNT_WIDTH-1:0] mid_pipe_add_shamt_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:408:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  408 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_sticky_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:409:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  409 |   logic                  [0:NUM_MID_REGS][3*PRECISION_BITS+3:0]   mid_pipe_sum_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:410:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  410 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_final_sign_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:411:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  411 |   fpnew_pkg::roundmode_e [0:NUM_MID_REGS]                         mid_pipe_rnd_mode_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:412:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  412 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_res_is_spec_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:413:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  413 |   fp_t                   [0:NUM_MID_REGS]                         mid_pipe_spec_res_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:414:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  414 |   fpnew_pkg::status_t    [0:NUM_MID_REGS]                         mid_pipe_spec_stat_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:415:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  415 |   TagType                [0:NUM_MID_REGS]                         mid_pipe_tag_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:416:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  416 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_mask_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:417:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  417 |   AuxType                [0:NUM_MID_REGS]                         mid_pipe_aux_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:418:26: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  418 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_valid_q;
      |                          ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:420:9: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  420 |   logic [0:NUM_MID_REGS] mid_pipe_ready;
      |         ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:524:50: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'leading_zero_count' generates 7 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  524 |         norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
      |                                                  ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:524:29: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  524 |         norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
      |                             ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:525:50: Operator SUB expects 32 or 13 bits on the RHS, but RHS's VARREF 'leading_zero_count_sgn' generates 8 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  525 |         normalized_exponent = exponent_product_q - leading_zero_count_sgn + 1;  
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:529:69: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_product_q' generates 13 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  529 |         norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
      |                                                                     ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:529:29: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  529 |         norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
      |                             ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:522:31: Operator SUB expects 32 or 13 bits on the RHS, but RHS's VARREF 'leading_zero_count_sgn' generates 8 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  522 |       if ((exponent_product_q - leading_zero_count_sgn + 1 >= 0) && !lzc_zeroes) begin
      |                               ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:540:36: Operator SHIFTL expects 164 bits on the LHS, but LHS's VARREF 'sum_q' generates 163 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  540 |   assign sum_shifted       = sum_q << norm_shamt;
      |                                    ^~
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:546:39: Operator ASSIGN expects 163 bits on the Assign RHS, but Assign RHS's VARREF 'sum_shifted' generates 164 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  546 |     {final_mantissa, sum_sticky_bits} = sum_shifted;
      |                                       ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:551:41: Operator ASSIGN expects 163 bits on the Assign RHS, but Assign RHS's SHIFTR generates 164 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  551 |       {final_mantissa, sum_sticky_bits} = sum_shifted >> 1;
      |                                         ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:558:41: Operator ASSIGN expects 163 bits on the Assign RHS, but Assign RHS's SHIFTL generates 164 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  558 |       {final_mantissa, sum_sticky_bits} = sum_shifted << 1;
      |                                         ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:642:23: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  642 |   fp_t                [0:NUM_OUT_REGS] out_pipe_result_q;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:643:23: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  643 |   fpnew_pkg::status_t [0:NUM_OUT_REGS] out_pipe_status_q;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:644:23: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  644 |   TagType             [0:NUM_OUT_REGS] out_pipe_tag_q;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:645:23: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  645 |   logic               [0:NUM_OUT_REGS] out_pipe_mask_q;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:646:23: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  646 |   AuxType             [0:NUM_OUT_REGS] out_pipe_aux_q;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:647:23: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  647 |   logic               [0:NUM_OUT_REGS] out_pipe_valid_q;
      |                       ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:649:9: Big bit endian vector: left < right of bit range: [0:1]
                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  649 |   logic [0:NUM_OUT_REGS] out_pipe_ready;
      |         ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:197:35: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'BIAS' generates 32 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  197 |         operand_a = '{sign: 1'b0, exponent: BIAS, mantissa: '0};
      |                                   ^~~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:208:24: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  208 |         operand_a  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:208:24: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  208 |         operand_a  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:209:24: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  209 |         operand_b  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:209:24: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  209 |         operand_b  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:210:24: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  210 |         operand_c  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:210:24: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  210 |         operand_c  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:286:21: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  286 |   assign exponent_a = signed'({1'b0, operand_a.exponent});
      |                     ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:287:21: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  287 |   assign exponent_b = signed'({1'b0, operand_b.exponent});
      |                     ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:288:21: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  288 |   assign exponent_c = signed'({1'b0, operand_c.exponent});
      |                     ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:292:47: Operator ADD expects 10 bits on the RHS, but RHS's SIGNED generates 2 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  292 |   assign exponent_addend = signed'(exponent_c + $signed({1'b0, ~info_c.is_normal}));  
      |                                               ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:296:50: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'exponent_a' generates 10 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  296 |                             : signed'(exponent_a + info_a.is_subnormal
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:297:39: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_b' generates 10 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  297 |                                       + exponent_b + info_b.is_subnormal
      |                                       ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:294:27: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  294 |   assign exponent_product = (info_a.is_zero || info_b.is_zero)
      |                           ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:310:20: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  310 |       addend_shamt = 3 * PRECISION_BITS + 4;
      |                    ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:313:60: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'exponent_difference' generates 10 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  313 |       addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
      |                                                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:313:20: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  313 |       addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
      |                    ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:312:34: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 10 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  312 |     else if (exponent_difference <= signed'(PRECISION_BITS + 2))
      |                                  ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:309:29: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 10 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  309 |     if (exponent_difference <= signed'(-2 * PRECISION_BITS - 1))
      |                             ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:337:36: Operator SHIFTL expects 76 bits on the LHS, but LHS's VARREF 'product' generates 48 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  337 |   assign product_shifted = product << 2;  
      |                                    ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:357:19: Operator SHIFTL expects 100 bits on the LHS, but LHS's VARREF 'mantissa_c' generates 24 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  357 |       (mantissa_c << (3 * PRECISION_BITS + 4)) >> addend_shamt;
      |                   ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:375:53: Operator ADD expects 77 bits on the RHS, but RHS's VARREF 'inject_carry_in' generates 1 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  375 |   assign sum_raw = product_shifted + addend_shifted + inject_carry_in;
      |                                                     ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:379:21: Operator ASSIGNW expects 76 bits on the Assign RHS, but Assign RHS's COND generates 77 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  379 |   assign sum        = (effective_subtraction && ~sum_carry) ? -sum_raw : sum_raw;
      |                     ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:524:50: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'leading_zero_count' generates 6 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  524 |         norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
      |                                                  ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:524:29: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  524 |         norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
      |                             ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:525:50: Operator SUB expects 32 or 10 bits on the RHS, but RHS's VARREF 'leading_zero_count_sgn' generates 7 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  525 |         normalized_exponent = exponent_product_q - leading_zero_count_sgn + 1;  
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:529:69: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_product_q' generates 10 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  529 |         norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
      |                                                                     ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:529:29: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  529 |         norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
      |                             ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:522:31: Operator SUB expects 32 or 10 bits on the RHS, but RHS's VARREF 'leading_zero_count_sgn' generates 7 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  522 |       if ((exponent_product_q - leading_zero_count_sgn + 1 >= 0) && !lzc_zeroes) begin
      |                               ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:540:36: Operator SHIFTL expects 77 bits on the LHS, but LHS's VARREF 'sum_q' generates 76 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  540 |   assign sum_shifted       = sum_q << norm_shamt;
      |                                    ^~
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:546:39: Operator ASSIGN expects 76 bits on the Assign RHS, but Assign RHS's VARREF 'sum_shifted' generates 77 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  546 |     {final_mantissa, sum_sticky_bits} = sum_shifted;
      |                                       ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:551:41: Operator ASSIGN expects 76 bits on the Assign RHS, but Assign RHS's SHIFTR generates 77 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  551 |       {final_mantissa, sum_sticky_bits} = sum_shifted >> 1;
      |                                         ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_fma.sv:558:41: Operator ASSIGN expects 76 bits on the Assign RHS, but Assign RHS's SHIFTL generates 77 bits.
                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  558 |       {final_mantissa, sum_sticky_bits} = sum_shifted << 1;
      |                                         ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:115:56: Operator AND expects 2 bits on the LHS, but LHS's EQ generates 1 bits.
                                                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  115 |   assign dst_vec_op     = (OpGroup == fpnew_pkg::CONV) & {(op_i == fpnew_pkg::CPKCD), op_mod_i};
      |                                                        ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:121:38: Operator COND expects 3 bits on the Conditional True, but Conditional True's VARREF 'int_fmt_i' generates 2 bits.
                                                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  121 |   assign dst_fmt    = dst_fmt_is_int ? int_fmt_i : dst_fmt_i;
      |                                      ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:383:11: Big bit endian vector: left < right of bit range: [0:2]
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  383 |     logic [0:NumPipeRegs][Width-1:0] byp_pipe_target_q;
      |           ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:384:11: Big bit endian vector: left < right of bit range: [0:2]
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  384 |     logic [0:NumPipeRegs][2:0]       byp_pipe_aux_q;
      |           ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:385:11: Big bit endian vector: left < right of bit range: [0:2]
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  385 |     logic [0:NumPipeRegs]            byp_pipe_valid_q;
      |           ^
%Warning-LITENDIAN: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:387:11: Big bit endian vector: left < right of bit range: [0:2]
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  387 |     logic [0:NumPipeRegs] byp_pipe_ready;
      |           ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv:259:31: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's SIGNED generates 65 bits.
                                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice
  259 |   assign slice_regular_result = $signed({extension_bit_o, slice_result});
      |                               ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv:272:48: Operator COND expects 64 bits on the Conditional False, but Conditional False's SEL generates 10 bits.
                                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice
  272 |   assign slice_class_result = result_is_vector ? slice_vec_class_result : lane_class_mask[0];
      |                                                ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv:259:31: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's SIGNED generates 33 bits.
                                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice
  259 |   assign slice_regular_result = $signed({extension_bit_o, slice_result});
      |                               ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/wt_dcache_wbuffer.sv:130:18: Bit extraction of var[3:0] requires 2 bit index, not 3 bits.
                                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  130 |       2'b00:   be[offset] = '1;   
      |                  ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/wt_dcache_wbuffer.sv:131:18: Bit extraction of var[3:0] requires 2 bit index, not 3 bits.
                                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  131 |       2'b01:   be[offset+:2] = '1;   
      |                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/wt_dcache_wbuffer.sv:134:5: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'be' generates 4 bits.
                                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  134 |     return be;
      |     ^~~~~~
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/wt_dcache_wbuffer.sv:595:13: Logical operator IF expects 1 bit on the If, but If's SEL generates 32 bits.
                                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  595 |             if (CVA6Cfg.DATA_USER_EN) begin
      |             ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/wt_dcache_missunit.sv:164:30: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'cnt_q' generates 8 bits.
                                                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit
  164 |   assign flush_done = (cnt_q == CVA6Cfg.DCACHE_NUM_WORDS - 1);
      |                              ^~
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/wt_dcache_missunit.sv:269:7: Logical operator IF expects 1 bit on the If, but If's SEL generates 32 bits.
                                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit
  269 |       if (CVA6Cfg.DATA_USER_EN) begin
      |       ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/serdiv.sv:127:35: Operator COND expects 32 bits on the Conditional False, but Conditional False's REPLICATE generates 7 bits.
                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult.i_div
  127 |   assign shift_a = (lzc_a_no_one) ? WIDTH : {1'b0, lzc_a_result};
      |                                   ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/serdiv.sv:127:18: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult.i_div
  127 |   assign shift_a = (lzc_a_no_one) ? WIDTH : {1'b0, lzc_a_result};
      |                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/cva6_icache.sv:159:109: Operator SHIFTL expects 64 bits on the LHS, but LHS's REPLICATE generates 4 bits.
                                                                                                                           : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache
  159 |                          ( paddr_is_nc  & mem_data_req_o ) ? {{ICACHE_OFFSET_WIDTH-1{1'b0}}, cl_offset_q[2]}<<2 :  
      |                                                                                                             ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/cva6_icache.sv:159:60: Operator COND expects 64 bits on the Conditional False, but Conditional False's VARREF 'cl_offset_q' generates 4 bits.
                                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache
  159 |                          ( paddr_is_nc  & mem_data_req_o ) ? {{ICACHE_OFFSET_WIDTH-1{1'b0}}, cl_offset_q[2]}<<2 :  
      |                                                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/cva6_icache.sv:158:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's COND generates 64 bits.
                                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache
  158 |     assign cl_offset_d = ( dreq_o.ready & dreq_i.req)      ? (dreq_i.vaddr >> CVA6Cfg.FETCH_ALIGN_BITS) << CVA6Cfg.FETCH_ALIGN_BITS :
      |                        ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/wt_axi_adapter.sv:162:19: Operator ASSIGN expects 128 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                                                                                                             : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter
  162 |       axi_wr_user = {{64 - CVA6Cfg.AxiUserWidth{1'b0}}, dcache_data.user};
      |                   ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/wt_axi_adapter.sv:164:19: Operator ASSIGN expects 128 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                                                                                                             : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter
  164 |       axi_wr_user = {dcache_data.user, {64 - CVA6Cfg.AxiUserWidth{1'b0}}};
      |                   ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cache_subsystem/wt_axi_adapter.sv:274:33: Operator NOT expects 128 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                                                             : ... In instance ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter
  274 |                   axi_wr_user = ~{(CVA6Cfg.AxiDataWidth / CVA6Cfg.XLEN) {dcache_data.user}};
      |                                 ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_fu.sv:72:28: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'x_off_instr_i' generates 32 bits.
                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cvxif.cvxif_fu_i
   72 |         x_exception_o.tval = x_off_instr_i;   
      |                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/fpu_wrap.sv:408:39: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                       : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i
  408 |             operand_c_d = CVA6Cfg.RVD ? {4{operand_c_i[15:0]}} : {2{operand_c_i[15:0]}};
      |                                       ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/fpu_wrap.sv:410:39: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                       : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i
  410 |             operand_c_d = CVA6Cfg.RVD ? {8{operand_c_i[7:0]}} : {4{operand_c_i[7:0]}};
      |                                       ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/fpu_wrap.sv:417:39: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                       : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i
  417 |             operand_b_d = CVA6Cfg.RVD ? {4{operand_b_i[15:0]}} : {2{operand_b_i[15:0]}};
      |                                       ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/fpu_wrap.sv:419:39: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                       : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i
  419 |             operand_b_d = CVA6Cfg.RVD ? {8{operand_b_i[7:0]}} : {4{operand_b_i[7:0]}};
      |                                       ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/mult.sv:108:21: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult
  108 |           operand_a = fu_data_i.operand_a[31:0];
      |                     ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/mult.sv:109:21: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult
  109 |           operand_b = fu_data_i.operand_b[31:0];
      |                     ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/mult.sv:147:58: Operator FUNCREF 'sext32to64' expects 32 bits on the Function Argument, but Function Argument's VARREF 'result' generates 64 bits.
                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult
  147 |   assign div_result = (CVA6Cfg.IS_XLEN64 && word_op_q) ? sext32to64(result) : result;
      |                                                          ^~~~~~~~~~
%Error: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/branch_unit.sv:139:53: Member 'operator' not found in structure
                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i
  139 |       if (branch_valid_i && jump_taken && fu_data_i.operator == ariane_pkg::LPAD && elp_i == riscv::LP_EXPECTED) 
      |                                                     ^~~~~~~~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/branch_unit.sv:139:62: Operator EQ expects 8 bits on the LHS, but LHS's CONST '1'h0' generates 1 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i
  139 |       if (branch_valid_i && jump_taken && fu_data_i.operator == ariane_pkg::LPAD && elp_i == riscv::LP_EXPECTED) 
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:83:78: Operator SHIFTL expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
   83 |           SH1ADDUW:           operand_a_bitmanip = fu_data_i.operand_a[31:0] << 1;
      |                                                                              ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:84:78: Operator SHIFTL expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
   84 |           SH2ADDUW:           operand_a_bitmanip = fu_data_i.operand_a[31:0] << 2;
      |                                                                              ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:85:78: Operator SHIFTL expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
   85 |           SH3ADDUW:           operand_a_bitmanip = fu_data_i.operand_a[31:0] << 3;
      |                                                                              ^~
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:86:50: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'operand_a_rev32' generates 32 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
   86 |           CTZW:               operand_a_bitmanip = operand_a_rev32;
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:87:50: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
   87 |           ADDUW, CPOPW, CLZW: operand_a_bitmanip = fu_data_i.operand_a[31:0];
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:319:53: Operator COND expects 64 bits on the Conditional False, but Conditional False's VARREF 'shift_result32' generates 32 bits.
                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  319 |       SLL, SRL, SRA: result_o = (CVA6Cfg.IS_XLEN64) ? shift_result : shift_result32;
      |                                                     ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:327:60: Operator SUB expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  327 |       bit_indx = 1 << (fu_data_i.operand_b & (CVA6Cfg.XLEN - 1));
      |                                                            ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:330:172: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 5 bits.
                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  330 |         rolw = ({{CVA6Cfg.XLEN-32{1'b0}},fu_data_i.operand_a[31:0]} << fu_data_i.operand_b[4:0]) | ({{CVA6Cfg.XLEN-32{1'b0}},fu_data_i.operand_a[31:0]} >> (CVA6Cfg.XLEN-32-fu_data_i.operand_b[4:0]));
      |                                                                                                                                                                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:330:14: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's OR generates 64 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  330 |         rolw = ({{CVA6Cfg.XLEN-32{1'b0}},fu_data_i.operand_a[31:0]} << fu_data_i.operand_b[4:0]) | ({{CVA6Cfg.XLEN-32{1'b0}},fu_data_i.operand_a[31:0]} >> (CVA6Cfg.XLEN-32-fu_data_i.operand_b[4:0]));
      |              ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:331:172: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 5 bits.
                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  331 |         rorw = ({{CVA6Cfg.XLEN-32{1'b0}},fu_data_i.operand_a[31:0]} >> fu_data_i.operand_b[4:0]) | ({{CVA6Cfg.XLEN-32{1'b0}},fu_data_i.operand_a[31:0]} << (CVA6Cfg.XLEN-32-fu_data_i.operand_b[4:0]));
      |                                                                                                                                                                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:331:14: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's OR generates 64 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  331 |         rorw = ({{CVA6Cfg.XLEN-32{1'b0}},fu_data_i.operand_a[31:0]} >> fu_data_i.operand_b[4:0]) | ({{CVA6Cfg.XLEN-32{1'b0}},fu_data_i.operand_a[31:0]} << (CVA6Cfg.XLEN-32-fu_data_i.operand_b[4:0]));
      |              ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:368:132: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  368 |         result_o = (CVA6Cfg.IS_XLEN64) ? ((fu_data_i.operand_a << fu_data_i.operand_b[5:0]) | (fu_data_i.operand_a >> (CVA6Cfg.XLEN-fu_data_i.operand_b[5:0]))) : ((fu_data_i.operand_a << fu_data_i.operand_b[4:0]) | (fu_data_i.operand_a >> (CVA6Cfg.XLEN-fu_data_i.operand_b[4:0])));
      |                                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:368:253: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 5 bits.
                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  368 |         result_o = (CVA6Cfg.IS_XLEN64) ? ((fu_data_i.operand_a << fu_data_i.operand_b[5:0]) | (fu_data_i.operand_a >> (CVA6Cfg.XLEN-fu_data_i.operand_b[5:0]))) : ((fu_data_i.operand_a << fu_data_i.operand_b[4:0]) | (fu_data_i.operand_a >> (CVA6Cfg.XLEN-fu_data_i.operand_b[4:0])));
      |                                                                                                                                                                                                                                                             ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:371:132: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  371 |         result_o = (CVA6Cfg.IS_XLEN64) ? ((fu_data_i.operand_a >> fu_data_i.operand_b[5:0]) | (fu_data_i.operand_a << (CVA6Cfg.XLEN-fu_data_i.operand_b[5:0]))) : ((fu_data_i.operand_a >> fu_data_i.operand_b[4:0]) | (fu_data_i.operand_a << (CVA6Cfg.XLEN-fu_data_i.operand_b[4:0])));
      |                                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:371:253: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 5 bits.
                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  371 |         result_o = (CVA6Cfg.IS_XLEN64) ? ((fu_data_i.operand_a >> fu_data_i.operand_b[5:0]) | (fu_data_i.operand_a << (CVA6Cfg.XLEN-fu_data_i.operand_b[5:0]))) : ((fu_data_i.operand_a >> fu_data_i.operand_b[4:0]) | (fu_data_i.operand_a << (CVA6Cfg.XLEN-fu_data_i.operand_b[4:0])));
      |                                                                                                                                                                                                                                                             ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:394:40: Operator COND expects 64 bits on the Conditional True, but Conditional True's REPLICATE generates 32 bits.
                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  394 |         result_o = (CVA6Cfg.IS_XLEN32) ? ({fu_data_i.operand_b[15:0], fu_data_i.operand_a[15:0]}) : ({fu_data_i.operand_b[31:0], fu_data_i.operand_a[31:0]});
      |                                        ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:396:40: Operator COND expects 64 bits on the Conditional True, but Conditional True's REPLICATE generates 32 bits.
                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  396 |         result_o = (CVA6Cfg.IS_XLEN32) ? ({16'b0, fu_data_i.operand_b[7:0], fu_data_i.operand_a[7:0]}) : ({48'b0, fu_data_i.operand_b[7:0], fu_data_i.operand_a[7:0]});
      |                                        ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:404:71: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'unzip_gen' generates 32 bits.
                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  404 |       if (fu_data_i.operation == UNZIP && CVA6Cfg.IS_XLEN32) result_o = unzip_gen;
      |                                                                       ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/alu.sv:405:69: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zip_gen' generates 32 bits.
                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i
  405 |       if (fu_data_i.operation == ZIP && CVA6Cfg.IS_XLEN32) result_o = zip_gen;
      |                                                                     ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/issue_read_operands.sv:677:69: Selection index out of range: 2:2 outside 1:0
                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_issue_read_operands
  677 |         if (OPERANDS_PER_INSTR == 3 && ~x_issue_resp_i.register_read[2]) begin
      |                                                                     ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/issue_read_operands.sv:691:18: Selection index out of range: 1:1 outside 0:0
                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_issue_read_operands
  691 |         stall_raw[1] = 1'b1;
      |                  ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/issue_read_operands.sv:699:18: Selection index out of range: 1:1 outside 0:0
                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_issue_read_operands
  699 |         stall_raw[1] = 1'b1;
      |                  ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/issue_read_operands.sv:710:18: Selection index out of range: 1:1 outside 0:0
                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_issue_read_operands
  710 |         stall_raw[1] = 1'b1;
      |                  ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/issue_read_operands.sv:942:20: Selection index out of range: 1:1 outside 0:0
                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_issue_read_operands
  942 |         issue_ack_o[1] = 1'b0;
      |                    ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/scoreboard.sv:284:71: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
                                                                                                         : ... In instance ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_scoreboard
  284 |     assign commit_pointer_n[k] = (flush_i) ? '0 : commit_pointer_n[0] + unsigned'(k);
      |                                                                       ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/scoreboard.sv:284:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                        : ... In instance ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_scoreboard
  284 |     assign commit_pointer_n[k] = (flush_i) ? '0 : commit_pointer_n[0] + unsigned'(k);
      |                                ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/scoreboard.sv:297:30: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'issue_pointer' generates 6 bits.
                                                                                                        : ... In instance ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_scoreboard
  297 |   assign fwd_o.issue_pointer = issue_pointer;
      |                              ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/decoder.sv:1570:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's COND generates 64 bits.
                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk2[0].decoder_i
 1570 |         orig_instr_o = (is_compressed_i) ? {{CVA6Cfg.XLEN-16{1'b0}}, compressed_instr_i} : {{CVA6Cfg.XLEN-32{1'b0}}, instruction_i};
      |                      ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_compressed_if_driver.sv:48:12: Selection index out of range: 1:1 outside 0:0
                                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk1.genblk2.i_cvxif_compressed_if_driver_i
   48 |     stall_o[1]              = 1'b0;
      |            ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_compressed_if_driver.sv:60:18: Selection index out of range: 1:1 outside 0:0
                                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk1.genblk2.i_cvxif_compressed_if_driver_i
   60 |           stall_o[1] = is_illegal_i[1];
      |                  ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_compressed_if_driver.sv:60:36: Selection index out of range: 1:1 outside 0:0
                                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk1.genblk2.i_cvxif_compressed_if_driver_i
   60 |           stall_o[1] = is_illegal_i[1];
      |                                    ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_compressed_if_driver.sv:66:42: Selection index out of range: 1:1 outside 0:0
                                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk1.genblk2.i_cvxif_compressed_if_driver_i
   66 |         compressed_valid_o = is_illegal_i[1] && instruction_valid_i[1];
      |                                          ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_compressed_if_driver.sv:66:68: Selection index out of range: 1:1 outside 0:0
                                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk1.genblk2.i_cvxif_compressed_if_driver_i
   66 |         compressed_valid_o = is_illegal_i[1] && instruction_valid_i[1];
      |                                                                    ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_compressed_if_driver.sv:68:21: Selection index out of range: 1:1 outside 0:0
                                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk1.genblk2.i_cvxif_compressed_if_driver_i
   68 |         is_illegal_o[1] = ~compressed_resp_i.accept;
      |                     ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_compressed_if_driver.sv:70:24: Selection index out of range: 1:1 outside 0:0
                                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk1.genblk2.i_cvxif_compressed_if_driver_i
   70 |         is_compressed_o[1] = compressed_resp_i.accept ? 1'b0 : is_compressed_i[1];
      |                        ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_compressed_if_driver.sv:70:79: Selection index out of range: 1:1 outside 0:0
                                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk1.genblk2.i_cvxif_compressed_if_driver_i
   70 |         is_compressed_o[1] = compressed_resp_i.accept ? 1'b0 : is_compressed_i[1];
      |                                                                               ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_compressed_if_driver.sv:71:16: Selection index out of range: 1:1 outside 0:0
                                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk1.genblk2.i_cvxif_compressed_if_driver_i
   71 |         stall_o[1] = (compressed_valid_o && ~compressed_ready_i);
      |                ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_compressed_if_driver.sv:65:43: Selection index out of range: 1:1 outside 0:0
                                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk1.genblk2.i_cvxif_compressed_if_driver_i
   65 |       if (~is_illegal_i[0] && is_illegal_i[1]) begin   
      |                                           ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_example/instr_decoder.sv:64:36: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's SEL generates 3 bits.
                                                                                                                        : ... In instance ariane_testharness.i_ariane.gen_example_coprocessor.i_cvxif_coprocessor.instr_decoder_i
   64 |         issue_resp_o.register_read = CoproInstr[i].resp.register_read;  
      |                                    ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/cvxif_example/instr_decoder.sv:68:102: Selection index out of range: 2:2 outside 1:0
                                                                                                                       : ... In instance ariane_testharness.i_ariane.gen_example_coprocessor.i_cvxif_coprocessor.instr_decoder_i
   68 |           rs3_ready = NrRgprPorts == 3 ? (~CoproInstr[i].resp.register_read[2] || register_i.rs_valid[2]) : 1'b1;
      |                                                                                                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:160:16: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  160 |         data_o = generic_counter_q[addr_i-riscv::CSR_MHPM_COUNTER_3+1][31:0];
      |                ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:166:16: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  166 |         data_o = generic_counter_q[addr_i-riscv::CSR_MHPM_COUNTER_3H+1][63:32];
      |                ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:171:14: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 5 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  171 |       data_o = mhpmevent_q[addr_i-riscv::CSR_MHPM_EVENT_3+1];
      |              ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:174:16: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  174 |         data_o = generic_counter_q[addr_i-riscv::CSR_HPM_COUNTER_3+1][31:0];
      |                ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:180:16: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  180 |         data_o = generic_counter_q[addr_i-riscv::CSR_MHPM_COUNTER_3H+1][63:32];
      |                ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:178:79: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  178 |     end else if( (addr_i > csr_addr_t'(riscv::CSR_HPM_COUNTER_3H)) && (addr_i < (csr_addr_t'(riscv::CSR_HPM_COUNTER_3H) + MHPMCounterNum)) ) begin
      |                                                                               ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:178:121: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                             : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  178 |     end else if( (addr_i > csr_addr_t'(riscv::CSR_HPM_COUNTER_3H)) && (addr_i < (csr_addr_t'(riscv::CSR_HPM_COUNTER_3H) + MHPMCounterNum)) ) begin
      |                                                                                                                         ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:172:79: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  172 |     end else if( (addr_i >= csr_addr_t'(riscv::CSR_HPM_COUNTER_3)) && (addr_i < (csr_addr_t'(riscv::CSR_HPM_COUNTER_3) + MHPMCounterNum)) ) begin
      |                                                                               ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:172:120: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                             : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  172 |     end else if( (addr_i >= csr_addr_t'(riscv::CSR_HPM_COUNTER_3)) && (addr_i < (csr_addr_t'(riscv::CSR_HPM_COUNTER_3) + MHPMCounterNum)) ) begin
      |                                                                                                                        ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:170:78: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  170 |     end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_EVENT_3)) && (addr_i < (csr_addr_t'(riscv::CSR_MHPM_EVENT_3) + MHPMCounterNum)) ) begin
      |                                                                              ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:170:118: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                             : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  170 |     end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_EVENT_3)) && (addr_i < (csr_addr_t'(riscv::CSR_MHPM_EVENT_3) + MHPMCounterNum)) ) begin
      |                                                                                                                      ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:164:81: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  164 |     end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H)) && (addr_i < ( csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H) + MHPMCounterNum)) ) begin
      |                                                                                 ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:164:125: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                             : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  164 |     end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H)) && (addr_i < ( csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H) + MHPMCounterNum)) ) begin
      |                                                                                                                             ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:158:71: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  158 |     if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3)) && (addr_i < ( csr_addr_t'(riscv::CSR_MHPM_COUNTER_3) + MHPMCounterNum)) ) begin
      |                                                                       ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:158:114: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                             : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  158 |     if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3)) && (addr_i < ( csr_addr_t'(riscv::CSR_MHPM_COUNTER_3) + MHPMCounterNum)) ) begin
      |                                                                                                                  ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:190:71: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'data_i' generates 64 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  190 |           generic_counter_d[addr_i-riscv::CSR_MHPM_COUNTER_3+1][31:0] = data_i;
      |                                                                       ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:196:73: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'data_i' generates 64 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  196 |           generic_counter_d[addr_i-riscv::CSR_MHPM_COUNTER_3H+1][63:32] = data_i;
      |                                                                         ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:201:55: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'data_i' generates 64 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  201 |         mhpmevent_d[addr_i-riscv::CSR_MHPM_EVENT_3+1] = data_i;
      |                                                       ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:200:80: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  200 |       end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_EVENT_3)) && (addr_i < csr_addr_t'(riscv::CSR_MHPM_EVENT_3) + MHPMCounterNum) ) begin
      |                                                                                ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:200:119: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                             : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  200 |       end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_EVENT_3)) && (addr_i < csr_addr_t'(riscv::CSR_MHPM_EVENT_3) + MHPMCounterNum) ) begin
      |                                                                                                                       ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:194:83: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  194 |       end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H)) && (addr_i < (csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H) + MHPMCounterNum)) ) begin
      |                                                                                   ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:194:126: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                             : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  194 |       end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H)) && (addr_i < (csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H) + MHPMCounterNum)) ) begin
      |                                                                                                                              ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:188:73: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  188 |       if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3)) && (addr_i < (csr_addr_t'(riscv::CSR_MHPM_COUNTER_3) + MHPMCounterNum)) ) begin
      |                                                                         ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/perf_counters.sv:188:115: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                             : ... In instance ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i
  188 |       if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3)) && (addr_i < (csr_addr_t'(riscv::CSR_MHPM_COUNTER_3) + MHPMCounterNum)) ) begin
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:334:47: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
  334 |   assign mstatus_extended = CVA6Cfg.IS_XLEN64 ? mstatus_q[CVA6Cfg.XLEN-1:0] :
      |                                               ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:489:41: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'fiom_q' generates 1 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
  489 |         if (CVA6Cfg.RVS) csr_rdata = '0 | fiom_q;
      |                                         ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:572:43: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'fiom_q' generates 1 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
  572 |           if (CVA6Cfg.RVU) csr_rdata = '0 | fiom_q;
      |                                           ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:589:43: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
  589 |         if (CVA6Cfg.XLEN == 32) csr_rdata = cycle_q[63:32];
      |                                           ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:593:43: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
  593 |         if (CVA6Cfg.XLEN == 32) csr_rdata = instret_q[63:32];
      |                                           ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:600:45: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
  600 |           if (CVA6Cfg.XLEN == 32) csr_rdata = cycle_q[63:32];
      |                                             ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:608:45: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
  608 |           if (CVA6Cfg.XLEN == 32) csr_rdata = instret_q[63:32];
      |                                             ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:887:23: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 54 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
  887 |             csr_rdata = {pmpaddr_q[index][CVA6Cfg.PLEN-3:1], 1'b1};
      |                       ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:888:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 54 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
  888 |           else csr_rdata = {pmpaddr_q[index][CVA6Cfg.PLEN-3:1], 1'b0};
      |                          ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:1411:28: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'Off' generates 2 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 1411 |             mstatus_d.sie  = riscv::Off;
      |                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:1412:28: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'Off' generates 2 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 1412 |             mstatus_d.spie = riscv::Off;
      |                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:1413:28: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'Off' generates 2 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 1413 |             mstatus_d.spp  = riscv::Off;
      |                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:1414:28: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'Off' generates 2 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 1414 |             mstatus_d.sum  = riscv::Off;
      |                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:1415:28: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'Off' generates 2 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 1415 |             mstatus_d.mxr  = riscv::Off;
      |                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:1416:28: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'Off' generates 2 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 1416 |             mstatus_d.tvm  = riscv::Off;
      |                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:1417:28: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'Off' generates 2 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 1417 |             mstatus_d.tsr  = riscv::Off;
      |                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:1420:28: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'Off' generates 2 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 1420 |             mstatus_d.tw   = riscv::Off;
      |                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:1421:28: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'Off' generates 2 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 1421 |             mstatus_d.mprv = riscv::Off;
      |                            ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:1561:48: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csr_wdata' generates 64 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 1561 |         if (CVA6Cfg.XLEN == 32) cycle_d[63:32] = csr_wdata;
      |                                                ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:1565:50: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csr_wdata' generates 64 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 1565 |         if (CVA6Cfg.XLEN == 32) instret_d[63:32] = csr_wdata;
      |                                                  ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:1831:20: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'Off' generates 2 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 1831 |       mstatus_d.sd = riscv::Off;
      |                    ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:2459:50: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 2459 |               privilege_violation = ~mcounteren_q[csr_addr_i[4:0]];
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:2461:50: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 2461 |               privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] | ~scounteren_q[csr_addr_i[4:0]];
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:2461:83: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 2461 |               privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] | ~scounteren_q[csr_addr_i[4:0]];
      |                                                                                   ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:2471:50: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 2471 |               privilege_violation = ~mcounteren_q[csr_addr_i[4:0]];
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:2473:50: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 2473 |               privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] | ~scounteren_q[csr_addr_i[4:0]];
      |                                                  ^
%Warning-WIDTHEXPAND: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/csr_regfile.sv:2473:83: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.i_cva6.csr_regfile_i
 2473 |               privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] | ~scounteren_q[csr_addr_i[4:0]];
      |                                                                                   ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/ex_stage.sv:291:27: Selection index out of range: 1:1 outside 0:0
                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i
  291 |       if (one_cycle_select[1]) begin
      |                           ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/ex_stage.sv:389:23: Selection index out of range: 1:1 outside 0:0
                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i
  389 |       if (mult_valid_i[1]) begin
      |                       ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/ex_stage.sv:425:26: Selection index out of range: 1:1 outside 0:0
                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i
  425 |           if (fpu_valid_i[1]) begin
      |                          ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/ex_stage.sv:522:22: Selection index out of range: 1:1 outside 0:0
                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i
  522 |       if (lsu_valid_i[1]) begin
      |                      ^
%Warning-SELRANGE: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/ex_stage.sv:609:22: Selection index out of range: 1:1 outside 0:0
                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cva6.ex_stage_i
  609 |         if (x_valid_i[1]) begin
      |                      ^
%Warning-WIDTHTRUNC: /home/gchri/SecOPERA_integration/RISCV/cva6sslp/cva6-sslp/core/frontend/frontend.sv:253:34: Logical operator LOGAND expects 1 bit on the LHS, but LHS's SEL generates 32 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.i_cva6.i_frontend
  253 |           if (CVA6Cfg.BTBEntries && btb_prediction_shifted[i].valid) begin
      |                                  ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:344:37: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 37 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  344 |             rvfi_csr_o.fflags.rdata <= {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.fflags)}, csr.fcsr_q.fflags}; 
      |                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:344:56: Operator COND expects 64 bits on the Conditional True, but Conditional True's REPLICATE generates 37 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  344 |     assign rvfi_csr_o.fflags.wdata = CVA6Cfg.FpPresent ? { {{CVA6Cfg.XLEN-$bits(csr.fcsr_q.fflags)}, csr.fcsr_q.fflags} } : 0; 
      |                                                        ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:344:63: Operator NEQ expects 64 bits on the RHS, but RHS's REPLICATE generates 37 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  344 |     assign rvfi_csr_o.fflags.wmask = (rvfi_csr_o.fflags.rdata != {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.fflags)}, csr.fcsr_q.fflags}) && CVA6Cfg.FpPresent;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:344:36: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  344 |     assign rvfi_csr_o.fflags.wmask = (rvfi_csr_o.fflags.rdata != {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.fflags)}, csr.fcsr_q.fflags}) && CVA6Cfg.FpPresent;
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:345:34: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 35 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  345 |             rvfi_csr_o.frm.rdata <= {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.frm)}, csr.fcsr_q.frm}; 
      |                                  ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:345:53: Operator COND expects 64 bits on the Conditional True, but Conditional True's REPLICATE generates 35 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  345 |     assign rvfi_csr_o.frm.wdata = CVA6Cfg.FpPresent ? { {{CVA6Cfg.XLEN-$bits(csr.fcsr_q.frm)}, csr.fcsr_q.frm} } : 0; 
      |                                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:345:57: Operator NEQ expects 64 bits on the RHS, but RHS's REPLICATE generates 35 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  345 |     assign rvfi_csr_o.frm.wmask = (rvfi_csr_o.frm.rdata != {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.frm)}, csr.fcsr_q.frm}) && CVA6Cfg.FpPresent;
      |                                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:345:33: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  345 |     assign rvfi_csr_o.frm.wmask = (rvfi_csr_o.frm.rdata != {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.frm)}, csr.fcsr_q.frm}) && CVA6Cfg.FpPresent;
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:346:35: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 40 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  346 |             rvfi_csr_o.fcsr.rdata <= {{CVA6Cfg.XLEN - $bits({ csr.fcsr_q.frm , csr.fcsr_q.fflags})}, { csr.fcsr_q.frm , csr.fcsr_q.fflags}}; 
      |                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:346:54: Operator COND expects 64 bits on the Conditional True, but Conditional True's REPLICATE generates 40 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  346 |     assign rvfi_csr_o.fcsr.wdata = CVA6Cfg.FpPresent ? { {{CVA6Cfg.XLEN-$bits({ csr.fcsr_q.frm , csr.fcsr_q.fflags})}, { csr.fcsr_q.frm , csr.fcsr_q.fflags}} } : 0; 
      |                                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:346:59: Operator NEQ expects 64 bits on the RHS, but RHS's REPLICATE generates 40 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  346 |     assign rvfi_csr_o.fcsr.wmask = (rvfi_csr_o.fcsr.rdata != {{CVA6Cfg.XLEN - $bits({ csr.fcsr_q.frm , csr.fcsr_q.fflags})}, { csr.fcsr_q.frm , csr.fcsr_q.fflags}}) && CVA6Cfg.FpPresent;
      |                                                           ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:346:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  346 |     assign rvfi_csr_o.fcsr.wmask = (rvfi_csr_o.fcsr.rdata != {{CVA6Cfg.XLEN - $bits({ csr.fcsr_q.frm , csr.fcsr_q.fflags})}, { csr.fcsr_q.frm , csr.fcsr_q.fflags}}) && CVA6Cfg.FpPresent;
      |                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:348:36: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 39 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  348 |             rvfi_csr_o.ftran.rdata <= {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.fprec)}, csr.fcsr_q.fprec}; 
      |                                    ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:348:55: Operator COND expects 64 bits on the Conditional True, but Conditional True's REPLICATE generates 39 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  348 |     assign rvfi_csr_o.ftran.wdata = CVA6Cfg.FpPresent ? { {{CVA6Cfg.XLEN-$bits(csr.fcsr_q.fprec)}, csr.fcsr_q.fprec} } : 0; 
      |                                                       ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:348:61: Operator NEQ expects 64 bits on the RHS, but RHS's REPLICATE generates 39 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  348 |     assign rvfi_csr_o.ftran.wmask = (rvfi_csr_o.ftran.rdata != {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.fprec)}, csr.fcsr_q.fprec}) && CVA6Cfg.FpPresent;
      |                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:348:35: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  348 |     assign rvfi_csr_o.ftran.wmask = (rvfi_csr_o.ftran.rdata != {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.fprec)}, csr.fcsr_q.fprec}) && CVA6Cfg.FpPresent;
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:349:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  349 |     assign rvfi_csr_o.dcsr.wmask = (rvfi_csr_o.dcsr.rdata != {{CVA6Cfg.XLEN - $bits(csr.dcsr_q)}, csr.dcsr_q}) && CVA6Cfg.FpPresent;
      |                                  ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:351:34: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  351 |             rvfi_csr_o.dpc.rdata <= {{CVA6Cfg.XLEN - $bits(csr.dpc_q)}, csr.dpc_q}; 
      |                                  ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:351:33: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  351 |     assign rvfi_csr_o.dpc.wdata = CVA6Cfg.DebugEn ? { {{CVA6Cfg.XLEN-$bits(csr.dpc_q)}, csr.dpc_q} } : 0; 
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:351:57: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  351 |     assign rvfi_csr_o.dpc.wmask = (rvfi_csr_o.dpc.rdata != {{CVA6Cfg.XLEN - $bits(csr.dpc_q)}, csr.dpc_q}) && CVA6Cfg.DebugEn;
      |                                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:351:33: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  351 |     assign rvfi_csr_o.dpc.wmask = (rvfi_csr_o.dpc.rdata != {{CVA6Cfg.XLEN - $bits(csr.dpc_q)}, csr.dpc_q}) && CVA6Cfg.DebugEn;
      |                                 ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:353:40: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  353 |             rvfi_csr_o.dscratch0.rdata <= {{CVA6Cfg.XLEN - $bits(csr.dscratch0_q)}, csr.dscratch0_q}; 
      |                                        ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:353:39: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  353 |     assign rvfi_csr_o.dscratch0.wdata = CVA6Cfg.DebugEn ? { {{CVA6Cfg.XLEN-$bits(csr.dscratch0_q)}, csr.dscratch0_q} } : 0; 
      |                                       ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:353:69: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  353 |     assign rvfi_csr_o.dscratch0.wmask = (rvfi_csr_o.dscratch0.rdata != {{CVA6Cfg.XLEN - $bits(csr.dscratch0_q)}, csr.dscratch0_q}) && CVA6Cfg.DebugEn;
      |                                                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:353:39: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  353 |     assign rvfi_csr_o.dscratch0.wmask = (rvfi_csr_o.dscratch0.rdata != {{CVA6Cfg.XLEN - $bits(csr.dscratch0_q)}, csr.dscratch0_q}) && CVA6Cfg.DebugEn;
      |                                       ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:354:40: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  354 |             rvfi_csr_o.dscratch1.rdata <= {{CVA6Cfg.XLEN - $bits(csr.dscratch1_q)}, csr.dscratch1_q}; 
      |                                        ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:354:39: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  354 |     assign rvfi_csr_o.dscratch1.wdata = CVA6Cfg.DebugEn ? { {{CVA6Cfg.XLEN-$bits(csr.dscratch1_q)}, csr.dscratch1_q} } : 0; 
      |                                       ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:354:69: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  354 |     assign rvfi_csr_o.dscratch1.wmask = (rvfi_csr_o.dscratch1.rdata != {{CVA6Cfg.XLEN - $bits(csr.dscratch1_q)}, csr.dscratch1_q}) && CVA6Cfg.DebugEn;
      |                                                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:354:39: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  354 |     assign rvfi_csr_o.dscratch1.wmask = (rvfi_csr_o.dscratch1.rdata != {{CVA6Cfg.XLEN - $bits(csr.dscratch1_q)}, csr.dscratch1_q}) && CVA6Cfg.DebugEn;
      |                                       ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:357:38: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  357 |             rvfi_csr_o.sstatus.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0])}, csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0]}; 
      |                                      ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:357:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  357 |     assign rvfi_csr_o.sstatus.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0])}, csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0]} } : 0; 
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:357:65: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  357 |     assign rvfi_csr_o.sstatus.wmask = (rvfi_csr_o.sstatus.rdata != {{CVA6Cfg.XLEN - $bits(csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0])}, csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0]}) && CVA6Cfg.RVS;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:357:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  357 |     assign rvfi_csr_o.sstatus.wmask = (rvfi_csr_o.sstatus.rdata != {{CVA6Cfg.XLEN - $bits(csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0])}, csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0]}) && CVA6Cfg.RVS;
      |                                     ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:359:34: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  359 |             rvfi_csr_o.sie.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mie_q & csr.mideleg_q)}, csr.mie_q & csr.mideleg_q}; 
      |                                  ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:359:33: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  359 |     assign rvfi_csr_o.sie.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.mie_q & csr.mideleg_q)}, csr.mie_q & csr.mideleg_q} } : 0; 
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:359:57: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  359 |     assign rvfi_csr_o.sie.wmask = (rvfi_csr_o.sie.rdata != {{CVA6Cfg.XLEN - $bits(csr.mie_q & csr.mideleg_q)}, csr.mie_q & csr.mideleg_q}) && CVA6Cfg.RVS;
      |                                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:359:33: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  359 |     assign rvfi_csr_o.sie.wmask = (rvfi_csr_o.sie.rdata != {{CVA6Cfg.XLEN - $bits(csr.mie_q & csr.mideleg_q)}, csr.mie_q & csr.mideleg_q}) && CVA6Cfg.RVS;
      |                                 ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:360:34: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  360 |             rvfi_csr_o.sip.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mip_q & csr.mideleg_q)}, csr.mip_q & csr.mideleg_q}; 
      |                                  ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:360:33: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  360 |     assign rvfi_csr_o.sip.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.mip_q & csr.mideleg_q)}, csr.mip_q & csr.mideleg_q} } : 0; 
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:360:57: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  360 |     assign rvfi_csr_o.sip.wmask = (rvfi_csr_o.sip.rdata != {{CVA6Cfg.XLEN - $bits(csr.mip_q & csr.mideleg_q)}, csr.mip_q & csr.mideleg_q}) && CVA6Cfg.RVS;
      |                                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:360:33: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  360 |     assign rvfi_csr_o.sip.wmask = (rvfi_csr_o.sip.rdata != {{CVA6Cfg.XLEN - $bits(csr.mip_q & csr.mideleg_q)}, csr.mip_q & csr.mideleg_q}) && CVA6Cfg.RVS;
      |                                 ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:362:36: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  362 |             rvfi_csr_o.stvec.rdata <= {{CVA6Cfg.XLEN - $bits(csr.stvec_q)}, csr.stvec_q}; 
      |                                    ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:362:35: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  362 |     assign rvfi_csr_o.stvec.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.stvec_q)}, csr.stvec_q} } : 0; 
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:362:61: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  362 |     assign rvfi_csr_o.stvec.wmask = (rvfi_csr_o.stvec.rdata != {{CVA6Cfg.XLEN - $bits(csr.stvec_q)}, csr.stvec_q}) && CVA6Cfg.RVS;
      |                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:362:35: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  362 |     assign rvfi_csr_o.stvec.wmask = (rvfi_csr_o.stvec.rdata != {{CVA6Cfg.XLEN - $bits(csr.stvec_q)}, csr.stvec_q}) && CVA6Cfg.RVS;
      |                                   ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:364:41: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  364 |             rvfi_csr_o.scounteren.rdata <= {{CVA6Cfg.XLEN - $bits(csr.scounteren_q)}, csr.scounteren_q}; 
      |                                         ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:364:40: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  364 |     assign rvfi_csr_o.scounteren.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.scounteren_q)}, csr.scounteren_q} } : 0; 
      |                                        ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:364:71: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  364 |     assign rvfi_csr_o.scounteren.wmask = (rvfi_csr_o.scounteren.rdata != {{CVA6Cfg.XLEN - $bits(csr.scounteren_q)}, csr.scounteren_q}) && CVA6Cfg.RVS;
      |                                                                       ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:364:40: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  364 |     assign rvfi_csr_o.scounteren.wmask = (rvfi_csr_o.scounteren.rdata != {{CVA6Cfg.XLEN - $bits(csr.scounteren_q)}, csr.scounteren_q}) && CVA6Cfg.RVS;
      |                                        ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:366:39: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  366 |             rvfi_csr_o.sscratch.rdata <= {{CVA6Cfg.XLEN - $bits(csr.sscratch_q)}, csr.sscratch_q}; 
      |                                       ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:366:38: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  366 |     assign rvfi_csr_o.sscratch.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.sscratch_q)}, csr.sscratch_q} } : 0; 
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:366:67: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  366 |     assign rvfi_csr_o.sscratch.wmask = (rvfi_csr_o.sscratch.rdata != {{CVA6Cfg.XLEN - $bits(csr.sscratch_q)}, csr.sscratch_q}) && CVA6Cfg.RVS;
      |                                                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:366:38: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  366 |     assign rvfi_csr_o.sscratch.wmask = (rvfi_csr_o.sscratch.rdata != {{CVA6Cfg.XLEN - $bits(csr.sscratch_q)}, csr.sscratch_q}) && CVA6Cfg.RVS;
      |                                      ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:367:35: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  367 |             rvfi_csr_o.sepc.rdata <= {{CVA6Cfg.XLEN - $bits(csr.sepc_q)}, csr.sepc_q}; 
      |                                   ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:367:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  367 |     assign rvfi_csr_o.sepc.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.sepc_q)}, csr.sepc_q} } : 0; 
      |                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:367:59: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  367 |     assign rvfi_csr_o.sepc.wmask = (rvfi_csr_o.sepc.rdata != {{CVA6Cfg.XLEN - $bits(csr.sepc_q)}, csr.sepc_q}) && CVA6Cfg.RVS;
      |                                                           ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:367:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  367 |     assign rvfi_csr_o.sepc.wmask = (rvfi_csr_o.sepc.rdata != {{CVA6Cfg.XLEN - $bits(csr.sepc_q)}, csr.sepc_q}) && CVA6Cfg.RVS;
      |                                  ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:369:37: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  369 |             rvfi_csr_o.scause.rdata <= {{CVA6Cfg.XLEN - $bits(csr.scause_q)}, csr.scause_q}; 
      |                                     ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:369:36: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  369 |     assign rvfi_csr_o.scause.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.scause_q)}, csr.scause_q} } : 0; 
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:369:63: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  369 |     assign rvfi_csr_o.scause.wmask = (rvfi_csr_o.scause.rdata != {{CVA6Cfg.XLEN - $bits(csr.scause_q)}, csr.scause_q}) && CVA6Cfg.RVS;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:369:36: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  369 |     assign rvfi_csr_o.scause.wmask = (rvfi_csr_o.scause.rdata != {{CVA6Cfg.XLEN - $bits(csr.scause_q)}, csr.scause_q}) && CVA6Cfg.RVS;
      |                                    ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:371:36: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  371 |             rvfi_csr_o.stval.rdata <= {{CVA6Cfg.XLEN - $bits(csr.stval_q)}, csr.stval_q}; 
      |                                    ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:371:35: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  371 |     assign rvfi_csr_o.stval.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.stval_q)}, csr.stval_q} } : 0; 
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:371:61: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  371 |     assign rvfi_csr_o.stval.wmask = (rvfi_csr_o.stval.rdata != {{CVA6Cfg.XLEN - $bits(csr.stval_q)}, csr.stval_q}) && CVA6Cfg.RVS;
      |                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:371:35: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  371 |     assign rvfi_csr_o.stval.wmask = (rvfi_csr_o.stval.rdata != {{CVA6Cfg.XLEN - $bits(csr.stval_q)}, csr.stval_q}) && CVA6Cfg.RVS;
      |                                   ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:372:35: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  372 |             rvfi_csr_o.satp.rdata <= {{CVA6Cfg.XLEN - $bits(csr.satp_q)}, csr.satp_q}; 
      |                                   ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:372:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  372 |     assign rvfi_csr_o.satp.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.satp_q)}, csr.satp_q} } : 0; 
      |                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:372:59: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  372 |     assign rvfi_csr_o.satp.wmask = (rvfi_csr_o.satp.rdata != {{CVA6Cfg.XLEN - $bits(csr.satp_q)}, csr.satp_q}) && CVA6Cfg.RVS;
      |                                                           ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:372:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  372 |     assign rvfi_csr_o.satp.wmask = (rvfi_csr_o.satp.rdata != {{CVA6Cfg.XLEN - $bits(csr.satp_q)}, csr.satp_q}) && CVA6Cfg.RVS;
      |                                  ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:374:38: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  374 |             rvfi_csr_o.mstatus.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mstatus_extended)}, csr.mstatus_extended}; 
      |                                      ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:374:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  374 |     assign rvfi_csr_o.mstatus.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mstatus_extended)}, csr.mstatus_extended} } : 0; 
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:374:65: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  374 |     assign rvfi_csr_o.mstatus.wmask = (rvfi_csr_o.mstatus.rdata != {{CVA6Cfg.XLEN - $bits(csr.mstatus_extended)}, csr.mstatus_extended}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:374:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  374 |     assign rvfi_csr_o.mstatus.wmask = (rvfi_csr_o.mstatus.rdata != {{CVA6Cfg.XLEN - $bits(csr.mstatus_extended)}, csr.mstatus_extended}) && 1'b1;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:377:38: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  377 |     assign rvfi_csr_o.mstatush.wmask = (rvfi_csr_o.mstatush.rdata != {{CVA6Cfg.XLEN - $bits(mstatush_q)}, mstatush_q}) && 1'b1;
      |                                      ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:379:35: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  379 |             rvfi_csr_o.misa.rdata <= {{CVA6Cfg.XLEN - $bits(IsaCode)}, IsaCode}; 
      |                                   ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:379:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  379 |     assign rvfi_csr_o.misa.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(IsaCode)}, IsaCode} } : 0; 
      |                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:379:59: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  379 |     assign rvfi_csr_o.misa.wmask = (rvfi_csr_o.misa.rdata != {{CVA6Cfg.XLEN - $bits(IsaCode)}, IsaCode}) && 1'b1;
      |                                                           ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:379:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  379 |     assign rvfi_csr_o.misa.wmask = (rvfi_csr_o.misa.rdata != {{CVA6Cfg.XLEN - $bits(IsaCode)}, IsaCode}) && 1'b1;
      |                                  ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:381:38: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  381 |             rvfi_csr_o.medeleg.rdata <= {{CVA6Cfg.XLEN - $bits(csr.medeleg_q)}, csr.medeleg_q}; 
      |                                      ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:381:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  381 |     assign rvfi_csr_o.medeleg.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.medeleg_q)}, csr.medeleg_q} } : 0; 
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:381:65: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  381 |     assign rvfi_csr_o.medeleg.wmask = (rvfi_csr_o.medeleg.rdata != {{CVA6Cfg.XLEN - $bits(csr.medeleg_q)}, csr.medeleg_q}) && CVA6Cfg.RVS;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:381:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  381 |     assign rvfi_csr_o.medeleg.wmask = (rvfi_csr_o.medeleg.rdata != {{CVA6Cfg.XLEN - $bits(csr.medeleg_q)}, csr.medeleg_q}) && CVA6Cfg.RVS;
      |                                     ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:382:38: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  382 |             rvfi_csr_o.mideleg.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mideleg_q)}, csr.mideleg_q}; 
      |                                      ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:382:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  382 |     assign rvfi_csr_o.mideleg.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.mideleg_q)}, csr.mideleg_q} } : 0; 
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:382:65: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  382 |     assign rvfi_csr_o.mideleg.wmask = (rvfi_csr_o.mideleg.rdata != {{CVA6Cfg.XLEN - $bits(csr.mideleg_q)}, csr.mideleg_q}) && CVA6Cfg.RVS;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:382:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  382 |     assign rvfi_csr_o.mideleg.wmask = (rvfi_csr_o.mideleg.rdata != {{CVA6Cfg.XLEN - $bits(csr.mideleg_q)}, csr.mideleg_q}) && CVA6Cfg.RVS;
      |                                     ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:384:34: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  384 |             rvfi_csr_o.mie.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mie_q)}, csr.mie_q}; 
      |                                  ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:384:33: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  384 |     assign rvfi_csr_o.mie.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mie_q)}, csr.mie_q} } : 0; 
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:384:57: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  384 |     assign rvfi_csr_o.mie.wmask = (rvfi_csr_o.mie.rdata != {{CVA6Cfg.XLEN - $bits(csr.mie_q)}, csr.mie_q}) && 1'b1;
      |                                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:384:33: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  384 |     assign rvfi_csr_o.mie.wmask = (rvfi_csr_o.mie.rdata != {{CVA6Cfg.XLEN - $bits(csr.mie_q)}, csr.mie_q}) && 1'b1;
      |                                 ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:385:36: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  385 |             rvfi_csr_o.mtvec.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mtvec_q)}, csr.mtvec_q}; 
      |                                    ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:385:35: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  385 |     assign rvfi_csr_o.mtvec.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mtvec_q)}, csr.mtvec_q} } : 0; 
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:385:61: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  385 |     assign rvfi_csr_o.mtvec.wmask = (rvfi_csr_o.mtvec.rdata != {{CVA6Cfg.XLEN - $bits(csr.mtvec_q)}, csr.mtvec_q}) && 1'b1;
      |                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:385:35: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  385 |     assign rvfi_csr_o.mtvec.wmask = (rvfi_csr_o.mtvec.rdata != {{CVA6Cfg.XLEN - $bits(csr.mtvec_q)}, csr.mtvec_q}) && 1'b1;
      |                                   ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:386:41: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  386 |             rvfi_csr_o.mcounteren.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mcounteren_q)}, csr.mcounteren_q}; 
      |                                         ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:386:40: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  386 |     assign rvfi_csr_o.mcounteren.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mcounteren_q)}, csr.mcounteren_q} } : 0; 
      |                                        ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:386:71: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  386 |     assign rvfi_csr_o.mcounteren.wmask = (rvfi_csr_o.mcounteren.rdata != {{CVA6Cfg.XLEN - $bits(csr.mcounteren_q)}, csr.mcounteren_q}) && 1'b1;
      |                                                                       ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:386:40: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  386 |     assign rvfi_csr_o.mcounteren.wmask = (rvfi_csr_o.mcounteren.rdata != {{CVA6Cfg.XLEN - $bits(csr.mcounteren_q)}, csr.mcounteren_q}) && 1'b1;
      |                                        ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:388:39: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  388 |             rvfi_csr_o.mscratch.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mscratch_q)}, csr.mscratch_q}; 
      |                                       ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:388:38: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  388 |     assign rvfi_csr_o.mscratch.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mscratch_q)}, csr.mscratch_q} } : 0; 
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:388:67: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  388 |     assign rvfi_csr_o.mscratch.wmask = (rvfi_csr_o.mscratch.rdata != {{CVA6Cfg.XLEN - $bits(csr.mscratch_q)}, csr.mscratch_q}) && 1'b1;
      |                                                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:388:38: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  388 |     assign rvfi_csr_o.mscratch.wmask = (rvfi_csr_o.mscratch.rdata != {{CVA6Cfg.XLEN - $bits(csr.mscratch_q)}, csr.mscratch_q}) && 1'b1;
      |                                      ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:390:35: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  390 |             rvfi_csr_o.mepc.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mepc_q)}, csr.mepc_q}; 
      |                                   ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:390:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  390 |     assign rvfi_csr_o.mepc.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mepc_q)}, csr.mepc_q} } : 0; 
      |                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:390:59: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  390 |     assign rvfi_csr_o.mepc.wmask = (rvfi_csr_o.mepc.rdata != {{CVA6Cfg.XLEN - $bits(csr.mepc_q)}, csr.mepc_q}) && 1'b1;
      |                                                           ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:390:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  390 |     assign rvfi_csr_o.mepc.wmask = (rvfi_csr_o.mepc.rdata != {{CVA6Cfg.XLEN - $bits(csr.mepc_q)}, csr.mepc_q}) && 1'b1;
      |                                  ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:391:37: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  391 |             rvfi_csr_o.mcause.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mcause_q)}, csr.mcause_q}; 
      |                                     ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:391:36: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  391 |     assign rvfi_csr_o.mcause.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mcause_q)}, csr.mcause_q} } : 0; 
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:391:63: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  391 |     assign rvfi_csr_o.mcause.wmask = (rvfi_csr_o.mcause.rdata != {{CVA6Cfg.XLEN - $bits(csr.mcause_q)}, csr.mcause_q}) && 1'b1;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:391:36: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  391 |     assign rvfi_csr_o.mcause.wmask = (rvfi_csr_o.mcause.rdata != {{CVA6Cfg.XLEN - $bits(csr.mcause_q)}, csr.mcause_q}) && 1'b1;
      |                                    ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:392:36: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  392 |             rvfi_csr_o.mtval.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mtval_q)}, csr.mtval_q}; 
      |                                    ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:392:35: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  392 |     assign rvfi_csr_o.mtval.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mtval_q)}, csr.mtval_q} } : 0; 
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:392:61: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  392 |     assign rvfi_csr_o.mtval.wmask = (rvfi_csr_o.mtval.rdata != {{CVA6Cfg.XLEN - $bits(csr.mtval_q)}, csr.mtval_q}) && 1'b1;
      |                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:392:35: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  392 |     assign rvfi_csr_o.mtval.wmask = (rvfi_csr_o.mtval.rdata != {{CVA6Cfg.XLEN - $bits(csr.mtval_q)}, csr.mtval_q}) && 1'b1;
      |                                   ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:393:34: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  393 |             rvfi_csr_o.mip.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mip_q)}, csr.mip_q}; 
      |                                  ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:393:33: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  393 |     assign rvfi_csr_o.mip.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mip_q)}, csr.mip_q} } : 0; 
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:393:57: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  393 |     assign rvfi_csr_o.mip.wmask = (rvfi_csr_o.mip.rdata != {{CVA6Cfg.XLEN - $bits(csr.mip_q)}, csr.mip_q}) && 1'b1;
      |                                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:393:33: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  393 |     assign rvfi_csr_o.mip.wmask = (rvfi_csr_o.mip.rdata != {{CVA6Cfg.XLEN - $bits(csr.mip_q)}, csr.mip_q}) && 1'b1;
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:395:38: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 33 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  395 |             rvfi_csr_o.menvcfg.rdata <= {{CVA6Cfg.XLEN - $bits(csr.fiom_q)}, csr.fiom_q}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:395:44: Operator COND expects 64 bits on the Conditional True, but Conditional True's REPLICATE generates 33 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  395 |     assign rvfi_csr_o.menvcfg.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.fiom_q)}, csr.fiom_q} } : 0; 
      |                                            ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:395:65: Operator NEQ expects 64 bits on the RHS, but RHS's REPLICATE generates 33 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  395 |     assign rvfi_csr_o.menvcfg.wmask = (rvfi_csr_o.menvcfg.rdata != {{CVA6Cfg.XLEN - $bits(csr.fiom_q)}, csr.fiom_q}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:395:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  395 |     assign rvfi_csr_o.menvcfg.wmask = (rvfi_csr_o.menvcfg.rdata != {{CVA6Cfg.XLEN - $bits(csr.fiom_q)}, csr.fiom_q}) && 1'b1;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:397:38: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  397 |     assign rvfi_csr_o.menvcfgh.wmask = (rvfi_csr_o.menvcfgh.rdata != {{CVA6Cfg.XLEN - $bits(32'h0)}, 32'h0}) && CVA6Cfg.XLEN == 32;
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:399:39: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  399 |     assign rvfi_csr_o.mvendorid.wmask = (rvfi_csr_o.mvendorid.rdata != {{CVA6Cfg.XLEN - $bits(OPENHWGROUP_MVENDORID)}, OPENHWGROUP_MVENDORID}) && 1'b1;
      |                                       ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:400:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  400 |     assign rvfi_csr_o.marchid.wmask = (rvfi_csr_o.marchid.rdata != {{CVA6Cfg.XLEN - $bits(ARIANE_MARCHID)}, ARIANE_MARCHID}) && 1'b1;
      |                                     ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:401:38: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  401 |             rvfi_csr_o.mhartid.rdata <= {{CVA6Cfg.XLEN - $bits(hart_id_i)}, hart_id_i}; 
      |                                      ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:401:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  401 |     assign rvfi_csr_o.mhartid.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(hart_id_i)}, hart_id_i} } : 0; 
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:401:65: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  401 |     assign rvfi_csr_o.mhartid.wmask = (rvfi_csr_o.mhartid.rdata != {{CVA6Cfg.XLEN - $bits(hart_id_i)}, hart_id_i}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:401:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  401 |     assign rvfi_csr_o.mhartid.wmask = (rvfi_csr_o.mhartid.rdata != {{CVA6Cfg.XLEN - $bits(hart_id_i)}, hart_id_i}) && 1'b1;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:403:44: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 41 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  403 |             rvfi_csr_o.mcountinhibit.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mcountinhibit_q)}, csr.mcountinhibit_q}; 
      |                                            ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:403:50: Operator COND expects 64 bits on the Conditional True, but Conditional True's REPLICATE generates 41 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  403 |     assign rvfi_csr_o.mcountinhibit.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mcountinhibit_q)}, csr.mcountinhibit_q} } : 0; 
      |                                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:403:77: Operator NEQ expects 64 bits on the RHS, but RHS's REPLICATE generates 41 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  403 |     assign rvfi_csr_o.mcountinhibit.wmask = (rvfi_csr_o.mcountinhibit.rdata != {{CVA6Cfg.XLEN - $bits(csr.mcountinhibit_q)}, csr.mcountinhibit_q}) && 1'b1;
      |                                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:403:43: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  403 |     assign rvfi_csr_o.mcountinhibit.wmask = (rvfi_csr_o.mcountinhibit.rdata != {{CVA6Cfg.XLEN - $bits(csr.mcountinhibit_q)}, csr.mcountinhibit_q}) && 1'b1;
      |                                           ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:405:37: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  405 |             rvfi_csr_o.mcycle.rdata <= {{CVA6Cfg.XLEN - $bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]}; 
      |                                     ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:405:36: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  405 |     assign rvfi_csr_o.mcycle.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]} } : 0; 
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:405:63: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  405 |     assign rvfi_csr_o.mcycle.wmask = (rvfi_csr_o.mcycle.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:405:36: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  405 |     assign rvfi_csr_o.mcycle.wmask = (rvfi_csr_o.mcycle.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:406:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  406 |     assign rvfi_csr_o.mcycleh.wmask = (rvfi_csr_o.mcycleh.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[63:32])}, csr.cycle_q[63:32]}) && CVA6Cfg.XLEN == 32;
      |                                     ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:408:39: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  408 |             rvfi_csr_o.minstret.rdata <= {{CVA6Cfg.XLEN - $bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]}; 
      |                                       ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:408:38: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  408 |     assign rvfi_csr_o.minstret.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]} } : 0; 
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:408:67: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  408 |     assign rvfi_csr_o.minstret.wmask = (rvfi_csr_o.minstret.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:408:38: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  408 |     assign rvfi_csr_o.minstret.wmask = (rvfi_csr_o.minstret.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:409:39: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  409 |     assign rvfi_csr_o.minstreth.wmask = (rvfi_csr_o.minstreth.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[63:32])}, csr.instret_q[63:32]}) && CVA6Cfg.XLEN == 32;
      |                                       ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:411:36: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  411 |             rvfi_csr_o.cycle.rdata <= {{CVA6Cfg.XLEN - $bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]}; 
      |                                    ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:411:35: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  411 |     assign rvfi_csr_o.cycle.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]} } : 0; 
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:411:61: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  411 |     assign rvfi_csr_o.cycle.wmask = (rvfi_csr_o.cycle.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:411:35: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  411 |     assign rvfi_csr_o.cycle.wmask = (rvfi_csr_o.cycle.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:412:36: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  412 |     assign rvfi_csr_o.cycleh.wmask = (rvfi_csr_o.cycleh.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[63:32])}, csr.cycle_q[63:32]}) && CVA6Cfg.XLEN == 32;
      |                                    ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:414:38: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  414 |             rvfi_csr_o.instret.rdata <= {{CVA6Cfg.XLEN - $bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]}; 
      |                                      ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:414:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  414 |     assign rvfi_csr_o.instret.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]} } : 0; 
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:414:65: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  414 |     assign rvfi_csr_o.instret.wmask = (rvfi_csr_o.instret.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:414:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  414 |     assign rvfi_csr_o.instret.wmask = (rvfi_csr_o.instret.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:415:38: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  415 |     assign rvfi_csr_o.instreth.wmask = (rvfi_csr_o.instreth.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[63:32])}, csr.instret_q[63:32]}) && CVA6Cfg.XLEN == 32;
      |                                      ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:417:37: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  417 |             rvfi_csr_o.dcache.rdata <= {{CVA6Cfg.XLEN - $bits(csr.dcache_q)}, csr.dcache_q}; 
      |                                     ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:417:36: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  417 |     assign rvfi_csr_o.dcache.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.dcache_q)}, csr.dcache_q} } : 0; 
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:417:63: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  417 |     assign rvfi_csr_o.dcache.wmask = (rvfi_csr_o.dcache.rdata != {{CVA6Cfg.XLEN - $bits(csr.dcache_q)}, csr.dcache_q}) && 1'b1;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:417:36: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  417 |     assign rvfi_csr_o.dcache.wmask = (rvfi_csr_o.dcache.rdata != {{CVA6Cfg.XLEN - $bits(csr.dcache_q)}, csr.dcache_q}) && 1'b1;
      |                                    ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:418:37: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  418 |             rvfi_csr_o.icache.rdata <= {{CVA6Cfg.XLEN - $bits(csr.icache_q)}, csr.icache_q}; 
      |                                     ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:418:36: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  418 |     assign rvfi_csr_o.icache.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.icache_q)}, csr.icache_q} } : 0; 
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:418:63: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  418 |     assign rvfi_csr_o.icache.wmask = (rvfi_csr_o.icache.rdata != {{CVA6Cfg.XLEN - $bits(csr.icache_q)}, csr.icache_q}) && 1'b1;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:418:36: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  418 |     assign rvfi_csr_o.icache.wmask = (rvfi_csr_o.icache.rdata != {{CVA6Cfg.XLEN - $bits(csr.icache_q)}, csr.icache_q}) && 1'b1;
      |                                    ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:420:39: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  420 |             rvfi_csr_o.acc_cons.rdata <= {{CVA6Cfg.XLEN - $bits(csr.acc_cons_q)}, csr.acc_cons_q}; 
      |                                       ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:420:38: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  420 |     assign rvfi_csr_o.acc_cons.wdata = CVA6Cfg.EnableAccelerator ? { {{CVA6Cfg.XLEN-$bits(csr.acc_cons_q)}, csr.acc_cons_q} } : 0; 
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:420:67: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  420 |     assign rvfi_csr_o.acc_cons.wmask = (rvfi_csr_o.acc_cons.rdata != {{CVA6Cfg.XLEN - $bits(csr.acc_cons_q)}, csr.acc_cons_q}) && CVA6Cfg.EnableAccelerator;
      |                                                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:420:38: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  420 |     assign rvfi_csr_o.acc_cons.wmask = (rvfi_csr_o.acc_cons.rdata != {{CVA6Cfg.XLEN - $bits(csr.acc_cons_q)}, csr.acc_cons_q}) && CVA6Cfg.EnableAccelerator;
      |                                      ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:422:38: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  422 |             rvfi_csr_o.pmpcfg0.rdata <= {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0])}, csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0]}; 
      |                                      ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:422:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  422 |     assign rvfi_csr_o.pmpcfg0.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0])}, csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0]} } : 0; 
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:422:65: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  422 |     assign rvfi_csr_o.pmpcfg0.wmask = (rvfi_csr_o.pmpcfg0.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0])}, csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0]}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:422:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  422 |     assign rvfi_csr_o.pmpcfg0.wmask = (rvfi_csr_o.pmpcfg0.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0])}, csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0]}) && 1'b1;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:423:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  423 |     assign rvfi_csr_o.pmpcfg1.wmask = (rvfi_csr_o.pmpcfg1.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[7:4])}, csr.pmpcfg_q[7:4]}) && CVA6Cfg.XLEN == 32;
      |                                     ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:425:38: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  425 |             rvfi_csr_o.pmpcfg2.rdata <= {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8])}, csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8]}; 
      |                                      ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:425:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 96 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  425 |     assign rvfi_csr_o.pmpcfg2.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8])}, csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8]} } : 0; 
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:425:65: Operator NEQ expects 96 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  425 |     assign rvfi_csr_o.pmpcfg2.wmask = (rvfi_csr_o.pmpcfg2.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8])}, csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8]}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:425:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  425 |     assign rvfi_csr_o.pmpcfg2.wmask = (rvfi_csr_o.pmpcfg2.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8])}, csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8]}) && 1'b1;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:426:37: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  426 |     assign rvfi_csr_o.pmpcfg3.wmask = (rvfi_csr_o.pmpcfg3.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[15:12])}, csr.pmpcfg_q[15:12]}) && CVA6Cfg.XLEN == 32;
      |                                     ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:432:41: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 86 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  432 |             rvfi_csr_o.pmpaddr[i].rdata <= {{CVA6Cfg.XLEN - $bits(csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0])}, csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0]}; 
      |                                         ^~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:432:40: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 86 bits.
                                             : ... In instance ariane_testharness.i_cva6_rvfi
  432 |     assign rvfi_csr_o.pmpaddr[i].wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0])}, csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0]} } : 0; 
      |                                        ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:432:71: Operator NEQ expects 86 bits on the LHS, but LHS's SEL generates 64 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  432 |     assign rvfi_csr_o.pmpaddr[i].wmask = (rvfi_csr_o.pmpaddr[i].rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0])}, csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0]}) && 1'b1;
      |                                                                       ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:432:40: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... In instance ariane_testharness.i_cva6_rvfi
  432 |     assign rvfi_csr_o.pmpaddr[i].wmask = (rvfi_csr_o.pmpaddr[i].rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0])}, csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0]}) && 1'b1;
      |                                        ^
%Error: Exiting due to 1 error(s)
make: *** [Makefile:639: verilate] Error 1
