set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[6] 683 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 778 45
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[3] 735 63
set_location Controler_0/ADI_SPI_1/data_counter[15] 868 61
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 790 55
set_location Controler_0/ADI_SPI_0/addr_counter[19] 728 37
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 633 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 717 48
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 733 63
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[7] 873 48
set_location Controler_0/ADI_SPI_0/data_counter[12] 637 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 813 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 771 58
set_location Controler_0/Reset_Controler_0/state_reg[1] 685 52
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 811 42
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 834 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 709 70
set_location Controler_0/gpio_controler_0/read_data_frame[0] 810 49
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 638 51
set_location Controler_0/ADI_SPI_0/data_counter[25] 650 55
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 718 57
set_location Controler_0/gpio_controler_0/read_data_frame[13] 812 55
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 745 45
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 676 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 727 61
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 768 45
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 796 54
set_location Controler_0/Command_Decoder_0/counter[28] 652 61
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2_2 769 48
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 755 61
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_143_i 702 54
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 825 49
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 717 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[13] 812 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 808 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 717 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 750 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[7] 823 51
set_location Controler_0/ADI_SPI_0/addr_counter[10] 719 37
set_location Controler_0/REGISTERS_0/state_reg[4] 687 52
set_location Controler_0/ADI_SPI_0/data_counter[21] 646 55
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 670 54
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 735 64
set_location Controler_0/ADI_SPI_0/state_reg_RNI1S6F1[2] 728 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 718 45
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_0_0 780 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[13] 794 54
set_location Controler_0/gpio_controler_0/read_data_frame[5] 820 52
set_location Controler_0/ADI_SPI_0/data_counter[15] 640 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 727 72
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 809 64
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 725 55
set_location Controler_0/ADI_SPI_0/addr_counter[9] 718 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 768 42
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 759 73
set_location Controler_0/Command_Decoder_0/decode_vector[8] 694 55
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[0] 828 55
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[20] 848 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 734 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 780 42
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 765 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 823 46
set_location Controler_0/Answer_Encoder_0/periph_data[7] 764 60
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_0_a2_0_0 722 54
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 689 51
set_location Controler_0/ADI_SPI_0/addr_counter[31] 740 37
set_location Controler_0/ADI_SPI_1/addr_counter[8] 873 55
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2_0_a2 698 54
set_location Controler_0/Command_Decoder_0/state_reg[9] 660 55
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 728 70
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 869 57
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 769 54
set_location Controler_0/ADI_SPI_0/data_counter[11] 636 55
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 792 46
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 791 60
set_location Controler_0/Answer_Encoder_0/periph_data[6] 755 57
set_location Controler_0/Answer_Encoder_0/periph_data[8] 759 60
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[7] 865 48
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 787 54
set_location Controler_0/Command_Decoder_0/counter[20] 644 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 721 45
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 763 48
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 736 58
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 820 58
set_location Controler_0/gpio_controler_0/read_data_frame[2] 798 55
set_location Controler_0/ADI_SPI_0/addr_counter[25] 734 37
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[4] 726 60
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 733 57
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 744 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 716 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 765 70
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 789 54
set_location Controler_0/Answer_Encoder_0/periph_data[3] 749 57
set_location Controler_0/ADI_SPI_0/sclk_4 707 51
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[11] 741 60
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 821 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 776 58
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[14] 728 51
set_location Controler_0/gpio_controler_0/Outputs_RNO[2] 857 45
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 762 55
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 794 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 798 45
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 769 45
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 769 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[9] 817 54
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 802 45
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 773 52
set_location Controler_0/gpio_controler_0/Outputs_RNO[6] 840 48
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 727 54
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 745 48
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 778 60
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 743 45
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 794 46
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_13 876 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 709 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 710 60
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[8] 812 48
set_location Controler_0/ADI_SPI_1/counter[0] 829 61
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[9] 842 48
set_location Controler_0/gpio_controler_0/PULSE_MASK[1] 834 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 727 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 809 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 792 61
set_location Controler_0/ADI_SPI_0/state_reg_RNI23831[2] 723 54
set_location Controler_0/gpio_controler_0/state_reg[1] 778 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 715 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 770 52
set_location Controler_0/Command_Decoder_0/decode_vector[2] 693 55
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 732 61
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 727 55
set_location Controler_0/gpio_controler_0/un40_write_signal_0_a2_0_a2_0_1 788 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 788 54
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 800 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 734 48
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 723 69
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 820 43
set_location Controler_0/gpio_controler_0/state_reg[5] 771 55
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 726 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 780 55
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 736 57
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[15] 810 63
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 672 57
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 749 58
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[6] 740 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 771 45
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 817 43
set_location Controler_0/Answer_Encoder_0/periph_data[2] 745 57
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 724 46
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[25] 853 55
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 754 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 716 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 764 73
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 709 57
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[2] 728 60
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[4] 870 45
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[2] 854 45
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 788 58
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 836 43
set_location Controler_0/ADI_SPI_1/addr_counter[6] 871 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 718 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 726 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[11] 824 54
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 743 57
set_location Controler_0/gpio_controler_0/Outputs_1_sqmuxa_1_0_i 858 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 747 63
set_location Controler_0/ADI_SPI_1/divider_enable 850 61
set_location Controler_0/gpio_controler_0/Counter_PULSE[20] 849 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 765 58
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 781 54
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 720 57
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 796 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 777 42
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_10_0_a2_0_a2 832 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 730 72
set_location Controler_0/gpio_controler_0/Counter_PULSE[31] 860 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 728 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 714 69
set_location Controler_0/ADI_SPI_1/addr_counter[20] 885 55
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 798 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 771 63
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 657 61
set_location Controler_0/Command_Decoder_0/counter[9] 633 61
set_location Controler_0/Command_Decoder_0/decode_vector[5] 686 58
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 736 46
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 824 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 816 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[28] 857 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 770 51
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 732 57
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0_0 716 54
set_location Controler_0/ADI_SPI_0/counter[4] 649 52
set_location Controler_0/ADI_SPI_1/busy 880 58
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[3] 723 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 792 64
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_13 626 51
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 821 49
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[5] 857 48
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 764 54
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 790 60
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 757 46
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_0_RNIPH2I 704 57
set_location Controler_0/gpio_controler_0/Outputs_8_2[1] 830 45
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 760 60
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 767 51
set_location Controler_0/Command_Decoder_0/counter[21] 645 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 744 70
set_location Controler_0/gpio_controler_0/PULSE_MASK[2] 859 46
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 745 49
set_location Controler_0/ADI_SPI_0/state_reg[1] 706 55
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 823 43
set_location Controler_0/ADI_SPI_1/addr_counter[12] 877 55
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 782 49
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 753 61
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 768 57
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[11] 873 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 709 45
set_location Controler_0/ADI_SPI_1/addr_counter[7] 872 55
set_location Controler_0/ADI_SPI_0/addr_counter[27] 736 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 720 48
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 804 43
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 692 57
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 817 48
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 755 43
set_location Controler_0/ADI_SPI_1/data_counter[21] 874 61
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[7] 866 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 747 64
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 823 49
set_location Controler_0/Command_Decoder_0/cmd_ID[5] 679 52
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[1] 823 57
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 526 34
set_location Controler_0/ADI_SPI_0/data_counter[0] 625 55
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 705 52
set_location Controler_0/Reset_Controler_0/un10_write_signal_0_a2_0_a2 778 48
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 729 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 803 45
set_location Controler_0/ADI_SPI_1/data_counter[30] 883 61
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[5] 741 63
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 781 55
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[2] 852 45
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[12] 756 57
set_location Controler_0/gpio_controler_0/Outputs[4] 867 46
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 734 64
set_location Controler_0/ADI_SPI_0/ss_n 703 55
set_location Controler_0/ADI_SPI_1/addr_counter[16] 881 55
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 739 64
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 796 49
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_13 868 57
set_location Controler_0/ADI_SPI_0/state_reg_RNI0DLL[1] 726 54
set_location Controler_0/Answer_Encoder_0/periph_data[1] 750 57
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_5 670 51
set_location Controler_0/ADI_SPI_0/addr_counter[8] 717 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 765 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 729 48
set_location Controler_0/ADI_SPI_0/data_counter[27] 652 55
set_location Controler_0/Answer_Encoder_0/periph_data[9] 756 60
set_location Controler_0/gpio_controler_0/Outputs[14] 840 46
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 657 54
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[3] 831 45
set_location Controler_0/ADI_SPI_1/data_counter[11] 864 61
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[24] 852 55
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 732 63
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 764 61
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 684 57
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_4_a2 787 48
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 770 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[10] 839 52
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 803 55
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 787 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 834 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 713 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 736 64
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[4] 822 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 731 72
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 752 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 812 46
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 775 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 725 64
set_location Controler_0/ADI_SPI_1/state_reg_RNI5HF81[2] 849 57
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 722 57
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 758 43
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[5] 732 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 716 48
set_location Controler_0/Reset_Controler_0/un14_write_signal_0_a2_1_a2 777 48
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 674 45
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0_0_a2 724 54
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 693 57
set_location Controler_0/gpio_controler_0/Outputs_RNO[15] 841 45
set_location Controler_0/gpio_controler_0/Counter_PULSE[18] 847 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 753 64
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2_1_0 720 54
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 793 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 775 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 729 42
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[12] 802 54
set_location Controler_0/ADI_SPI_0/data_counter[17] 642 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 739 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 737 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 775 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 720 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 713 46
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 774 63
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 753 58
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[14] 807 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 757 70
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 841 57
set_location Controler_0/gpio_controler_0/PULSE_MASK[7] 868 49
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 756 48
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 766 58
set_location Controler_0/ADI_SPI_0/data_counter[5] 630 55
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 725 69
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 730 60
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[2] 855 45
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 724 58
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_4 671 51
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 802 46
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 885 60
set_location Controler_0/ADI_SPI_1/counter_3[0] 829 60
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 819 42
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_0_a2_0_a2 835 57
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 788 52
set_location Controler_0/Command_Decoder_0/decode_vector[3] 692 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 729 45
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0[6] 674 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 753 70
set_location Controler_0/Command_Decoder_0/counter[30] 654 61
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[5] 827 51
set_location Controler_0/gpio_controler_0/read_data_frame[1] 809 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 721 42
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[22] 850 55
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 723 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 814 46
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 767 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 828 48
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 735 57
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 724 55
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 803 57
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 673 51
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 829 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 793 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 819 49
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 669 54
set_location Controler_0/gpio_controler_0/read_data_frame[14] 814 55
set_location Controler_0/gpio_controler_0/Outputs_RNO[10] 872 48
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 765 60
set_location Controler_0/ADI_SPI_0/addr_counter[6] 715 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 816 48
set_location Controler_0/ADI_SPI_0/data_counter[24] 649 55
set_location Controler_0/ADI_SPI_1/addr_counter[5] 870 55
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[7] 870 48
set_location Controler_0/gpio_controler_0/un23_read_signal_0_a2_0_a2 803 48
set_location Controler_0/ADI_SPI_1/counter[2] 842 61
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 721 52
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 761 49
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 728 69
set_location Controler_0/ADI_SPI_1/sdio_cl 862 58
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 721 69
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[14] 805 45
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 788 61
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[8] 836 55
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 799 46
set_location Controler_0/ADI_SPI_0/addr_counter[15] 724 37
set_location Controler_0/gpio_controler_0/Outputs_RNO[11] 866 45
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 667 54
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_i_o2 857 57
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 822 42
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 724 52
set_location Controler_0/gpio_controler_0/Outputs_8[13] 839 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 741 51
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[13] 806 63
set_location Controler_0/Answer_Encoder_0/periph_data[11] 767 60
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 769 60
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 773 64
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[10] 794 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 786 51
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 762 64
set_location Controler_0/Answer_Encoder_0/periph_data[12] 762 60
set_location Controler_0/Command_Decoder_0/counter[8] 632 61
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 824 42
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[5] 833 55
set_location Controler_0/ADI_SPI_0/data_counter[14] 639 55
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 673 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 716 45
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 752 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 785 54
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 743 58
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 739 61
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_a2[4] 778 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 820 49
set_location Controler_0/ADI_SPI_1/counter[6] 846 61
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 742 45
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 821 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 780 58
set_location Controler_0/gpio_controler_0/un12_write_signal_0_a2_RNIAJHB1 863 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 839 49
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[3] 793 48
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 631 57
set_location Controler_0/ADI_SPI_0/data_counter[28] 653 55
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_i_a2[0] 734 63
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2_0_a2_0 776 48
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_108_i 863 57
set_location Controler_0/ADI_SPI_0/addr_counter[7] 716 37
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[3] 808 48
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 730 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 736 48
set_location Controler_0/gpio_controler_0/read_data_frame[10] 821 55
set_location Controler_0/ADI_SPI_1/state_reg[2] 858 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 819 48
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 751 46
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[14] 805 54
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 728 57
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 782 42
set_location Controler_0/gpio_controler_0/Outputs_8[1] 834 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 723 42
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 754 64
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 630 57
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[10] 864 48
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[20] 705 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 777 58
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 678 54
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 727 57
set_location Controler_0/ADI_SPI_0/counter[1] 661 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 710 61
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 691 51
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 751 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 731 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 758 63
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 639 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 773 45
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0_0_a2 859 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 714 72
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[13] 838 45
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 750 43
set_location Controler_0/ADI_SPI_0/data_counter[18] 643 55
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 774 58
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 752 46
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 771 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 815 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 722 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 808 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 751 58
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 738 57
set_location Controler_0/Command_Decoder_0/counter[31] 655 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 713 69
set_location Controler_0/gpio_controler_0/state_reg[2] 777 55
set_location Controler_0/ADI_SPI_1/addr_counter[10] 875 55
set_location Controler_0/ADI_SPI_1/counter[4] 828 61
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 802 57
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 754 49
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 796 43
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 647 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 785 43
set_location Controler_0/gpio_controler_0/PULSE_MASK[0] 837 46
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 733 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 791 51
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 788 60
set_location Controler_0/ADI_SPI_1/addr_counter[27] 892 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 722 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 769 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 788 43
set_location Controler_0/ADI_SPI_0/state_reg_RNI2FLL[3] 721 54
set_location Controler_0/gpio_controler_0/read_data_frame[9] 822 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 775 43
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 734 57
set_location Controler_0/ADI_SPI_1/counter[3] 843 61
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[9] 843 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 684 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 811 46
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 783 55
set_location Controler_0/Command_Decoder_0/counter[23] 647 61
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 716 58
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 747 46
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 725 58
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 777 64
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 659 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 768 51
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e 867 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 729 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 752 69
set_location Controler_0/ADI_SPI_0/data_counter[29] 654 55
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 729 58
set_location Controler_0/gpio_controler_0/read_data_frame[3] 793 49
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[21] 849 55
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 645 51
set_location Controler_0/ADI_SPI_0/addr_counter[17] 726 37
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 703 52
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 740 58
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_i_0_o2_i_a2 789 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[12] 830 57
set_location Controler_0/ADI_SPI_1/counter[8] 848 61
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 804 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 715 63
set_location Controler_0/ADI_SPI_0/data_counter[20] 645 55
set_location Controler_0/gpio_controler_0/Counter_PULSE[25] 854 52
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[0] 810 48
set_location Controler_0/gpio_controler_0/read_data_frame[7] 817 52
set_location Controler_0/Command_Decoder_0/Perif_BUSY 774 54
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_a2[4] 685 51
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 822 43
set_location Controler_0/Command_Decoder_0/counter[22] 646 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 740 51
set_location Controler_0/gpio_controler_0/PULSE_MASK[9] 842 49
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 675 57
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 696 45
set_location Controler_0/ADI_SPI_0/data_counter[19] 644 55
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 701 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 751 69
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 787 60
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 757 55
set_location Controler_0/Command_Decoder_0/state_reg[2] 665 55
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 720 52
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[10] 838 55
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 727 51
set_location Controler_0/ADI_SPI_0/addr_counter[5] 714 37
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIDOF8[4] 702 57
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 835 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 805 42
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 762 46
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 724 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 798 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 754 70
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 793 45
set_location Controler_0/ADI_SPI_1/addr_counter[0] 865 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 715 48
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 766 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 727 42
set_location Controler_0/ADI_SPI_0/addr_counter[26] 735 37
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 886 60
set_location Controler_0/ADI_SPI_1/addr_counter[4] 869 55
set_location Controler_0/ADI_SPI_0/data_counter[10] 635 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 690 43
set_location Controler_0/Command_Decoder_0/counter[26] 650 61
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 735 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 745 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 730 42
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 749 46
set_location Controler_0/Command_Decoder_0/counter[3] 627 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 784 54
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_i_0_o2_i_a2_0 788 45
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 762 58
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[11] 869 45
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 725 46
set_location Controler_0/ADI_SPI_0/state_reg[0] 699 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 722 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 795 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 795 54
set_location Controler_0/gpio_controler_0/Counter_PULSE[4] 833 52
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 866 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 826 43
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 838 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 724 61
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 749 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 829 43
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 819 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 754 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 716 63
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 704 45
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 765 49
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 755 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 709 69
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[11] 793 57
set_location Controler_0/Command_Decoder_0/counter[24] 648 61
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 725 70
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[14] 844 45
set_location Controler_0/gpio_controler_0/un19_read_signal_0_a2_0_a2 801 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 666 49
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 731 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 818 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 816 42
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 773 60
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_17 727 33
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 759 61
set_location Controler_0/ADI_SPI_1/data_counter[28] 881 61
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[2] 801 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 726 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 712 45
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 702 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 744 63
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[29] 857 55
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2 730 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 713 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 717 72
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 658 54
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 736 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[11] 812 51
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_15 898 54
set_location Controler_0/Command_Decoder_0/state_reg[3] 678 55
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 703 58
set_location Controler_0/ADI_SPI_0/addr_counter[21] 730 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 739 51
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[2] 830 55
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 825 42
set_location Controler_0/gpio_controler_0/Counter_PULSE[5] 834 52
set_location Controler_0/ADI_SPI_0/divider_enable 669 52
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[6] 834 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 774 45
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4_0[0] 671 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 786 54
set_location Controler_0/gpio_controler_0/un1_write_signal_4_0_o2 787 45
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 686 51
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 747 61
set_location Controler_0/ADI_SPI_1/state_reg_RNI1EQS[1] 852 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 730 45
set_location Controler_0/gpio_controler_0/state_reg[4] 776 55
set_location Controler_0/gpio_controler_0/Counter_PULSE[23] 852 52
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[5] 862 48
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 836 49
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[2] 859 45
set_location Controler_0/Command_Decoder_0/counter[0] 628 58
set_location Controler_0/ADI_SPI_1/data_counter[18] 871 61
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 801 57
set_location Controler_0/ADI_SPI_0/counter[3] 663 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 720 69
set_location Controler_0/gpio_controler_0/Counter_PULSE[15] 844 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 796 45
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 681 54
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 723 58
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 764 42
set_location Controler_0/REGISTERS_0/state_reg[0] 688 52
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 865 57
set_location Controler_0/ADI_SPI_1/addr_counter[31] 896 55
set_location Controler_0/ADI_SPI_1/data_counter[0] 853 61
set_location Controler_0/Command_Decoder_0/counter[6] 630 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 734 51
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[8] 809 48
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[6] 813 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 726 73
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[15] 843 55
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[23] 706 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 710 45
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 749 61
set_location Controler_0/ADI_SPI_1/counter[7] 847 61
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2_0_a2 797 48
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 772 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 772 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 724 49
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 738 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[0] 804 48
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 766 48
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIUKVG[0] 700 57
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_0_i_a2 715 54
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[15] 846 45
set_location Controler_0/gpio_controler_0/state_reg[3] 768 55
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 830 42
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[0] 813 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 672 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 686 43
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 668 49
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 887 60
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 628 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 775 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 788 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 729 63
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[6] 788 57
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_i_m2_1_0 850 57
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 741 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 760 58
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 792 42
set_location Controler_0/gpio_controler_0/Counter_PULSE[30] 859 52
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 823 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[15] 818 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 726 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 766 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 713 70
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 675 46
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 734 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 788 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 774 46
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[13] 792 54
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 747 48
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 717 54
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[18] 762 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 723 48
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 714 52
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 777 61
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[27] 855 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 719 70
set_location Controler_0/REGISTERS_0/state_reg[1] 681 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 721 64
set_location Controler_0/ADI_SPI_1/state_reg[0] 855 58
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 770 45
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 657 60
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 785 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 710 72
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 718 58
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 673 52
set_location Controler_0/ADI_SPI_0/data_counter[8] 633 55
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 722 58
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 685 54
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 690 54
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[0] 789 51
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 686 57
set_location Controler_0/ADI_SPI_1/addr_counter[23] 888 55
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 692 51
set_location Controler_0/Command_Decoder_0/counter[25] 649 61
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 740 61
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[4] 822 57
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 629 57
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 821 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[5] 813 51
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 748 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 716 69
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0_0 725 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 782 55
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 795 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 728 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 771 43
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_19 882 51
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37 850 60
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 711 58
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[12] 730 51
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[26] 854 55
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 718 33
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[6] 821 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 737 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[13] 813 54
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 765 63
set_location Controler_0/ADI_SPI_1/data_counter[5] 858 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 803 61
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 877 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 735 48
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 725 52
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 767 45
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 775 63
set_location Controler_0/gpio_controler_0/Counter_PULSE[26] 855 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 837 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[11] 806 48
set_location Controler_0/ADI_SPI_0/addr_counter[28] 737 37
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[14] 845 45
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[4] 832 55
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 694 57
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 714 70
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[9] 847 48
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 626 57
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 706 58
set_location Controler_0/gpio_controler_0/read_data_frame[6] 807 55
set_location Controler_0/gpio_controler_0/Counter_PULSE[13] 842 52
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[8] 758 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 727 69
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[11] 874 45
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 787 61
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 695 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 727 73
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 758 55
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 812 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 727 70
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 748 46
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 692 54
set_location Controler_0/ADI_SPI_0/addr_counter[0] 709 37
set_location Controler_0/gpio_controler_0/Counter_PULSE[0] 829 52
set_location Controler_0/ADI_SPI_0/addr_counter[4] 713 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 715 70
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[7] 761 60
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[8] 706 51
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 680 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2 790 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 745 69
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 726 58
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 818 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 772 58
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[14] 842 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 708 61
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 774 60
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 726 52
set_location Controler_0/ADI_SPI_1/state_reg[1] 863 58
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 734 42
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 710 48
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[9] 851 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 823 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 660 49
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 706 46
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 761 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 744 64
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 754 55
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[5] 747 57
set_location Controler_0/ADI_SPI_1/addr_counter[17] 882 55
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[15] 848 45
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 761 58
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 698 52
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[9] 705 51
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[11] 814 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 713 64
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[21] 701 57
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 684 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 729 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 795 45
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 773 43
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 770 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 720 42
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 741 48
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[11] 725 51
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[1] 754 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 828 49
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_18 887 51
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 663 54
set_location Controler_0/gpio_controler_0/PULSE_MASK[10] 864 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 778 51
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_7 702 45
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_5 851 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 797 46
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[4] 864 45
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 778 64
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 768 60
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 711 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 818 48
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 701 58
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 800 42
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[8] 796 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[10] 816 54
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 728 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 789 58
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 731 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 709 48
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 708 49
set_location Controler_0/gpio_controler_0/read_data_frame[8] 809 49
set_location Controler_0/ADI_SPI_1/addr_counter[3] 868 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 762 70
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 775 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 777 60
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 827 43
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 676 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 714 45
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 824 48
set_location Controler_0/gpio_controler_0/Outputs[12] 862 46
set_location Controler_0/Command_Decoder_0/decode_vector[0] 689 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 728 42
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[7] 814 51
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 718 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 775 51
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 718 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 826 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 830 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 777 51
set_location Controler_0/Command_Decoder_0/counter[19] 643 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 709 64
set_location Controler_0/Reset_Controler_0/un8_write_signal_0_a2_0_a2 775 48
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_13 731 33
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2 879 51
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[12] 840 55
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 791 61
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 793 42
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 761 55
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 751 43
set_location Controler_0/gpio_controler_0/Counter_PULSE[16] 845 52
set_location Controler_0/gpio_controler_0/Outputs_8[0] 837 45
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[10] 742 60
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[15] 842 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 719 72
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 694 58
set_location Controler_0/ADI_SPI_0/state_reg[2] 702 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 747 70
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 787 43
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 711 52
set_location Controler_0/ADI_SPI_0/addr_counter[16] 725 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 740 49
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 746 69
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 624 57
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_4 849 60
set_location Controler_0/ADI_SPI_0/write_read_buffer 683 55
set_location Controler_0/Command_Decoder_0/counter[1] 625 61
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[0] 828 45
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[11] 868 45
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 790 61
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 770 55
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 731 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 709 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 709 72
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 832 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[14] 815 51
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 761 48
set_location Controler_0/Command_Decoder_0/counter[2] 626 61
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[28] 856 55
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 768 54
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[8] 863 48
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[2] 853 45
set_location Controler_0/gpio_controler_0/Outputs_RNO[14] 840 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 790 42
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[8] 854 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 678 46
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 684 51
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 765 64
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2_0_a2 846 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 723 63
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 761 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 799 52
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 752 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 714 48
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 717 52
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2_0 774 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 784 42
set_location Controler_0/REGISTERS_0/state_reg[5] 691 52
set_location Controler_0/ADI_SPI_1/addr_counter[1] 866 55
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 782 43
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[8] 792 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 727 64
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 677 46
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[13] 813 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 769 43
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 693 51
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 685 49
set_location Controler_0/Answer_Encoder_0/periph_data[13] 760 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 711 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 835 43
set_location Controler_0/ADI_SPI_0/addr_counter[11] 720 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 766 70
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[10] 809 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 732 48
set_location Controler_0/ADI_SPI_1/addr_counter[24] 889 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 751 63
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 783 54
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 679 46
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[6] 785 51
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 759 55
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_4_0[6] 672 54
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 727 52
set_location Controler_0/Command_Decoder_0/counter[17] 641 61
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 693 54
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 717 61
set_location Controler_0/gpio_controler_0/un12_write_signal_0_a2_0 773 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 655 49
set_location Controler_0/ADI_SPI_0/data_counter[31] 656 55
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 760 64
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 753 43
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 835 49
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 750 46
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[10] 871 48
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 779 52
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 719 61
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 730 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 708 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 803 46
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[14] 843 45
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 719 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 713 61
set_location Controler_0/gpio_controler_0/Outputs_8[12] 862 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 795 55
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 715 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 798 43
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 696 58
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 754 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 746 63
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 729 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 712 64
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2_0_0 772 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 797 45
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 802 43
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 692 43
set_location Controler_0/Answer_Encoder_0/state_reg[0] 672 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 761 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 723 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 837 49
set_location Controler_0/ADI_SPI_1/addr_counter[2] 867 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 750 70
set_location Controler_0/ADI_SPI_0/state_reg[4] 696 55
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 754 43
set_location Controler_0/gpio_controler_0/read_data_frame[15] 820 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 708 45
set_location Controler_0/gpio_controler_0/Counter_RF_Input 792 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 712 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 742 51
set_location Controler_0/ADI_SPI_0/busy 707 55
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_2[5] 675 54
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[0] 780 57
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 817 58
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 790 54
set_location Controler_0/gpio_controler_0/Outputs_RNO[8] 852 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[12] 790 51
set_location Controler_0/ADI_SPI_1/write_read_buffer 842 58
set_location Controler_0/gpio_controler_0/PULSE_MASK[11] 874 46
set_location Controler_0/gpio_controler_0/Outputs[15] 841 46
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 756 46
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 774 61
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 822 58
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 737 46
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_24 724 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 731 73
set_location Controler_0/Command_Decoder_0/state_reg[7] 670 55
set_location Controler_0/Answer_Encoder_0/state_reg[1] 675 58
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 799 42
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[4] 739 63
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 767 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 720 61
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 781 51
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 736 61
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[1] 829 55
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[1] 836 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 833 49
set_location Controler_0/gpio_controler_0/un44_write_signal_0_a2_3_a2 781 48
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 789 61
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[9] 766 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 720 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 672 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 726 70
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 831 49
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_16 729 33
set_location Controler_0/Command_Decoder_0/state_reg[8] 668 55
set_location Controler_0/ADI_SPI_0/counter[7] 667 52
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 746 48
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 732 58
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 685 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 776 61
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 682 46
set_location Controler_0/gpio_controler_0/un4_write_signal_0_a2 789 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 672 52
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[6] 740 63
set_location Controler_0/ADI_SPI_1/addr_counter[13] 878 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 715 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 833 48
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 741 58
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 669 49
set_location Controler_0/Answer_Encoder_0/periph_data[4] 746 57
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[15] 724 51
set_location Controler_0/ADI_SPI_1/addr_counter[29] 894 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 735 49
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[5] 774 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 744 69
set_location Controler_0/ADI_SPI_0/addr_counter[3] 712 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 800 61
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[11] 839 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 736 52
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 749 43
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 777 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 743 48
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 880 57
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 776 54
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[7] 704 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 814 43
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 805 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 784 55
set_location Controler_0/Command_Decoder_0/decode_vector[7] 684 55
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 828 43
set_location Controler_0/gpio_controler_0/Outputs_RNO[9] 845 48
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 785 49
set_location Controler_0/ADI_SPI_0/addr_counter[18] 727 37
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[3] 827 45
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 707 58
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 771 60
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 674 57
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 792 43
set_location Controler_0/gpio_controler_0/Outputs[11] 866 46
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 833 42
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 673 54
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 759 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 774 51
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 711 61
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[23] 851 55
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 814 63
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_5[6] 785 45
set_location Controler_0/ADI_SPI_0/data_counter[4] 629 55
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[6] 807 54
set_location Controler_0/Answer_Encoder_0/periph_data[5] 748 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 810 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 735 45
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 800 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_i_a2_0_1 700 54
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 800 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 748 61
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 688 54
set_location Controler_0/gpio_controler_0/PULSE_MASK[4] 870 46
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 760 55
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 714 46
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[1] 839 57
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 708 52
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 836 48
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 699 58
set_location Controler_0/ADI_SPI_0/counter[6] 666 52
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[8] 802 48
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa_0_a2_0_a2 781 45
set_location Controler_0/gpio_controler_0/PULSE_MASK[13] 839 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 793 54
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 677 54
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 782 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[2] 825 54
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 750 61
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2 771 48
set_location Controler_0/REGISTERS_0/state_reg[2] 674 46
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 767 69
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 783 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 759 64
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 832 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 730 61
set_location Controler_0/ADI_SPI_0/sdio_1 730 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 679 49
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 741 64
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 718 64
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 786 61
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[10] 874 48
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2_0[6] 850 48
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[10] 875 48
set_location Controler_0/Reset_Controler_0/un9_write_signal_0_a2_0_a2_1 779 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 730 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 721 48
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 659 60
set_location Controler_0/ADI_SPI_0/addr_counter[1] 710 37
set_location Controler_0/Command_Decoder_0/state_reg[6] 664 55
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0] 703 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 800 64
set_location Controler_0/ADI_SPI_0/addr_counter[30] 739 37
set_location Controler_0/gpio_controler_0/PULSE_MASK[5] 857 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 802 64
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 694 51
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 664 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 803 52
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 734 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 820 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 649 49
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_16 880 51
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 687 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 758 69
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 716 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 785 55
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[11] 800 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 801 43
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[1] 729 60
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[19] 847 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 764 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 830 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 708 64
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 717 64
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 831 48
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[3] 775 57
set_location Controler_0/Command_Decoder_0/cmd_CDb 651 49
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 728 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 723 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 778 58
set_location Controler_0/ADI_SPI_0/addr_counter[23] 732 37
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 811 63
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 695 57
set_location Controler_0/Command_Decoder_0/cmd_ID[6] 677 52
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 787 42
set_location Controler_0/ADI_SPI_1/data_counter[8] 861 61
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[1] 809 54
set_location Controler_0/gpio_controler_0/PULSE_MASK[12] 860 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 794 64
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 690 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 758 58
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 825 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[5] 824 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[12] 804 45
set_location Controler_0/ADI_SPI_1/data_counter[31] 884 61
set_location Controler_0/ADI_SPI_0/data_counter[9] 634 55
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 744 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 808 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[15] 823 54
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 737 58
set_location Controler_0/gpio_controler_0/CLEAR_PULSE 862 52
set_location Controler_0/ADI_SPI_1/data_counter[29] 882 61
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 758 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 757 69
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 835 42
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 805 64
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 692 49
set_location Controler_0/ADI_SPI_0/data_counter[3] 628 55
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[3] 811 54
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 799 45
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[4] 702 51
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0_0 703 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 711 45
set_location Controler_0/Command_Decoder_0/counter[5] 629 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 802 52
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 668 54
set_location Controler_0/ADI_SPI_0/data_counter[7] 632 55
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_0_0 704 54
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 758 64
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 770 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 799 64
set_location Controler_0/Command_Decoder_0/counter[4] 628 61
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_0_a2_0_0 861 57
set_location Controler_0/ADI_SPI_1/counter[1] 841 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 805 52
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[2] 798 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 714 63
set_location Controler_0/gpio_controler_0/un40_write_signal_0_a2_0_a2 783 48
set_location Controler_0/ADI_SPI_0/addr_counter[2] 711 37
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2_0_a2 697 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 715 73
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 673 46
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_19 722 33
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 746 45
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 746 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 727 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 752 63
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 825 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 816 43
set_location Controler_0/ADI_SPI_1/data_counter[19] 872 61
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[0] 829 57
set_location Controler_0/gpio_controler_0/read_data_frame[12] 802 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 801 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 802 61
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[7] 812 63
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[6] 844 48
set_location Controler_0/gpio_controler_0/Outputs_RNO[7] 869 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 809 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 757 64
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 762 69
set_location Controler_0/Command_Decoder_0/counter[18] 642 61
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 725 49
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 722 55
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[14] 849 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[13] 811 51
set_location Controler_0/Answer_Encoder_0/state_reg[4] 680 58
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4] 681 45
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 708 57
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 688 57
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 700 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 724 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 771 42
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 739 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 781 43
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[5] 858 48
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 758 46
set_location Controler_0/ADI_SPI_1/state_reg_RNI5B2S[2] 843 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 727 45
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[6] 701 51
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[17] 845 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 738 48
set_location Controler_0/ADI_SPI_1/addr_counter[21] 886 55
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 687 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 730 48
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 808 63
set_location Controler_0/ADI_SPI_0/data_counter[2] 627 55
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 705 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 759 69
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[5] 820 51
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 751 48
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 759 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 798 64
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 756 64
set_location Controler_0/Answer_Encoder_0/state_reg[2] 682 58
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[2] 700 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 822 49
set_location Controler_0/ADI_SPI_1/counter[5] 845 61
set_location Controler_0/ADI_SPI_1/addr_counter[14] 879 55
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 750 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 710 64
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[0] 782 57
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[9] 849 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 761 61
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_0_RNI1KQD 703 57
set_location Controler_0/ADI_SPI_0/state_reg[3] 705 55
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 772 43
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_i 705 54
set_location Controler_0/gpio_controler_0/Outputs_8[3] 832 45
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 708 54
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[12] 789 57
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 762 61
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 732 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 717 73
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 772 55
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 722 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[22] 851 52
set_location Controler_0/gpio_controler_0/Outputs[5] 855 49
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_4_a2_1 786 48
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[19] 756 63
set_location Controler_0/Reset_Controler_0/state_reg[5] 693 52
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[16] 844 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 766 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 798 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 758 70
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 838 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 821 46
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[7] 835 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 752 70
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 748 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 801 52
set_location Controler_0/Command_Decoder_0/counter[10] 634 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 735 51
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 755 46
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_31_RNI42UO 861 51
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[4] 798 57
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 762 43
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 667 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 818 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 801 64
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 682 54
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[3] 699 51
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 763 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 804 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 807 52
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[0] 753 57
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 827 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 811 43
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_106_i 858 57
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 755 58
set_location Controler_0/gpio_controler_0/Outputs[0] 829 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 801 61
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[7] 764 57
set_location Controler_0/ADI_SPI_1/addr_counter[25] 890 55
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[4] 824 51
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 685 57
set_location Controler_0/ADI_SPI_1/data_counter[20] 873 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 714 49
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[30] 858 55
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_5_RNO[6] 784 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[10] 826 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_1_RNIBB2N 784 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 719 64
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 691 49
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 738 64
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 678 49
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 797 42
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 718 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 724 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 817 46
set_location Controler_0/Reset_Controler_0/state_reg[4] 689 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 737 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 798 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 800 52
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_14 741 36
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 734 45
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 723 52
set_location Controler_0/ADI_SPI_0/addr_counter[24] 733 37
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 740 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 716 75
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 757 43
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 690 57
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[4] 752 57
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 683 54
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[7] 818 51
set_location Controler_0/gpio_controler_0/Outputs[10] 872 49
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 746 64
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 755 70
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 774 64
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 712 54
set_location Controler_0/gpio_controler_0/Outputs[1] 836 46
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 737 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[1] 793 51
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 830 43
set_location Controler_0/ADI_SPI_1/data_counter[10] 863 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 759 70
set_location Controler_0/Answer_Encoder_0/state_reg_RNI5E7S[0] 678 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 758 48
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 881 57
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 753 49
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_24 878 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 789 42
set_location Controler_0/gpio_controler_0/PULSE_MASK[3] 842 46
set_location Controler_0/Command_Decoder_0/decode_vector[4] 691 55
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 785 48
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 721 57
set_location Controler_0/ADI_SPI_1/addr_counter[19] 884 55
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 666 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 717 70
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[12] 856 45
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 731 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 812 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 822 46
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 742 58
set_location Controler_0/Reset_Controler_0/state_reg[3] 684 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 771 64
set_location Controler_0/gpio_controler_0/Counter_PULSE[2] 831 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 727 60
set_location Controler_0/ADI_SPI_0/data_counter[1] 626 55
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 770 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 793 55
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 698 51
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 691 58
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 764 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 729 64
set_location Controler_0/gpio_controler_0/un1_write_signal_4_0_a2 783 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_18 725 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 726 42
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 762 49
set_location Controler_0/gpio_controler_0/Counter_PULSE[12] 841 52
set_location Controler_0/ADI_SPI_1/state_reg_RNI29DG[1] 856 57
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 791 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 722 60
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 772 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 736 51
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 644 51
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 681 57
set_location Controler_0/ADI_SPI_0/data_counter[6] 631 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 796 64
set_location Controler_0/ADI_SPI_0/counter_3[4] 649 51
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[10] 763 57
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 728 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 673 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 714 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 794 42
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[5] 697 51
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 739 45
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 682 57
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 657 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 839 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 772 51
set_location Controler_0/gpio_controler_0/Outputs[2] 857 46
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 789 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 782 54
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_0_0 853 57
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_i_a2_0_1 854 57
set_location Controler_0/gpio_controler_0/Outputs[6] 840 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 831 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 750 64
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 730 52
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 726 55
set_location Controler_0/ADI_SPI_1/addr_counter[28] 893 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 782 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 715 69
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 788 51
set_location Controler_0/Command_Decoder_0/counter[11] 635 61
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 733 52
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 737 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 662 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 716 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 718 69
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 721 55
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 750 55
set_location Controler_0/gpio_controler_0/Outputs[8] 852 49
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 756 55
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 775 58
set_location Controler_0/ADI_SPI_1/data_counter[24] 877 61
set_location Controler_0/gpio_controler_0/PULSE_MASK[15] 848 46
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 771 52
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 712 52
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[18] 846 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 755 64
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[5] 826 51
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 758 61
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 792 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[11] 807 48
set_location Controler_0/gpio_controler_0/PULSE_MASK[8] 854 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 742 64
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[7] 820 57
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 714 57
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_0_i 699 54
set_location Controler_0/ADI_SPI_0/sdio_cl 731 55
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 736 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 786 42
set_location Controler_0/Command_Decoder_0/decode_vector[6] 687 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 772 63
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 749 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 708 48
set_location Controler_0/Answer_Encoder_0/state_reg[3] 673 58
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 837 43
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 864 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 764 70
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 733 58
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[6] 841 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 721 63
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[9] 757 57
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 721 58
set_location Controler_0/ADI_SPI_1/data_counter[27] 880 61
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[8] 811 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 712 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 724 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 834 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 796 46
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 790 64
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 753 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 691 43
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG_0[4] 699 57
set_location Controler_0/ADI_SPI_1/data_counter[26] 879 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 722 63
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[11] 871 45
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 749 64
set_location Controler_0/ADI_SPI_0/counter[8] 668 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[1] 830 52
set_location Controler_0/ADI_SPI_0/addr_counter[13] 722 37
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 752 43
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_6 696 51
set_location Controler_0/ADI_SPI_1/data_counter[14] 867 61
set_location Controler_0/gpio_controler_0/PULSE_MASK[14] 843 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 779 58
set_location Controler_0/Answer_Encoder_0/periph_data[10] 758 60
set_location Controler_0/gpio_controler_0/Counter_PULSE[9] 838 52
set_location Controler_0/gpio_controler_0/PULSE_MASK[6] 846 49
set_location Controler_0/gpio_controler_0/Outputs[3] 832 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 709 61
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 753 55
set_location Controler_0/Command_Decoder_0/decode_vector[1] 685 55
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 795 48
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[6] 846 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 714 60
set_location Controler_0/ADI_SPI_0/data_counter[30] 655 55
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[9] 807 57
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 760 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 746 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 796 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 756 70
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 770 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 785 42
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[2] 819 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 717 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 721 61
set_location Controler_0/ADI_SPI_1/data_counter[17] 870 61
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[15] 847 45
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 756 49
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[7] 817 51
set_location Controler_0/Reset_Controler_0/un1_state_reg_1_1 784 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 710 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 793 64
set_location Controler_0/ADI_SPI_0/counter_3[0] 648 51
set_location Controler_0/ADI_SPI_1/data_counter[16] 869 61
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 743 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 715 64
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 739 57
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 759 46
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 759 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 795 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 729 72
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 676 54
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37 669 51
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 797 43
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 691 54
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 769 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 753 69
set_location Controler_0/gpio_controler_0/un15_read_signal_0_a2_1_a2 799 48
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 694 54
set_location Controler_0/ADI_SPI_1/data_counter[4] 857 61
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 731 43
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 817 42
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 729 57
set_location Controler_0/Answer_Encoder_0/cmd_status_err 698 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 795 61
set_location Controler_0/ADI_SPI_0/assert_data 697 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 750 63
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 773 63
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_i 840 57
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[10] 867 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 722 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 803 64
set_location Controler_0/Command_Decoder_0/state_reg[0] 674 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 716 70
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 727 58
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0_0 845 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 774 42
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 749 70
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 656 60
set_location Controler_0/ADI_SPI_1/state_reg[4] 881 58
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 847 57
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 738 58
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 793 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 716 64
set_location Controler_0/ADI_SPI_1/addr_counter[11] 876 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 779 60
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 661 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 822 48
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 787 51
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 764 69
set_location Controler_0/ADI_SPI_1/data_counter[23] 876 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 772 45
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 742 61
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 815 43
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 783 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_1 791 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 732 42
set_location Controler_0/Command_Decoder_0/counter[7] 631 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 728 72
set_location Controler_0/Command_Decoder_0/cmd_status_err 661 49
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[4] 816 51
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 862 57
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 737 52
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 779 43
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 728 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 818 46
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 704 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 715 45
set_location Controler_0/Answer_Encoder_0/periph_data[0] 744 57
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 739 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 748 64
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[22] 707 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 829 42
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 752 58
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 750 48
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 883 51
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 750 69
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 746 61
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 767 70
set_location Controler_0/ADI_SPI_0/state_reg_RNIU4K11[1] 729 54
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0 696 54
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 677 57
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 781 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 778 42
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 806 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 773 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 708 63
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[11] 763 63
set_location Controler_0/gpio_controler_0/Counter_PULSE[7] 836 52
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 716 49
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[15] 804 63
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 700 52
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 713 54
set_location Controler_0/Reset_Controler_0/state_reg[0] 692 52
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 723 70
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[4] 875 45
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 760 43
set_location Controler_0/ADI_SPI_1/addr_counter[30] 895 55
set_location Controler_0/ADI_SPI_1/data_counter[13] 866 61
set_location Controler_0/ADI_SPI_1/data_counter[9] 862 61
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 770 61
set_location Controler_0/Command_Decoder_0/state_reg[5] 677 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 780 54
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 679 54
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 791 54
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 751 55
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_0_i 855 57
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 833 43
set_location Controler_0/ADI_SPI_1/data_counter[3] 856 61
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[13] 841 55
set_location Controler_0/ADI_SPI_1/addr_counter[15] 880 55
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 745 61
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[9] 822 54
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 733 45
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 764 48
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 809 43
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_i_o2 701 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 816 49
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 744 61
set_location Controler_0/ADI_SPI_1/data_counter[7] 860 61
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 762 48
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIBDFP[4] 698 57
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[3] 751 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 743 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 708 69
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 760 48
set_location Controler_0/gpio_controler_0/Counter_PULSE[21] 850 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[6] 835 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[8] 837 52
set_location Controler_0/ADI_SPI_1/counter_3[4] 828 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 779 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 781 42
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 782 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 711 70
set_location Controler_0/ADI_SPI_1/sclk_4 876 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 733 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 678 52
set_location Controler_0/ADI_SPI_0/addr_counter[14] 723 37
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 703 45
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 697 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 819 46
set_location Controler_0/gpio_controler_0/Outputs_8_2[3] 835 45
set_location Controler_0/gpio_controler_0/Counter_PULSE_0_sqmuxa 862 51
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 771 54
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 740 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 772 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 769 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 712 69
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 707 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 723 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 719 69
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 689 57
set_location Controler_0/ADI_SPI_1/state_reg_RNI42GQ1[4] 851 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 745 70
set_location Controler_0/ADI_SPI_1/state_reg[3] 840 58
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 832 49
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[15] 820 54
set_location Controler_0/gpio_controler_0/Counter_PULSE[3] 832 52
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_1[0] 662 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 711 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 828 42
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_14 897 54
set_location Controler_0/Command_Decoder_0/counter[29] 653 61
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 823 48
set_location Controler_0/gpio_controler_0/un12_write_signal_0_a2_1 782 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 776 42
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[14] 851 45
set_location Controler_0/ADI_SPI_0/addr_counter[22] 731 37
set_location Controler_0/gpio_controler_0/Outputs[13] 838 46
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[4] 865 45
set_location Controler_0/gpio_controler_0/Counter_PULSE[24] 853 52
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 730 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 776 51
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_0_i 714 54
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 772 57
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 742 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 727 48
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_0 696 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 730 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 711 72
set_location Controler_0/ADI_SPI_0/addr_counter[29] 738 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 756 58
set_location Controler_0/ADI_SPI_1/state_reg_RNI4BDG[3] 848 57
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 778 63
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 783 64
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 723 51
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 817 49
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[8] 815 54
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[8] 853 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 795 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 791 42
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 787 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 797 52
set_location Controler_0/ADI_SPI_1/data_counter[2] 855 61
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[6] 848 48
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 855 87
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 741 45
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 789 64
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 767 48
set_location Controler_0/gpio_controler_0/state_reg[0] 769 55
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[5] 799 57
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[8] 735 60
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[3] 818 57
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 824 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[3] 794 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 794 43
set_location Controler_0/Command_Decoder_0/state_reg[1] 677 58
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 721 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 730 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 759 58
set_location Controler_0/Command_Decoder_0/state_reg[4] 676 55
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 706 52
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 689 54
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 702 52
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[8] 859 48
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 741 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 765 69
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 787 64
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[9] 739 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 733 48
set_location Controler_0/ADI_SPI_0/addr_counter[20] 729 37
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[5] 860 48
set_location Controler_0/gpio_controler_0/Outputs_RNO[5] 855 48
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 757 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[14] 810 42
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[3] 779 57
set_location Controler_0/ADI_SPI_0/counter[5] 665 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 748 70
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 756 61
set_location Controler_0/ADI_SPI_1/addr_counter[18] 883 55
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[1] 769 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 708 60
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 796 48
set_location Controler_0/Command_Decoder_0/counter[13] 637 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 818 49
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 777 45
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 760 70
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 660 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 712 72
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 691 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[6] 825 45
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[7] 738 63
set_location Controler_0/gpio_controler_0/un1_write_signal_4_0_a2_RNID36P 826 45
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 803 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 798 46
set_location Controler_0/ADI_SPI_1/ss_n 878 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 801 45
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 776 60
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 686 54
set_location Controler_0/Command_Decoder_0/counter[27] 651 61
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 768 63
set_location Controler_0/gpio_controler_0/Counter_PULSE[11] 840 52
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIBMF8[1] 786 57
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[2] 787 57
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 738 61
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 754 48
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[1] 770 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 728 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 722 61
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 725 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 745 58
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 751 49
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[1] 806 42
set_location Controler_0/gpio_controler_0/un12_write_signal_0_a2 780 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 806 52
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2_0_a2 768 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 769 52
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 687 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 770 42
set_location Controler_0/ADI_SPI_1/assert_data 846 58
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_145_i 706 54
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 778 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 755 48
set_location Controler_0/gpio_controler_0/Outputs_8_2[0] 829 45
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 674 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 753 63
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_4[6] 860 45
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 728 61
set_location Controler_0/Command_Decoder_0/counter[12] 636 61
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[14] 805 63
set_location Controler_0/ADI_SPI_0/counter[0] 648 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 786 55
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 756 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 725 61
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2 723 33
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_17 877 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 719 45
set_location Controler_0/gpio_controler_0/Counter_PULSE[14] 843 52
set_location Controler_0/Reset_Controler_0/state_reg[2] 686 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 747 58
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2[6] 690 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 711 69
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 777 63
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[7] 819 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 740 48
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[3] 831 55
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 695 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 718 72
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[31] 859 55
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2_1_a2 842 57
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 827 48
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 838 49
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 665 54
set_location Controler_0/Command_Decoder_0/counter[16] 640 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 715 72
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 683 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 757 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[9] 819 54
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 688 51
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 742 46
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[14] 814 54
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[0] 680 54
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 764 64
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 699 52
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_i_m2 844 57
set_location Controler_0/gpio_controler_0/Counter_PULSE[27] 856 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 756 69
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[12] 722 51
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[12] 783 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 810 52
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_0_RNIQQPF1 697 57
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_1_0_a2_i 863 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 720 64
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 793 43
set_location Controler_0/ADI_SPI_1/data_counter[1] 854 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 798 52
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 767 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 720 60
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 778 61
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 743 46
set_location Controler_0/ADI_SPI_1/sdio_1 844 58
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 781 64
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 718 54
set_location Controler_0/ADI_SPI_1/sclk 876 58
set_location Controler_0/gpio_controler_0/Counter_PULSE[29] 858 52
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 719 54
set_location Controler_0/ADI_SPI_1/data_counter[6] 859 61
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 710 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 751 70
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 784 64
set_location Controler_0/Command_Decoder_0/counter[14] 638 61
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[12] 797 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 709 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 717 69
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[7] 868 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[6] 831 57
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 775 54
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[2] 762 57
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 658 60
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 734 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 720 63
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 733 64
set_location Controler_0/ADI_SPI_1/addr_counter[9] 874 55
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[10] 821 54
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_15 742 36
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 741 57
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 761 46
set_location Controler_0/ADI_SPI_1/data_counter[22] 875 61
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 799 43
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 740 46
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[4] 821 51
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[9] 837 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 722 46
set_location Controler_0/gpio_controler_0/Outputs[9] 845 49
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 790 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 721 60
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[15] 850 45
set_location Controler_0/ADI_SPI_0/sclk 707 52
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 786 60
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[4] 872 45
set_location Controler_0/gpio_controler_0/Outputs_RNO[4] 867 45
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 772 60
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 710 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 794 61
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 726 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 826 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 710 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 745 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_0 800 48
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 763 70
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[2] 800 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 728 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 751 64
set_location Controler_0/ADI_SPI_0/counter[2] 662 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 767 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 730 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 726 69
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 735 61
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 792 45
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 776 45
set_location Controler_0/ADI_SPI_0/data_counter[23] 648 55
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 726 61
set_location Controler_0/Answer_Encoder_0/periph_data[15] 761 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 726 72
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[2] 799 54
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 741 49
set_location Controler_0/ADI_SPI_1/data_counter[12] 865 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 743 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 742 48
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 763 55
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 816 58
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 738 51
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 731 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 728 63
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[6] 806 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 746 70
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 776 63
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 829 48
set_location Controler_0/REGISTERS_0/state_reg[3] 694 52
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0_0 860 57
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 783 42
set_location Controler_0/gpio_controler_0/read_data_frame[11] 806 49
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 795 57
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 789 60
set_location Controler_0/ADI_SPI_0/data_counter[26] 651 55
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 740 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 820 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 744 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[1] 815 48
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 711 57
set_location Controler_0/ADI_SPI_1/addr_counter[22] 887 55
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 792 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 722 45
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 763 64
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[6] 765 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 797 64
set_location Controler_0/ADI_SPI_0/data_counter[13] 638 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 732 51
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[5] 856 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 716 61
set_location Controler_0/gpio_controler_0/Counter_PULSE[17] 846 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 796 52
set_location Controler_0/gpio_controler_0/read_data_frame[4] 816 52
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 794 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 763 58
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0_i 707 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 743 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 795 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[19] 848 52
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[4] 797 57
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e 636 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 770 58
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 729 55
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 732 64
set_location Controler_0/Answer_Encoder_0/periph_data[14] 757 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 714 61
set_location Controler_0/gpio_controler_0/Outputs_8_2[12] 861 45
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 732 45
set_location Controler_0/ADI_SPI_1/data_counter[25] 878 61
set_location Controler_0/gpio_controler_0/SET_PULSE 861 52
set_location Controler_0/ADI_SPI_1/addr_counter[26] 891 55
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 731 64
set_location Controler_0/ADI_SPI_0/data_counter[16] 641 55
set_location Controler_0/gpio_controler_0/Outputs[7] 869 49
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 784 57
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 748 55
set_location Controler_0/Command_Decoder_0/counter[15] 639 61
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 834 42
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[15] 721 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 797 61
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_i_a2[0] 817 57
set_location Controler_0/ADI_SPI_0/data_counter[22] 647 55
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[5] 816 57
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[14] 720 51
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 779 63
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[8] 861 48
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 723 57
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 697 52
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 700 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[4] 780 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 819 43
set_location Controler_0/Answer_Encoder_0/cmd_CDb 715 58
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[7] 738 60
set_location Controler_0/gpio_controler_0/Outputs_8_2[13] 833 45
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[2] 781 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 768 58
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 680 57
set_location Controler_0/ADI_SPI_0/addr_counter[12] 721 37
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 748 43
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[10] 726 51
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 791 55
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 723 61
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 798 49
set_location Controler_0/REGISTERS_0/memory_memory_0_0 696 41
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 747 45
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_865 828 51
set_location Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4 852 60
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_869 780 60
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0 828 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 807 45
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_871 840 60
set_location Controler_0/ADI_SPI_0/divider_enable_RNI96RV9 624 54
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31] 708 36
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_866 747 54
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 747 51
set_location Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31] 864 54
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_867 747 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_868 720 72
set_location Controler_0/Command_Decoder_0/counter_s_864 624 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 794 51
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_870 660 51
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_0 708 38
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_1 720 38
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_2 732 38
set_location Controler_0/ADI_SPI_0/divider_enable_RNI96RV9_CC_0 624 56
set_location Controler_0/ADI_SPI_0/divider_enable_RNI96RV9_CC_1 636 56
set_location Controler_0/ADI_SPI_0/divider_enable_RNI96RV9_CC_2 648 56
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_870_CC_0 660 53
set_location Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]_CC_0 864 56
set_location Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]_CC_1 876 56
set_location Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]_CC_2 888 56
set_location Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4_CC_0 852 62
set_location Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4_CC_1 864 62
set_location Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4_CC_2 876 62
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_871_CC_0 840 62
set_location Controler_0/Command_Decoder_0/counter_s_864_CC_0 624 62
set_location Controler_0/Command_Decoder_0/counter_s_864_CC_1 636 62
set_location Controler_0/Command_Decoder_0/counter_s_864_CC_2 648 62
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_865_CC_0 828 53
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_865_CC_1 840 53
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_865_CC_2 852 53
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 807 47
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 816 47
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 794 53
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 804 53
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_0 828 56
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_1 840 56
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_2 852 56
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_866_CC_0 747 56
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_866_CC_1 756 56
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_867_CC_0 747 44
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_867_CC_1 756 44
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 747 53
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 756 53
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 747 47
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 756 47
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_869_CC_0 780 62
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_868_CC_0 720 74
