
P2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a70  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08001c1c  08001c1c  00011c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ca8  08001ca8  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  08001ca8  08001ca8  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ca8  08001ca8  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ca8  08001ca8  00011ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001cac  08001cac  00011cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  08001cb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000034  08001ce4  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000054  08001ce4  00020054  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000582b  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013ee  00000000  00000000  0002588f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000638  00000000  00000000  00026c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000570  00000000  00000000  000272b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002756f  00000000  00000000  00027828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007d89  00000000  00000000  0004ed97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee7da  00000000  00000000  00056b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001452fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001618  00000000  00000000  0014534c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000034 	.word	0x20000034
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001c04 	.word	0x08001c04

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000038 	.word	0x20000038
 80001e8:	08001c04 	.word	0x08001c04

080001ec <SPI_init>:

// PA4 SPI1_NSS
// PA5 SPI1_SCK
// PA7 SPI1_MOSI

void SPI_init(void) {
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
  // Enable GPIOA and SPI1 clocks
  RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOAEN); // GPIOA: DAC NSS/SCK/SDO
 80001f0:	4b49      	ldr	r3, [pc, #292]	; (8000318 <SPI_init+0x12c>)
 80001f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001f4:	4a48      	ldr	r2, [pc, #288]	; (8000318 <SPI_init+0x12c>)
 80001f6:	f043 0301 	orr.w	r3, r3, #1
 80001fa:	64d3      	str	r3, [r2, #76]	; 0x4c
  RCC->APB2ENR |= (RCC_APB2ENR_SPI1EN);  // SPI1 port
 80001fc:	4b46      	ldr	r3, [pc, #280]	; (8000318 <SPI_init+0x12c>)
 80001fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000200:	4a45      	ldr	r2, [pc, #276]	; (8000318 <SPI_init+0x12c>)
 8000202:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000206:	6613      	str	r3, [r2, #96]	; 0x60

  // Configure SPI1_PORT pins for SPI1 alternate functions
  SPI1_PORT->MODER &= ~(GPIO_MODER_MODE4 | GPIO_MODER_MODE5 | GPIO_MODER_MODE7);
 8000208:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000212:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 8000216:	6013      	str	r3, [r2, #0]
  SPI1_PORT->MODER |=
 8000218:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000222:	f443 430a 	orr.w	r3, r3, #35328	; 0x8a00
 8000226:	6013      	str	r3, [r2, #0]
      (GPIO_MODER_MODE4_1 | GPIO_MODER_MODE5_1 | GPIO_MODER_MODE7_1);
  SPI1_PORT->AFR[0] &=
 8000228:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800022c:	6a1b      	ldr	r3, [r3, #32]
 800022e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000232:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000236:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800023a:	6213      	str	r3, [r2, #32]
      ~((0x000F << GPIO_AFRL_AFSEL4_Pos) | (0x000F << GPIO_AFRL_AFSEL5_Pos) |
        (0x000F << GPIO_AFRL_AFSEL7_Pos));
  SPI1_PORT->AFR[0] |=
 800023c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000240:	6a1b      	ldr	r3, [r3, #32]
 8000242:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000246:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 800024a:	f443 03aa 	orr.w	r3, r3, #5570560	; 0x550000
 800024e:	6213      	str	r3, [r2, #32]
      ((0x0005 << GPIO_AFRL_AFSEL4_Pos) | (0x0005 << GPIO_AFRL_AFSEL5_Pos) |
       (0x0005 << GPIO_AFRL_AFSEL7_Pos));
  SPI1_PORT->OTYPER &= ~(GPIO_OTYPER_OT4 | GPIO_OTYPER_OT5 | GPIO_OTYPER_OT7);
 8000250:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000254:	685b      	ldr	r3, [r3, #4]
 8000256:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800025a:	f023 03b0 	bic.w	r3, r3, #176	; 0xb0
 800025e:	6053      	str	r3, [r2, #4]
  SPI1_PORT->OSPEEDR |=
 8000260:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000264:	689b      	ldr	r3, [r3, #8]
 8000266:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800026a:	f443 434f 	orr.w	r3, r3, #52992	; 0xcf00
 800026e:	6093      	str	r3, [r2, #8]
      ((3 << GPIO_OSPEEDR_OSPEED4_Pos) | (3 << GPIO_OSPEEDR_OSPEED5_Pos) |
       (3 << GPIO_OSPEEDR_OSPEED7_Pos));

  // Configure SPI1 settings
  SPI1->CR1 &= ~(SPI_CR1_SPE);                 // disable SPI for config
 8000270:	4b2a      	ldr	r3, [pc, #168]	; (800031c <SPI_init+0x130>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4a29      	ldr	r2, [pc, #164]	; (800031c <SPI_init+0x130>)
 8000276:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800027a:	6013      	str	r3, [r2, #0]
  SPI1->CR1 &= ~(SPI_CR1_RXONLY);              // recv-only OFF
 800027c:	4b27      	ldr	r3, [pc, #156]	; (800031c <SPI_init+0x130>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	4a26      	ldr	r2, [pc, #152]	; (800031c <SPI_init+0x130>)
 8000282:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000286:	6013      	str	r3, [r2, #0]
  SPI1->CR1 &= ~(SPI_CR1_LSBFIRST);            // data bit order MSb:LSb
 8000288:	4b24      	ldr	r3, [pc, #144]	; (800031c <SPI_init+0x130>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4a23      	ldr	r2, [pc, #140]	; (800031c <SPI_init+0x130>)
 800028e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000292:	6013      	str	r3, [r2, #0]
  SPI1->CR1 &= ~(SPI_CR1_CPOL | SPI_CR1_CPHA); // SCLK polarity:phase = 0:0
 8000294:	4b21      	ldr	r3, [pc, #132]	; (800031c <SPI_init+0x130>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a20      	ldr	r2, [pc, #128]	; (800031c <SPI_init+0x130>)
 800029a:	f023 0303 	bic.w	r3, r3, #3
 800029e:	6013      	str	r3, [r2, #0]
  SPI1->CR1 |= SPI_CR1_MSTR;                   // MCU is SPI controller
 80002a0:	4b1e      	ldr	r3, [pc, #120]	; (800031c <SPI_init+0x130>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a1d      	ldr	r2, [pc, #116]	; (800031c <SPI_init+0x130>)
 80002a6:	f043 0304 	orr.w	r3, r3, #4
 80002aa:	6013      	str	r3, [r2, #0]
  SPI1->CR1 |= SPI_CR1_SSM; // Enable software slave management
 80002ac:	4b1b      	ldr	r3, [pc, #108]	; (800031c <SPI_init+0x130>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a1a      	ldr	r2, [pc, #104]	; (800031c <SPI_init+0x130>)
 80002b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002b6:	6013      	str	r3, [r2, #0]
  SPI1->CR1 |=
 80002b8:	4b18      	ldr	r3, [pc, #96]	; (800031c <SPI_init+0x130>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a17      	ldr	r2, [pc, #92]	; (800031c <SPI_init+0x130>)
 80002be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002c2:	6013      	str	r3, [r2, #0]
      SPI_CR1_SSI; // Set the internal slave select as high (not selected)

  // Configure SPI1 data frame settings
  SPI1->CR2 &= ~(SPI_CR2_TXEIE | SPI_CR2_RXNEIE); // disable FIFO intrpts
 80002c4:	4b15      	ldr	r3, [pc, #84]	; (800031c <SPI_init+0x130>)
 80002c6:	685b      	ldr	r3, [r3, #4]
 80002c8:	4a14      	ldr	r2, [pc, #80]	; (800031c <SPI_init+0x130>)
 80002ca:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80002ce:	6053      	str	r3, [r2, #4]
  SPI1->CR2 &= ~(SPI_CR2_FRF);                    // Moto frame format
 80002d0:	4b12      	ldr	r3, [pc, #72]	; (800031c <SPI_init+0x130>)
 80002d2:	685b      	ldr	r3, [r3, #4]
 80002d4:	4a11      	ldr	r2, [pc, #68]	; (800031c <SPI_init+0x130>)
 80002d6:	f023 0310 	bic.w	r3, r3, #16
 80002da:	6053      	str	r3, [r2, #4]
  SPI1->CR2 |= SPI_CR2_NSSP;                      // auto-generate NSS pulse
 80002dc:	4b0f      	ldr	r3, [pc, #60]	; (800031c <SPI_init+0x130>)
 80002de:	685b      	ldr	r3, [r3, #4]
 80002e0:	4a0e      	ldr	r2, [pc, #56]	; (800031c <SPI_init+0x130>)
 80002e2:	f043 0308 	orr.w	r3, r3, #8
 80002e6:	6053      	str	r3, [r2, #4]
  SPI1->CR2 |= SPI_CR2_DS;                        // 16-bit data
 80002e8:	4b0c      	ldr	r3, [pc, #48]	; (800031c <SPI_init+0x130>)
 80002ea:	685b      	ldr	r3, [r3, #4]
 80002ec:	4a0b      	ldr	r2, [pc, #44]	; (800031c <SPI_init+0x130>)
 80002ee:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 80002f2:	6053      	str	r3, [r2, #4]
  SPI1->CR2 |= SPI_CR2_SSOE;                      // enable SS output
 80002f4:	4b09      	ldr	r3, [pc, #36]	; (800031c <SPI_init+0x130>)
 80002f6:	685b      	ldr	r3, [r3, #4]
 80002f8:	4a08      	ldr	r2, [pc, #32]	; (800031c <SPI_init+0x130>)
 80002fa:	f043 0304 	orr.w	r3, r3, #4
 80002fe:	6053      	str	r3, [r2, #4]
  // CR1
  SPI1->CR1 |= SPI_CR1_SPE; // re-enable SPI for ops
 8000300:	4b06      	ldr	r3, [pc, #24]	; (800031c <SPI_init+0x130>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4a05      	ldr	r2, [pc, #20]	; (800031c <SPI_init+0x130>)
 8000306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800030a:	6013      	str	r3, [r2, #0]
}
 800030c:	bf00      	nop
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	40021000 	.word	0x40021000
 800031c:	40013000 	.word	0x40013000

08000320 <DAC_write>:
  // convert to digital value
  uint32_t dig_val = (analog_val * 4095 * 0.805) / Vref;
  return (dig_val - 6);
}

uint32_t DAC_write(uint32_t dig_val) {
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
  SPI1->CR1 &= ~SPI_CR1_SSI; // Clear the SSI bit, setting the NSS pin low
 8000328:	4b12      	ldr	r3, [pc, #72]	; (8000374 <DAC_write+0x54>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	4a11      	ldr	r2, [pc, #68]	; (8000374 <DAC_write+0x54>)
 800032e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000332:	6013      	str	r3, [r2, #0]
                             // (selected slave device)

  // check if the buffer is empty
  while (!(SPI1->SR & SPI_SR_TXE)) {
 8000334:	bf00      	nop
 8000336:	4b0f      	ldr	r3, [pc, #60]	; (8000374 <DAC_write+0x54>)
 8000338:	689b      	ldr	r3, [r3, #8]
 800033a:	f003 0302 	and.w	r3, r3, #2
 800033e:	2b00      	cmp	r3, #0
 8000340:	d0f9      	beq.n	8000336 <DAC_write+0x16>
  }

  // writing to the DAC
  SPI1->DR = 0x1000 + dig_val;
 8000342:	4a0c      	ldr	r2, [pc, #48]	; (8000374 <DAC_write+0x54>)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800034a:	60d3      	str	r3, [r2, #12]
  while (SPI1->SR & SPI_SR_BSY) {
 800034c:	bf00      	nop
 800034e:	4b09      	ldr	r3, [pc, #36]	; (8000374 <DAC_write+0x54>)
 8000350:	689b      	ldr	r3, [r3, #8]
 8000352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000356:	2b00      	cmp	r3, #0
 8000358:	d1f9      	bne.n	800034e <DAC_write+0x2e>
  } // Wait for the SPI bus to become idle

  SPI1->CR1 |= SPI_CR1_SSI; // Set the SSI bit, setting the NSS pin high
 800035a:	4b06      	ldr	r3, [pc, #24]	; (8000374 <DAC_write+0x54>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	4a05      	ldr	r2, [pc, #20]	; (8000374 <DAC_write+0x54>)
 8000360:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000364:	6013      	str	r3, [r2, #0]
                            // (deselect slave device)
}
 8000366:	bf00      	nop
 8000368:	4618      	mov	r0, r3
 800036a:	370c      	adds	r7, #12
 800036c:	46bd      	mov	sp, r7
 800036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000372:	4770      	bx	lr
 8000374:	40013000 	.word	0x40013000

08000378 <SysTick_Init>:
#include "delay.h"


// configure SysTick timer for use with delay_us(). This will break
// warning: breaks HAL_delay() by disabling interrupts for shorter delay timing.
void SysTick_Init(void){
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
    SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |	       // enable SysTick Timer
 800037c:	4b08      	ldr	r3, [pc, #32]	; (80003a0 <SysTick_Init+0x28>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	4a07      	ldr	r2, [pc, #28]	; (80003a0 <SysTick_Init+0x28>)
 8000382:	f043 0305 	orr.w	r3, r3, #5
 8000386:	6013      	str	r3, [r2, #0]
                      SysTick_CTRL_CLKSOURCE_Msk);     // select CPU clock
    SysTick->CTRL &= ~(SysTick_CTRL_TICKINT_Msk);      // disable interrupt
 8000388:	4b05      	ldr	r3, [pc, #20]	; (80003a0 <SysTick_Init+0x28>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	4a04      	ldr	r2, [pc, #16]	; (80003a0 <SysTick_Init+0x28>)
 800038e:	f023 0302 	bic.w	r3, r3, #2
 8000392:	6013      	str	r3, [r2, #0]
}
 8000394:	bf00      	nop
 8000396:	46bd      	mov	sp, r7
 8000398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop
 80003a0:	e000e010 	.word	0xe000e010

080003a4 <delay_us>:

// delay in microseconds using SysTick timer to count CPU clock cycles
// do not call with 0 : error, maximum delay.
// careful calling with small nums : result in longer delays than specified:
//    e.g. @4MHz, delay_us(1) = 10=15 us delay.
void delay_us(const uint32_t time_us) {  // time_us = target delay, microseconds
 80003a4:	b480      	push	{r7}
 80003a6:	b083      	sub	sp, #12
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
    SysTick->LOAD = (uint32_t)((time_us * (SystemCoreClock / 1000000)) - 1);
 80003ac:	4b11      	ldr	r3, [pc, #68]	; (80003f4 <delay_us+0x50>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	4a11      	ldr	r2, [pc, #68]	; (80003f8 <delay_us+0x54>)
 80003b2:	fba2 2303 	umull	r2, r3, r2, r3
 80003b6:	0c9b      	lsrs	r3, r3, #18
 80003b8:	687a      	ldr	r2, [r7, #4]
 80003ba:	fb02 f303 	mul.w	r3, r2, r3
 80003be:	4a0f      	ldr	r2, [pc, #60]	; (80003fc <delay_us+0x58>)
 80003c0:	3b01      	subs	r3, #1
 80003c2:	6053      	str	r3, [r2, #4]
    SysTick->VAL = 0;                                      // clear the timer count
 80003c4:	4b0d      	ldr	r3, [pc, #52]	; (80003fc <delay_us+0x58>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	609a      	str	r2, [r3, #8]
    SysTick->CTRL &= ~(SysTick_CTRL_COUNTFLAG_Msk);        // clear the count flag
 80003ca:	4b0c      	ldr	r3, [pc, #48]	; (80003fc <delay_us+0x58>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	4a0b      	ldr	r2, [pc, #44]	; (80003fc <delay_us+0x58>)
 80003d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80003d4:	6013      	str	r3, [r2, #0]
    while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)); // wait for the flag
 80003d6:	bf00      	nop
 80003d8:	4b08      	ldr	r3, [pc, #32]	; (80003fc <delay_us+0x58>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d0f9      	beq.n	80003d8 <delay_us+0x34>
}
 80003e4:	bf00      	nop
 80003e6:	bf00      	nop
 80003e8:	370c      	adds	r7, #12
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr
 80003f2:	bf00      	nop
 80003f4:	20000028 	.word	0x20000028
 80003f8:	431bde83 	.word	0x431bde83
 80003fc:	e000e010 	.word	0xe000e010

08000400 <keypad_init>:
static    uint32_t cols[3] = {Col1, Col2, Col3}; //corresponds to GPIO pins
static    uint32_t rows[4] = {Row1, Row2, Row3, Row4}; //Corresponds to GPIO pins
static    uint32_t delay_time = 10000;

//This function, configures row, column and keypad pin
void keypad_init() {
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0

    //Making column pins output mode bits(01)
    COL_PORT->MODER &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1 | GPIO_MODER_MODE2);
 8000404:	4b10      	ldr	r3, [pc, #64]	; (8000448 <keypad_init+0x48>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4a0f      	ldr	r2, [pc, #60]	; (8000448 <keypad_init+0x48>)
 800040a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800040e:	6013      	str	r3, [r2, #0]
    COL_PORT->MODER |= (GPIO_MODER_MODE0_0 | GPIO_MODER_MODE1_0 | GPIO_MODER_MODE2_0);
 8000410:	4b0d      	ldr	r3, [pc, #52]	; (8000448 <keypad_init+0x48>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a0c      	ldr	r2, [pc, #48]	; (8000448 <keypad_init+0x48>)
 8000416:	f043 0315 	orr.w	r3, r3, #21
 800041a:	6013      	str	r3, [r2, #0]

    //Making row pins input mode bits(00)
    ROW_PORT->MODER &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1 | GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 800041c:	4b0b      	ldr	r3, [pc, #44]	; (800044c <keypad_init+0x4c>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a0a      	ldr	r2, [pc, #40]	; (800044c <keypad_init+0x4c>)
 8000422:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000426:	6013      	str	r3, [r2, #0]

    //enable pull-down resistor bits(10)
    ROW_PORT->PUPDR &= (GPIO_PUPDR_PUPD0 | GPIO_PUPDR_PUPD1 | GPIO_PUPDR_PUPD2 | GPIO_PUPDR_PUPD3);
 8000428:	4b08      	ldr	r3, [pc, #32]	; (800044c <keypad_init+0x4c>)
 800042a:	68db      	ldr	r3, [r3, #12]
 800042c:	4a07      	ldr	r2, [pc, #28]	; (800044c <keypad_init+0x4c>)
 800042e:	b2db      	uxtb	r3, r3
 8000430:	60d3      	str	r3, [r2, #12]
    ROW_PORT->PUPDR |= (GPIO_PUPDR_PUPD0_1 | GPIO_PUPDR_PUPD1_1 | GPIO_PUPDR_PUPD2_1 | GPIO_PUPDR_PUPD3_1);
 8000432:	4b06      	ldr	r3, [pc, #24]	; (800044c <keypad_init+0x4c>)
 8000434:	68db      	ldr	r3, [r3, #12]
 8000436:	4a05      	ldr	r2, [pc, #20]	; (800044c <keypad_init+0x4c>)
 8000438:	f043 03aa 	orr.w	r3, r3, #170	; 0xaa
 800043c:	60d3      	str	r3, [r2, #12]
}
 800043e:	bf00      	nop
 8000440:	46bd      	mov	sp, r7
 8000442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000446:	4770      	bx	lr
 8000448:	48000800 	.word	0x48000800
 800044c:	48000400 	.word	0x48000400

08000450 <keypad_read>:

uint32_t keypad_read(uint32_t cols, uint32_t row){
 8000450:	b580      	push	{r7, lr}
 8000452:	b084      	sub	sp, #16
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
 8000458:	6039      	str	r1, [r7, #0]
    COL_PORT -> BSRR = (Col1 |Col2|Col3); //outputs column pins to high
 800045a:	4b12      	ldr	r3, [pc, #72]	; (80004a4 <keypad_read+0x54>)
 800045c:	2207      	movs	r2, #7
 800045e:	619a      	str	r2, [r3, #24]

    //check if key is pressed
    if (ROW_PORT->IDR){
 8000460:	4b11      	ldr	r3, [pc, #68]	; (80004a8 <keypad_read+0x58>)
 8000462:	691b      	ldr	r3, [r3, #16]
 8000464:	2b00      	cmp	r3, #0
 8000466:	d017      	beq.n	8000498 <keypad_read+0x48>

      //debounce delay
    	for (int delay = 0; delay < delay_time; delay++);
 8000468:	2300      	movs	r3, #0
 800046a:	60fb      	str	r3, [r7, #12]
 800046c:	e002      	b.n	8000474 <keypad_read+0x24>
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	3301      	adds	r3, #1
 8000472:	60fb      	str	r3, [r7, #12]
 8000474:	68fa      	ldr	r2, [r7, #12]
 8000476:	4b0d      	ldr	r3, [pc, #52]	; (80004ac <keypad_read+0x5c>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	429a      	cmp	r2, r3
 800047c:	d3f7      	bcc.n	800046e <keypad_read+0x1e>

    	//rechecks if key is presses still for debounce
    	if (ROW_PORT->IDR){
 800047e:	4b0a      	ldr	r3, [pc, #40]	; (80004a8 <keypad_read+0x58>)
 8000480:	691b      	ldr	r3, [r3, #16]
 8000482:	2b00      	cmp	r3, #0
 8000484:	d008      	beq.n	8000498 <keypad_read+0x48>
    		COL_PORT->BRR = (Col1 |Col2|Col3); //turn off columns
 8000486:	4b07      	ldr	r3, [pc, #28]	; (80004a4 <keypad_read+0x54>)
 8000488:	2207      	movs	r2, #7
 800048a:	629a      	str	r2, [r3, #40]	; 0x28

        //returns array position of keypress
        return check_row_col(NUM_OF_COLS, NUM_OF_ROWS);
 800048c:	2104      	movs	r1, #4
 800048e:	2003      	movs	r0, #3
 8000490:	f000 f80e 	bl	80004b0 <check_row_col>
 8000494:	4603      	mov	r3, r0
 8000496:	e001      	b.n	800049c <keypad_read+0x4c>
    	}
    }
    return -1;
 8000498:	f04f 33ff 	mov.w	r3, #4294967295
}
 800049c:	4618      	mov	r0, r3
 800049e:	3710      	adds	r7, #16
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	48000800 	.word	0x48000800
 80004a8:	48000400 	.word	0x48000400
 80004ac:	2000001c 	.word	0x2000001c

080004b0 <check_row_col>:

//iterate through each column and check all rows
uint32_t check_row_col(uint32_t col, uint32_t row){
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	6039      	str	r1, [r7, #0]
    for (int c=0; c < col; c++){
 80004ba:	2300      	movs	r3, #0
 80004bc:	60fb      	str	r3, [r7, #12]
 80004be:	e025      	b.n	800050c <check_row_col+0x5c>
        COL_PORT->BSRR = cols[c]; //turn on the column
 80004c0:	4a18      	ldr	r2, [pc, #96]	; (8000524 <check_row_col+0x74>)
 80004c2:	4919      	ldr	r1, [pc, #100]	; (8000528 <check_row_col+0x78>)
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80004ca:	6193      	str	r3, [r2, #24]
        for (int r=0; r < row; r++){ //Check if key pressed is in the row
 80004cc:	2300      	movs	r3, #0
 80004ce:	60bb      	str	r3, [r7, #8]
 80004d0:	e015      	b.n	80004fe <check_row_col+0x4e>
            if (ROW_PORT->IDR & (rows[r])) { //Check if key pressed is in the row
 80004d2:	4b16      	ldr	r3, [pc, #88]	; (800052c <check_row_col+0x7c>)
 80004d4:	691a      	ldr	r2, [r3, #16]
 80004d6:	4916      	ldr	r1, [pc, #88]	; (8000530 <check_row_col+0x80>)
 80004d8:	68bb      	ldr	r3, [r7, #8]
 80004da:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80004de:	4013      	ands	r3, r2
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d009      	beq.n	80004f8 <check_row_col+0x48>
               return keys[r][c]; //returns array position of keypress
 80004e4:	4913      	ldr	r1, [pc, #76]	; (8000534 <check_row_col+0x84>)
 80004e6:	68ba      	ldr	r2, [r7, #8]
 80004e8:	4613      	mov	r3, r2
 80004ea:	005b      	lsls	r3, r3, #1
 80004ec:	4413      	add	r3, r2
 80004ee:	18ca      	adds	r2, r1, r3
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	4413      	add	r3, r2
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	e00f      	b.n	8000518 <check_row_col+0x68>
        for (int r=0; r < row; r++){ //Check if key pressed is in the row
 80004f8:	68bb      	ldr	r3, [r7, #8]
 80004fa:	3301      	adds	r3, #1
 80004fc:	60bb      	str	r3, [r7, #8]
 80004fe:	68bb      	ldr	r3, [r7, #8]
 8000500:	683a      	ldr	r2, [r7, #0]
 8000502:	429a      	cmp	r2, r3
 8000504:	d8e5      	bhi.n	80004d2 <check_row_col+0x22>
    for (int c=0; c < col; c++){
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	3301      	adds	r3, #1
 800050a:	60fb      	str	r3, [r7, #12]
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	687a      	ldr	r2, [r7, #4]
 8000510:	429a      	cmp	r2, r3
 8000512:	d8d5      	bhi.n	80004c0 <check_row_col+0x10>
            }
        }
    }
    return -1;
 8000514:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000518:	4618      	mov	r0, r3
 800051a:	3714      	adds	r7, #20
 800051c:	46bd      	mov	sp, r7
 800051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000522:	4770      	bx	lr
 8000524:	48000800 	.word	0x48000800
 8000528:	20000000 	.word	0x20000000
 800052c:	48000400 	.word	0x48000400
 8000530:	2000000c 	.word	0x2000000c
 8000534:	08001c5c 	.word	0x08001c5c

08000538 <LCD_init>:
int LCD_convert_ascii_to_time ( uint8_t asctime );

//data bus array
uint16_t GPIO_Pin[] = {D4, D5, D6, D7};

void LCD_init(void) {
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  delay_us(100000);
 800053c:	4826      	ldr	r0, [pc, #152]	; (80005d8 <LCD_init+0xa0>)
 800053e:	f7ff ff31 	bl	80003a4 <delay_us>
  RCC->AHB2ENR |= (RCC_AHB2ENR_GPIODEN); // enable GPIOD clock on bus
 8000542:	4b26      	ldr	r3, [pc, #152]	; (80005dc <LCD_init+0xa4>)
 8000544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000546:	4a25      	ldr	r2, [pc, #148]	; (80005dc <LCD_init+0xa4>)
 8000548:	f043 0308 	orr.w	r3, r3, #8
 800054c:	64d3      	str	r3, [r2, #76]	; 0x4c

  // Making control pins output mode bits(01)
  control_pins->MODER &=
 800054e:	4b24      	ldr	r3, [pc, #144]	; (80005e0 <LCD_init+0xa8>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	4a23      	ldr	r2, [pc, #140]	; (80005e0 <LCD_init+0xa8>)
 8000554:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000558:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 800055c:	6013      	str	r3, [r2, #0]
      ~(GPIO_MODER_MODE1 | GPIO_MODER_MODE2 | GPIO_MODER_MODE3 |
        GPIO_MODER_MODE4 | GPIO_MODER_MODE5 | GPIO_MODER_MODE6 |
        GPIO_MODER_MODE7); // clear bits for PA
  control_pins->MODER |=
 800055e:	4b20      	ldr	r3, [pc, #128]	; (80005e0 <LCD_init+0xa8>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	4a1f      	ldr	r2, [pc, #124]	; (80005e0 <LCD_init+0xa8>)
 8000564:	f443 43aa 	orr.w	r3, r3, #21760	; 0x5500
 8000568:	f043 0354 	orr.w	r3, r3, #84	; 0x54
 800056c:	6013      	str	r3, [r2, #0]
      (GPIO_MODER_MODE1_0 | GPIO_MODER_MODE2_0 | GPIO_MODER_MODE3_0 |
       GPIO_MODER_MODE4_0 | GPIO_MODER_MODE5_0 | GPIO_MODER_MODE6_0 |
       GPIO_MODER_MODE7_0); // set up DB4 to DB7, RS, RW, E as outputs
  control_pins->OTYPER &=
 800056e:	4b1c      	ldr	r3, [pc, #112]	; (80005e0 <LCD_init+0xa8>)
 8000570:	685b      	ldr	r3, [r3, #4]
 8000572:	4a1b      	ldr	r2, [pc, #108]	; (80005e0 <LCD_init+0xa8>)
 8000574:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8000578:	6053      	str	r3, [r2, #4]
      ~(GPIO_OTYPER_OT1 | GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3 | GPIO_OTYPER_OT4 |
        GPIO_OTYPER_OT5 | GPIO_OTYPER_OT6 | GPIO_OTYPER_OT7);
  control_pins->OSPEEDR |=
 800057a:	4b19      	ldr	r3, [pc, #100]	; (80005e0 <LCD_init+0xa8>)
 800057c:	689b      	ldr	r3, [r3, #8]
 800057e:	4a18      	ldr	r2, [pc, #96]	; (80005e0 <LCD_init+0xa8>)
 8000580:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 8000584:	f043 03fc 	orr.w	r3, r3, #252	; 0xfc
 8000588:	6093      	str	r3, [r2, #8]
      ((3 << GPIO_OSPEEDR_OSPEED1_Pos) | (3 << GPIO_OSPEEDR_OSPEED2_Pos) |
       (3 << GPIO_OSPEEDR_OSPEED3_Pos) | (3 << GPIO_OSPEEDR_OSPEED4_Pos) |
       (3 << GPIO_OSPEEDR_OSPEED5_Pos) | (3 << GPIO_OSPEEDR_OSPEED6_Pos) |
       (3 << GPIO_OSPEEDR_OSPEED7_Pos));
  control_pins->BRR =
 800058a:	4b15      	ldr	r3, [pc, #84]	; (80005e0 <LCD_init+0xa8>)
 800058c:	22fe      	movs	r2, #254	; 0xfe
 800058e:	629a      	str	r2, [r3, #40]	; 0x28
      (D4 | D5 | D6 | D7 | EN | RW | RS); // Initializes data to all 0

  //LCD init commands based on the LCD datasheet
  delay_us(100000);
 8000590:	4811      	ldr	r0, [pc, #68]	; (80005d8 <LCD_init+0xa0>)
 8000592:	f7ff ff07 	bl	80003a4 <delay_us>
  command(0x30);
 8000596:	2030      	movs	r0, #48	; 0x30
 8000598:	f000 f83c 	bl	8000614 <command>
  delay_us(100);
 800059c:	2064      	movs	r0, #100	; 0x64
 800059e:	f7ff ff01 	bl	80003a4 <delay_us>
  command(0x30);
 80005a2:	2030      	movs	r0, #48	; 0x30
 80005a4:	f000 f836 	bl	8000614 <command>
  delay_us(100);
 80005a8:	2064      	movs	r0, #100	; 0x64
 80005aa:	f7ff fefb 	bl	80003a4 <delay_us>
  command(0x30);
 80005ae:	2030      	movs	r0, #48	; 0x30
 80005b0:	f000 f830 	bl	8000614 <command>
  delay_us(100);
 80005b4:	2064      	movs	r0, #100	; 0x64
 80005b6:	f7ff fef5 	bl	80003a4 <delay_us>
  command(0x20);
 80005ba:	2020      	movs	r0, #32
 80005bc:	f000 f82a 	bl	8000614 <command>
  delay_us(100);
 80005c0:	2064      	movs	r0, #100	; 0x64
 80005c2:	f7ff feef 	bl	80003a4 <delay_us>
  command(0x02);
 80005c6:	2002      	movs	r0, #2
 80005c8:	f000 f824 	bl	8000614 <command>
  delay_us(100);
 80005cc:	2064      	movs	r0, #100	; 0x64
 80005ce:	f7ff fee9 	bl	80003a4 <delay_us>
}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	000186a0 	.word	0x000186a0
 80005dc:	40021000 	.word	0x40021000
 80005e0:	48000c00 	.word	0x48000c00

080005e4 <Nybble>:

void Nybble() {
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
  control_pins->BSRR = EN;  //turn on EN for pulse
 80005e8:	4b09      	ldr	r3, [pc, #36]	; (8000610 <Nybble+0x2c>)
 80005ea:	2208      	movs	r2, #8
 80005ec:	619a      	str	r2, [r3, #24]
  delay_us(50); // wait
 80005ee:	2032      	movs	r0, #50	; 0x32
 80005f0:	f7ff fed8 	bl	80003a4 <delay_us>
  control_pins->BRR = EN;   //turn off EN for pulse
 80005f4:	4b06      	ldr	r3, [pc, #24]	; (8000610 <Nybble+0x2c>)
 80005f6:	2208      	movs	r2, #8
 80005f8:	629a      	str	r2, [r3, #40]	; 0x28
  delay_us(50);                                // wait
 80005fa:	2032      	movs	r0, #50	; 0x32
 80005fc:	f7ff fed2 	bl	80003a4 <delay_us>
  control_pins->ODR &= ~((D4 | D5 | D6 | D7)); // clear data registers
 8000600:	4b03      	ldr	r3, [pc, #12]	; (8000610 <Nybble+0x2c>)
 8000602:	695b      	ldr	r3, [r3, #20]
 8000604:	4a02      	ldr	r2, [pc, #8]	; (8000610 <Nybble+0x2c>)
 8000606:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800060a:	6153      	str	r3, [r2, #20]
}
 800060c:	bf00      	nop
 800060e:	bd80      	pop	{r7, pc}
 8000610:	48000c00 	.word	0x48000c00

08000614 <command>:

void command(uint8_t command) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	71fb      	strb	r3, [r7, #7]
  uint8_t command2 = command >> 4; //shift higher nibbles to lower nibbles
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	091b      	lsrs	r3, r3, #4
 8000622:	73fb      	strb	r3, [r7, #15]
  control_pins->BRR = (RS | RW); // set RS and RW to zero
 8000624:	4b2a      	ldr	r3, [pc, #168]	; (80006d0 <command+0xbc>)
 8000626:	2206      	movs	r2, #6
 8000628:	629a      	str	r2, [r3, #40]	; 0x28

  for (int i = 0; i < 4; i++) {  //loop through data bus and turn on or off
 800062a:	2300      	movs	r3, #0
 800062c:	617b      	str	r3, [r7, #20]
 800062e:	e017      	b.n	8000660 <command+0x4c>
    if ((command2 >> i) & 0x01) {
 8000630:	7bfa      	ldrb	r2, [r7, #15]
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	fa42 f303 	asr.w	r3, r2, r3
 8000638:	f003 0301 	and.w	r3, r3, #1
 800063c:	2b00      	cmp	r3, #0
 800063e:	d006      	beq.n	800064e <command+0x3a>
      control_pins->BSRR = GPIO_Pin[i];
 8000640:	4a24      	ldr	r2, [pc, #144]	; (80006d4 <command+0xc0>)
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000648:	4b21      	ldr	r3, [pc, #132]	; (80006d0 <command+0xbc>)
 800064a:	619a      	str	r2, [r3, #24]
 800064c:	e005      	b.n	800065a <command+0x46>
    } else {
      control_pins->BRR = GPIO_Pin[i];
 800064e:	4a21      	ldr	r2, [pc, #132]	; (80006d4 <command+0xc0>)
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000656:	4b1e      	ldr	r3, [pc, #120]	; (80006d0 <command+0xbc>)
 8000658:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) {  //loop through data bus and turn on or off
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	3301      	adds	r3, #1
 800065e:	617b      	str	r3, [r7, #20]
 8000660:	697b      	ldr	r3, [r7, #20]
 8000662:	2b03      	cmp	r3, #3
 8000664:	dde4      	ble.n	8000630 <command+0x1c>
    }
  }

  delay_us(1000);
 8000666:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800066a:	f7ff fe9b 	bl	80003a4 <delay_us>
  Nybble(); // Send pulse
 800066e:	f7ff ffb9 	bl	80005e4 <Nybble>

  for (int i = 0; i < 4; i++) {
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]
 8000676:	e017      	b.n	80006a8 <command+0x94>
    if ((command >> i) & 0x01) { //loop through data bus and turn on or off
 8000678:	79fa      	ldrb	r2, [r7, #7]
 800067a:	693b      	ldr	r3, [r7, #16]
 800067c:	fa42 f303 	asr.w	r3, r2, r3
 8000680:	f003 0301 	and.w	r3, r3, #1
 8000684:	2b00      	cmp	r3, #0
 8000686:	d006      	beq.n	8000696 <command+0x82>
      control_pins->BSRR = GPIO_Pin[i];
 8000688:	4a12      	ldr	r2, [pc, #72]	; (80006d4 <command+0xc0>)
 800068a:	693b      	ldr	r3, [r7, #16]
 800068c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000690:	4b0f      	ldr	r3, [pc, #60]	; (80006d0 <command+0xbc>)
 8000692:	619a      	str	r2, [r3, #24]
 8000694:	e005      	b.n	80006a2 <command+0x8e>
    } else {
      control_pins->BRR = GPIO_Pin[i];
 8000696:	4a0f      	ldr	r2, [pc, #60]	; (80006d4 <command+0xc0>)
 8000698:	693b      	ldr	r3, [r7, #16]
 800069a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800069e:	4b0c      	ldr	r3, [pc, #48]	; (80006d0 <command+0xbc>)
 80006a0:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) {
 80006a2:	693b      	ldr	r3, [r7, #16]
 80006a4:	3301      	adds	r3, #1
 80006a6:	613b      	str	r3, [r7, #16]
 80006a8:	693b      	ldr	r3, [r7, #16]
 80006aa:	2b03      	cmp	r3, #3
 80006ac:	dde4      	ble.n	8000678 <command+0x64>
    }
  }
  delay_us(1000);
 80006ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006b2:	f7ff fe77 	bl	80003a4 <delay_us>
  Nybble();                                    // Send pulse
 80006b6:	f7ff ff95 	bl	80005e4 <Nybble>
  control_pins->ODR &= ~((D4 | D5 | D6 | D7)); // Clears registers
 80006ba:	4b05      	ldr	r3, [pc, #20]	; (80006d0 <command+0xbc>)
 80006bc:	695b      	ldr	r3, [r3, #20]
 80006be:	4a04      	ldr	r2, [pc, #16]	; (80006d0 <command+0xbc>)
 80006c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80006c4:	6153      	str	r3, [r2, #20]
}
 80006c6:	bf00      	nop
 80006c8:	3718      	adds	r7, #24
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	48000c00 	.word	0x48000c00
 80006d4:	20000020 	.word	0x20000020

080006d8 <write>:

void write(char letter) {  //write 1 character on the LCD display
 80006d8:	b580      	push	{r7, lr}
 80006da:	b086      	sub	sp, #24
 80006dc:	af00      	add	r7, sp, #0
 80006de:	4603      	mov	r3, r0
 80006e0:	71fb      	strb	r3, [r7, #7]
  uint8_t c = letter;
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	73fb      	strb	r3, [r7, #15]
  uint8_t c2 = c >> 4;
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
 80006e8:	091b      	lsrs	r3, r3, #4
 80006ea:	73bb      	strb	r3, [r7, #14]
  control_pins->BSRR = (RS); // set RS on
 80006ec:	4b2d      	ldr	r3, [pc, #180]	; (80007a4 <write+0xcc>)
 80006ee:	2202      	movs	r2, #2
 80006f0:	619a      	str	r2, [r3, #24]
  control_pins->BRR = (RW);  // set RW off
 80006f2:	4b2c      	ldr	r3, [pc, #176]	; (80007a4 <write+0xcc>)
 80006f4:	2204      	movs	r2, #4
 80006f6:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) { //loop through data bus and turn on or off
 80006f8:	2300      	movs	r3, #0
 80006fa:	617b      	str	r3, [r7, #20]
 80006fc:	e017      	b.n	800072e <write+0x56>
    if ((c2 >> i) & 0x01) {
 80006fe:	7bba      	ldrb	r2, [r7, #14]
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	fa42 f303 	asr.w	r3, r2, r3
 8000706:	f003 0301 	and.w	r3, r3, #1
 800070a:	2b00      	cmp	r3, #0
 800070c:	d006      	beq.n	800071c <write+0x44>
      control_pins->BSRR = GPIO_Pin[i];
 800070e:	4a26      	ldr	r2, [pc, #152]	; (80007a8 <write+0xd0>)
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000716:	4b23      	ldr	r3, [pc, #140]	; (80007a4 <write+0xcc>)
 8000718:	619a      	str	r2, [r3, #24]
 800071a:	e005      	b.n	8000728 <write+0x50>
    } else {
      control_pins->BRR = GPIO_Pin[i];
 800071c:	4a22      	ldr	r2, [pc, #136]	; (80007a8 <write+0xd0>)
 800071e:	697b      	ldr	r3, [r7, #20]
 8000720:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000724:	4b1f      	ldr	r3, [pc, #124]	; (80007a4 <write+0xcc>)
 8000726:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) { //loop through data bus and turn on or off
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	3301      	adds	r3, #1
 800072c:	617b      	str	r3, [r7, #20]
 800072e:	697b      	ldr	r3, [r7, #20]
 8000730:	2b03      	cmp	r3, #3
 8000732:	dde4      	ble.n	80006fe <write+0x26>
    }
  }

  delay_us(1000);
 8000734:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000738:	f7ff fe34 	bl	80003a4 <delay_us>
  Nybble(); //send pulse
 800073c:	f7ff ff52 	bl	80005e4 <Nybble>

  for (int i = 0; i < 4; i++) { //loop through data bus and turn on or off
 8000740:	2300      	movs	r3, #0
 8000742:	613b      	str	r3, [r7, #16]
 8000744:	e017      	b.n	8000776 <write+0x9e>
    if ((c >> i) & 0x01) {
 8000746:	7bfa      	ldrb	r2, [r7, #15]
 8000748:	693b      	ldr	r3, [r7, #16]
 800074a:	fa42 f303 	asr.w	r3, r2, r3
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	2b00      	cmp	r3, #0
 8000754:	d006      	beq.n	8000764 <write+0x8c>
      control_pins->BSRR = GPIO_Pin[i];
 8000756:	4a14      	ldr	r2, [pc, #80]	; (80007a8 <write+0xd0>)
 8000758:	693b      	ldr	r3, [r7, #16]
 800075a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800075e:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <write+0xcc>)
 8000760:	619a      	str	r2, [r3, #24]
 8000762:	e005      	b.n	8000770 <write+0x98>
    } else {
      control_pins->BRR = GPIO_Pin[i];
 8000764:	4a10      	ldr	r2, [pc, #64]	; (80007a8 <write+0xd0>)
 8000766:	693b      	ldr	r3, [r7, #16]
 8000768:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800076c:	4b0d      	ldr	r3, [pc, #52]	; (80007a4 <write+0xcc>)
 800076e:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) { //loop through data bus and turn on or off
 8000770:	693b      	ldr	r3, [r7, #16]
 8000772:	3301      	adds	r3, #1
 8000774:	613b      	str	r3, [r7, #16]
 8000776:	693b      	ldr	r3, [r7, #16]
 8000778:	2b03      	cmp	r3, #3
 800077a:	dde4      	ble.n	8000746 <write+0x6e>
    }
  }
  delay_us(1000);
 800077c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000780:	f7ff fe10 	bl	80003a4 <delay_us>
  Nybble(); //send pulse
 8000784:	f7ff ff2e 	bl	80005e4 <Nybble>
  control_pins->BRR = (RS);                    // set RS back to zero
 8000788:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <write+0xcc>)
 800078a:	2202      	movs	r2, #2
 800078c:	629a      	str	r2, [r3, #40]	; 0x28
  control_pins->ODR &= ~((D4 | D5 | D6 | D7)); // Clears registers
 800078e:	4b05      	ldr	r3, [pc, #20]	; (80007a4 <write+0xcc>)
 8000790:	695b      	ldr	r3, [r3, #20]
 8000792:	4a04      	ldr	r2, [pc, #16]	; (80007a4 <write+0xcc>)
 8000794:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000798:	6153      	str	r3, [r2, #20]
}
 800079a:	bf00      	nop
 800079c:	3718      	adds	r7, #24
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	48000c00 	.word	0x48000c00
 80007a8:	20000020 	.word	0x20000020

080007ac <lcd_set_cursor_position>:

void lcd_set_cursor_position(uint8_t row, uint8_t col) {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	4603      	mov	r3, r0
 80007b4:	460a      	mov	r2, r1
 80007b6:	71fb      	strb	r3, [r7, #7]
 80007b8:	4613      	mov	r3, r2
 80007ba:	71bb      	strb	r3, [r7, #6]
  uint8_t address;

  // Calculate the address based on row and col values
  if (row == 0) {
 80007bc:	79fb      	ldrb	r3, [r7, #7]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d103      	bne.n	80007ca <lcd_set_cursor_position+0x1e>
    address = 0x80 + col; // For row 0, the address starts from 0x80
 80007c2:	79bb      	ldrb	r3, [r7, #6]
 80007c4:	3b80      	subs	r3, #128	; 0x80
 80007c6:	73fb      	strb	r3, [r7, #15]
 80007c8:	e002      	b.n	80007d0 <lcd_set_cursor_position+0x24>
  } else {
    address = 0xC0 + col; // For row 1, the address starts from 0xC0
 80007ca:	79bb      	ldrb	r3, [r7, #6]
 80007cc:	3b40      	subs	r3, #64	; 0x40
 80007ce:	73fb      	strb	r3, [r7, #15]
  }

  // Send the command to set the cursor position
  command(address);
 80007d0:	7bfb      	ldrb	r3, [r7, #15]
 80007d2:	4618      	mov	r0, r3
 80007d4:	f7ff ff1e 	bl	8000614 <command>
}
 80007d8:	bf00      	nop
 80007da:	3710      	adds	r7, #16
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}

080007e0 <str_write>:

void str_write(const char *str) { //writes a character array to LCD
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  for (int i = 0; str[i] != '\0'; i++) {
 80007e8:	2300      	movs	r3, #0
 80007ea:	60fb      	str	r3, [r7, #12]
 80007ec:	e00c      	b.n	8000808 <str_write+0x28>
    write(str[i]);
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	687a      	ldr	r2, [r7, #4]
 80007f2:	4413      	add	r3, r2
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff ff6e 	bl	80006d8 <write>
    delay_us(100);
 80007fc:	2064      	movs	r0, #100	; 0x64
 80007fe:	f7ff fdd1 	bl	80003a4 <delay_us>
  for (int i = 0; str[i] != '\0'; i++) {
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	3301      	adds	r3, #1
 8000806:	60fb      	str	r3, [r7, #12]
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	687a      	ldr	r2, [r7, #4]
 800080c:	4413      	add	r3, r2
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d1ec      	bne.n	80007ee <str_write+0xe>
  }
}
 8000814:	bf00      	nop
 8000816:	bf00      	nop
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
	...

08000820 <main>:
#include "keypad.h"

void SystemClock_Config(void);


int main(void) {
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOBEN);
 8000826:	4b7a      	ldr	r3, [pc, #488]	; (8000a10 <main+0x1f0>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800082a:	4a79      	ldr	r2, [pc, #484]	; (8000a10 <main+0x1f0>)
 800082c:	f043 0302 	orr.w	r3, r3, #2
 8000830:	64d3      	str	r3, [r2, #76]	; 0x4c
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOCEN);
 8000832:	4b77      	ldr	r3, [pc, #476]	; (8000a10 <main+0x1f0>)
 8000834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000836:	4a76      	ldr	r2, [pc, #472]	; (8000a10 <main+0x1f0>)
 8000838:	f043 0304 	orr.w	r3, r3, #4
 800083c:	64d3      	str	r3, [r2, #76]	; 0x4c
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOEEN);
 800083e:	4b74      	ldr	r3, [pc, #464]	; (8000a10 <main+0x1f0>)
 8000840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000842:	4a73      	ldr	r2, [pc, #460]	; (8000a10 <main+0x1f0>)
 8000844:	f043 0310 	orr.w	r3, r3, #16
 8000848:	64d3      	str	r3, [r2, #76]	; 0x4c


	HAL_Init();
 800084a:	f000 f9ea 	bl	8000c22 <HAL_Init>
	SystemClock_Config();
 800084e:	f000 f913 	bl	8000a78 <SystemClock_Config>
	SysTick_Init();
 8000852:	f7ff fd91 	bl	8000378 <SysTick_Init>
	LCD_init();
 8000856:	f7ff fe6f 	bl	8000538 <LCD_init>
	keypad_init();
 800085a:	f7ff fdd1 	bl	8000400 <keypad_init>
	SPI_init();
 800085e:	f7ff fcc5 	bl	80001ec <SPI_init>

	   RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;           // enable clock for TIM2
 8000862:	4b6b      	ldr	r3, [pc, #428]	; (8000a10 <main+0x1f0>)
 8000864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000866:	4a6a      	ldr	r2, [pc, #424]	; (8000a10 <main+0x1f0>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	6593      	str	r3, [r2, #88]	; 0x58
	   TIM2->DIER |= (TIM_DIER_UIE);  // enable event gen, rcv CCR1
 800086e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000878:	f043 0301 	orr.w	r3, r3, #1
 800087c:	60d3      	str	r3, [r2, #12]
	   TIM2->ARR = 800;                             // ARR = T = counts @4MHz
 800087e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000882:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000886:	62da      	str	r2, [r3, #44]	; 0x2c
	   TIM2->SR &= ~(TIM_SR_UIF);       // clr IRQ flag in status reg
 8000888:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800088c:	691b      	ldr	r3, [r3, #16]
 800088e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000892:	f023 0301 	bic.w	r3, r3, #1
 8000896:	6113      	str	r3, [r2, #16]
	   NVIC->ISER[0] |= (1 << (TIM2_IRQn & 0x1F));     // set NVIC interrupt: 0x1F
 8000898:	4b5e      	ldr	r3, [pc, #376]	; (8000a14 <main+0x1f4>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a5d      	ldr	r2, [pc, #372]	; (8000a14 <main+0x1f4>)
 800089e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008a2:	6013      	str	r3, [r2, #0]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80008a4:	b662      	cpsie	i
}
 80008a6:	bf00      	nop
	   __enable_irq();                                 // global IRQ enable
	   TIM2->CR1 |= TIM_CR1_CEN;                       // start TIM2 CR1
 80008a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008b2:	f043 0301 	orr.w	r3, r3, #1
 80008b6:	6013      	str	r3, [r2, #0]

	lcd_set_cursor_position(0, 0); // set cursor to second row, first column
 80008b8:	2100      	movs	r1, #0
 80008ba:	2000      	movs	r0, #0
 80008bc:	f7ff ff76 	bl	80007ac <lcd_set_cursor_position>
	str_write("SQU 100 Hz  LAST");
 80008c0:	4855      	ldr	r0, [pc, #340]	; (8000a18 <main+0x1f8>)
 80008c2:	f7ff ff8d 	bl	80007e0 <str_write>
	delay_us(100);
 80008c6:	2064      	movs	r0, #100	; 0x64
 80008c8:	f7ff fd6c 	bl	80003a4 <delay_us>
	lcd_set_cursor_position(1, 0); // set cursor to second row, first column
 80008cc:	2100      	movs	r1, #0
 80008ce:	2001      	movs	r0, #1
 80008d0:	f7ff ff6c 	bl	80007ac <lcd_set_cursor_position>
	str_write("50% DUTY     '9'");
 80008d4:	4851      	ldr	r0, [pc, #324]	; (8000a1c <main+0x1fc>)
 80008d6:	f7ff ff83 	bl	80007e0 <str_write>
	command(0x0C);
 80008da:	200c      	movs	r0, #12
 80008dc:	f7ff fe9a 	bl	8000614 <command>


	  // Set pin 1 as output mode
	  GPIOE->MODER &= ~(GPIO_MODER_MODE15);
 80008e0:	4b4f      	ldr	r3, [pc, #316]	; (8000a20 <main+0x200>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a4e      	ldr	r2, [pc, #312]	; (8000a20 <main+0x200>)
 80008e6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80008ea:	6013      	str	r3, [r2, #0]
	  GPIOE->MODER |= (GPIO_MODER_MODE15_0);
 80008ec:	4b4c      	ldr	r3, [pc, #304]	; (8000a20 <main+0x200>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a4b      	ldr	r2, [pc, #300]	; (8000a20 <main+0x200>)
 80008f2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80008f6:	6013      	str	r3, [r2, #0]

	  uint32_t frequency = 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	607b      	str	r3, [r7, #4]
	while (1) {

		int output = keypad_read(4, 3); // get key value
 80008fc:	2103      	movs	r1, #3
 80008fe:	2004      	movs	r0, #4
 8000900:	f7ff fda6 	bl	8000450 <keypad_read>
 8000904:	4603      	mov	r3, r0
 8000906:	603b      	str	r3, [r7, #0]
		if (output != -1) {
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800090e:	d065      	beq.n	80009dc <main+0x1bc>
			// if not int key pressed reset the values
			lcd_set_cursor_position(1, 14);
 8000910:	210e      	movs	r1, #14
 8000912:	2001      	movs	r0, #1
 8000914:	f7ff ff4a 	bl	80007ac <lcd_set_cursor_position>
			write(output + '0');
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	3330      	adds	r3, #48	; 0x30
 800091c:	4618      	mov	r0, r3
 800091e:	f7ff fedb 	bl	80006d8 <write>

			if (output < 6) {
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	2b05      	cmp	r3, #5
 8000926:	dc11      	bgt.n	800094c <main+0x12c>
				frequency = output * 100;
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	2264      	movs	r2, #100	; 0x64
 800092c:	fb02 f303 	mul.w	r3, r2, r3
 8000930:	607b      	str	r3, [r7, #4]
				lcd_set_cursor_position(0, 4); // set cursor to second row, first column
 8000932:	2104      	movs	r1, #4
 8000934:	2000      	movs	r0, #0
 8000936:	f7ff ff39 	bl	80007ac <lcd_set_cursor_position>
				delay_us(100);
 800093a:	2064      	movs	r0, #100	; 0x64
 800093c:	f7ff fd32 	bl	80003a4 <delay_us>
				write(output + '0');	//change int to ascii and write to board
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	3330      	adds	r3, #48	; 0x30
 8000944:	4618      	mov	r0, r3
 8000946:	f7ff fec7 	bl	80006d8 <write>
 800094a:	e05c      	b.n	8000a06 <main+0x1e6>
			} else if (output == 6) {
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	2b06      	cmp	r3, #6
 8000950:	d10a      	bne.n	8000968 <main+0x148>
				lcd_set_cursor_position(0, 0); // set cursor to second row, first column
 8000952:	2100      	movs	r1, #0
 8000954:	2000      	movs	r0, #0
 8000956:	f7ff ff29 	bl	80007ac <lcd_set_cursor_position>
				delay_us(100);
 800095a:	2064      	movs	r0, #100	; 0x64
 800095c:	f7ff fd22 	bl	80003a4 <delay_us>
				str_write("SIN");
 8000960:	4830      	ldr	r0, [pc, #192]	; (8000a24 <main+0x204>)
 8000962:	f7ff ff3d 	bl	80007e0 <str_write>
 8000966:	e04e      	b.n	8000a06 <main+0x1e6>
			} else if (output == 7) {
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	2b07      	cmp	r3, #7
 800096c:	d117      	bne.n	800099e <main+0x17e>
				lcd_set_cursor_position(0, 0); // set cursor to second row, first column
 800096e:	2100      	movs	r1, #0
 8000970:	2000      	movs	r0, #0
 8000972:	f7ff ff1b 	bl	80007ac <lcd_set_cursor_position>
				delay_us(100);
 8000976:	2064      	movs	r0, #100	; 0x64
 8000978:	f7ff fd14 	bl	80003a4 <delay_us>
				str_write("SAW");
 800097c:	482a      	ldr	r0, [pc, #168]	; (8000a28 <main+0x208>)
 800097e:	f7ff ff2f 	bl	80007e0 <str_write>
				delay_us(100);
 8000982:	2064      	movs	r0, #100	; 0x64
 8000984:	f7ff fd0e 	bl	80003a4 <delay_us>
				lcd_set_cursor_position(1, 0); // set cursor to second row, first column
 8000988:	2100      	movs	r1, #0
 800098a:	2001      	movs	r0, #1
 800098c:	f7ff ff0e 	bl	80007ac <lcd_set_cursor_position>
				str_write("POSITIVE");
 8000990:	4826      	ldr	r0, [pc, #152]	; (8000a2c <main+0x20c>)
 8000992:	f7ff ff25 	bl	80007e0 <str_write>
				delay_us(100);
 8000996:	2064      	movs	r0, #100	; 0x64
 8000998:	f7ff fd04 	bl	80003a4 <delay_us>
 800099c:	e033      	b.n	8000a06 <main+0x1e6>
			} else if (output == 8) {
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	2b08      	cmp	r3, #8
 80009a2:	d10d      	bne.n	80009c0 <main+0x1a0>
				lcd_set_cursor_position(0, 0); // set cursor to second row, first column
 80009a4:	2100      	movs	r1, #0
 80009a6:	2000      	movs	r0, #0
 80009a8:	f7ff ff00 	bl	80007ac <lcd_set_cursor_position>
				delay_us(100);
 80009ac:	2064      	movs	r0, #100	; 0x64
 80009ae:	f7ff fcf9 	bl	80003a4 <delay_us>
				str_write("SQU");
 80009b2:	481f      	ldr	r0, [pc, #124]	; (8000a30 <main+0x210>)
 80009b4:	f7ff ff14 	bl	80007e0 <str_write>
				delay_us(100);
 80009b8:	2064      	movs	r0, #100	; 0x64
 80009ba:	f7ff fcf3 	bl	80003a4 <delay_us>
 80009be:	e022      	b.n	8000a06 <main+0x1e6>
			} else if (output == 9) {
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	2b09      	cmp	r3, #9
 80009c4:	d11f      	bne.n	8000a06 <main+0x1e6>
				lcd_set_cursor_position(0, 0); // set cursor to second row, first column
 80009c6:	2100      	movs	r1, #0
 80009c8:	2000      	movs	r0, #0
 80009ca:	f7ff feef 	bl	80007ac <lcd_set_cursor_position>
				delay_us(100);
 80009ce:	2064      	movs	r0, #100	; 0x64
 80009d0:	f7ff fce8 	bl	80003a4 <delay_us>
				str_write("SQU");
 80009d4:	4816      	ldr	r0, [pc, #88]	; (8000a30 <main+0x210>)
 80009d6:	f7ff ff03 	bl	80007e0 <str_write>
 80009da:	e014      	b.n	8000a06 <main+0x1e6>
			}
		} else if (output == 10) {
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	2b0a      	cmp	r3, #10
 80009e0:	d107      	bne.n	80009f2 <main+0x1d2>
			lcd_set_cursor_position(1, 14);
 80009e2:	210e      	movs	r1, #14
 80009e4:	2001      	movs	r0, #1
 80009e6:	f7ff fee1 	bl	80007ac <lcd_set_cursor_position>
			write('*');
 80009ea:	202a      	movs	r0, #42	; 0x2a
 80009ec:	f7ff fe74 	bl	80006d8 <write>
 80009f0:	e009      	b.n	8000a06 <main+0x1e6>
		} else if (output == 11) {
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	2b0b      	cmp	r3, #11
 80009f6:	d106      	bne.n	8000a06 <main+0x1e6>
			lcd_set_cursor_position(1, 14);
 80009f8:	210e      	movs	r1, #14
 80009fa:	2001      	movs	r0, #1
 80009fc:	f7ff fed6 	bl	80007ac <lcd_set_cursor_position>
			write('#');
 8000a00:	2023      	movs	r0, #35	; 0x23
 8000a02:	f7ff fe69 	bl	80006d8 <write>
				}
			delay_us(250000); //250ms
 8000a06:	480b      	ldr	r0, [pc, #44]	; (8000a34 <main+0x214>)
 8000a08:	f7ff fccc 	bl	80003a4 <delay_us>
	while (1) {
 8000a0c:	e776      	b.n	80008fc <main+0xdc>
 8000a0e:	bf00      	nop
 8000a10:	40021000 	.word	0x40021000
 8000a14:	e000e100 	.word	0xe000e100
 8000a18:	08001c1c 	.word	0x08001c1c
 8000a1c:	08001c30 	.word	0x08001c30
 8000a20:	48001000 	.word	0x48001000
 8000a24:	08001c44 	.word	0x08001c44
 8000a28:	08001c48 	.word	0x08001c48
 8000a2c:	08001c4c 	.word	0x08001c4c
 8000a30:	08001c58 	.word	0x08001c58
 8000a34:	0003d090 	.word	0x0003d090

08000a38 <TIM2_IRQHandler>:

}
void setup_TIM2( int iDutyCycle ) {

}
void TIM2_IRQHandler(void) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
   GPIOE->BSRR = (GPIO_PIN_15);
 8000a3c:	4b0d      	ldr	r3, [pc, #52]	; (8000a74 <TIM2_IRQHandler+0x3c>)
 8000a3e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a42:	619a      	str	r2, [r3, #24]
   if (TIM2->SR & TIM_SR_UIF) {        // triggered by ARR event ...
 8000a44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000a48:	691b      	ldr	r3, [r3, #16]
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d00a      	beq.n	8000a68 <TIM2_IRQHandler+0x30>
      TIM2->SR &= ~(TIM_SR_UIF);       // manage the flag
 8000a52:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000a56:	691b      	ldr	r3, [r3, #16]
 8000a58:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a5c:	f023 0301 	bic.w	r3, r3, #1
 8000a60:	6113      	str	r3, [r2, #16]

      DAC_write(0);
 8000a62:	2000      	movs	r0, #0
 8000a64:	f7ff fc5c 	bl	8000320 <DAC_write>
   }
   GPIOE->BRR = (GPIO_PIN_15);
 8000a68:	4b02      	ldr	r3, [pc, #8]	; (8000a74 <TIM2_IRQHandler+0x3c>)
 8000a6a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a6e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a70:	bf00      	nop
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	48001000 	.word	0x48001000

08000a78 <SystemClock_Config>:

void SystemClock_Config(void) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b096      	sub	sp, #88	; 0x58
 8000a7c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a7e:	f107 0314 	add.w	r3, r7, #20
 8000a82:	2244      	movs	r2, #68	; 0x44
 8000a84:	2100      	movs	r1, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f001 f8b4 	bl	8001bf4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a8c:	463b      	mov	r3, r7
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
 8000a98:	611a      	str	r2, [r3, #16]

	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8000a9a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000a9e:	f000 fa29 	bl	8000ef4 <HAL_PWREx_ControlVoltageScaling>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 8000aa8:	f000 f82c 	bl	8000b04 <Error_Handler>
	}

	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000aac:	2310      	movs	r3, #16
 8000aae:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000ab8:	2360      	movs	r3, #96	; 0x60
 8000aba:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000abc:	2300      	movs	r3, #0
 8000abe:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ac0:	f107 0314 	add.w	r3, r7, #20
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f000 fa6b 	bl	8000fa0 <HAL_RCC_OscConfig>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <SystemClock_Config+0x5c>
		Error_Handler();
 8000ad0:	f000 f818 	bl	8000b04 <Error_Handler>
	}

	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ad4:	230f      	movs	r3, #15
 8000ad6:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000adc:	2300      	movs	r3, #0
 8000ade:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000ae8:	463b      	mov	r3, r7
 8000aea:	2100      	movs	r1, #0
 8000aec:	4618      	mov	r0, r3
 8000aee:	f000 fe71 	bl	80017d4 <HAL_RCC_ClockConfig>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <SystemClock_Config+0x84>
		Error_Handler();
 8000af8:	f000 f804 	bl	8000b04 <Error_Handler>
	}
}
 8000afc:	bf00      	nop
 8000afe:	3758      	adds	r7, #88	; 0x58
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <Error_Handler>:

void Error_Handler(void) {
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b08:	b672      	cpsid	i
}
 8000b0a:	bf00      	nop

	__disable_irq();
	while (1) {
 8000b0c:	e7fe      	b.n	8000b0c <Error_Handler+0x8>
	...

08000b10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b16:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <HAL_MspInit+0x44>)
 8000b18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b1a:	4a0e      	ldr	r2, [pc, #56]	; (8000b54 <HAL_MspInit+0x44>)
 8000b1c:	f043 0301 	orr.w	r3, r3, #1
 8000b20:	6613      	str	r3, [r2, #96]	; 0x60
 8000b22:	4b0c      	ldr	r3, [pc, #48]	; (8000b54 <HAL_MspInit+0x44>)
 8000b24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	607b      	str	r3, [r7, #4]
 8000b2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b2e:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <HAL_MspInit+0x44>)
 8000b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b32:	4a08      	ldr	r2, [pc, #32]	; (8000b54 <HAL_MspInit+0x44>)
 8000b34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b38:	6593      	str	r3, [r2, #88]	; 0x58
 8000b3a:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <HAL_MspInit+0x44>)
 8000b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b42:	603b      	str	r3, [r7, #0]
 8000b44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b46:	bf00      	nop
 8000b48:	370c      	adds	r7, #12
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	40021000 	.word	0x40021000

08000b58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b5c:	e7fe      	b.n	8000b5c <NMI_Handler+0x4>

08000b5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b62:	e7fe      	b.n	8000b62 <HardFault_Handler+0x4>

08000b64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b68:	e7fe      	b.n	8000b68 <MemManage_Handler+0x4>

08000b6a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b6e:	e7fe      	b.n	8000b6e <BusFault_Handler+0x4>

08000b70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b74:	e7fe      	b.n	8000b74 <UsageFault_Handler+0x4>

08000b76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ba4:	f000 f892 	bl	8000ccc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ba8:	bf00      	nop
 8000baa:	bd80      	pop	{r7, pc}

08000bac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000bb0:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <SystemInit+0x20>)
 8000bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bb6:	4a05      	ldr	r2, [pc, #20]	; (8000bcc <SystemInit+0x20>)
 8000bb8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000bd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c08 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bd4:	f7ff ffea 	bl	8000bac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bd8:	480c      	ldr	r0, [pc, #48]	; (8000c0c <LoopForever+0x6>)
  ldr r1, =_edata
 8000bda:	490d      	ldr	r1, [pc, #52]	; (8000c10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bdc:	4a0d      	ldr	r2, [pc, #52]	; (8000c14 <LoopForever+0xe>)
  movs r3, #0
 8000bde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be0:	e002      	b.n	8000be8 <LoopCopyDataInit>

08000be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000be6:	3304      	adds	r3, #4

08000be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bec:	d3f9      	bcc.n	8000be2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bee:	4a0a      	ldr	r2, [pc, #40]	; (8000c18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bf0:	4c0a      	ldr	r4, [pc, #40]	; (8000c1c <LoopForever+0x16>)
  movs r3, #0
 8000bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf4:	e001      	b.n	8000bfa <LoopFillZerobss>

08000bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bf8:	3204      	adds	r2, #4

08000bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bfc:	d3fb      	bcc.n	8000bf6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bfe:	f000 ffd5 	bl	8001bac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c02:	f7ff fe0d 	bl	8000820 <main>

08000c06 <LoopForever>:

LoopForever:
    b LoopForever
 8000c06:	e7fe      	b.n	8000c06 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c08:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000c0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c10:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8000c14:	08001cb0 	.word	0x08001cb0
  ldr r2, =_sbss
 8000c18:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8000c1c:	20000054 	.word	0x20000054

08000c20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c20:	e7fe      	b.n	8000c20 <ADC1_2_IRQHandler>

08000c22 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b082      	sub	sp, #8
 8000c26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c2c:	2003      	movs	r0, #3
 8000c2e:	f000 f91f 	bl	8000e70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c32:	200f      	movs	r0, #15
 8000c34:	f000 f80e 	bl	8000c54 <HAL_InitTick>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d002      	beq.n	8000c44 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	71fb      	strb	r3, [r7, #7]
 8000c42:	e001      	b.n	8000c48 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c44:	f7ff ff64 	bl	8000b10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c48:	79fb      	ldrb	r3, [r7, #7]
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
	...

08000c54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c60:	4b17      	ldr	r3, [pc, #92]	; (8000cc0 <HAL_InitTick+0x6c>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d023      	beq.n	8000cb0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c68:	4b16      	ldr	r3, [pc, #88]	; (8000cc4 <HAL_InitTick+0x70>)
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	4b14      	ldr	r3, [pc, #80]	; (8000cc0 <HAL_InitTick+0x6c>)
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	4619      	mov	r1, r3
 8000c72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c76:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f000 f91d 	bl	8000ebe <HAL_SYSTICK_Config>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d10f      	bne.n	8000caa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2b0f      	cmp	r3, #15
 8000c8e:	d809      	bhi.n	8000ca4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c90:	2200      	movs	r2, #0
 8000c92:	6879      	ldr	r1, [r7, #4]
 8000c94:	f04f 30ff 	mov.w	r0, #4294967295
 8000c98:	f000 f8f5 	bl	8000e86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c9c:	4a0a      	ldr	r2, [pc, #40]	; (8000cc8 <HAL_InitTick+0x74>)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6013      	str	r3, [r2, #0]
 8000ca2:	e007      	b.n	8000cb4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	73fb      	strb	r3, [r7, #15]
 8000ca8:	e004      	b.n	8000cb4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000caa:	2301      	movs	r3, #1
 8000cac:	73fb      	strb	r3, [r7, #15]
 8000cae:	e001      	b.n	8000cb4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3710      	adds	r7, #16
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	20000030 	.word	0x20000030
 8000cc4:	20000028 	.word	0x20000028
 8000cc8:	2000002c 	.word	0x2000002c

08000ccc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cd0:	4b06      	ldr	r3, [pc, #24]	; (8000cec <HAL_IncTick+0x20>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <HAL_IncTick+0x24>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4413      	add	r3, r2
 8000cdc:	4a04      	ldr	r2, [pc, #16]	; (8000cf0 <HAL_IncTick+0x24>)
 8000cde:	6013      	str	r3, [r2, #0]
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	20000030 	.word	0x20000030
 8000cf0:	20000050 	.word	0x20000050

08000cf4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf8:	4b03      	ldr	r3, [pc, #12]	; (8000d08 <HAL_GetTick+0x14>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	20000050 	.word	0x20000050

08000d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f003 0307 	and.w	r3, r3, #7
 8000d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d1c:	4b0c      	ldr	r3, [pc, #48]	; (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d22:	68ba      	ldr	r2, [r7, #8]
 8000d24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d28:	4013      	ands	r3, r2
 8000d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d3e:	4a04      	ldr	r2, [pc, #16]	; (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	60d3      	str	r3, [r2, #12]
}
 8000d44:	bf00      	nop
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <__NVIC_GetPriorityGrouping+0x18>)
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	0a1b      	lsrs	r3, r3, #8
 8000d5e:	f003 0307 	and.w	r3, r3, #7
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	6039      	str	r1, [r7, #0]
 8000d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	db0a      	blt.n	8000d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	b2da      	uxtb	r2, r3
 8000d88:	490c      	ldr	r1, [pc, #48]	; (8000dbc <__NVIC_SetPriority+0x4c>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	0112      	lsls	r2, r2, #4
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	440b      	add	r3, r1
 8000d94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d98:	e00a      	b.n	8000db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	4908      	ldr	r1, [pc, #32]	; (8000dc0 <__NVIC_SetPriority+0x50>)
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	f003 030f 	and.w	r3, r3, #15
 8000da6:	3b04      	subs	r3, #4
 8000da8:	0112      	lsls	r2, r2, #4
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	440b      	add	r3, r1
 8000dae:	761a      	strb	r2, [r3, #24]
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000e100 	.word	0xe000e100
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b089      	sub	sp, #36	; 0x24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	f1c3 0307 	rsb	r3, r3, #7
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	bf28      	it	cs
 8000de2:	2304      	movcs	r3, #4
 8000de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3304      	adds	r3, #4
 8000dea:	2b06      	cmp	r3, #6
 8000dec:	d902      	bls.n	8000df4 <NVIC_EncodePriority+0x30>
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	3b03      	subs	r3, #3
 8000df2:	e000      	b.n	8000df6 <NVIC_EncodePriority+0x32>
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43da      	mvns	r2, r3
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	401a      	ands	r2, r3
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa01 f303 	lsl.w	r3, r1, r3
 8000e16:	43d9      	mvns	r1, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e1c:	4313      	orrs	r3, r2
         );
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3724      	adds	r7, #36	; 0x24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
	...

08000e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	3b01      	subs	r3, #1
 8000e38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e3c:	d301      	bcc.n	8000e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e00f      	b.n	8000e62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e42:	4a0a      	ldr	r2, [pc, #40]	; (8000e6c <SysTick_Config+0x40>)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e4a:	210f      	movs	r1, #15
 8000e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e50:	f7ff ff8e 	bl	8000d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e54:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <SysTick_Config+0x40>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5a:	4b04      	ldr	r3, [pc, #16]	; (8000e6c <SysTick_Config+0x40>)
 8000e5c:	2207      	movs	r2, #7
 8000e5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	e000e010 	.word	0xe000e010

08000e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff ff47 	bl	8000d0c <__NVIC_SetPriorityGrouping>
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b086      	sub	sp, #24
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
 8000e92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e94:	2300      	movs	r3, #0
 8000e96:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e98:	f7ff ff5c 	bl	8000d54 <__NVIC_GetPriorityGrouping>
 8000e9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	68b9      	ldr	r1, [r7, #8]
 8000ea2:	6978      	ldr	r0, [r7, #20]
 8000ea4:	f7ff ff8e 	bl	8000dc4 <NVIC_EncodePriority>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eae:	4611      	mov	r1, r2
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff ff5d 	bl	8000d70 <__NVIC_SetPriority>
}
 8000eb6:	bf00      	nop
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b082      	sub	sp, #8
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f7ff ffb0 	bl	8000e2c <SysTick_Config>
 8000ecc:	4603      	mov	r3, r0
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000edc:	4b04      	ldr	r3, [pc, #16]	; (8000ef0 <HAL_PWREx_GetVoltageRange+0x18>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	40007000 	.word	0x40007000

08000ef4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f02:	d130      	bne.n	8000f66 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f04:	4b23      	ldr	r3, [pc, #140]	; (8000f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f10:	d038      	beq.n	8000f84 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f12:	4b20      	ldr	r3, [pc, #128]	; (8000f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f1a:	4a1e      	ldr	r2, [pc, #120]	; (8000f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f20:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000f22:	4b1d      	ldr	r3, [pc, #116]	; (8000f98 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2232      	movs	r2, #50	; 0x32
 8000f28:	fb02 f303 	mul.w	r3, r2, r3
 8000f2c:	4a1b      	ldr	r2, [pc, #108]	; (8000f9c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f32:	0c9b      	lsrs	r3, r3, #18
 8000f34:	3301      	adds	r3, #1
 8000f36:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f38:	e002      	b.n	8000f40 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	3b01      	subs	r3, #1
 8000f3e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f40:	4b14      	ldr	r3, [pc, #80]	; (8000f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f42:	695b      	ldr	r3, [r3, #20]
 8000f44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f4c:	d102      	bne.n	8000f54 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d1f2      	bne.n	8000f3a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f54:	4b0f      	ldr	r3, [pc, #60]	; (8000f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f56:	695b      	ldr	r3, [r3, #20]
 8000f58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f60:	d110      	bne.n	8000f84 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000f62:	2303      	movs	r3, #3
 8000f64:	e00f      	b.n	8000f86 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f66:	4b0b      	ldr	r3, [pc, #44]	; (8000f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f72:	d007      	beq.n	8000f84 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f74:	4b07      	ldr	r3, [pc, #28]	; (8000f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f7c:	4a05      	ldr	r2, [pc, #20]	; (8000f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f82:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000f84:	2300      	movs	r3, #0
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3714      	adds	r7, #20
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	40007000 	.word	0x40007000
 8000f98:	20000028 	.word	0x20000028
 8000f9c:	431bde83 	.word	0x431bde83

08000fa0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b088      	sub	sp, #32
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d102      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	f000 bc08 	b.w	80017c4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fb4:	4b96      	ldr	r3, [pc, #600]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8000fb6:	689b      	ldr	r3, [r3, #8]
 8000fb8:	f003 030c 	and.w	r3, r3, #12
 8000fbc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fbe:	4b94      	ldr	r3, [pc, #592]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8000fc0:	68db      	ldr	r3, [r3, #12]
 8000fc2:	f003 0303 	and.w	r3, r3, #3
 8000fc6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 0310 	and.w	r3, r3, #16
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	f000 80e4 	beq.w	800119e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d007      	beq.n	8000fec <HAL_RCC_OscConfig+0x4c>
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	2b0c      	cmp	r3, #12
 8000fe0:	f040 808b 	bne.w	80010fa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	f040 8087 	bne.w	80010fa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fec:	4b88      	ldr	r3, [pc, #544]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f003 0302 	and.w	r3, r3, #2
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d005      	beq.n	8001004 <HAL_RCC_OscConfig+0x64>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	699b      	ldr	r3, [r3, #24]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d101      	bne.n	8001004 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001000:	2301      	movs	r3, #1
 8001002:	e3df      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6a1a      	ldr	r2, [r3, #32]
 8001008:	4b81      	ldr	r3, [pc, #516]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f003 0308 	and.w	r3, r3, #8
 8001010:	2b00      	cmp	r3, #0
 8001012:	d004      	beq.n	800101e <HAL_RCC_OscConfig+0x7e>
 8001014:	4b7e      	ldr	r3, [pc, #504]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800101c:	e005      	b.n	800102a <HAL_RCC_OscConfig+0x8a>
 800101e:	4b7c      	ldr	r3, [pc, #496]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001020:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001024:	091b      	lsrs	r3, r3, #4
 8001026:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800102a:	4293      	cmp	r3, r2
 800102c:	d223      	bcs.n	8001076 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6a1b      	ldr	r3, [r3, #32]
 8001032:	4618      	mov	r0, r3
 8001034:	f000 fd5a 	bl	8001aec <RCC_SetFlashLatencyFromMSIRange>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e3c0      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001042:	4b73      	ldr	r3, [pc, #460]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a72      	ldr	r2, [pc, #456]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001048:	f043 0308 	orr.w	r3, r3, #8
 800104c:	6013      	str	r3, [r2, #0]
 800104e:	4b70      	ldr	r3, [pc, #448]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6a1b      	ldr	r3, [r3, #32]
 800105a:	496d      	ldr	r1, [pc, #436]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 800105c:	4313      	orrs	r3, r2
 800105e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001060:	4b6b      	ldr	r3, [pc, #428]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	69db      	ldr	r3, [r3, #28]
 800106c:	021b      	lsls	r3, r3, #8
 800106e:	4968      	ldr	r1, [pc, #416]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001070:	4313      	orrs	r3, r2
 8001072:	604b      	str	r3, [r1, #4]
 8001074:	e025      	b.n	80010c2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001076:	4b66      	ldr	r3, [pc, #408]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a65      	ldr	r2, [pc, #404]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 800107c:	f043 0308 	orr.w	r3, r3, #8
 8001080:	6013      	str	r3, [r2, #0]
 8001082:	4b63      	ldr	r3, [pc, #396]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6a1b      	ldr	r3, [r3, #32]
 800108e:	4960      	ldr	r1, [pc, #384]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001090:	4313      	orrs	r3, r2
 8001092:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001094:	4b5e      	ldr	r3, [pc, #376]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	69db      	ldr	r3, [r3, #28]
 80010a0:	021b      	lsls	r3, r3, #8
 80010a2:	495b      	ldr	r1, [pc, #364]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 80010a4:	4313      	orrs	r3, r2
 80010a6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d109      	bne.n	80010c2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6a1b      	ldr	r3, [r3, #32]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f000 fd1a 	bl	8001aec <RCC_SetFlashLatencyFromMSIRange>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e380      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80010c2:	f000 fc87 	bl	80019d4 <HAL_RCC_GetSysClockFreq>
 80010c6:	4602      	mov	r2, r0
 80010c8:	4b51      	ldr	r3, [pc, #324]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	091b      	lsrs	r3, r3, #4
 80010ce:	f003 030f 	and.w	r3, r3, #15
 80010d2:	4950      	ldr	r1, [pc, #320]	; (8001214 <HAL_RCC_OscConfig+0x274>)
 80010d4:	5ccb      	ldrb	r3, [r1, r3]
 80010d6:	f003 031f 	and.w	r3, r3, #31
 80010da:	fa22 f303 	lsr.w	r3, r2, r3
 80010de:	4a4e      	ldr	r2, [pc, #312]	; (8001218 <HAL_RCC_OscConfig+0x278>)
 80010e0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80010e2:	4b4e      	ldr	r3, [pc, #312]	; (800121c <HAL_RCC_OscConfig+0x27c>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff fdb4 	bl	8000c54 <HAL_InitTick>
 80010ec:	4603      	mov	r3, r0
 80010ee:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d052      	beq.n	800119c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	e364      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	699b      	ldr	r3, [r3, #24]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d032      	beq.n	8001168 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001102:	4b43      	ldr	r3, [pc, #268]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a42      	ldr	r2, [pc, #264]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800110e:	f7ff fdf1 	bl	8000cf4 <HAL_GetTick>
 8001112:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001114:	e008      	b.n	8001128 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001116:	f7ff fded 	bl	8000cf4 <HAL_GetTick>
 800111a:	4602      	mov	r2, r0
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	2b02      	cmp	r3, #2
 8001122:	d901      	bls.n	8001128 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	e34d      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001128:	4b39      	ldr	r3, [pc, #228]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 0302 	and.w	r3, r3, #2
 8001130:	2b00      	cmp	r3, #0
 8001132:	d0f0      	beq.n	8001116 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001134:	4b36      	ldr	r3, [pc, #216]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a35      	ldr	r2, [pc, #212]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 800113a:	f043 0308 	orr.w	r3, r3, #8
 800113e:	6013      	str	r3, [r2, #0]
 8001140:	4b33      	ldr	r3, [pc, #204]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6a1b      	ldr	r3, [r3, #32]
 800114c:	4930      	ldr	r1, [pc, #192]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 800114e:	4313      	orrs	r3, r2
 8001150:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001152:	4b2f      	ldr	r3, [pc, #188]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	021b      	lsls	r3, r3, #8
 8001160:	492b      	ldr	r1, [pc, #172]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001162:	4313      	orrs	r3, r2
 8001164:	604b      	str	r3, [r1, #4]
 8001166:	e01a      	b.n	800119e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001168:	4b29      	ldr	r3, [pc, #164]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a28      	ldr	r2, [pc, #160]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 800116e:	f023 0301 	bic.w	r3, r3, #1
 8001172:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001174:	f7ff fdbe 	bl	8000cf4 <HAL_GetTick>
 8001178:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800117a:	e008      	b.n	800118e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800117c:	f7ff fdba 	bl	8000cf4 <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	2b02      	cmp	r3, #2
 8001188:	d901      	bls.n	800118e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e31a      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800118e:	4b20      	ldr	r3, [pc, #128]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 0302 	and.w	r3, r3, #2
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f0      	bne.n	800117c <HAL_RCC_OscConfig+0x1dc>
 800119a:	e000      	b.n	800119e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800119c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d073      	beq.n	8001292 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	2b08      	cmp	r3, #8
 80011ae:	d005      	beq.n	80011bc <HAL_RCC_OscConfig+0x21c>
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	2b0c      	cmp	r3, #12
 80011b4:	d10e      	bne.n	80011d4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	2b03      	cmp	r3, #3
 80011ba:	d10b      	bne.n	80011d4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011bc:	4b14      	ldr	r3, [pc, #80]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d063      	beq.n	8001290 <HAL_RCC_OscConfig+0x2f0>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d15f      	bne.n	8001290 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80011d0:	2301      	movs	r3, #1
 80011d2:	e2f7      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011dc:	d106      	bne.n	80011ec <HAL_RCC_OscConfig+0x24c>
 80011de:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a0b      	ldr	r2, [pc, #44]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 80011e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e8:	6013      	str	r3, [r2, #0]
 80011ea:	e025      	b.n	8001238 <HAL_RCC_OscConfig+0x298>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011f4:	d114      	bne.n	8001220 <HAL_RCC_OscConfig+0x280>
 80011f6:	4b06      	ldr	r3, [pc, #24]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a05      	ldr	r2, [pc, #20]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 80011fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001200:	6013      	str	r3, [r2, #0]
 8001202:	4b03      	ldr	r3, [pc, #12]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a02      	ldr	r2, [pc, #8]	; (8001210 <HAL_RCC_OscConfig+0x270>)
 8001208:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800120c:	6013      	str	r3, [r2, #0]
 800120e:	e013      	b.n	8001238 <HAL_RCC_OscConfig+0x298>
 8001210:	40021000 	.word	0x40021000
 8001214:	08001c68 	.word	0x08001c68
 8001218:	20000028 	.word	0x20000028
 800121c:	2000002c 	.word	0x2000002c
 8001220:	4ba0      	ldr	r3, [pc, #640]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a9f      	ldr	r2, [pc, #636]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001226:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800122a:	6013      	str	r3, [r2, #0]
 800122c:	4b9d      	ldr	r3, [pc, #628]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a9c      	ldr	r2, [pc, #624]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001232:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001236:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d013      	beq.n	8001268 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001240:	f7ff fd58 	bl	8000cf4 <HAL_GetTick>
 8001244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001246:	e008      	b.n	800125a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001248:	f7ff fd54 	bl	8000cf4 <HAL_GetTick>
 800124c:	4602      	mov	r2, r0
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b64      	cmp	r3, #100	; 0x64
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e2b4      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800125a:	4b92      	ldr	r3, [pc, #584]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001262:	2b00      	cmp	r3, #0
 8001264:	d0f0      	beq.n	8001248 <HAL_RCC_OscConfig+0x2a8>
 8001266:	e014      	b.n	8001292 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001268:	f7ff fd44 	bl	8000cf4 <HAL_GetTick>
 800126c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800126e:	e008      	b.n	8001282 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001270:	f7ff fd40 	bl	8000cf4 <HAL_GetTick>
 8001274:	4602      	mov	r2, r0
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b64      	cmp	r3, #100	; 0x64
 800127c:	d901      	bls.n	8001282 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e2a0      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001282:	4b88      	ldr	r3, [pc, #544]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d1f0      	bne.n	8001270 <HAL_RCC_OscConfig+0x2d0>
 800128e:	e000      	b.n	8001292 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001290:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f003 0302 	and.w	r3, r3, #2
 800129a:	2b00      	cmp	r3, #0
 800129c:	d060      	beq.n	8001360 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	2b04      	cmp	r3, #4
 80012a2:	d005      	beq.n	80012b0 <HAL_RCC_OscConfig+0x310>
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	2b0c      	cmp	r3, #12
 80012a8:	d119      	bne.n	80012de <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d116      	bne.n	80012de <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012b0:	4b7c      	ldr	r3, [pc, #496]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d005      	beq.n	80012c8 <HAL_RCC_OscConfig+0x328>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d101      	bne.n	80012c8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e27d      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012c8:	4b76      	ldr	r3, [pc, #472]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	691b      	ldr	r3, [r3, #16]
 80012d4:	061b      	lsls	r3, r3, #24
 80012d6:	4973      	ldr	r1, [pc, #460]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 80012d8:	4313      	orrs	r3, r2
 80012da:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012dc:	e040      	b.n	8001360 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	68db      	ldr	r3, [r3, #12]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d023      	beq.n	800132e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012e6:	4b6f      	ldr	r3, [pc, #444]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a6e      	ldr	r2, [pc, #440]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 80012ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012f2:	f7ff fcff 	bl	8000cf4 <HAL_GetTick>
 80012f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012f8:	e008      	b.n	800130c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012fa:	f7ff fcfb 	bl	8000cf4 <HAL_GetTick>
 80012fe:	4602      	mov	r2, r0
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	2b02      	cmp	r3, #2
 8001306:	d901      	bls.n	800130c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001308:	2303      	movs	r3, #3
 800130a:	e25b      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800130c:	4b65      	ldr	r3, [pc, #404]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001314:	2b00      	cmp	r3, #0
 8001316:	d0f0      	beq.n	80012fa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001318:	4b62      	ldr	r3, [pc, #392]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	691b      	ldr	r3, [r3, #16]
 8001324:	061b      	lsls	r3, r3, #24
 8001326:	495f      	ldr	r1, [pc, #380]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001328:	4313      	orrs	r3, r2
 800132a:	604b      	str	r3, [r1, #4]
 800132c:	e018      	b.n	8001360 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800132e:	4b5d      	ldr	r3, [pc, #372]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a5c      	ldr	r2, [pc, #368]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001334:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001338:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800133a:	f7ff fcdb 	bl	8000cf4 <HAL_GetTick>
 800133e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001340:	e008      	b.n	8001354 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001342:	f7ff fcd7 	bl	8000cf4 <HAL_GetTick>
 8001346:	4602      	mov	r2, r0
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b02      	cmp	r3, #2
 800134e:	d901      	bls.n	8001354 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	e237      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001354:	4b53      	ldr	r3, [pc, #332]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800135c:	2b00      	cmp	r3, #0
 800135e:	d1f0      	bne.n	8001342 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0308 	and.w	r3, r3, #8
 8001368:	2b00      	cmp	r3, #0
 800136a:	d03c      	beq.n	80013e6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	695b      	ldr	r3, [r3, #20]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d01c      	beq.n	80013ae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001374:	4b4b      	ldr	r3, [pc, #300]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001376:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800137a:	4a4a      	ldr	r2, [pc, #296]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001384:	f7ff fcb6 	bl	8000cf4 <HAL_GetTick>
 8001388:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800138a:	e008      	b.n	800139e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800138c:	f7ff fcb2 	bl	8000cf4 <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b02      	cmp	r3, #2
 8001398:	d901      	bls.n	800139e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	e212      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800139e:	4b41      	ldr	r3, [pc, #260]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 80013a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d0ef      	beq.n	800138c <HAL_RCC_OscConfig+0x3ec>
 80013ac:	e01b      	b.n	80013e6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013ae:	4b3d      	ldr	r3, [pc, #244]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 80013b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013b4:	4a3b      	ldr	r2, [pc, #236]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 80013b6:	f023 0301 	bic.w	r3, r3, #1
 80013ba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013be:	f7ff fc99 	bl	8000cf4 <HAL_GetTick>
 80013c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013c4:	e008      	b.n	80013d8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013c6:	f7ff fc95 	bl	8000cf4 <HAL_GetTick>
 80013ca:	4602      	mov	r2, r0
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d901      	bls.n	80013d8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80013d4:	2303      	movs	r3, #3
 80013d6:	e1f5      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013d8:	4b32      	ldr	r3, [pc, #200]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 80013da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1ef      	bne.n	80013c6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 0304 	and.w	r3, r3, #4
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	f000 80a6 	beq.w	8001540 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013f4:	2300      	movs	r3, #0
 80013f6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80013f8:	4b2a      	ldr	r3, [pc, #168]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 80013fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001400:	2b00      	cmp	r3, #0
 8001402:	d10d      	bne.n	8001420 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001404:	4b27      	ldr	r3, [pc, #156]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001406:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001408:	4a26      	ldr	r2, [pc, #152]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 800140a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800140e:	6593      	str	r3, [r2, #88]	; 0x58
 8001410:	4b24      	ldr	r3, [pc, #144]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800141c:	2301      	movs	r3, #1
 800141e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001420:	4b21      	ldr	r3, [pc, #132]	; (80014a8 <HAL_RCC_OscConfig+0x508>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001428:	2b00      	cmp	r3, #0
 800142a:	d118      	bne.n	800145e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800142c:	4b1e      	ldr	r3, [pc, #120]	; (80014a8 <HAL_RCC_OscConfig+0x508>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a1d      	ldr	r2, [pc, #116]	; (80014a8 <HAL_RCC_OscConfig+0x508>)
 8001432:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001436:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001438:	f7ff fc5c 	bl	8000cf4 <HAL_GetTick>
 800143c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800143e:	e008      	b.n	8001452 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001440:	f7ff fc58 	bl	8000cf4 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b02      	cmp	r3, #2
 800144c:	d901      	bls.n	8001452 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e1b8      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001452:	4b15      	ldr	r3, [pc, #84]	; (80014a8 <HAL_RCC_OscConfig+0x508>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800145a:	2b00      	cmp	r3, #0
 800145c:	d0f0      	beq.n	8001440 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d108      	bne.n	8001478 <HAL_RCC_OscConfig+0x4d8>
 8001466:	4b0f      	ldr	r3, [pc, #60]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001468:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800146c:	4a0d      	ldr	r2, [pc, #52]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 800146e:	f043 0301 	orr.w	r3, r3, #1
 8001472:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001476:	e029      	b.n	80014cc <HAL_RCC_OscConfig+0x52c>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	2b05      	cmp	r3, #5
 800147e:	d115      	bne.n	80014ac <HAL_RCC_OscConfig+0x50c>
 8001480:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001482:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001486:	4a07      	ldr	r2, [pc, #28]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001488:	f043 0304 	orr.w	r3, r3, #4
 800148c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001490:	4b04      	ldr	r3, [pc, #16]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001492:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001496:	4a03      	ldr	r2, [pc, #12]	; (80014a4 <HAL_RCC_OscConfig+0x504>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014a0:	e014      	b.n	80014cc <HAL_RCC_OscConfig+0x52c>
 80014a2:	bf00      	nop
 80014a4:	40021000 	.word	0x40021000
 80014a8:	40007000 	.word	0x40007000
 80014ac:	4b9d      	ldr	r3, [pc, #628]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 80014ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014b2:	4a9c      	ldr	r2, [pc, #624]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 80014b4:	f023 0301 	bic.w	r3, r3, #1
 80014b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014bc:	4b99      	ldr	r3, [pc, #612]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 80014be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014c2:	4a98      	ldr	r2, [pc, #608]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 80014c4:	f023 0304 	bic.w	r3, r3, #4
 80014c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d016      	beq.n	8001502 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014d4:	f7ff fc0e 	bl	8000cf4 <HAL_GetTick>
 80014d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80014da:	e00a      	b.n	80014f2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014dc:	f7ff fc0a 	bl	8000cf4 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e168      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80014f2:	4b8c      	ldr	r3, [pc, #560]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 80014f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014f8:	f003 0302 	and.w	r3, r3, #2
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d0ed      	beq.n	80014dc <HAL_RCC_OscConfig+0x53c>
 8001500:	e015      	b.n	800152e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001502:	f7ff fbf7 	bl	8000cf4 <HAL_GetTick>
 8001506:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001508:	e00a      	b.n	8001520 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800150a:	f7ff fbf3 	bl	8000cf4 <HAL_GetTick>
 800150e:	4602      	mov	r2, r0
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	f241 3288 	movw	r2, #5000	; 0x1388
 8001518:	4293      	cmp	r3, r2
 800151a:	d901      	bls.n	8001520 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e151      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001520:	4b80      	ldr	r3, [pc, #512]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 8001522:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	2b00      	cmp	r3, #0
 800152c:	d1ed      	bne.n	800150a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800152e:	7ffb      	ldrb	r3, [r7, #31]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d105      	bne.n	8001540 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001534:	4b7b      	ldr	r3, [pc, #492]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 8001536:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001538:	4a7a      	ldr	r2, [pc, #488]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 800153a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800153e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 0320 	and.w	r3, r3, #32
 8001548:	2b00      	cmp	r3, #0
 800154a:	d03c      	beq.n	80015c6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001550:	2b00      	cmp	r3, #0
 8001552:	d01c      	beq.n	800158e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001554:	4b73      	ldr	r3, [pc, #460]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 8001556:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800155a:	4a72      	ldr	r2, [pc, #456]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001564:	f7ff fbc6 	bl	8000cf4 <HAL_GetTick>
 8001568:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800156a:	e008      	b.n	800157e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800156c:	f7ff fbc2 	bl	8000cf4 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	2b02      	cmp	r3, #2
 8001578:	d901      	bls.n	800157e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e122      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800157e:	4b69      	ldr	r3, [pc, #420]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 8001580:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001584:	f003 0302 	and.w	r3, r3, #2
 8001588:	2b00      	cmp	r3, #0
 800158a:	d0ef      	beq.n	800156c <HAL_RCC_OscConfig+0x5cc>
 800158c:	e01b      	b.n	80015c6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800158e:	4b65      	ldr	r3, [pc, #404]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 8001590:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001594:	4a63      	ldr	r2, [pc, #396]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 8001596:	f023 0301 	bic.w	r3, r3, #1
 800159a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800159e:	f7ff fba9 	bl	8000cf4 <HAL_GetTick>
 80015a2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80015a4:	e008      	b.n	80015b8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015a6:	f7ff fba5 	bl	8000cf4 <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e105      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80015b8:	4b5a      	ldr	r3, [pc, #360]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 80015ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1ef      	bne.n	80015a6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	f000 80f9 	beq.w	80017c2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	f040 80cf 	bne.w	8001778 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80015da:	4b52      	ldr	r3, [pc, #328]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 80015dc:	68db      	ldr	r3, [r3, #12]
 80015de:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	f003 0203 	and.w	r2, r3, #3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d12c      	bne.n	8001648 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f8:	3b01      	subs	r3, #1
 80015fa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d123      	bne.n	8001648 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800160a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800160c:	429a      	cmp	r2, r3
 800160e:	d11b      	bne.n	8001648 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800161a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800161c:	429a      	cmp	r2, r3
 800161e:	d113      	bne.n	8001648 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800162a:	085b      	lsrs	r3, r3, #1
 800162c:	3b01      	subs	r3, #1
 800162e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001630:	429a      	cmp	r2, r3
 8001632:	d109      	bne.n	8001648 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163e:	085b      	lsrs	r3, r3, #1
 8001640:	3b01      	subs	r3, #1
 8001642:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001644:	429a      	cmp	r2, r3
 8001646:	d071      	beq.n	800172c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	2b0c      	cmp	r3, #12
 800164c:	d068      	beq.n	8001720 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800164e:	4b35      	ldr	r3, [pc, #212]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d105      	bne.n	8001666 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800165a:	4b32      	ldr	r3, [pc, #200]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e0ac      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800166a:	4b2e      	ldr	r3, [pc, #184]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a2d      	ldr	r2, [pc, #180]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 8001670:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001674:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001676:	f7ff fb3d 	bl	8000cf4 <HAL_GetTick>
 800167a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800167c:	e008      	b.n	8001690 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800167e:	f7ff fb39 	bl	8000cf4 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	2b02      	cmp	r3, #2
 800168a:	d901      	bls.n	8001690 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e099      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001690:	4b24      	ldr	r3, [pc, #144]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1f0      	bne.n	800167e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800169c:	4b21      	ldr	r3, [pc, #132]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 800169e:	68da      	ldr	r2, [r3, #12]
 80016a0:	4b21      	ldr	r3, [pc, #132]	; (8001728 <HAL_RCC_OscConfig+0x788>)
 80016a2:	4013      	ands	r3, r2
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80016ac:	3a01      	subs	r2, #1
 80016ae:	0112      	lsls	r2, r2, #4
 80016b0:	4311      	orrs	r1, r2
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80016b6:	0212      	lsls	r2, r2, #8
 80016b8:	4311      	orrs	r1, r2
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80016be:	0852      	lsrs	r2, r2, #1
 80016c0:	3a01      	subs	r2, #1
 80016c2:	0552      	lsls	r2, r2, #21
 80016c4:	4311      	orrs	r1, r2
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80016ca:	0852      	lsrs	r2, r2, #1
 80016cc:	3a01      	subs	r2, #1
 80016ce:	0652      	lsls	r2, r2, #25
 80016d0:	4311      	orrs	r1, r2
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80016d6:	06d2      	lsls	r2, r2, #27
 80016d8:	430a      	orrs	r2, r1
 80016da:	4912      	ldr	r1, [pc, #72]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 80016dc:	4313      	orrs	r3, r2
 80016de:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80016e0:	4b10      	ldr	r3, [pc, #64]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a0f      	ldr	r2, [pc, #60]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 80016e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016ea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016ec:	4b0d      	ldr	r3, [pc, #52]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	4a0c      	ldr	r2, [pc, #48]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 80016f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016f6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80016f8:	f7ff fafc 	bl	8000cf4 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001700:	f7ff faf8 	bl	8000cf4 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b02      	cmp	r3, #2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e058      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001712:	4b04      	ldr	r3, [pc, #16]	; (8001724 <HAL_RCC_OscConfig+0x784>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d0f0      	beq.n	8001700 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800171e:	e050      	b.n	80017c2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e04f      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
 8001724:	40021000 	.word	0x40021000
 8001728:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800172c:	4b27      	ldr	r3, [pc, #156]	; (80017cc <HAL_RCC_OscConfig+0x82c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d144      	bne.n	80017c2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001738:	4b24      	ldr	r3, [pc, #144]	; (80017cc <HAL_RCC_OscConfig+0x82c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a23      	ldr	r2, [pc, #140]	; (80017cc <HAL_RCC_OscConfig+0x82c>)
 800173e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001742:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001744:	4b21      	ldr	r3, [pc, #132]	; (80017cc <HAL_RCC_OscConfig+0x82c>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	4a20      	ldr	r2, [pc, #128]	; (80017cc <HAL_RCC_OscConfig+0x82c>)
 800174a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800174e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001750:	f7ff fad0 	bl	8000cf4 <HAL_GetTick>
 8001754:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001756:	e008      	b.n	800176a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001758:	f7ff facc 	bl	8000cf4 <HAL_GetTick>
 800175c:	4602      	mov	r2, r0
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	2b02      	cmp	r3, #2
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e02c      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800176a:	4b18      	ldr	r3, [pc, #96]	; (80017cc <HAL_RCC_OscConfig+0x82c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d0f0      	beq.n	8001758 <HAL_RCC_OscConfig+0x7b8>
 8001776:	e024      	b.n	80017c2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	2b0c      	cmp	r3, #12
 800177c:	d01f      	beq.n	80017be <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800177e:	4b13      	ldr	r3, [pc, #76]	; (80017cc <HAL_RCC_OscConfig+0x82c>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a12      	ldr	r2, [pc, #72]	; (80017cc <HAL_RCC_OscConfig+0x82c>)
 8001784:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001788:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800178a:	f7ff fab3 	bl	8000cf4 <HAL_GetTick>
 800178e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001790:	e008      	b.n	80017a4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001792:	f7ff faaf 	bl	8000cf4 <HAL_GetTick>
 8001796:	4602      	mov	r2, r0
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	2b02      	cmp	r3, #2
 800179e:	d901      	bls.n	80017a4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	e00f      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017a4:	4b09      	ldr	r3, [pc, #36]	; (80017cc <HAL_RCC_OscConfig+0x82c>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d1f0      	bne.n	8001792 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <HAL_RCC_OscConfig+0x82c>)
 80017b2:	68da      	ldr	r2, [r3, #12]
 80017b4:	4905      	ldr	r1, [pc, #20]	; (80017cc <HAL_RCC_OscConfig+0x82c>)
 80017b6:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <HAL_RCC_OscConfig+0x830>)
 80017b8:	4013      	ands	r3, r2
 80017ba:	60cb      	str	r3, [r1, #12]
 80017bc:	e001      	b.n	80017c2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e000      	b.n	80017c4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80017c2:	2300      	movs	r3, #0
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3720      	adds	r7, #32
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40021000 	.word	0x40021000
 80017d0:	feeefffc 	.word	0xfeeefffc

080017d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d101      	bne.n	80017e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	e0e7      	b.n	80019b8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017e8:	4b75      	ldr	r3, [pc, #468]	; (80019c0 <HAL_RCC_ClockConfig+0x1ec>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0307 	and.w	r3, r3, #7
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d910      	bls.n	8001818 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017f6:	4b72      	ldr	r3, [pc, #456]	; (80019c0 <HAL_RCC_ClockConfig+0x1ec>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f023 0207 	bic.w	r2, r3, #7
 80017fe:	4970      	ldr	r1, [pc, #448]	; (80019c0 <HAL_RCC_ClockConfig+0x1ec>)
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	4313      	orrs	r3, r2
 8001804:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001806:	4b6e      	ldr	r3, [pc, #440]	; (80019c0 <HAL_RCC_ClockConfig+0x1ec>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0307 	and.w	r3, r3, #7
 800180e:	683a      	ldr	r2, [r7, #0]
 8001810:	429a      	cmp	r2, r3
 8001812:	d001      	beq.n	8001818 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e0cf      	b.n	80019b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0302 	and.w	r3, r3, #2
 8001820:	2b00      	cmp	r3, #0
 8001822:	d010      	beq.n	8001846 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	4b66      	ldr	r3, [pc, #408]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001830:	429a      	cmp	r2, r3
 8001832:	d908      	bls.n	8001846 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001834:	4b63      	ldr	r3, [pc, #396]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	4960      	ldr	r1, [pc, #384]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001842:	4313      	orrs	r3, r2
 8001844:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	2b00      	cmp	r3, #0
 8001850:	d04c      	beq.n	80018ec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	2b03      	cmp	r3, #3
 8001858:	d107      	bne.n	800186a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800185a:	4b5a      	ldr	r3, [pc, #360]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d121      	bne.n	80018aa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e0a6      	b.n	80019b8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	2b02      	cmp	r3, #2
 8001870:	d107      	bne.n	8001882 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001872:	4b54      	ldr	r3, [pc, #336]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d115      	bne.n	80018aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e09a      	b.n	80019b8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d107      	bne.n	800189a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800188a:	4b4e      	ldr	r3, [pc, #312]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	2b00      	cmp	r3, #0
 8001894:	d109      	bne.n	80018aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e08e      	b.n	80019b8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800189a:	4b4a      	ldr	r3, [pc, #296]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d101      	bne.n	80018aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e086      	b.n	80019b8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018aa:	4b46      	ldr	r3, [pc, #280]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f023 0203 	bic.w	r2, r3, #3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	4943      	ldr	r1, [pc, #268]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 80018b8:	4313      	orrs	r3, r2
 80018ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80018bc:	f7ff fa1a 	bl	8000cf4 <HAL_GetTick>
 80018c0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018c2:	e00a      	b.n	80018da <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018c4:	f7ff fa16 	bl	8000cf4 <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d901      	bls.n	80018da <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e06e      	b.n	80019b8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018da:	4b3a      	ldr	r3, [pc, #232]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 020c 	and.w	r2, r3, #12
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d1eb      	bne.n	80018c4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d010      	beq.n	800191a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	4b31      	ldr	r3, [pc, #196]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001904:	429a      	cmp	r2, r3
 8001906:	d208      	bcs.n	800191a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001908:	4b2e      	ldr	r3, [pc, #184]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	492b      	ldr	r1, [pc, #172]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001916:	4313      	orrs	r3, r2
 8001918:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800191a:	4b29      	ldr	r3, [pc, #164]	; (80019c0 <HAL_RCC_ClockConfig+0x1ec>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	429a      	cmp	r2, r3
 8001926:	d210      	bcs.n	800194a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001928:	4b25      	ldr	r3, [pc, #148]	; (80019c0 <HAL_RCC_ClockConfig+0x1ec>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f023 0207 	bic.w	r2, r3, #7
 8001930:	4923      	ldr	r1, [pc, #140]	; (80019c0 <HAL_RCC_ClockConfig+0x1ec>)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	4313      	orrs	r3, r2
 8001936:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001938:	4b21      	ldr	r3, [pc, #132]	; (80019c0 <HAL_RCC_ClockConfig+0x1ec>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0307 	and.w	r3, r3, #7
 8001940:	683a      	ldr	r2, [r7, #0]
 8001942:	429a      	cmp	r2, r3
 8001944:	d001      	beq.n	800194a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e036      	b.n	80019b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0304 	and.w	r3, r3, #4
 8001952:	2b00      	cmp	r3, #0
 8001954:	d008      	beq.n	8001968 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001956:	4b1b      	ldr	r3, [pc, #108]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	4918      	ldr	r1, [pc, #96]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001964:	4313      	orrs	r3, r2
 8001966:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0308 	and.w	r3, r3, #8
 8001970:	2b00      	cmp	r3, #0
 8001972:	d009      	beq.n	8001988 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001974:	4b13      	ldr	r3, [pc, #76]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	691b      	ldr	r3, [r3, #16]
 8001980:	00db      	lsls	r3, r3, #3
 8001982:	4910      	ldr	r1, [pc, #64]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001984:	4313      	orrs	r3, r2
 8001986:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001988:	f000 f824 	bl	80019d4 <HAL_RCC_GetSysClockFreq>
 800198c:	4602      	mov	r2, r0
 800198e:	4b0d      	ldr	r3, [pc, #52]	; (80019c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	091b      	lsrs	r3, r3, #4
 8001994:	f003 030f 	and.w	r3, r3, #15
 8001998:	490b      	ldr	r1, [pc, #44]	; (80019c8 <HAL_RCC_ClockConfig+0x1f4>)
 800199a:	5ccb      	ldrb	r3, [r1, r3]
 800199c:	f003 031f 	and.w	r3, r3, #31
 80019a0:	fa22 f303 	lsr.w	r3, r2, r3
 80019a4:	4a09      	ldr	r2, [pc, #36]	; (80019cc <HAL_RCC_ClockConfig+0x1f8>)
 80019a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80019a8:	4b09      	ldr	r3, [pc, #36]	; (80019d0 <HAL_RCC_ClockConfig+0x1fc>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff f951 	bl	8000c54 <HAL_InitTick>
 80019b2:	4603      	mov	r3, r0
 80019b4:	72fb      	strb	r3, [r7, #11]

  return status;
 80019b6:	7afb      	ldrb	r3, [r7, #11]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3710      	adds	r7, #16
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40022000 	.word	0x40022000
 80019c4:	40021000 	.word	0x40021000
 80019c8:	08001c68 	.word	0x08001c68
 80019cc:	20000028 	.word	0x20000028
 80019d0:	2000002c 	.word	0x2000002c

080019d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b089      	sub	sp, #36	; 0x24
 80019d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80019da:	2300      	movs	r3, #0
 80019dc:	61fb      	str	r3, [r7, #28]
 80019de:	2300      	movs	r3, #0
 80019e0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019e2:	4b3e      	ldr	r3, [pc, #248]	; (8001adc <HAL_RCC_GetSysClockFreq+0x108>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f003 030c 	and.w	r3, r3, #12
 80019ea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019ec:	4b3b      	ldr	r3, [pc, #236]	; (8001adc <HAL_RCC_GetSysClockFreq+0x108>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	f003 0303 	and.w	r3, r3, #3
 80019f4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d005      	beq.n	8001a08 <HAL_RCC_GetSysClockFreq+0x34>
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	2b0c      	cmp	r3, #12
 8001a00:	d121      	bne.n	8001a46 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d11e      	bne.n	8001a46 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001a08:	4b34      	ldr	r3, [pc, #208]	; (8001adc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0308 	and.w	r3, r3, #8
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d107      	bne.n	8001a24 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001a14:	4b31      	ldr	r3, [pc, #196]	; (8001adc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a1a:	0a1b      	lsrs	r3, r3, #8
 8001a1c:	f003 030f 	and.w	r3, r3, #15
 8001a20:	61fb      	str	r3, [r7, #28]
 8001a22:	e005      	b.n	8001a30 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001a24:	4b2d      	ldr	r3, [pc, #180]	; (8001adc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	091b      	lsrs	r3, r3, #4
 8001a2a:	f003 030f 	and.w	r3, r3, #15
 8001a2e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001a30:	4a2b      	ldr	r2, [pc, #172]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a38:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d10d      	bne.n	8001a5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a44:	e00a      	b.n	8001a5c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	2b04      	cmp	r3, #4
 8001a4a:	d102      	bne.n	8001a52 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a4c:	4b25      	ldr	r3, [pc, #148]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001a4e:	61bb      	str	r3, [r7, #24]
 8001a50:	e004      	b.n	8001a5c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	2b08      	cmp	r3, #8
 8001a56:	d101      	bne.n	8001a5c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a58:	4b23      	ldr	r3, [pc, #140]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001a5a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	2b0c      	cmp	r3, #12
 8001a60:	d134      	bne.n	8001acc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a62:	4b1e      	ldr	r3, [pc, #120]	; (8001adc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	f003 0303 	and.w	r3, r3, #3
 8001a6a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d003      	beq.n	8001a7a <HAL_RCC_GetSysClockFreq+0xa6>
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	2b03      	cmp	r3, #3
 8001a76:	d003      	beq.n	8001a80 <HAL_RCC_GetSysClockFreq+0xac>
 8001a78:	e005      	b.n	8001a86 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001a7c:	617b      	str	r3, [r7, #20]
      break;
 8001a7e:	e005      	b.n	8001a8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001a80:	4b19      	ldr	r3, [pc, #100]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001a82:	617b      	str	r3, [r7, #20]
      break;
 8001a84:	e002      	b.n	8001a8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	617b      	str	r3, [r7, #20]
      break;
 8001a8a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a8c:	4b13      	ldr	r3, [pc, #76]	; (8001adc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	091b      	lsrs	r3, r3, #4
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	3301      	adds	r3, #1
 8001a98:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a9a:	4b10      	ldr	r3, [pc, #64]	; (8001adc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	0a1b      	lsrs	r3, r3, #8
 8001aa0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	fb03 f202 	mul.w	r2, r3, r2
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ab2:	4b0a      	ldr	r3, [pc, #40]	; (8001adc <HAL_RCC_GetSysClockFreq+0x108>)
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	0e5b      	lsrs	r3, r3, #25
 8001ab8:	f003 0303 	and.w	r3, r3, #3
 8001abc:	3301      	adds	r3, #1
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001acc:	69bb      	ldr	r3, [r7, #24]
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3724      	adds	r7, #36	; 0x24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	40021000 	.word	0x40021000
 8001ae0:	08001c78 	.word	0x08001c78
 8001ae4:	00f42400 	.word	0x00f42400
 8001ae8:	007a1200 	.word	0x007a1200

08001aec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001af4:	2300      	movs	r3, #0
 8001af6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001af8:	4b2a      	ldr	r3, [pc, #168]	; (8001ba4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001afc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d003      	beq.n	8001b0c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001b04:	f7ff f9e8 	bl	8000ed8 <HAL_PWREx_GetVoltageRange>
 8001b08:	6178      	str	r0, [r7, #20]
 8001b0a:	e014      	b.n	8001b36 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b0c:	4b25      	ldr	r3, [pc, #148]	; (8001ba4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b10:	4a24      	ldr	r2, [pc, #144]	; (8001ba4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b16:	6593      	str	r3, [r2, #88]	; 0x58
 8001b18:	4b22      	ldr	r3, [pc, #136]	; (8001ba4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b20:	60fb      	str	r3, [r7, #12]
 8001b22:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001b24:	f7ff f9d8 	bl	8000ed8 <HAL_PWREx_GetVoltageRange>
 8001b28:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001b2a:	4b1e      	ldr	r3, [pc, #120]	; (8001ba4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b2e:	4a1d      	ldr	r2, [pc, #116]	; (8001ba4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b34:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b3c:	d10b      	bne.n	8001b56 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2b80      	cmp	r3, #128	; 0x80
 8001b42:	d919      	bls.n	8001b78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2ba0      	cmp	r3, #160	; 0xa0
 8001b48:	d902      	bls.n	8001b50 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	613b      	str	r3, [r7, #16]
 8001b4e:	e013      	b.n	8001b78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b50:	2301      	movs	r3, #1
 8001b52:	613b      	str	r3, [r7, #16]
 8001b54:	e010      	b.n	8001b78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2b80      	cmp	r3, #128	; 0x80
 8001b5a:	d902      	bls.n	8001b62 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	613b      	str	r3, [r7, #16]
 8001b60:	e00a      	b.n	8001b78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b80      	cmp	r3, #128	; 0x80
 8001b66:	d102      	bne.n	8001b6e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b68:	2302      	movs	r3, #2
 8001b6a:	613b      	str	r3, [r7, #16]
 8001b6c:	e004      	b.n	8001b78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2b70      	cmp	r3, #112	; 0x70
 8001b72:	d101      	bne.n	8001b78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b74:	2301      	movs	r3, #1
 8001b76:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001b78:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f023 0207 	bic.w	r2, r3, #7
 8001b80:	4909      	ldr	r1, [pc, #36]	; (8001ba8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001b88:	4b07      	ldr	r3, [pc, #28]	; (8001ba8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d001      	beq.n	8001b9a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e000      	b.n	8001b9c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001b9a:	2300      	movs	r3, #0
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	40022000 	.word	0x40022000

08001bac <__libc_init_array>:
 8001bac:	b570      	push	{r4, r5, r6, lr}
 8001bae:	4d0d      	ldr	r5, [pc, #52]	; (8001be4 <__libc_init_array+0x38>)
 8001bb0:	4c0d      	ldr	r4, [pc, #52]	; (8001be8 <__libc_init_array+0x3c>)
 8001bb2:	1b64      	subs	r4, r4, r5
 8001bb4:	10a4      	asrs	r4, r4, #2
 8001bb6:	2600      	movs	r6, #0
 8001bb8:	42a6      	cmp	r6, r4
 8001bba:	d109      	bne.n	8001bd0 <__libc_init_array+0x24>
 8001bbc:	4d0b      	ldr	r5, [pc, #44]	; (8001bec <__libc_init_array+0x40>)
 8001bbe:	4c0c      	ldr	r4, [pc, #48]	; (8001bf0 <__libc_init_array+0x44>)
 8001bc0:	f000 f820 	bl	8001c04 <_init>
 8001bc4:	1b64      	subs	r4, r4, r5
 8001bc6:	10a4      	asrs	r4, r4, #2
 8001bc8:	2600      	movs	r6, #0
 8001bca:	42a6      	cmp	r6, r4
 8001bcc:	d105      	bne.n	8001bda <__libc_init_array+0x2e>
 8001bce:	bd70      	pop	{r4, r5, r6, pc}
 8001bd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bd4:	4798      	blx	r3
 8001bd6:	3601      	adds	r6, #1
 8001bd8:	e7ee      	b.n	8001bb8 <__libc_init_array+0xc>
 8001bda:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bde:	4798      	blx	r3
 8001be0:	3601      	adds	r6, #1
 8001be2:	e7f2      	b.n	8001bca <__libc_init_array+0x1e>
 8001be4:	08001ca8 	.word	0x08001ca8
 8001be8:	08001ca8 	.word	0x08001ca8
 8001bec:	08001ca8 	.word	0x08001ca8
 8001bf0:	08001cac 	.word	0x08001cac

08001bf4 <memset>:
 8001bf4:	4402      	add	r2, r0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d100      	bne.n	8001bfe <memset+0xa>
 8001bfc:	4770      	bx	lr
 8001bfe:	f803 1b01 	strb.w	r1, [r3], #1
 8001c02:	e7f9      	b.n	8001bf8 <memset+0x4>

08001c04 <_init>:
 8001c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c06:	bf00      	nop
 8001c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c0a:	bc08      	pop	{r3}
 8001c0c:	469e      	mov	lr, r3
 8001c0e:	4770      	bx	lr

08001c10 <_fini>:
 8001c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c12:	bf00      	nop
 8001c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c16:	bc08      	pop	{r3}
 8001c18:	469e      	mov	lr, r3
 8001c1a:	4770      	bx	lr
