*----------------------------------------------------------------------------------------
*	First Encounter 08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
*	
*
* 	Date & Time:	2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: SYS_TOP
*
*	Liberty Libraries used: 
*	        ../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:       1.08 
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Clock Gates Enable Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile report/power.rpt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:      0.5881      67.59%
Total Switching Power:     0.2623      30.15%
Total Leakage Power:      0.01964      2.257%
Total Power:                 0.87 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4187     0.04515    0.007041      0.4709       54.13 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.1694      0.2171      0.0126      0.3991       45.87 
-----------------------------------------------------------------------------------------
Total                             0.5881      0.2623     0.01964        0.87         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.08     0.5881      0.2623     0.01964        0.87         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
RX_CLK                         0.0005221   0.0007827   0.0001203    0.001425      0.1638 
TX_CLK                         1.629e-05   2.957e-05    0.000129   0.0001749      0.0201 
ALU_CLK                          0.01703     0.01697    0.000191      0.0342       3.931 
scan_clk                           0.149      0.2219    0.003074       0.374       42.99 
UART_CLK                        0.003407    0.002061   0.0006047    0.006072      0.6979 
REF_CLK                          0.08276      0.1125    0.001086      0.1963       22.56 
-----------------------------------------------------------------------------------------
Total                             0.2528      0.3542    0.005205      0.6122       70.37 
-----------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:          REF_CLK_M__L6_I3 (CLKINVX40M): 	   0.01229 
* 		Highest Leakage Power:           RX_CLK_M__L3_I0 (CLKINVX40M): 	 4.304e-05 
* 		Total Cap: 	2.47774e-11 F
* 		Total instances in design:  1953
* 		Total instances in design with no power:     6
*          Total instances in design with no activty:     6
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

