vhdl xil_defaultlib  \
"../../../bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_17d7_psr0_0.vhd" \
"../../../bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_17d7_psr_aclk_0.vhd" \
"../../../bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_17d7_psr_aclk1_0.vhd" \
"../../../bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_17d7_psr_aclk2_0.vhd" \
"../../../bd/axi_vd/ip/axi_vd_proc_sys_reset_0_0/sim/axi_vd_proc_sys_reset_0_0.vhd" \

nosort
