# 七段译码管数值对应表

请使用搜索—替换功能将SEVEN_SEGEMENT_DIGIT替换为需要的变量名。

## case风格

可写入function或直接写入主module。

```verilog
case (NUMBER_IN)
	0: SEVEN_SEGMENT_DIGIT <= 7'b1000000;
	1: SEVEN_SEGMENT_DIGIT <= 7'b1111001;
	2: SEVEN_SEGMENT_DIGIT <= 7'b0100100;
	3: SEVEN_SEGMENT_DIGIT <= 7'b0110000;
	4: SEVEN_SEGMENT_DIGIT <= 7'b0011001;
	5: SEVEN_SEGMENT_DIGIT <= 7'b0010010;
	6: SEVEN_SEGMENT_DIGIT <= 7'b0000011;
	7: SEVEN_SEGMENT_DIGIT <= 7'b1111000;
	8: SEVEN_SEGMENT_DIGIT <= 7'b0000000;
	9: SEVEN_SEGMENT_DIGIT <= 7'b0010000;
	10: SEVEN_SEGMENT_DIGIT <= 7'b0001000; // A
	11: SEVEN_SEGMENT_DIGIT <= 7'b0000011; // B
	12: SEVEN_SEGMENT_DIGIT <= 7'b1000110; // C
	13: SEVEN_SEGMENT_DIGIT <= 7'b0100001; // D
	14: SEVEN_SEGMENT_DIGIT <= 7'b0000110; // E
	15: SEVEN_SEGMENT_DIGIT <= 7'b0001110; // F
	default: SEVEN_SEGMENT_DIGIT <= 7'b1111111; //blank
endcase
```

## reg数组风格

可写入initial为reg数组赋值。

```verilog
initial
begin
	SEVEN_SEGMENT_DIGIT[0] <= 7'b1000000;
	SEVEN_SEGMENT_DIGIT[1] <= 7'b1111001;
	SEVEN_SEGMENT_DIGIT[2] <= 7'b0100100;
	SEVEN_SEGMENT_DIGIT[3] <= 7'b0110000;
	SEVEN_SEGMENT_DIGIT[4] <= 7'b0011001;
	SEVEN_SEGMENT_DIGIT[5] <= 7'b0010010;
	SEVEN_SEGMENT_DIGIT[6] <= 7'b0000011;
	SEVEN_SEGMENT_DIGIT[7] <= 7'b1111000;
	SEVEN_SEGMENT_DIGIT[8] <= 7'b0000000;
	SEVEN_SEGMENT_DIGIT[9] <= 7'b0010000;
	SEVEN_SEGMENT_DIGIT[10] <= 7'b0001000; // A
	SEVEN_SEGMENT_DIGIT[11] <= 7'b0000011; // B
	SEVEN_SEGMENT_DIGIT[12] <= 7'b1000110; // C
	SEVEN_SEGMENT_DIGIT[13] <= 7'b0100001; // D
	SEVEN_SEGMENT_DIGIT[14] <= 7'b0000110; // E
	SEVEN_SEGMENT_DIGIT[15] <= 7'b0001110; // F
end
```

## wire数组风格

可用于module前端为wire数组赋值。
```verilog
	assign SEVEN_SEGMENT_DIGIT[0] = 7'b1000000;
	assign SEVEN_SEGMENT_DIGIT[1] = 7'b1111001;
	assign SEVEN_SEGMENT_DIGIT[2] = 7'b0100100;
	assign SEVEN_SEGMENT_DIGIT[3] = 7'b0110000;
	assign SEVEN_SEGMENT_DIGIT[4] = 7'b0011001;
	assign SEVEN_SEGMENT_DIGIT[5] = 7'b0010010;
	assign SEVEN_SEGMENT_DIGIT[6] = 7'b0000011;
	assign SEVEN_SEGMENT_DIGIT[7] = 7'b1111000;
	assign SEVEN_SEGMENT_DIGIT[8] = 7'b0000000;
	assign SEVEN_SEGMENT_DIGIT[9] = 7'b0010000;
	assign SEVEN_SEGMENT_DIGIT[10] = 7'b0001000; // A
	assign SEVEN_SEGMENT_DIGIT[11] = 7'b0000011; // B
	assign SEVEN_SEGMENT_DIGIT[12] = 7'b1000110; // C
	assign SEVEN_SEGMENT_DIGIT[13] = 7'b0100001; // D
	assign SEVEN_SEGMENT_DIGIT[14] = 7'b0000110; // E
	assign SEVEN_SEGMENT_DIGIT[15] = 7'b0001110; // F
```
