Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,455
design__inferred_latch__count,0
design__instance__count,315686
design__instance__area,2.11758E+6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,66
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,4993
design__max_cap_violation__count__corner:nom_tt_025C_1v80,7
power__internal__total,0.020813873037695885
power__switching__total,0.009715783409774303
power__leakage__total,0.0000017735011397235212
power__total,0.03053142875432968
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.5617766411067415
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6549871941321603
timing__hold__ws__corner:nom_tt_025C_1v80,2.9492755739048286
timing__setup__ws__corner:nom_tt_025C_1v80,4.84226006331158
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,3.042310
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2572
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,4993
design__max_cap_violation__count__corner:nom_ss_100C_1v60,359
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-2.909267575857933
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.9635617021451397
timing__hold__ws__corner:nom_ss_100C_1v60,5.557140238602478
timing__setup__ws__corner:nom_ss_100C_1v60,-4.293127752589901
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-1265.5753283567956
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-4.293127752589901
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,6.224545
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,1068
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.292328
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,606
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,4993
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.4167362128892678
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5229519187929567
timing__hold__ws__corner:nom_ff_n40C_1v95,1.9538518023194558
timing__setup__ws__corner:nom_ff_n40C_1v95,7.0131138437154545
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.989242
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,3699
design__max_fanout_violation__count,4993
design__max_cap_violation__count,486
clock__skew__worst_hold,-2.3866633789261233
clock__skew__worst_setup,0.501755984296561
timing__hold__ws,1.9083122289182242
timing__setup__ws,-4.954774508701318
timing__hold__tns,0.0
timing__setup__tns,-1683.7783981457499
timing__hold__wns,0
timing__setup__wns,-4.954774508701318
timing__hold_vio__count,0
timing__hold_r2r__ws,1.971763
timing__hold_r2r_vio__count,0
timing__setup_vio__count,3229
timing__setup_r2r__ws,-3.891149
timing__setup_r2r_vio__count,1802
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,315685
design__instance__area__stdcell,1.39558E+6
design__instance__count__macros,1
design__instance__area__macros,722000
design__instance__utilization,0.208137
design__instance__utilization__stdcell,0.14765
design__instance__count__class:macro,1
design__instance__count__class:buffer,1
design__instance__count__class:inverter,1161
design__instance__count__class:sequential_cell,6232
design__instance__count__class:multi_input_combinational_cell,59656
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,878386
design__instance__count__class:tap_cell,134534
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5.06716E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,44780
design__instance__count__class:clock_buffer,1673
design__instance__count__class:clock_inverter,814
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,38942
antenna__violating__nets,30
antenna__violating__pins,30
route__antenna_violation__count,30
design__instance__count__class:antenna_cell,66834
antenna_diodes_count,362
route__net,113608
route__net__special,8
route__drc_errors__iter:1,39007
route__wirelength__iter:1,5448364
route__drc_errors__iter:2,16432
route__wirelength__iter:2,5427397
route__drc_errors__iter:3,14433
route__wirelength__iter:3,5422294
route__drc_errors__iter:4,698
route__wirelength__iter:4,5421069
route__drc_errors__iter:5,15
route__wirelength__iter:5,5420915
route__drc_errors__iter:6,0
route__wirelength__iter:6,5420898
route__drc_errors,0
route__wirelength,5420898
route__vias,824317
route__vias__singlecut,824317
route__vias__multicut,0
design__disconnected_pin__count,205
design__critical_disconnected_pin__count,0
route__wirelength__max,2708.7
timing__unannotated_net__count__corner:nom_tt_025C_1v80,1656
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,1656
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,1656
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,18
design__max_fanout_violation__count__corner:min_tt_025C_1v80,4993
design__max_cap_violation__count__corner:min_tt_025C_1v80,2
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.52409877920983
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.6264939855331274
timing__hold__ws__corner:min_tt_025C_1v80,2.975353381223175
timing__setup__ws__corner:min_tt_025C_1v80,5.0595156163419945
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,3.041016
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,1656
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1729
design__max_fanout_violation__count__corner:min_ss_100C_1v60,4993
design__max_cap_violation__count__corner:min_ss_100C_1v60,249
clock__skew__worst_hold__corner:min_ss_100C_1v60,-2.8429206460299143
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.914035983883558
timing__hold__ws__corner:min_ss_100C_1v60,5.373916130863768
timing__setup__ws__corner:min_ss_100C_1v60,-3.539906246103811
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-869.7383823761415
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-3.539906246103811
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,6.220906
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,968
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-2.753321
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,521
timing__unannotated_net__count__corner:min_ss_100C_1v60,1656
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,4993
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.3866633789261233
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.501755984296561
timing__hold__ws__corner:min_ff_n40C_1v95,1.9747115612744872
timing__setup__ws__corner:min_ff_n40C_1v95,7.1546965932472455
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.991483
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,1656
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,166
design__max_fanout_violation__count__corner:max_tt_025C_1v80,4993
design__max_cap_violation__count__corner:max_tt_025C_1v80,23
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.606301470634767
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6865233020831448
timing__hold__ws__corner:max_tt_025C_1v80,2.8870071594954214
timing__setup__ws__corner:max_tt_025C_1v80,4.620021829205728
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,3.049230
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,1656
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3699
design__max_fanout_violation__count__corner:max_ss_100C_1v60,4993
design__max_cap_violation__count__corner:max_ss_100C_1v60,486
clock__skew__worst_hold__corner:max_ss_100C_1v60,-2.983823939051419
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.0158114636969828
timing__hold__ws__corner:max_ss_100C_1v60,5.7177717512403134
timing__setup__ws__corner:max_ss_100C_1v60,-4.954774508701318
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1683.7783981457499
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4.954774508701318
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,6.227674
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1193
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-3.891149
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,675
timing__unannotated_net__count__corner:max_ss_100C_1v60,1656
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,2
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,4993
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.4524418745494576
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5474114649848416
timing__hold__ws__corner:max_ff_n40C_1v95,1.9083122289182242
timing__setup__ws__corner:max_ff_n40C_1v95,6.863452223049585
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.971763
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,1656
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,1656
timing__unannotated_net_filtered__count,0
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
