
*** Running vivado
    with args -log RC5_ENC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RC5_ENC.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source RC5_ENC.tcl -notrace
Command: synth_design -top RC5_ENC -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4800 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 357.695 ; gain = 99.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RC5_ENC' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:26]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/mux.vhd:5' bound to instance 'Mux1' of component 'Mux' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Mux' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/mux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Mux' (1#1) [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/mux.vhd:14]
INFO: [Synth 8-3491] module 'Flipflop' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/flipflop.vhd:5' bound to instance 'Flipflop_uut' of component 'Flipflop' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Flipflop' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/flipflop.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Flipflop' (2#1) [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/flipflop.vhd:14]
INFO: [Synth 8-3491] module 'Instruction_Mem' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/instruction_mem.vhd:10' bound to instance 'Instruction_Mem_uut' of component 'Instruction_Mem' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:185]
INFO: [Synth 8-638] synthesizing module 'Instruction_Mem' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/instruction_mem.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Mem' (3#1) [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/instruction_mem.vhd:17]
INFO: [Synth 8-3491] module 'Adder' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/adder.vhd:6' bound to instance 'Adder1' of component 'Adder' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:190]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/adder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Adder' (4#1) [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/adder.vhd:14]
INFO: [Synth 8-3491] module 'Control_Unit' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/control_unit.vhd:10' bound to instance 'Control_Unit_uut' of component 'Control_Unit' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/control_unit.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (5#1) [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/control_unit.vhd:26]
INFO: [Synth 8-3491] module 'Reg_File' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/reg_file.vhd:8' bound to instance 'Reg_File_uut' of component 'Reg_File' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Reg_File' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/reg_file.vhd:22]
WARNING: [Synth 8-614] signal 'Clr' is read in the process but is not in the sensitivity list [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/reg_file.vhd:27]
WARNING: [Synth 8-614] signal 'Clr' is read in the process but is not in the sensitivity list [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/reg_file.vhd:37]
WARNING: [Synth 8-614] signal 'Clr' is read in the process but is not in the sensitivity list [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/reg_file.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Reg_File' (6#1) [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/reg_file.vhd:22]
INFO: [Synth 8-3491] module 'Sign_Extend' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/sign_extend.vhd:5' bound to instance 'Sign_Extend_uut' of component 'Sign_Extend' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:239]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/sign_extend.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (7#1) [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/sign_extend.vhd:12]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/mux.vhd:5' bound to instance 'Mux2' of component 'Mux' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:246]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/mux.vhd:5' bound to instance 'Mux3' of component 'Mux' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:254]
INFO: [Synth 8-3491] module 'Left_Shift_1' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/left_shift_1.vhd:5' bound to instance 'Left_Shift_1_uut' of component 'Left_Shift_1' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:261]
INFO: [Synth 8-638] synthesizing module 'Left_Shift_1' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/left_shift_1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Left_Shift_1' (8#1) [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/left_shift_1.vhd:12]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/alu.vhd:10' bound to instance 'ALU_uut' of component 'ALU' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:266]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/alu.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/alu.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/alu.vhd:21]
INFO: [Synth 8-3491] module 'Adder' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/adder.vhd:6' bound to instance 'Adder2' of component 'Adder' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:275]
INFO: [Synth 8-3491] module 'Data_Mem_BD' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/data_mem_backdoor.vhd:9' bound to instance 'Data_Mem_BD_uut' of component 'Data_Mem_BD' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:283]
INFO: [Synth 8-638] synthesizing module 'Data_Mem_BD' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/data_mem_backdoor.vhd:21]
WARNING: [Synth 8-614] signal 'data_mem' is read in the process but is not in the sensitivity list [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/data_mem_backdoor.vhd:31]
WARNING: [Synth 8-614] signal 'BD' is read in the process but is not in the sensitivity list [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/data_mem_backdoor.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Data_Mem_BD' (10#1) [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/data_mem_backdoor.vhd:21]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/mux.vhd:5' bound to instance 'Mux4' of component 'Mux' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:293]
INFO: [Synth 8-3491] module 'Left_Shift_1' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/left_shift_1.vhd:5' bound to instance 'Left_Shift_1_jmp' of component 'Left_Shift_1' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:300]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/mux.vhd:5' bound to instance 'Mux5' of component 'Mux' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:307]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:353]
INFO: [Synth 8-256] done synthesizing module 'RC5_ENC' (11#1) [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/RC5_ENC.vhd:26]
WARNING: [Synth 8-3331] design Left_Shift_1 has unconnected port A[31]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[31]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[30]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[29]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[28]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[27]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[26]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[25]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[24]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[23]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[22]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[21]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[20]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[19]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[18]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[17]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[16]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[15]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[14]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[13]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[12]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[11]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[10]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[9]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[8]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[7]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[63]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[62]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[61]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[60]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[59]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[58]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[57]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[56]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[55]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[54]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[53]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[52]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[51]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[50]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[49]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[48]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[31]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[30]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[29]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[28]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[27]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[26]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[25]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[24]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[23]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[22]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[21]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[20]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[19]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[18]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[17]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port BD[16]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[31]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[30]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[29]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[28]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[27]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[26]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[25]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[24]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[23]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[22]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[21]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[20]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[19]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[18]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[17]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[16]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[15]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[14]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[13]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[12]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[11]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[10]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[9]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[8]
WARNING: [Synth 8-3331] design Instruction_Mem has unconnected port A[7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 421.730 ; gain = 163.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 421.730 ; gain = 163.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 421.730 ; gain = 163.801
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "instr_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instr_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/alu.vhd:33]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RC5_ENC'
INFO: [Synth 8-5544] ROM "Clk_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/src/control_unit.vhd:80]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_ready |                              000 |                              000
                   st_rf |                              001 |                              010
                   st_wb |                              010 |                              011
                   st_if |                              011 |                              001
                  iSTATE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RC5_ENC'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 575.883 ; gain = 317.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	               16 Bit    Registers := 128   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  11 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	 129 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 231   
	  12 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 67    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RC5_ENC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Flipflop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Instruction_Mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	 129 Input     16 Bit        Muxes := 2     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Reg_File 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Sign_Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Data_Mem_BD 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 128   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 190   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "O110" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O730" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[31]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[30]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[29]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[28]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[27]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[26]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[25]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[24]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[23]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[22]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[21]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[20]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[19]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[18]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[17]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[16]
WARNING: [Synth 8-3331] design Data_Mem_BD has unconnected port A[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (O_reg[31]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[30]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[29]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[28]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[27]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[26]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[25]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[24]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[23]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[22]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[21]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[20]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[19]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[18]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[17]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[16]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[15]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[14]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[13]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[12]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[11]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[10]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[9]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[8]) is unused and will be removed from module Flipflop.
WARNING: [Synth 8-3332] Sequential element (O_reg[7]) is unused and will be removed from module Flipflop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 767.496 ; gain = 509.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 767.496 ; gain = 509.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 767.496 ; gain = 509.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 767.496 ; gain = 509.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 767.496 ; gain = 509.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 767.496 ; gain = 509.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 767.496 ; gain = 509.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 767.496 ; gain = 509.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 767.496 ; gain = 509.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    19|
|3     |LUT1   |     3|
|4     |LUT2   |   144|
|5     |LUT3   |   271|
|6     |LUT4   |   149|
|7     |LUT5   |  1966|
|8     |LUT6   |  2847|
|9     |MUXF7  |   783|
|10    |MUXF8  |   256|
|11    |FDCE   |  2792|
|12    |FDPE   |   387|
|13    |LDC    |    32|
|14    |LDP    |     4|
|15    |IBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |  9690|
|2     |  Adder1              |Adder           |     2|
|3     |  Adder2              |Adder_0         |     8|
|4     |  Control_Unit_uut    |Control_Unit    |  3114|
|5     |  Data_Mem_BD_uut     |Data_Mem_BD     |  4065|
|6     |  Flipflop_uut        |Flipflop        |   219|
|7     |  Instruction_Mem_uut |Instruction_Mem |     7|
|8     |  Mux3                |Mux             |    32|
|9     |  Mux4                |Mux_1           |    32|
|10    |  Mux5                |Mux_2           |     6|
|11    |  Reg_File_uut        |Reg_File        |  2161|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 767.496 ; gain = 509.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 197 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 767.496 ; gain = 509.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 767.496 ; gain = 509.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LDC => LDCE: 32 instances
  LDP => LDPE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 767.496 ; gain = 522.398
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/shenc/OneDrive - nyu.edu/6463_AHD/proj/RC5_ENC/RC5_ENC.runs/synth_1/RC5_ENC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RC5_ENC_utilization_synth.rpt -pb RC5_ENC_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 767.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 25 20:09:54 2018...
