INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MC6847X/Vivado/6847SubstituteTest.srcs/sources_1/new/ClockSwitch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockSwitch
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MC6847X/Vivado/6847SubstituteTest.srcs/sources_1/new/FormatSwitch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FormatSwitch
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MC6847X/Vivado/6847SubstituteTest.srcs/sources_1/new/FrameTiming.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrameTiming
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MC6847X/Vivado/6847SubstituteTest.srcs/sources_1/new/MC6847X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC6847X
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MC6847X/Vivado/6847SubstituteTest.srcs/sources_1/new/alphaDataMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alphaDataMux
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MC6847X/Vivado/6847SubstituteTest.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MC6847X/Vivado/6847SubstituteTest.srcs/sources_1/new/ext_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MC6847X/Vivado/6847SubstituteTest.srcs/sources_1/new/textModeToPixel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module textModeToPixel
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MC6847X/Vivado/6847SubstituteTest.srcs/sources_1/new/videoDataShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoDataShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MC6847X/Vivado/6847SubstituteTest.srcs/sources_1/new/videoMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoMux
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/MC6847X/Vivado/6847SubstituteTest.srcs/sources_1/new/videoShiftClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoShiftClock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/MC6847X/Vivado/6847SubstituteTest.srcs/sim_1/new/6847XTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC6847XTB
WARNING: [VRFC 10-3248] data object 'RP' is already declared [H:/MC6847X/Vivado/6847SubstituteTest.srcs/sim_1/new/6847XTB.sv:42]
WARNING: [VRFC 10-9364] second declaration of 'RP' is ignored [H:/MC6847X/Vivado/6847SubstituteTest.srcs/sim_1/new/6847XTB.sv:42]
