Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Tue Mar 30 16:33:50 2021
| Host             : me4166-11 running 64-bit major release  (build 9200)
| Command          : report_power -file eggtimer_power_routed.rpt -pb eggtimer_power_summary_routed.pb -rpx eggtimer_power_routed.rpx
| Design           : eggtimer
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.194 |
| Dynamic (W)              | 0.097 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        8 |       --- |             --- |
| Slice Logic    |    <0.001 |      307 |       --- |             --- |
|   LUT as Logic |    <0.001 |       83 |     63400 |            0.13 |
|   Register     |    <0.001 |      142 |    126800 |            0.11 |
|   CARRY4       |    <0.001 |       20 |     15850 |            0.13 |
|   Others       |     0.000 |       32 |       --- |             --- |
| Signals        |    <0.001 |      267 |       --- |             --- |
| MMCM           |     0.086 |        1 |         6 |           16.67 |
| I/O            |     0.010 |       24 |       210 |           11.43 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.194 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.001 |      0.015 |
| Vccaux    |       1.800 |     0.066 |       0.048 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+----------------------------------+-----------------+
| Clock                | Domain                           | Constraint (ns) |
+----------------------+----------------------------------+-----------------+
| CLK100MHZ            | CLK100MHZ                        |            10.0 |
| clk_out1_clk_wiz_0   | clk_5MHz/inst/clk_out1_clk_wiz_0 |           200.0 |
| clk_out1_clk_wiz_0_1 | clk_5MHz/inst/clk_out1_clk_wiz_0 |           200.0 |
| clkfbout_clk_wiz_0   | clk_5MHz/inst/clkfbout_clk_wiz_0 |            50.0 |
| clkfbout_clk_wiz_0_1 | clk_5MHz/inst/clkfbout_clk_wiz_0 |            50.0 |
| sys_clk_pin          | CLK100MHZ                        |            10.0 |
+----------------------+----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| eggtimer                                |     0.097 |
|   bcdm                                  |    <0.001 |
|   clk_05Hz                              |    <0.001 |
|   clk_1Hz                               |    <0.001 |
|   clk_500Hz                             |    <0.001 |
|   clk_5MHz                              |     0.086 |
|     inst                                |     0.086 |
|   cnt_down                              |    <0.001 |
|     minutes_counter                     |    <0.001 |
|     seconds_counter                     |    <0.001 |
|   dbm                                   |    <0.001 |
|     db_counter                          |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_baseblox.i_baseblox_counter |    <0.001 |
|             the_addsub                  |    <0.001 |
|               no_pipelining.the_addsub  |    <0.001 |
|                 i_lut6.i_lut6_addsub    |    <0.001 |
|                   i_q.i_simple.qreg     |    <0.001 |
|   dbs                                   |    <0.001 |
|     db_counter                          |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_baseblox.i_baseblox_counter |    <0.001 |
|             the_addsub                  |    <0.001 |
|               no_pipelining.the_addsub  |    <0.001 |
|                 i_lut6.i_lut6_addsub    |    <0.001 |
|                   i_q.i_simple.qreg     |    <0.001 |
|   increment                             |    <0.001 |
+-----------------------------------------+-----------+


