# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SD_r.srcs/sources_1/new/sd_init.v" \
"../../../../SD_r.srcs/sources_1/new/sd_model.v" \
"../../../../SD_r.srcs/sources_1/new/sd_read16.v" \
"../../../../SD_r.srcs/sim_1/new/test_sd.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
