Drill report for helios-panel.kicad_pcb
Created on Tue Oct 10 20:55:34 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'helios-panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.200mm  0.0079"  (1110 holes)
    T2  0.300mm  0.0118"  (70 holes)
    T3  0.600mm  0.0236"  (40 holes)  (with 40 slots)
    T4  1.000mm  0.0394"  (340 holes)
    T5  1.300mm  0.0512"  (310 holes)

    Total plated holes count 1870


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T6  0.400mm  0.0157"  (308 holes)
    T7  2.000mm  0.0787"  (3 holes)

    Total unplated holes count 311
