Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tbench_top_behav xil_defaultlib.tbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'output_x' [C:/Users/woute/OneDrive/Documenten/TEST/Project/src/device/top_chip.sv:103]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'output_y' [C:/Users/woute/OneDrive/Documenten/TEST/Project/src/device/top_chip.sv:104]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'output_ch' [C:/Users/woute/OneDrive/Documenten/TEST/Project/src/device/top_chip.sv:105]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
