// Seed: 1225299141
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1, posedge id_1);
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4,
    output wand id_5,
    output tri1 id_6
);
  supply0 id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  ;
  assign id_17 = -1;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_17
  );
endmodule
