Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date             : Tue Feb 23 12:27:07 2016
| Host             : edcn103-pc running 64-bit Ubuntu 14.04.3 LTS
| Command          : 
| Design           : Test
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.873  |
| Dynamic (W)              | 0.621  |
| Device Static (W)        | 0.253  |
| Effective TJA (C/W)      | 1.1    |
| Max Ambient (C)          | 84.0   |
| Junction Temperature (C) | 26.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.000 |        3 |       --- |             --- |
| Slice Logic    |     0.155 |    37332 |       --- |             --- |
|   LUT as Logic |     0.141 |     9352 |    303600 |            3.08 |
|   Register     |     0.013 |    18440 |    607200 |            3.04 |
|   Others       |     0.000 |      899 |       --- |             --- |
| Signals        |     0.186 |    21169 |       --- |             --- |
| Block RAM      |     0.278 |      128 |      1030 |           12.43 |
| DSPs           |     0.002 |       32 |      2800 |            1.14 |
| Static Power   |     0.253 |          |           |                 |
| Total          |     0.873 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.741 |       0.600 |      0.141 |
| Vccaux    |       1.800 |     0.038 |       0.000 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.028 |       0.021 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| Clk   | clk    |             5.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| Test                                  |     0.621 |
|   DSP[0].your_instance_name_1         |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[10].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[11].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[12].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[13].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[14].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[15].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[16].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[17].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[18].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[19].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[1].your_instance_name_1         |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[20].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[21].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[22].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[23].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[24].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[25].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[26].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[27].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[28].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[29].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[2].your_instance_name_1         |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[30].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[31].your_instance_name_1        |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[3].your_instance_name_1         |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[4].your_instance_name_1         |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[5].your_instance_name_1         |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[6].your_instance_name_1         |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[7].your_instance_name_1         |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[8].your_instance_name_1         |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   DSP[9].your_instance_name_1         |    <0.001 |
|     U0                                |    <0.001 |
|       i_synth                         |    <0.001 |
|         i_synth_option.i_synth_model  |    <0.001 |
|           i_carryin4                  |     0.000 |
|           i_op4                       |     0.000 |
|           opt_7series.i_uniwrap       |    <0.001 |
|   your_instance_name                  |     0.382 |
|     U0                                |     0.382 |
|       inst_blk_mem_gen                |     0.382 |
|         gnativebmg.native_blk_mem_gen |     0.382 |
|           valid.cstr                  |     0.382 |
|             bindec_a.bindec_inst_a    |    <0.001 |
|             bindec_b.bindec_inst_b    |    <0.001 |
|             has_mux_a.A               |     0.003 |
|             has_mux_b.B               |     0.091 |
|             ramloop[0].ram.r          |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[100].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[101].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[102].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[103].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[104].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[105].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[106].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[107].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[108].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[109].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[10].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[110].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[111].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[112].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[113].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[114].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[115].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[116].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[117].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[118].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[119].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[11].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[120].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[121].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[122].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[123].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[124].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[125].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[126].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[127].ram.r        |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[12].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[13].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[14].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[15].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[16].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[17].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[18].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[19].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[1].ram.r          |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[20].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[21].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[22].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[23].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[24].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[25].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[26].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[27].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[28].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[29].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[2].ram.r          |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[30].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[31].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[32].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[33].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[34].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[35].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[36].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[37].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[38].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[39].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[3].ram.r          |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[40].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[41].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[42].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[43].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[44].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[45].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[46].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[47].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[48].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[49].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[4].ram.r          |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[50].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[51].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[52].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[53].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[54].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[55].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[56].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[57].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[58].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[59].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[5].ram.r          |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[60].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[61].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[62].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[63].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[64].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[65].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[66].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[67].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[68].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[69].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[6].ram.r          |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[70].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[71].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[72].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[73].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[74].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[75].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[76].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[77].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[78].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[79].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[7].ram.r          |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[80].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[81].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[82].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[83].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[84].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[85].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[86].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[87].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[88].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[89].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[8].ram.r          |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[90].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[91].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[92].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[93].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[94].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[95].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[96].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[97].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[98].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[99].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[9].ram.r          |     0.002 |
|               prim_noinit.ram         |     0.002 |
+---------------------------------------+-----------+


