

================================================================
== Vivado HLS Report for 'svm_top'
================================================================
* Date:           Thu Jul 15 21:46:20 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mult_svms
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.427|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  175969|  175969|  175970|  175970| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +---------+-------+--------+--------+--------+--------+---------+
        |         |       |     Latency     |     Interval    | Pipeline|
        | Instance| Module|   min  |   max  |   min  |   max  |   Type  |
        +---------+-------+--------+--------+--------+--------+---------+
        |svm5_U0  |svm5   |  175969|  175969|  175969|  175969|   none  |
        |svm6_U0  |svm6   |  175969|  175969|  175969|  175969|   none  |
        |svm_U0   |svm    |  175969|  175969|  175969|  175969|   none  |
        +---------+-------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     48|
|FIFO             |        -|      -|       -|      -|
|Instance         |      228|    162|   14970|  24258|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|       9|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      228|    162|   14979|  24360|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       81|     73|      14|     45|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------+-------+---------+-------+------+------+
    | Instance| Module| BRAM_18K| DSP48E|  FF  |  LUT |
    +---------+-------+---------+-------+------+------+
    |svm_U0   |svm    |       76|     54|  4990|  8086|
    |svm5_U0  |svm5   |       76|     54|  4990|  8086|
    |svm6_U0  |svm6   |       76|     54|  4990|  8086|
    +---------+-------+---------+-------+------+------+
    |Total    |       |      228|    162| 14970| 24258|
    +---------+-------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |svm5_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |svm6_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |svm_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |ap_idle                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done              |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready             |    and   |      0|  0|   2|           1|           1|
    |svm5_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |svm6_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |svm_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_svm5_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_svm6_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_svm_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  48|          15|          12|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_svm5_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_svm6_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_svm_U0_ap_ready   |   9|          2|    1|          2|
    |svm5_U0_ap_ready_count        |   9|          2|    2|          4|
    |svm6_U0_ap_ready_count        |   9|          2|    2|          4|
    |svm_U0_ap_ready_count         |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  54|         12|    9|         18|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_sync_reg_svm5_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_svm6_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_svm_U0_ap_ready   |  1|   0|    1|          0|
    |svm5_U0_ap_ready_count        |  2|   0|    2|          0|
    |svm6_U0_ap_ready_count        |  2|   0|    2|          0|
    |svm_U0_ap_ready_count         |  2|   0|    2|          0|
    +------------------------------+---+----+-----+-----------+
    |Total                         |  9|   0|    9|          0|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|class_hw0         | out |   16|   ap_vld   |   class_hw0  |    pointer   |
|class_hw0_ap_vld  | out |    1|   ap_vld   |   class_hw0  |    pointer   |
|class_hw1         | out |   16|   ap_vld   |   class_hw1  |    pointer   |
|class_hw1_ap_vld  | out |    1|   ap_vld   |   class_hw1  |    pointer   |
|class_hw2         | out |   16|   ap_vld   |   class_hw2  |    pointer   |
|class_hw2_ap_vld  | out |    1|   ap_vld   |   class_hw2  |    pointer   |
|x0_0_address0     | out |    1|  ap_memory |     x0_0     |     array    |
|x0_0_ce0          | out |    1|  ap_memory |     x0_0     |     array    |
|x0_0_d0           | out |   32|  ap_memory |     x0_0     |     array    |
|x0_0_q0           |  in |   32|  ap_memory |     x0_0     |     array    |
|x0_0_we0          | out |    1|  ap_memory |     x0_0     |     array    |
|x0_0_address1     | out |    1|  ap_memory |     x0_0     |     array    |
|x0_0_ce1          | out |    1|  ap_memory |     x0_0     |     array    |
|x0_0_d1           | out |   32|  ap_memory |     x0_0     |     array    |
|x0_0_q1           |  in |   32|  ap_memory |     x0_0     |     array    |
|x0_0_we1          | out |    1|  ap_memory |     x0_0     |     array    |
|x0_1_address0     | out |    1|  ap_memory |     x0_1     |     array    |
|x0_1_ce0          | out |    1|  ap_memory |     x0_1     |     array    |
|x0_1_d0           | out |   32|  ap_memory |     x0_1     |     array    |
|x0_1_q0           |  in |   32|  ap_memory |     x0_1     |     array    |
|x0_1_we0          | out |    1|  ap_memory |     x0_1     |     array    |
|x0_1_address1     | out |    1|  ap_memory |     x0_1     |     array    |
|x0_1_ce1          | out |    1|  ap_memory |     x0_1     |     array    |
|x0_1_d1           | out |   32|  ap_memory |     x0_1     |     array    |
|x0_1_q1           |  in |   32|  ap_memory |     x0_1     |     array    |
|x0_1_we1          | out |    1|  ap_memory |     x0_1     |     array    |
|x0_2_address0     | out |    1|  ap_memory |     x0_2     |     array    |
|x0_2_ce0          | out |    1|  ap_memory |     x0_2     |     array    |
|x0_2_d0           | out |   32|  ap_memory |     x0_2     |     array    |
|x0_2_q0           |  in |   32|  ap_memory |     x0_2     |     array    |
|x0_2_we0          | out |    1|  ap_memory |     x0_2     |     array    |
|x0_2_address1     | out |    1|  ap_memory |     x0_2     |     array    |
|x0_2_ce1          | out |    1|  ap_memory |     x0_2     |     array    |
|x0_2_d1           | out |   32|  ap_memory |     x0_2     |     array    |
|x0_2_q1           |  in |   32|  ap_memory |     x0_2     |     array    |
|x0_2_we1          | out |    1|  ap_memory |     x0_2     |     array    |
|x0_3_address0     | out |    1|  ap_memory |     x0_3     |     array    |
|x0_3_ce0          | out |    1|  ap_memory |     x0_3     |     array    |
|x0_3_d0           | out |   32|  ap_memory |     x0_3     |     array    |
|x0_3_q0           |  in |   32|  ap_memory |     x0_3     |     array    |
|x0_3_we0          | out |    1|  ap_memory |     x0_3     |     array    |
|x0_3_address1     | out |    1|  ap_memory |     x0_3     |     array    |
|x0_3_ce1          | out |    1|  ap_memory |     x0_3     |     array    |
|x0_3_d1           | out |   32|  ap_memory |     x0_3     |     array    |
|x0_3_q1           |  in |   32|  ap_memory |     x0_3     |     array    |
|x0_3_we1          | out |    1|  ap_memory |     x0_3     |     array    |
|x0_4_address0     | out |    1|  ap_memory |     x0_4     |     array    |
|x0_4_ce0          | out |    1|  ap_memory |     x0_4     |     array    |
|x0_4_d0           | out |   32|  ap_memory |     x0_4     |     array    |
|x0_4_q0           |  in |   32|  ap_memory |     x0_4     |     array    |
|x0_4_we0          | out |    1|  ap_memory |     x0_4     |     array    |
|x0_4_address1     | out |    1|  ap_memory |     x0_4     |     array    |
|x0_4_ce1          | out |    1|  ap_memory |     x0_4     |     array    |
|x0_4_d1           | out |   32|  ap_memory |     x0_4     |     array    |
|x0_4_q1           |  in |   32|  ap_memory |     x0_4     |     array    |
|x0_4_we1          | out |    1|  ap_memory |     x0_4     |     array    |
|x0_5_address0     | out |    1|  ap_memory |     x0_5     |     array    |
|x0_5_ce0          | out |    1|  ap_memory |     x0_5     |     array    |
|x0_5_d0           | out |   32|  ap_memory |     x0_5     |     array    |
|x0_5_q0           |  in |   32|  ap_memory |     x0_5     |     array    |
|x0_5_we0          | out |    1|  ap_memory |     x0_5     |     array    |
|x0_5_address1     | out |    1|  ap_memory |     x0_5     |     array    |
|x0_5_ce1          | out |    1|  ap_memory |     x0_5     |     array    |
|x0_5_d1           | out |   32|  ap_memory |     x0_5     |     array    |
|x0_5_q1           |  in |   32|  ap_memory |     x0_5     |     array    |
|x0_5_we1          | out |    1|  ap_memory |     x0_5     |     array    |
|x0_6_address0     | out |    1|  ap_memory |     x0_6     |     array    |
|x0_6_ce0          | out |    1|  ap_memory |     x0_6     |     array    |
|x0_6_d0           | out |   32|  ap_memory |     x0_6     |     array    |
|x0_6_q0           |  in |   32|  ap_memory |     x0_6     |     array    |
|x0_6_we0          | out |    1|  ap_memory |     x0_6     |     array    |
|x0_6_address1     | out |    1|  ap_memory |     x0_6     |     array    |
|x0_6_ce1          | out |    1|  ap_memory |     x0_6     |     array    |
|x0_6_d1           | out |   32|  ap_memory |     x0_6     |     array    |
|x0_6_q1           |  in |   32|  ap_memory |     x0_6     |     array    |
|x0_6_we1          | out |    1|  ap_memory |     x0_6     |     array    |
|x0_7_address0     | out |    1|  ap_memory |     x0_7     |     array    |
|x0_7_ce0          | out |    1|  ap_memory |     x0_7     |     array    |
|x0_7_d0           | out |   32|  ap_memory |     x0_7     |     array    |
|x0_7_q0           |  in |   32|  ap_memory |     x0_7     |     array    |
|x0_7_we0          | out |    1|  ap_memory |     x0_7     |     array    |
|x0_7_address1     | out |    1|  ap_memory |     x0_7     |     array    |
|x0_7_ce1          | out |    1|  ap_memory |     x0_7     |     array    |
|x0_7_d1           | out |   32|  ap_memory |     x0_7     |     array    |
|x0_7_q1           |  in |   32|  ap_memory |     x0_7     |     array    |
|x0_7_we1          | out |    1|  ap_memory |     x0_7     |     array    |
|x0_8_address0     | out |    1|  ap_memory |     x0_8     |     array    |
|x0_8_ce0          | out |    1|  ap_memory |     x0_8     |     array    |
|x0_8_d0           | out |   32|  ap_memory |     x0_8     |     array    |
|x0_8_q0           |  in |   32|  ap_memory |     x0_8     |     array    |
|x0_8_we0          | out |    1|  ap_memory |     x0_8     |     array    |
|x0_8_address1     | out |    1|  ap_memory |     x0_8     |     array    |
|x0_8_ce1          | out |    1|  ap_memory |     x0_8     |     array    |
|x0_8_d1           | out |   32|  ap_memory |     x0_8     |     array    |
|x0_8_q1           |  in |   32|  ap_memory |     x0_8     |     array    |
|x0_8_we1          | out |    1|  ap_memory |     x0_8     |     array    |
|x1_0_address0     | out |    1|  ap_memory |     x1_0     |     array    |
|x1_0_ce0          | out |    1|  ap_memory |     x1_0     |     array    |
|x1_0_d0           | out |   32|  ap_memory |     x1_0     |     array    |
|x1_0_q0           |  in |   32|  ap_memory |     x1_0     |     array    |
|x1_0_we0          | out |    1|  ap_memory |     x1_0     |     array    |
|x1_0_address1     | out |    1|  ap_memory |     x1_0     |     array    |
|x1_0_ce1          | out |    1|  ap_memory |     x1_0     |     array    |
|x1_0_d1           | out |   32|  ap_memory |     x1_0     |     array    |
|x1_0_q1           |  in |   32|  ap_memory |     x1_0     |     array    |
|x1_0_we1          | out |    1|  ap_memory |     x1_0     |     array    |
|x1_1_address0     | out |    1|  ap_memory |     x1_1     |     array    |
|x1_1_ce0          | out |    1|  ap_memory |     x1_1     |     array    |
|x1_1_d0           | out |   32|  ap_memory |     x1_1     |     array    |
|x1_1_q0           |  in |   32|  ap_memory |     x1_1     |     array    |
|x1_1_we0          | out |    1|  ap_memory |     x1_1     |     array    |
|x1_1_address1     | out |    1|  ap_memory |     x1_1     |     array    |
|x1_1_ce1          | out |    1|  ap_memory |     x1_1     |     array    |
|x1_1_d1           | out |   32|  ap_memory |     x1_1     |     array    |
|x1_1_q1           |  in |   32|  ap_memory |     x1_1     |     array    |
|x1_1_we1          | out |    1|  ap_memory |     x1_1     |     array    |
|x1_2_address0     | out |    1|  ap_memory |     x1_2     |     array    |
|x1_2_ce0          | out |    1|  ap_memory |     x1_2     |     array    |
|x1_2_d0           | out |   32|  ap_memory |     x1_2     |     array    |
|x1_2_q0           |  in |   32|  ap_memory |     x1_2     |     array    |
|x1_2_we0          | out |    1|  ap_memory |     x1_2     |     array    |
|x1_2_address1     | out |    1|  ap_memory |     x1_2     |     array    |
|x1_2_ce1          | out |    1|  ap_memory |     x1_2     |     array    |
|x1_2_d1           | out |   32|  ap_memory |     x1_2     |     array    |
|x1_2_q1           |  in |   32|  ap_memory |     x1_2     |     array    |
|x1_2_we1          | out |    1|  ap_memory |     x1_2     |     array    |
|x1_3_address0     | out |    1|  ap_memory |     x1_3     |     array    |
|x1_3_ce0          | out |    1|  ap_memory |     x1_3     |     array    |
|x1_3_d0           | out |   32|  ap_memory |     x1_3     |     array    |
|x1_3_q0           |  in |   32|  ap_memory |     x1_3     |     array    |
|x1_3_we0          | out |    1|  ap_memory |     x1_3     |     array    |
|x1_3_address1     | out |    1|  ap_memory |     x1_3     |     array    |
|x1_3_ce1          | out |    1|  ap_memory |     x1_3     |     array    |
|x1_3_d1           | out |   32|  ap_memory |     x1_3     |     array    |
|x1_3_q1           |  in |   32|  ap_memory |     x1_3     |     array    |
|x1_3_we1          | out |    1|  ap_memory |     x1_3     |     array    |
|x1_4_address0     | out |    1|  ap_memory |     x1_4     |     array    |
|x1_4_ce0          | out |    1|  ap_memory |     x1_4     |     array    |
|x1_4_d0           | out |   32|  ap_memory |     x1_4     |     array    |
|x1_4_q0           |  in |   32|  ap_memory |     x1_4     |     array    |
|x1_4_we0          | out |    1|  ap_memory |     x1_4     |     array    |
|x1_4_address1     | out |    1|  ap_memory |     x1_4     |     array    |
|x1_4_ce1          | out |    1|  ap_memory |     x1_4     |     array    |
|x1_4_d1           | out |   32|  ap_memory |     x1_4     |     array    |
|x1_4_q1           |  in |   32|  ap_memory |     x1_4     |     array    |
|x1_4_we1          | out |    1|  ap_memory |     x1_4     |     array    |
|x1_5_address0     | out |    1|  ap_memory |     x1_5     |     array    |
|x1_5_ce0          | out |    1|  ap_memory |     x1_5     |     array    |
|x1_5_d0           | out |   32|  ap_memory |     x1_5     |     array    |
|x1_5_q0           |  in |   32|  ap_memory |     x1_5     |     array    |
|x1_5_we0          | out |    1|  ap_memory |     x1_5     |     array    |
|x1_5_address1     | out |    1|  ap_memory |     x1_5     |     array    |
|x1_5_ce1          | out |    1|  ap_memory |     x1_5     |     array    |
|x1_5_d1           | out |   32|  ap_memory |     x1_5     |     array    |
|x1_5_q1           |  in |   32|  ap_memory |     x1_5     |     array    |
|x1_5_we1          | out |    1|  ap_memory |     x1_5     |     array    |
|x1_6_address0     | out |    1|  ap_memory |     x1_6     |     array    |
|x1_6_ce0          | out |    1|  ap_memory |     x1_6     |     array    |
|x1_6_d0           | out |   32|  ap_memory |     x1_6     |     array    |
|x1_6_q0           |  in |   32|  ap_memory |     x1_6     |     array    |
|x1_6_we0          | out |    1|  ap_memory |     x1_6     |     array    |
|x1_6_address1     | out |    1|  ap_memory |     x1_6     |     array    |
|x1_6_ce1          | out |    1|  ap_memory |     x1_6     |     array    |
|x1_6_d1           | out |   32|  ap_memory |     x1_6     |     array    |
|x1_6_q1           |  in |   32|  ap_memory |     x1_6     |     array    |
|x1_6_we1          | out |    1|  ap_memory |     x1_6     |     array    |
|x1_7_address0     | out |    1|  ap_memory |     x1_7     |     array    |
|x1_7_ce0          | out |    1|  ap_memory |     x1_7     |     array    |
|x1_7_d0           | out |   32|  ap_memory |     x1_7     |     array    |
|x1_7_q0           |  in |   32|  ap_memory |     x1_7     |     array    |
|x1_7_we0          | out |    1|  ap_memory |     x1_7     |     array    |
|x1_7_address1     | out |    1|  ap_memory |     x1_7     |     array    |
|x1_7_ce1          | out |    1|  ap_memory |     x1_7     |     array    |
|x1_7_d1           | out |   32|  ap_memory |     x1_7     |     array    |
|x1_7_q1           |  in |   32|  ap_memory |     x1_7     |     array    |
|x1_7_we1          | out |    1|  ap_memory |     x1_7     |     array    |
|x1_8_address0     | out |    1|  ap_memory |     x1_8     |     array    |
|x1_8_ce0          | out |    1|  ap_memory |     x1_8     |     array    |
|x1_8_d0           | out |   32|  ap_memory |     x1_8     |     array    |
|x1_8_q0           |  in |   32|  ap_memory |     x1_8     |     array    |
|x1_8_we0          | out |    1|  ap_memory |     x1_8     |     array    |
|x1_8_address1     | out |    1|  ap_memory |     x1_8     |     array    |
|x1_8_ce1          | out |    1|  ap_memory |     x1_8     |     array    |
|x1_8_d1           | out |   32|  ap_memory |     x1_8     |     array    |
|x1_8_q1           |  in |   32|  ap_memory |     x1_8     |     array    |
|x1_8_we1          | out |    1|  ap_memory |     x1_8     |     array    |
|x2_0_address0     | out |    1|  ap_memory |     x2_0     |     array    |
|x2_0_ce0          | out |    1|  ap_memory |     x2_0     |     array    |
|x2_0_d0           | out |   32|  ap_memory |     x2_0     |     array    |
|x2_0_q0           |  in |   32|  ap_memory |     x2_0     |     array    |
|x2_0_we0          | out |    1|  ap_memory |     x2_0     |     array    |
|x2_0_address1     | out |    1|  ap_memory |     x2_0     |     array    |
|x2_0_ce1          | out |    1|  ap_memory |     x2_0     |     array    |
|x2_0_d1           | out |   32|  ap_memory |     x2_0     |     array    |
|x2_0_q1           |  in |   32|  ap_memory |     x2_0     |     array    |
|x2_0_we1          | out |    1|  ap_memory |     x2_0     |     array    |
|x2_1_address0     | out |    1|  ap_memory |     x2_1     |     array    |
|x2_1_ce0          | out |    1|  ap_memory |     x2_1     |     array    |
|x2_1_d0           | out |   32|  ap_memory |     x2_1     |     array    |
|x2_1_q0           |  in |   32|  ap_memory |     x2_1     |     array    |
|x2_1_we0          | out |    1|  ap_memory |     x2_1     |     array    |
|x2_1_address1     | out |    1|  ap_memory |     x2_1     |     array    |
|x2_1_ce1          | out |    1|  ap_memory |     x2_1     |     array    |
|x2_1_d1           | out |   32|  ap_memory |     x2_1     |     array    |
|x2_1_q1           |  in |   32|  ap_memory |     x2_1     |     array    |
|x2_1_we1          | out |    1|  ap_memory |     x2_1     |     array    |
|x2_2_address0     | out |    1|  ap_memory |     x2_2     |     array    |
|x2_2_ce0          | out |    1|  ap_memory |     x2_2     |     array    |
|x2_2_d0           | out |   32|  ap_memory |     x2_2     |     array    |
|x2_2_q0           |  in |   32|  ap_memory |     x2_2     |     array    |
|x2_2_we0          | out |    1|  ap_memory |     x2_2     |     array    |
|x2_2_address1     | out |    1|  ap_memory |     x2_2     |     array    |
|x2_2_ce1          | out |    1|  ap_memory |     x2_2     |     array    |
|x2_2_d1           | out |   32|  ap_memory |     x2_2     |     array    |
|x2_2_q1           |  in |   32|  ap_memory |     x2_2     |     array    |
|x2_2_we1          | out |    1|  ap_memory |     x2_2     |     array    |
|x2_3_address0     | out |    1|  ap_memory |     x2_3     |     array    |
|x2_3_ce0          | out |    1|  ap_memory |     x2_3     |     array    |
|x2_3_d0           | out |   32|  ap_memory |     x2_3     |     array    |
|x2_3_q0           |  in |   32|  ap_memory |     x2_3     |     array    |
|x2_3_we0          | out |    1|  ap_memory |     x2_3     |     array    |
|x2_3_address1     | out |    1|  ap_memory |     x2_3     |     array    |
|x2_3_ce1          | out |    1|  ap_memory |     x2_3     |     array    |
|x2_3_d1           | out |   32|  ap_memory |     x2_3     |     array    |
|x2_3_q1           |  in |   32|  ap_memory |     x2_3     |     array    |
|x2_3_we1          | out |    1|  ap_memory |     x2_3     |     array    |
|x2_4_address0     | out |    1|  ap_memory |     x2_4     |     array    |
|x2_4_ce0          | out |    1|  ap_memory |     x2_4     |     array    |
|x2_4_d0           | out |   32|  ap_memory |     x2_4     |     array    |
|x2_4_q0           |  in |   32|  ap_memory |     x2_4     |     array    |
|x2_4_we0          | out |    1|  ap_memory |     x2_4     |     array    |
|x2_4_address1     | out |    1|  ap_memory |     x2_4     |     array    |
|x2_4_ce1          | out |    1|  ap_memory |     x2_4     |     array    |
|x2_4_d1           | out |   32|  ap_memory |     x2_4     |     array    |
|x2_4_q1           |  in |   32|  ap_memory |     x2_4     |     array    |
|x2_4_we1          | out |    1|  ap_memory |     x2_4     |     array    |
|x2_5_address0     | out |    1|  ap_memory |     x2_5     |     array    |
|x2_5_ce0          | out |    1|  ap_memory |     x2_5     |     array    |
|x2_5_d0           | out |   32|  ap_memory |     x2_5     |     array    |
|x2_5_q0           |  in |   32|  ap_memory |     x2_5     |     array    |
|x2_5_we0          | out |    1|  ap_memory |     x2_5     |     array    |
|x2_5_address1     | out |    1|  ap_memory |     x2_5     |     array    |
|x2_5_ce1          | out |    1|  ap_memory |     x2_5     |     array    |
|x2_5_d1           | out |   32|  ap_memory |     x2_5     |     array    |
|x2_5_q1           |  in |   32|  ap_memory |     x2_5     |     array    |
|x2_5_we1          | out |    1|  ap_memory |     x2_5     |     array    |
|x2_6_address0     | out |    1|  ap_memory |     x2_6     |     array    |
|x2_6_ce0          | out |    1|  ap_memory |     x2_6     |     array    |
|x2_6_d0           | out |   32|  ap_memory |     x2_6     |     array    |
|x2_6_q0           |  in |   32|  ap_memory |     x2_6     |     array    |
|x2_6_we0          | out |    1|  ap_memory |     x2_6     |     array    |
|x2_6_address1     | out |    1|  ap_memory |     x2_6     |     array    |
|x2_6_ce1          | out |    1|  ap_memory |     x2_6     |     array    |
|x2_6_d1           | out |   32|  ap_memory |     x2_6     |     array    |
|x2_6_q1           |  in |   32|  ap_memory |     x2_6     |     array    |
|x2_6_we1          | out |    1|  ap_memory |     x2_6     |     array    |
|x2_7_address0     | out |    1|  ap_memory |     x2_7     |     array    |
|x2_7_ce0          | out |    1|  ap_memory |     x2_7     |     array    |
|x2_7_d0           | out |   32|  ap_memory |     x2_7     |     array    |
|x2_7_q0           |  in |   32|  ap_memory |     x2_7     |     array    |
|x2_7_we0          | out |    1|  ap_memory |     x2_7     |     array    |
|x2_7_address1     | out |    1|  ap_memory |     x2_7     |     array    |
|x2_7_ce1          | out |    1|  ap_memory |     x2_7     |     array    |
|x2_7_d1           | out |   32|  ap_memory |     x2_7     |     array    |
|x2_7_q1           |  in |   32|  ap_memory |     x2_7     |     array    |
|x2_7_we1          | out |    1|  ap_memory |     x2_7     |     array    |
|x2_8_address0     | out |    1|  ap_memory |     x2_8     |     array    |
|x2_8_ce0          | out |    1|  ap_memory |     x2_8     |     array    |
|x2_8_d0           | out |   32|  ap_memory |     x2_8     |     array    |
|x2_8_q0           |  in |   32|  ap_memory |     x2_8     |     array    |
|x2_8_we0          | out |    1|  ap_memory |     x2_8     |     array    |
|x2_8_address1     | out |    1|  ap_memory |     x2_8     |     array    |
|x2_8_ce1          | out |    1|  ap_memory |     x2_8     |     array    |
|x2_8_d1           | out |   32|  ap_memory |     x2_8     |     array    |
|x2_8_q1           |  in |   32|  ap_memory |     x2_8     |     array    |
|x2_8_we1          | out |    1|  ap_memory |     x2_8     |     array    |
|ap_clk            |  in |    1| ap_ctrl_hs |    svm_top   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    svm_top   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    svm_top   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    svm_top   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    svm_top   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    svm_top   | return value |
+------------------+-----+-----+------------+--------------+--------------+

