#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: icfo_16_opt_compute_units.h
#include "icfo_16_opt_compute_units.h"

struct f00_f00_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-48, 1968], [-4, 1082]}
	// Capacity: 258
	// # of read delays: 5
  // 0, 1, 128, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 127> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_257() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-47, 1953], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-38, 1962], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-37, 1963], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-36, 1964], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-35, 1965], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-34, 1966], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-49, 1967], [-3, 1083]}
	// Capacity: 258
	// # of read delays: 5
  // 0, 1, 129, 130, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 126> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
		return f6;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_257() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-46, 1954], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-45, 1955], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-44, 1956], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-43, 1957], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-42, 1958], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-41, 1959], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-40, 1960], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-39, 1961], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_cache {
  // # of banks: 16
  f00_f00_update_0_write0_merged_banks_5_cache f00_f00_update_0_write0_merged_banks_5;
  f00_f00_update_0_write1_merged_banks_5_cache f00_f00_update_0_write1_merged_banks_5;
  f00_f00_update_0_write10_merged_banks_5_cache f00_f00_update_0_write10_merged_banks_5;
  f00_f00_update_0_write11_merged_banks_5_cache f00_f00_update_0_write11_merged_banks_5;
  f00_f00_update_0_write12_merged_banks_5_cache f00_f00_update_0_write12_merged_banks_5;
  f00_f00_update_0_write13_merged_banks_5_cache f00_f00_update_0_write13_merged_banks_5;
  f00_f00_update_0_write14_merged_banks_5_cache f00_f00_update_0_write14_merged_banks_5;
  f00_f00_update_0_write15_merged_banks_5_cache f00_f00_update_0_write15_merged_banks_5;
  f00_f00_update_0_write2_merged_banks_5_cache f00_f00_update_0_write2_merged_banks_5;
  f00_f00_update_0_write3_merged_banks_5_cache f00_f00_update_0_write3_merged_banks_5;
  f00_f00_update_0_write4_merged_banks_5_cache f00_f00_update_0_write4_merged_banks_5;
  f00_f00_update_0_write5_merged_banks_5_cache f00_f00_update_0_write5_merged_banks_5;
  f00_f00_update_0_write6_merged_banks_5_cache f00_f00_update_0_write6_merged_banks_5;
  f00_f00_update_0_write7_merged_banks_5_cache f00_f00_update_0_write7_merged_banks_5;
  f00_f00_update_0_write8_merged_banks_5_cache f00_f00_update_0_write8_merged_banks_5;
  f00_f00_update_0_write9_merged_banks_5_cache f00_f00_update_0_write9_merged_banks_5;
};



inline void f00_f00_update_0_write0_write(hw_uint<16>& f00_f00_update_0_write0, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write0_merged_banks_5.push(f00_f00_update_0_write0);
}

inline void f00_f00_update_0_write1_write(hw_uint<16>& f00_f00_update_0_write1, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write1_merged_banks_5.push(f00_f00_update_0_write1);
}

inline void f00_f00_update_0_write10_write(hw_uint<16>& f00_f00_update_0_write10, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write10_merged_banks_5.push(f00_f00_update_0_write10);
}

inline void f00_f00_update_0_write11_write(hw_uint<16>& f00_f00_update_0_write11, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write11_merged_banks_5.push(f00_f00_update_0_write11);
}

inline void f00_f00_update_0_write12_write(hw_uint<16>& f00_f00_update_0_write12, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write12_merged_banks_5.push(f00_f00_update_0_write12);
}

inline void f00_f00_update_0_write13_write(hw_uint<16>& f00_f00_update_0_write13, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write13_merged_banks_5.push(f00_f00_update_0_write13);
}

inline void f00_f00_update_0_write14_write(hw_uint<16>& f00_f00_update_0_write14, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write14_merged_banks_5.push(f00_f00_update_0_write14);
}

inline void f00_f00_update_0_write15_write(hw_uint<16>& f00_f00_update_0_write15, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write15_merged_banks_5.push(f00_f00_update_0_write15);
}

inline void f00_f00_update_0_write2_write(hw_uint<16>& f00_f00_update_0_write2, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write2_merged_banks_5.push(f00_f00_update_0_write2);
}

inline void f00_f00_update_0_write3_write(hw_uint<16>& f00_f00_update_0_write3, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write3_merged_banks_5.push(f00_f00_update_0_write3);
}

inline void f00_f00_update_0_write4_write(hw_uint<16>& f00_f00_update_0_write4, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write4_merged_banks_5.push(f00_f00_update_0_write4);
}

inline void f00_f00_update_0_write5_write(hw_uint<16>& f00_f00_update_0_write5, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write5_merged_banks_5.push(f00_f00_update_0_write5);
}

inline void f00_f00_update_0_write6_write(hw_uint<16>& f00_f00_update_0_write6, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write6_merged_banks_5.push(f00_f00_update_0_write6);
}

inline void f00_f00_update_0_write7_write(hw_uint<16>& f00_f00_update_0_write7, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write7_merged_banks_5.push(f00_f00_update_0_write7);
}

inline void f00_f00_update_0_write8_write(hw_uint<16>& f00_f00_update_0_write8, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write8_merged_banks_5.push(f00_f00_update_0_write8);
}

inline void f00_f00_update_0_write9_write(hw_uint<16>& f00_f00_update_0_write9, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write9_merged_banks_5.push(f00_f00_update_0_write9);
}

inline hw_uint<16> f01_rd0_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd0 read pattern: { f01_update_0[d0, d1] -> f00[-1 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write15 = f00.f00_f00_update_0_write15_merged_banks_5.peek_130();
  return value_f00_f00_update_0_write15;
  return 0;
}

inline hw_uint<16> f01_rd1_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd1 read pattern: { f01_update_0[d0, d1] -> f00[16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write0 = f00.f00_f00_update_0_write0_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write0;
  return 0;
}

inline hw_uint<16> f01_rd10_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd10 read pattern: { f01_update_0[d0, d1] -> f00[1 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write1 = f00.f00_f00_update_0_write1_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write1;
  return 0;
}

inline hw_uint<16> f01_rd11_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd11 read pattern: { f01_update_0[d0, d1] -> f00[2 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write2 = f00.f00_f00_update_0_write2_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write2;
  return 0;
}

inline hw_uint<16> f01_rd12_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd12 read pattern: { f01_update_0[d0, d1] -> f00[2 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write2 = f00.f00_f00_update_0_write2_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write2;
  return 0;
}

inline hw_uint<16> f01_rd13_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd13 read pattern: { f01_update_0[d0, d1] -> f00[2 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write2 = f00.f00_f00_update_0_write2_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write2;
  return 0;
}

inline hw_uint<16> f01_rd14_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd14 read pattern: { f01_update_0[d0, d1] -> f00[3 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write3 = f00.f00_f00_update_0_write3_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write3;
  return 0;
}

inline hw_uint<16> f01_rd15_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd15 read pattern: { f01_update_0[d0, d1] -> f00[2 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write2 = f00.f00_f00_update_0_write2_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write2;
  return 0;
}

inline hw_uint<16> f01_rd16_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd16 read pattern: { f01_update_0[d0, d1] -> f00[3 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write3 = f00.f00_f00_update_0_write3_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write3;
  return 0;
}

inline hw_uint<16> f01_rd17_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd17 read pattern: { f01_update_0[d0, d1] -> f00[3 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write3 = f00.f00_f00_update_0_write3_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write3;
  return 0;
}

inline hw_uint<16> f01_rd18_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd18 read pattern: { f01_update_0[d0, d1] -> f00[3 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write3 = f00.f00_f00_update_0_write3_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write3;
  return 0;
}

inline hw_uint<16> f01_rd19_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd19 read pattern: { f01_update_0[d0, d1] -> f00[4 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write4 = f00.f00_f00_update_0_write4_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write4;
  return 0;
}

inline hw_uint<16> f01_rd2_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd2 read pattern: { f01_update_0[d0, d1] -> f00[16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write0 = f00.f00_f00_update_0_write0_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write0;
  return 0;
}

inline hw_uint<16> f01_rd20_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd20 read pattern: { f01_update_0[d0, d1] -> f00[3 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write3 = f00.f00_f00_update_0_write3_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write3;
  return 0;
}

inline hw_uint<16> f01_rd21_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd21 read pattern: { f01_update_0[d0, d1] -> f00[4 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write4 = f00.f00_f00_update_0_write4_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write4;
  return 0;
}

inline hw_uint<16> f01_rd22_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd22 read pattern: { f01_update_0[d0, d1] -> f00[4 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write4 = f00.f00_f00_update_0_write4_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write4;
  return 0;
}

inline hw_uint<16> f01_rd23_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd23 read pattern: { f01_update_0[d0, d1] -> f00[4 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write4 = f00.f00_f00_update_0_write4_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write4;
  return 0;
}

inline hw_uint<16> f01_rd24_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd24 read pattern: { f01_update_0[d0, d1] -> f00[5 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write5 = f00.f00_f00_update_0_write5_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write5;
  return 0;
}

inline hw_uint<16> f01_rd25_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd25 read pattern: { f01_update_0[d0, d1] -> f00[4 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write4 = f00.f00_f00_update_0_write4_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write4;
  return 0;
}

inline hw_uint<16> f01_rd26_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd26 read pattern: { f01_update_0[d0, d1] -> f00[5 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write5 = f00.f00_f00_update_0_write5_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write5;
  return 0;
}

inline hw_uint<16> f01_rd27_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd27 read pattern: { f01_update_0[d0, d1] -> f00[5 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write5 = f00.f00_f00_update_0_write5_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write5;
  return 0;
}

inline hw_uint<16> f01_rd28_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd28 read pattern: { f01_update_0[d0, d1] -> f00[5 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write5 = f00.f00_f00_update_0_write5_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write5;
  return 0;
}

inline hw_uint<16> f01_rd29_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd29 read pattern: { f01_update_0[d0, d1] -> f00[6 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write6 = f00.f00_f00_update_0_write6_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write6;
  return 0;
}

inline hw_uint<16> f01_rd3_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd3 read pattern: { f01_update_0[d0, d1] -> f00[16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write0 = f00.f00_f00_update_0_write0_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write0;
  return 0;
}

inline hw_uint<16> f01_rd30_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd30 read pattern: { f01_update_0[d0, d1] -> f00[5 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write5 = f00.f00_f00_update_0_write5_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write5;
  return 0;
}

inline hw_uint<16> f01_rd31_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd31 read pattern: { f01_update_0[d0, d1] -> f00[6 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write6 = f00.f00_f00_update_0_write6_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write6;
  return 0;
}

inline hw_uint<16> f01_rd32_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd32 read pattern: { f01_update_0[d0, d1] -> f00[6 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write6 = f00.f00_f00_update_0_write6_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write6;
  return 0;
}

inline hw_uint<16> f01_rd33_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd33 read pattern: { f01_update_0[d0, d1] -> f00[6 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write6 = f00.f00_f00_update_0_write6_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write6;
  return 0;
}

inline hw_uint<16> f01_rd34_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd34 read pattern: { f01_update_0[d0, d1] -> f00[7 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write7 = f00.f00_f00_update_0_write7_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write7;
  return 0;
}

inline hw_uint<16> f01_rd35_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd35 read pattern: { f01_update_0[d0, d1] -> f00[6 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write6 = f00.f00_f00_update_0_write6_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write6;
  return 0;
}

inline hw_uint<16> f01_rd36_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd36 read pattern: { f01_update_0[d0, d1] -> f00[7 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write7 = f00.f00_f00_update_0_write7_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write7;
  return 0;
}

inline hw_uint<16> f01_rd37_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd37 read pattern: { f01_update_0[d0, d1] -> f00[7 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write7 = f00.f00_f00_update_0_write7_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write7;
  return 0;
}

inline hw_uint<16> f01_rd38_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd38 read pattern: { f01_update_0[d0, d1] -> f00[7 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write7 = f00.f00_f00_update_0_write7_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write7;
  return 0;
}

inline hw_uint<16> f01_rd39_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd39 read pattern: { f01_update_0[d0, d1] -> f00[8 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write8 = f00.f00_f00_update_0_write8_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write8;
  return 0;
}

inline hw_uint<16> f01_rd4_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd4 read pattern: { f01_update_0[d0, d1] -> f00[1 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write1 = f00.f00_f00_update_0_write1_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write1;
  return 0;
}

inline hw_uint<16> f01_rd40_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd40 read pattern: { f01_update_0[d0, d1] -> f00[7 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write7 = f00.f00_f00_update_0_write7_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write7;
  return 0;
}

inline hw_uint<16> f01_rd41_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd41 read pattern: { f01_update_0[d0, d1] -> f00[8 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write8 = f00.f00_f00_update_0_write8_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write8;
  return 0;
}

inline hw_uint<16> f01_rd42_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd42 read pattern: { f01_update_0[d0, d1] -> f00[8 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write8 = f00.f00_f00_update_0_write8_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write8;
  return 0;
}

inline hw_uint<16> f01_rd43_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd43 read pattern: { f01_update_0[d0, d1] -> f00[8 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write8 = f00.f00_f00_update_0_write8_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write8;
  return 0;
}

inline hw_uint<16> f01_rd44_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd44 read pattern: { f01_update_0[d0, d1] -> f00[9 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write9 = f00.f00_f00_update_0_write9_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write9;
  return 0;
}

inline hw_uint<16> f01_rd45_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd45 read pattern: { f01_update_0[d0, d1] -> f00[8 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write8 = f00.f00_f00_update_0_write8_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write8;
  return 0;
}

inline hw_uint<16> f01_rd46_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd46 read pattern: { f01_update_0[d0, d1] -> f00[9 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write9 = f00.f00_f00_update_0_write9_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write9;
  return 0;
}

inline hw_uint<16> f01_rd47_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd47 read pattern: { f01_update_0[d0, d1] -> f00[9 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write9 = f00.f00_f00_update_0_write9_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write9;
  return 0;
}

inline hw_uint<16> f01_rd48_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd48 read pattern: { f01_update_0[d0, d1] -> f00[9 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write9 = f00.f00_f00_update_0_write9_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write9;
  return 0;
}

inline hw_uint<16> f01_rd49_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd49 read pattern: { f01_update_0[d0, d1] -> f00[10 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write10 = f00.f00_f00_update_0_write10_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write10;
  return 0;
}

inline hw_uint<16> f01_rd5_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd5 read pattern: { f01_update_0[d0, d1] -> f00[16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write0 = f00.f00_f00_update_0_write0_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write0;
  return 0;
}

inline hw_uint<16> f01_rd50_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd50 read pattern: { f01_update_0[d0, d1] -> f00[9 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write9 = f00.f00_f00_update_0_write9_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write9;
  return 0;
}

inline hw_uint<16> f01_rd51_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd51 read pattern: { f01_update_0[d0, d1] -> f00[10 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write10 = f00.f00_f00_update_0_write10_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write10;
  return 0;
}

inline hw_uint<16> f01_rd52_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd52 read pattern: { f01_update_0[d0, d1] -> f00[10 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write10 = f00.f00_f00_update_0_write10_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write10;
  return 0;
}

inline hw_uint<16> f01_rd53_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd53 read pattern: { f01_update_0[d0, d1] -> f00[10 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write10 = f00.f00_f00_update_0_write10_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write10;
  return 0;
}

inline hw_uint<16> f01_rd54_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd54 read pattern: { f01_update_0[d0, d1] -> f00[11 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write11 = f00.f00_f00_update_0_write11_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write11;
  return 0;
}

inline hw_uint<16> f01_rd55_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd55 read pattern: { f01_update_0[d0, d1] -> f00[10 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write10 = f00.f00_f00_update_0_write10_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write10;
  return 0;
}

inline hw_uint<16> f01_rd56_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd56 read pattern: { f01_update_0[d0, d1] -> f00[11 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write11 = f00.f00_f00_update_0_write11_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write11;
  return 0;
}

inline hw_uint<16> f01_rd57_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd57 read pattern: { f01_update_0[d0, d1] -> f00[11 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write11 = f00.f00_f00_update_0_write11_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write11;
  return 0;
}

inline hw_uint<16> f01_rd58_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd58 read pattern: { f01_update_0[d0, d1] -> f00[11 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write11 = f00.f00_f00_update_0_write11_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write11;
  return 0;
}

inline hw_uint<16> f01_rd59_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd59 read pattern: { f01_update_0[d0, d1] -> f00[12 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write12 = f00.f00_f00_update_0_write12_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write12;
  return 0;
}

inline hw_uint<16> f01_rd6_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd6 read pattern: { f01_update_0[d0, d1] -> f00[1 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write1 = f00.f00_f00_update_0_write1_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write1;
  return 0;
}

inline hw_uint<16> f01_rd60_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd60 read pattern: { f01_update_0[d0, d1] -> f00[11 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write11 = f00.f00_f00_update_0_write11_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write11;
  return 0;
}

inline hw_uint<16> f01_rd61_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd61 read pattern: { f01_update_0[d0, d1] -> f00[12 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write12 = f00.f00_f00_update_0_write12_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write12;
  return 0;
}

inline hw_uint<16> f01_rd62_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd62 read pattern: { f01_update_0[d0, d1] -> f00[12 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write12 = f00.f00_f00_update_0_write12_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write12;
  return 0;
}

inline hw_uint<16> f01_rd63_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd63 read pattern: { f01_update_0[d0, d1] -> f00[12 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write12 = f00.f00_f00_update_0_write12_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write12;
  return 0;
}

inline hw_uint<16> f01_rd64_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd64 read pattern: { f01_update_0[d0, d1] -> f00[13 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write13 = f00.f00_f00_update_0_write13_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write13;
  return 0;
}

inline hw_uint<16> f01_rd65_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd65 read pattern: { f01_update_0[d0, d1] -> f00[12 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write12 = f00.f00_f00_update_0_write12_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write12;
  return 0;
}

inline hw_uint<16> f01_rd66_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd66 read pattern: { f01_update_0[d0, d1] -> f00[13 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write13 = f00.f00_f00_update_0_write13_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write13;
  return 0;
}

inline hw_uint<16> f01_rd67_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd67 read pattern: { f01_update_0[d0, d1] -> f00[13 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write13 = f00.f00_f00_update_0_write13_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write13;
  return 0;
}

inline hw_uint<16> f01_rd68_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd68 read pattern: { f01_update_0[d0, d1] -> f00[13 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write13 = f00.f00_f00_update_0_write13_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write13;
  return 0;
}

inline hw_uint<16> f01_rd69_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd69 read pattern: { f01_update_0[d0, d1] -> f00[14 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write14 = f00.f00_f00_update_0_write14_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write14;
  return 0;
}

inline hw_uint<16> f01_rd7_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd7 read pattern: { f01_update_0[d0, d1] -> f00[1 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write1 = f00.f00_f00_update_0_write1_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write1;
  return 0;
}

inline hw_uint<16> f01_rd70_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd70 read pattern: { f01_update_0[d0, d1] -> f00[13 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write13 = f00.f00_f00_update_0_write13_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write13;
  return 0;
}

inline hw_uint<16> f01_rd71_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd71 read pattern: { f01_update_0[d0, d1] -> f00[14 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write14 = f00.f00_f00_update_0_write14_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write14;
  return 0;
}

inline hw_uint<16> f01_rd72_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd72 read pattern: { f01_update_0[d0, d1] -> f00[14 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write14 = f00.f00_f00_update_0_write14_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write14;
  return 0;
}

inline hw_uint<16> f01_rd73_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd73 read pattern: { f01_update_0[d0, d1] -> f00[14 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write14 = f00.f00_f00_update_0_write14_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write14;
  return 0;
}

inline hw_uint<16> f01_rd74_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd74 read pattern: { f01_update_0[d0, d1] -> f00[15 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write15 = f00.f00_f00_update_0_write15_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write15;
  return 0;
}

inline hw_uint<16> f01_rd75_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd75 read pattern: { f01_update_0[d0, d1] -> f00[14 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write14 = f00.f00_f00_update_0_write14_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write14;
  return 0;
}

inline hw_uint<16> f01_rd76_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd76 read pattern: { f01_update_0[d0, d1] -> f00[15 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write15 = f00.f00_f00_update_0_write15_merged_banks_5.peek_257();
  return value_f00_f00_update_0_write15;
  return 0;
}

inline hw_uint<16> f01_rd77_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd77 read pattern: { f01_update_0[d0, d1] -> f00[15 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write15 = f00.f00_f00_update_0_write15_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write15;
  return 0;
}

inline hw_uint<16> f01_rd78_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd78 read pattern: { f01_update_0[d0, d1] -> f00[15 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write15 = f00.f00_f00_update_0_write15_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write15;
  return 0;
}

inline hw_uint<16> f01_rd79_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd79 read pattern: { f01_update_0[d0, d1] -> f00[16 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write0 = f00.f00_f00_update_0_write0_merged_banks_5.peek_128();
  return value_f00_f00_update_0_write0;
  return 0;
}

inline hw_uint<16> f01_rd8_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd8 read pattern: { f01_update_0[d0, d1] -> f00[1 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write1 = f00.f00_f00_update_0_write1_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write1;
  return 0;
}

inline hw_uint<16> f01_rd9_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd9 read pattern: { f01_update_0[d0, d1] -> f00[2 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write2 = f00.f00_f00_update_0_write2_merged_banks_5.peek_129();
  return value_f00_f00_update_0_write2;
  return 0;
}

// # of bundles = 2
// f00_update_0_write
//	f00_f00_update_0_write0
//	f00_f00_update_0_write1
//	f00_f00_update_0_write2
//	f00_f00_update_0_write3
//	f00_f00_update_0_write4
//	f00_f00_update_0_write5
//	f00_f00_update_0_write6
//	f00_f00_update_0_write7
//	f00_f00_update_0_write8
//	f00_f00_update_0_write9
//	f00_f00_update_0_write10
//	f00_f00_update_0_write11
//	f00_f00_update_0_write12
//	f00_f00_update_0_write13
//	f00_f00_update_0_write14
//	f00_f00_update_0_write15
inline void f00_f00_update_0_write_bundle_write(hw_uint<256>& f00_update_0_write, f00_cache& f00, int d0, int d1, int dynamic_address) {
	hw_uint<16> f00_f00_update_0_write0_res = f00_update_0_write.extract<0, 15>();
	f00_f00_update_0_write0_write(f00_f00_update_0_write0_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write1_res = f00_update_0_write.extract<16, 31>();
	f00_f00_update_0_write1_write(f00_f00_update_0_write1_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write2_res = f00_update_0_write.extract<32, 47>();
	f00_f00_update_0_write2_write(f00_f00_update_0_write2_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write3_res = f00_update_0_write.extract<48, 63>();
	f00_f00_update_0_write3_write(f00_f00_update_0_write3_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write4_res = f00_update_0_write.extract<64, 79>();
	f00_f00_update_0_write4_write(f00_f00_update_0_write4_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write5_res = f00_update_0_write.extract<80, 95>();
	f00_f00_update_0_write5_write(f00_f00_update_0_write5_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write6_res = f00_update_0_write.extract<96, 111>();
	f00_f00_update_0_write6_write(f00_f00_update_0_write6_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write7_res = f00_update_0_write.extract<112, 127>();
	f00_f00_update_0_write7_write(f00_f00_update_0_write7_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write8_res = f00_update_0_write.extract<128, 143>();
	f00_f00_update_0_write8_write(f00_f00_update_0_write8_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write9_res = f00_update_0_write.extract<144, 159>();
	f00_f00_update_0_write9_write(f00_f00_update_0_write9_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write10_res = f00_update_0_write.extract<160, 175>();
	f00_f00_update_0_write10_write(f00_f00_update_0_write10_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write11_res = f00_update_0_write.extract<176, 191>();
	f00_f00_update_0_write11_write(f00_f00_update_0_write11_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write12_res = f00_update_0_write.extract<192, 207>();
	f00_f00_update_0_write12_write(f00_f00_update_0_write12_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write13_res = f00_update_0_write.extract<208, 223>();
	f00_f00_update_0_write13_write(f00_f00_update_0_write13_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write14_res = f00_update_0_write.extract<224, 239>();
	f00_f00_update_0_write14_write(f00_f00_update_0_write14_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write15_res = f00_update_0_write.extract<240, 255>();
	f00_f00_update_0_write15_write(f00_f00_update_0_write15_res, f00, d0, d1, dynamic_address);
}

// f01_update_0_read
//	f01_rd0
//	f01_rd1
//	f01_rd2
//	f01_rd3
//	f01_rd4
//	f01_rd5
//	f01_rd6
//	f01_rd7
//	f01_rd8
//	f01_rd9
//	f01_rd10
//	f01_rd11
//	f01_rd12
//	f01_rd13
//	f01_rd14
//	f01_rd15
//	f01_rd16
//	f01_rd17
//	f01_rd18
//	f01_rd19
//	f01_rd20
//	f01_rd21
//	f01_rd22
//	f01_rd23
//	f01_rd24
//	f01_rd25
//	f01_rd26
//	f01_rd27
//	f01_rd28
//	f01_rd29
//	f01_rd30
//	f01_rd31
//	f01_rd32
//	f01_rd33
//	f01_rd34
//	f01_rd35
//	f01_rd36
//	f01_rd37
//	f01_rd38
//	f01_rd39
//	f01_rd40
//	f01_rd41
//	f01_rd42
//	f01_rd43
//	f01_rd44
//	f01_rd45
//	f01_rd46
//	f01_rd47
//	f01_rd48
//	f01_rd49
//	f01_rd50
//	f01_rd51
//	f01_rd52
//	f01_rd53
//	f01_rd54
//	f01_rd55
//	f01_rd56
//	f01_rd57
//	f01_rd58
//	f01_rd59
//	f01_rd60
//	f01_rd61
//	f01_rd62
//	f01_rd63
//	f01_rd64
//	f01_rd65
//	f01_rd66
//	f01_rd67
//	f01_rd68
//	f01_rd69
//	f01_rd70
//	f01_rd71
//	f01_rd72
//	f01_rd73
//	f01_rd74
//	f01_rd75
//	f01_rd76
//	f01_rd77
//	f01_rd78
//	f01_rd79
inline hw_uint<1280> f00_f01_update_0_read_bundle_read(f00_cache& f00, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f01_rd0
    // f01_rd1
    // f01_rd2
    // f01_rd3
    // f01_rd4
    // f01_rd5
    // f01_rd6
    // f01_rd7
    // f01_rd8
    // f01_rd9
    // f01_rd10
    // f01_rd11
    // f01_rd12
    // f01_rd13
    // f01_rd14
    // f01_rd15
    // f01_rd16
    // f01_rd17
    // f01_rd18
    // f01_rd19
    // f01_rd20
    // f01_rd21
    // f01_rd22
    // f01_rd23
    // f01_rd24
    // f01_rd25
    // f01_rd26
    // f01_rd27
    // f01_rd28
    // f01_rd29
    // f01_rd30
    // f01_rd31
    // f01_rd32
    // f01_rd33
    // f01_rd34
    // f01_rd35
    // f01_rd36
    // f01_rd37
    // f01_rd38
    // f01_rd39
    // f01_rd40
    // f01_rd41
    // f01_rd42
    // f01_rd43
    // f01_rd44
    // f01_rd45
    // f01_rd46
    // f01_rd47
    // f01_rd48
    // f01_rd49
    // f01_rd50
    // f01_rd51
    // f01_rd52
    // f01_rd53
    // f01_rd54
    // f01_rd55
    // f01_rd56
    // f01_rd57
    // f01_rd58
    // f01_rd59
    // f01_rd60
    // f01_rd61
    // f01_rd62
    // f01_rd63
    // f01_rd64
    // f01_rd65
    // f01_rd66
    // f01_rd67
    // f01_rd68
    // f01_rd69
    // f01_rd70
    // f01_rd71
    // f01_rd72
    // f01_rd73
    // f01_rd74
    // f01_rd75
    // f01_rd76
    // f01_rd77
    // f01_rd78
    // f01_rd79

	hw_uint<1280> result;
	hw_uint<16> f01_rd0_res = f01_rd0_select(f00, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f01_rd0_res);
	hw_uint<16> f01_rd1_res = f01_rd1_select(f00, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f01_rd1_res);
	hw_uint<16> f01_rd2_res = f01_rd2_select(f00, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f01_rd2_res);
	hw_uint<16> f01_rd3_res = f01_rd3_select(f00, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f01_rd3_res);
	hw_uint<16> f01_rd4_res = f01_rd4_select(f00, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f01_rd4_res);
	hw_uint<16> f01_rd5_res = f01_rd5_select(f00, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f01_rd5_res);
	hw_uint<16> f01_rd6_res = f01_rd6_select(f00, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f01_rd6_res);
	hw_uint<16> f01_rd7_res = f01_rd7_select(f00, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f01_rd7_res);
	hw_uint<16> f01_rd8_res = f01_rd8_select(f00, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f01_rd8_res);
	hw_uint<16> f01_rd9_res = f01_rd9_select(f00, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f01_rd9_res);
	hw_uint<16> f01_rd10_res = f01_rd10_select(f00, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f01_rd10_res);
	hw_uint<16> f01_rd11_res = f01_rd11_select(f00, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f01_rd11_res);
	hw_uint<16> f01_rd12_res = f01_rd12_select(f00, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f01_rd12_res);
	hw_uint<16> f01_rd13_res = f01_rd13_select(f00, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f01_rd13_res);
	hw_uint<16> f01_rd14_res = f01_rd14_select(f00, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f01_rd14_res);
	hw_uint<16> f01_rd15_res = f01_rd15_select(f00, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f01_rd15_res);
	hw_uint<16> f01_rd16_res = f01_rd16_select(f00, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f01_rd16_res);
	hw_uint<16> f01_rd17_res = f01_rd17_select(f00, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f01_rd17_res);
	hw_uint<16> f01_rd18_res = f01_rd18_select(f00, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f01_rd18_res);
	hw_uint<16> f01_rd19_res = f01_rd19_select(f00, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f01_rd19_res);
	hw_uint<16> f01_rd20_res = f01_rd20_select(f00, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f01_rd20_res);
	hw_uint<16> f01_rd21_res = f01_rd21_select(f00, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f01_rd21_res);
	hw_uint<16> f01_rd22_res = f01_rd22_select(f00, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f01_rd22_res);
	hw_uint<16> f01_rd23_res = f01_rd23_select(f00, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f01_rd23_res);
	hw_uint<16> f01_rd24_res = f01_rd24_select(f00, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f01_rd24_res);
	hw_uint<16> f01_rd25_res = f01_rd25_select(f00, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f01_rd25_res);
	hw_uint<16> f01_rd26_res = f01_rd26_select(f00, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f01_rd26_res);
	hw_uint<16> f01_rd27_res = f01_rd27_select(f00, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f01_rd27_res);
	hw_uint<16> f01_rd28_res = f01_rd28_select(f00, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f01_rd28_res);
	hw_uint<16> f01_rd29_res = f01_rd29_select(f00, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f01_rd29_res);
	hw_uint<16> f01_rd30_res = f01_rd30_select(f00, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f01_rd30_res);
	hw_uint<16> f01_rd31_res = f01_rd31_select(f00, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f01_rd31_res);
	hw_uint<16> f01_rd32_res = f01_rd32_select(f00, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f01_rd32_res);
	hw_uint<16> f01_rd33_res = f01_rd33_select(f00, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f01_rd33_res);
	hw_uint<16> f01_rd34_res = f01_rd34_select(f00, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f01_rd34_res);
	hw_uint<16> f01_rd35_res = f01_rd35_select(f00, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f01_rd35_res);
	hw_uint<16> f01_rd36_res = f01_rd36_select(f00, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f01_rd36_res);
	hw_uint<16> f01_rd37_res = f01_rd37_select(f00, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f01_rd37_res);
	hw_uint<16> f01_rd38_res = f01_rd38_select(f00, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f01_rd38_res);
	hw_uint<16> f01_rd39_res = f01_rd39_select(f00, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f01_rd39_res);
	hw_uint<16> f01_rd40_res = f01_rd40_select(f00, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f01_rd40_res);
	hw_uint<16> f01_rd41_res = f01_rd41_select(f00, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f01_rd41_res);
	hw_uint<16> f01_rd42_res = f01_rd42_select(f00, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f01_rd42_res);
	hw_uint<16> f01_rd43_res = f01_rd43_select(f00, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f01_rd43_res);
	hw_uint<16> f01_rd44_res = f01_rd44_select(f00, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f01_rd44_res);
	hw_uint<16> f01_rd45_res = f01_rd45_select(f00, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f01_rd45_res);
	hw_uint<16> f01_rd46_res = f01_rd46_select(f00, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f01_rd46_res);
	hw_uint<16> f01_rd47_res = f01_rd47_select(f00, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f01_rd47_res);
	hw_uint<16> f01_rd48_res = f01_rd48_select(f00, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f01_rd48_res);
	hw_uint<16> f01_rd49_res = f01_rd49_select(f00, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f01_rd49_res);
	hw_uint<16> f01_rd50_res = f01_rd50_select(f00, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f01_rd50_res);
	hw_uint<16> f01_rd51_res = f01_rd51_select(f00, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f01_rd51_res);
	hw_uint<16> f01_rd52_res = f01_rd52_select(f00, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f01_rd52_res);
	hw_uint<16> f01_rd53_res = f01_rd53_select(f00, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f01_rd53_res);
	hw_uint<16> f01_rd54_res = f01_rd54_select(f00, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f01_rd54_res);
	hw_uint<16> f01_rd55_res = f01_rd55_select(f00, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f01_rd55_res);
	hw_uint<16> f01_rd56_res = f01_rd56_select(f00, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f01_rd56_res);
	hw_uint<16> f01_rd57_res = f01_rd57_select(f00, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f01_rd57_res);
	hw_uint<16> f01_rd58_res = f01_rd58_select(f00, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f01_rd58_res);
	hw_uint<16> f01_rd59_res = f01_rd59_select(f00, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f01_rd59_res);
	hw_uint<16> f01_rd60_res = f01_rd60_select(f00, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f01_rd60_res);
	hw_uint<16> f01_rd61_res = f01_rd61_select(f00, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f01_rd61_res);
	hw_uint<16> f01_rd62_res = f01_rd62_select(f00, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f01_rd62_res);
	hw_uint<16> f01_rd63_res = f01_rd63_select(f00, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f01_rd63_res);
	hw_uint<16> f01_rd64_res = f01_rd64_select(f00, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f01_rd64_res);
	hw_uint<16> f01_rd65_res = f01_rd65_select(f00, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f01_rd65_res);
	hw_uint<16> f01_rd66_res = f01_rd66_select(f00, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f01_rd66_res);
	hw_uint<16> f01_rd67_res = f01_rd67_select(f00, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f01_rd67_res);
	hw_uint<16> f01_rd68_res = f01_rd68_select(f00, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f01_rd68_res);
	hw_uint<16> f01_rd69_res = f01_rd69_select(f00, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f01_rd69_res);
	hw_uint<16> f01_rd70_res = f01_rd70_select(f00, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f01_rd70_res);
	hw_uint<16> f01_rd71_res = f01_rd71_select(f00, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f01_rd71_res);
	hw_uint<16> f01_rd72_res = f01_rd72_select(f00, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f01_rd72_res);
	hw_uint<16> f01_rd73_res = f01_rd73_select(f00, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f01_rd73_res);
	hw_uint<16> f01_rd74_res = f01_rd74_select(f00, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f01_rd74_res);
	hw_uint<16> f01_rd75_res = f01_rd75_select(f00, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f01_rd75_res);
	hw_uint<16> f01_rd76_res = f01_rd76_select(f00, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f01_rd76_res);
	hw_uint<16> f01_rd77_res = f01_rd77_select(f00, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f01_rd77_res);
	hw_uint<16> f01_rd78_res = f01_rd78_select(f00, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f01_rd78_res);
	hw_uint<16> f01_rd79_res = f01_rd79_select(f00, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f01_rd79_res);
	return result;
}

struct f01_f01_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-32, 1952], [-3, 1081]}
	// Capacity: 254
	// # of read delays: 5
  // 0, 1, 126, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 125> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_253() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-31, 1937], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-22, 1946], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-21, 1947], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-20, 1948], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-19, 1949], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-18, 1950], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-33, 1951], [-2, 1082]}
	// Capacity: 254
	// # of read delays: 5
  // 0, 1, 127, 128, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 124> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
		return f6;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_253() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-30, 1938], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-29, 1939], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-28, 1940], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-27, 1941], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-26, 1942], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-25, 1943], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-24, 1944], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-23, 1945], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_cache {
  // # of banks: 16
  f01_f01_update_0_write0_merged_banks_5_cache f01_f01_update_0_write0_merged_banks_5;
  f01_f01_update_0_write1_merged_banks_5_cache f01_f01_update_0_write1_merged_banks_5;
  f01_f01_update_0_write10_merged_banks_5_cache f01_f01_update_0_write10_merged_banks_5;
  f01_f01_update_0_write11_merged_banks_5_cache f01_f01_update_0_write11_merged_banks_5;
  f01_f01_update_0_write12_merged_banks_5_cache f01_f01_update_0_write12_merged_banks_5;
  f01_f01_update_0_write13_merged_banks_5_cache f01_f01_update_0_write13_merged_banks_5;
  f01_f01_update_0_write14_merged_banks_5_cache f01_f01_update_0_write14_merged_banks_5;
  f01_f01_update_0_write15_merged_banks_5_cache f01_f01_update_0_write15_merged_banks_5;
  f01_f01_update_0_write2_merged_banks_5_cache f01_f01_update_0_write2_merged_banks_5;
  f01_f01_update_0_write3_merged_banks_5_cache f01_f01_update_0_write3_merged_banks_5;
  f01_f01_update_0_write4_merged_banks_5_cache f01_f01_update_0_write4_merged_banks_5;
  f01_f01_update_0_write5_merged_banks_5_cache f01_f01_update_0_write5_merged_banks_5;
  f01_f01_update_0_write6_merged_banks_5_cache f01_f01_update_0_write6_merged_banks_5;
  f01_f01_update_0_write7_merged_banks_5_cache f01_f01_update_0_write7_merged_banks_5;
  f01_f01_update_0_write8_merged_banks_5_cache f01_f01_update_0_write8_merged_banks_5;
  f01_f01_update_0_write9_merged_banks_5_cache f01_f01_update_0_write9_merged_banks_5;
};



inline void f01_f01_update_0_write0_write(hw_uint<16>& f01_f01_update_0_write0, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write0_merged_banks_5.push(f01_f01_update_0_write0);
}

inline void f01_f01_update_0_write1_write(hw_uint<16>& f01_f01_update_0_write1, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write1_merged_banks_5.push(f01_f01_update_0_write1);
}

inline void f01_f01_update_0_write10_write(hw_uint<16>& f01_f01_update_0_write10, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write10_merged_banks_5.push(f01_f01_update_0_write10);
}

inline void f01_f01_update_0_write11_write(hw_uint<16>& f01_f01_update_0_write11, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write11_merged_banks_5.push(f01_f01_update_0_write11);
}

inline void f01_f01_update_0_write12_write(hw_uint<16>& f01_f01_update_0_write12, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write12_merged_banks_5.push(f01_f01_update_0_write12);
}

inline void f01_f01_update_0_write13_write(hw_uint<16>& f01_f01_update_0_write13, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write13_merged_banks_5.push(f01_f01_update_0_write13);
}

inline void f01_f01_update_0_write14_write(hw_uint<16>& f01_f01_update_0_write14, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write14_merged_banks_5.push(f01_f01_update_0_write14);
}

inline void f01_f01_update_0_write15_write(hw_uint<16>& f01_f01_update_0_write15, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write15_merged_banks_5.push(f01_f01_update_0_write15);
}

inline void f01_f01_update_0_write2_write(hw_uint<16>& f01_f01_update_0_write2, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write2_merged_banks_5.push(f01_f01_update_0_write2);
}

inline void f01_f01_update_0_write3_write(hw_uint<16>& f01_f01_update_0_write3, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write3_merged_banks_5.push(f01_f01_update_0_write3);
}

inline void f01_f01_update_0_write4_write(hw_uint<16>& f01_f01_update_0_write4, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write4_merged_banks_5.push(f01_f01_update_0_write4);
}

inline void f01_f01_update_0_write5_write(hw_uint<16>& f01_f01_update_0_write5, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write5_merged_banks_5.push(f01_f01_update_0_write5);
}

inline void f01_f01_update_0_write6_write(hw_uint<16>& f01_f01_update_0_write6, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write6_merged_banks_5.push(f01_f01_update_0_write6);
}

inline void f01_f01_update_0_write7_write(hw_uint<16>& f01_f01_update_0_write7, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write7_merged_banks_5.push(f01_f01_update_0_write7);
}

inline void f01_f01_update_0_write8_write(hw_uint<16>& f01_f01_update_0_write8, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write8_merged_banks_5.push(f01_f01_update_0_write8);
}

inline void f01_f01_update_0_write9_write(hw_uint<16>& f01_f01_update_0_write9, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write9_merged_banks_5.push(f01_f01_update_0_write9);
}

inline hw_uint<16> f02_rd0_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd0 read pattern: { f02_update_0[d0, d1] -> f01[-1 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write15 = f01.f01_f01_update_0_write15_merged_banks_5.peek_128();
  return value_f01_f01_update_0_write15;
  return 0;
}

inline hw_uint<16> f02_rd1_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd1 read pattern: { f02_update_0[d0, d1] -> f01[16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write0 = f01.f01_f01_update_0_write0_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write0;
  return 0;
}

inline hw_uint<16> f02_rd10_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd10 read pattern: { f02_update_0[d0, d1] -> f01[1 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write1 = f01.f01_f01_update_0_write1_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write1;
  return 0;
}

inline hw_uint<16> f02_rd11_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd11 read pattern: { f02_update_0[d0, d1] -> f01[2 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write2 = f01.f01_f01_update_0_write2_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write2;
  return 0;
}

inline hw_uint<16> f02_rd12_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd12 read pattern: { f02_update_0[d0, d1] -> f01[2 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write2 = f01.f01_f01_update_0_write2_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write2;
  return 0;
}

inline hw_uint<16> f02_rd13_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd13 read pattern: { f02_update_0[d0, d1] -> f01[2 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write2 = f01.f01_f01_update_0_write2_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write2;
  return 0;
}

inline hw_uint<16> f02_rd14_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd14 read pattern: { f02_update_0[d0, d1] -> f01[3 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write3 = f01.f01_f01_update_0_write3_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write3;
  return 0;
}

inline hw_uint<16> f02_rd15_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd15 read pattern: { f02_update_0[d0, d1] -> f01[2 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write2 = f01.f01_f01_update_0_write2_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write2;
  return 0;
}

inline hw_uint<16> f02_rd16_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd16 read pattern: { f02_update_0[d0, d1] -> f01[3 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write3 = f01.f01_f01_update_0_write3_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write3;
  return 0;
}

inline hw_uint<16> f02_rd17_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd17 read pattern: { f02_update_0[d0, d1] -> f01[3 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write3 = f01.f01_f01_update_0_write3_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write3;
  return 0;
}

inline hw_uint<16> f02_rd18_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd18 read pattern: { f02_update_0[d0, d1] -> f01[3 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write3 = f01.f01_f01_update_0_write3_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write3;
  return 0;
}

inline hw_uint<16> f02_rd19_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd19 read pattern: { f02_update_0[d0, d1] -> f01[4 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write4 = f01.f01_f01_update_0_write4_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write4;
  return 0;
}

inline hw_uint<16> f02_rd2_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd2 read pattern: { f02_update_0[d0, d1] -> f01[16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write0 = f01.f01_f01_update_0_write0_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write0;
  return 0;
}

inline hw_uint<16> f02_rd20_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd20 read pattern: { f02_update_0[d0, d1] -> f01[3 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write3 = f01.f01_f01_update_0_write3_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write3;
  return 0;
}

inline hw_uint<16> f02_rd21_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd21 read pattern: { f02_update_0[d0, d1] -> f01[4 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write4 = f01.f01_f01_update_0_write4_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write4;
  return 0;
}

inline hw_uint<16> f02_rd22_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd22 read pattern: { f02_update_0[d0, d1] -> f01[4 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write4 = f01.f01_f01_update_0_write4_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write4;
  return 0;
}

inline hw_uint<16> f02_rd23_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd23 read pattern: { f02_update_0[d0, d1] -> f01[4 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write4 = f01.f01_f01_update_0_write4_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write4;
  return 0;
}

inline hw_uint<16> f02_rd24_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd24 read pattern: { f02_update_0[d0, d1] -> f01[5 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write5 = f01.f01_f01_update_0_write5_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write5;
  return 0;
}

inline hw_uint<16> f02_rd25_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd25 read pattern: { f02_update_0[d0, d1] -> f01[4 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write4 = f01.f01_f01_update_0_write4_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write4;
  return 0;
}

inline hw_uint<16> f02_rd26_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd26 read pattern: { f02_update_0[d0, d1] -> f01[5 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write5 = f01.f01_f01_update_0_write5_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write5;
  return 0;
}

inline hw_uint<16> f02_rd27_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd27 read pattern: { f02_update_0[d0, d1] -> f01[5 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write5 = f01.f01_f01_update_0_write5_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write5;
  return 0;
}

inline hw_uint<16> f02_rd28_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd28 read pattern: { f02_update_0[d0, d1] -> f01[5 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write5 = f01.f01_f01_update_0_write5_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write5;
  return 0;
}

inline hw_uint<16> f02_rd29_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd29 read pattern: { f02_update_0[d0, d1] -> f01[6 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write6 = f01.f01_f01_update_0_write6_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write6;
  return 0;
}

inline hw_uint<16> f02_rd3_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd3 read pattern: { f02_update_0[d0, d1] -> f01[16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write0 = f01.f01_f01_update_0_write0_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write0;
  return 0;
}

inline hw_uint<16> f02_rd30_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd30 read pattern: { f02_update_0[d0, d1] -> f01[5 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write5 = f01.f01_f01_update_0_write5_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write5;
  return 0;
}

inline hw_uint<16> f02_rd31_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd31 read pattern: { f02_update_0[d0, d1] -> f01[6 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write6 = f01.f01_f01_update_0_write6_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write6;
  return 0;
}

inline hw_uint<16> f02_rd32_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd32 read pattern: { f02_update_0[d0, d1] -> f01[6 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write6 = f01.f01_f01_update_0_write6_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write6;
  return 0;
}

inline hw_uint<16> f02_rd33_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd33 read pattern: { f02_update_0[d0, d1] -> f01[6 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write6 = f01.f01_f01_update_0_write6_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write6;
  return 0;
}

inline hw_uint<16> f02_rd34_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd34 read pattern: { f02_update_0[d0, d1] -> f01[7 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write7 = f01.f01_f01_update_0_write7_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write7;
  return 0;
}

inline hw_uint<16> f02_rd35_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd35 read pattern: { f02_update_0[d0, d1] -> f01[6 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write6 = f01.f01_f01_update_0_write6_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write6;
  return 0;
}

inline hw_uint<16> f02_rd36_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd36 read pattern: { f02_update_0[d0, d1] -> f01[7 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write7 = f01.f01_f01_update_0_write7_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write7;
  return 0;
}

inline hw_uint<16> f02_rd37_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd37 read pattern: { f02_update_0[d0, d1] -> f01[7 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write7 = f01.f01_f01_update_0_write7_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write7;
  return 0;
}

inline hw_uint<16> f02_rd38_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd38 read pattern: { f02_update_0[d0, d1] -> f01[7 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write7 = f01.f01_f01_update_0_write7_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write7;
  return 0;
}

inline hw_uint<16> f02_rd39_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd39 read pattern: { f02_update_0[d0, d1] -> f01[8 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write8 = f01.f01_f01_update_0_write8_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write8;
  return 0;
}

inline hw_uint<16> f02_rd4_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd4 read pattern: { f02_update_0[d0, d1] -> f01[1 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write1 = f01.f01_f01_update_0_write1_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write1;
  return 0;
}

inline hw_uint<16> f02_rd40_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd40 read pattern: { f02_update_0[d0, d1] -> f01[7 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write7 = f01.f01_f01_update_0_write7_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write7;
  return 0;
}

inline hw_uint<16> f02_rd41_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd41 read pattern: { f02_update_0[d0, d1] -> f01[8 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write8 = f01.f01_f01_update_0_write8_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write8;
  return 0;
}

inline hw_uint<16> f02_rd42_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd42 read pattern: { f02_update_0[d0, d1] -> f01[8 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write8 = f01.f01_f01_update_0_write8_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write8;
  return 0;
}

inline hw_uint<16> f02_rd43_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd43 read pattern: { f02_update_0[d0, d1] -> f01[8 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write8 = f01.f01_f01_update_0_write8_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write8;
  return 0;
}

inline hw_uint<16> f02_rd44_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd44 read pattern: { f02_update_0[d0, d1] -> f01[9 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write9 = f01.f01_f01_update_0_write9_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write9;
  return 0;
}

inline hw_uint<16> f02_rd45_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd45 read pattern: { f02_update_0[d0, d1] -> f01[8 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write8 = f01.f01_f01_update_0_write8_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write8;
  return 0;
}

inline hw_uint<16> f02_rd46_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd46 read pattern: { f02_update_0[d0, d1] -> f01[9 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write9 = f01.f01_f01_update_0_write9_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write9;
  return 0;
}

inline hw_uint<16> f02_rd47_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd47 read pattern: { f02_update_0[d0, d1] -> f01[9 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write9 = f01.f01_f01_update_0_write9_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write9;
  return 0;
}

inline hw_uint<16> f02_rd48_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd48 read pattern: { f02_update_0[d0, d1] -> f01[9 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write9 = f01.f01_f01_update_0_write9_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write9;
  return 0;
}

inline hw_uint<16> f02_rd49_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd49 read pattern: { f02_update_0[d0, d1] -> f01[10 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write10 = f01.f01_f01_update_0_write10_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write10;
  return 0;
}

inline hw_uint<16> f02_rd5_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd5 read pattern: { f02_update_0[d0, d1] -> f01[16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write0 = f01.f01_f01_update_0_write0_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write0;
  return 0;
}

inline hw_uint<16> f02_rd50_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd50 read pattern: { f02_update_0[d0, d1] -> f01[9 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write9 = f01.f01_f01_update_0_write9_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write9;
  return 0;
}

inline hw_uint<16> f02_rd51_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd51 read pattern: { f02_update_0[d0, d1] -> f01[10 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write10 = f01.f01_f01_update_0_write10_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write10;
  return 0;
}

inline hw_uint<16> f02_rd52_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd52 read pattern: { f02_update_0[d0, d1] -> f01[10 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write10 = f01.f01_f01_update_0_write10_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write10;
  return 0;
}

inline hw_uint<16> f02_rd53_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd53 read pattern: { f02_update_0[d0, d1] -> f01[10 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write10 = f01.f01_f01_update_0_write10_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write10;
  return 0;
}

inline hw_uint<16> f02_rd54_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd54 read pattern: { f02_update_0[d0, d1] -> f01[11 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write11 = f01.f01_f01_update_0_write11_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write11;
  return 0;
}

inline hw_uint<16> f02_rd55_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd55 read pattern: { f02_update_0[d0, d1] -> f01[10 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write10 = f01.f01_f01_update_0_write10_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write10;
  return 0;
}

inline hw_uint<16> f02_rd56_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd56 read pattern: { f02_update_0[d0, d1] -> f01[11 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write11 = f01.f01_f01_update_0_write11_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write11;
  return 0;
}

inline hw_uint<16> f02_rd57_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd57 read pattern: { f02_update_0[d0, d1] -> f01[11 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write11 = f01.f01_f01_update_0_write11_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write11;
  return 0;
}

inline hw_uint<16> f02_rd58_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd58 read pattern: { f02_update_0[d0, d1] -> f01[11 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write11 = f01.f01_f01_update_0_write11_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write11;
  return 0;
}

inline hw_uint<16> f02_rd59_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd59 read pattern: { f02_update_0[d0, d1] -> f01[12 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write12 = f01.f01_f01_update_0_write12_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write12;
  return 0;
}

inline hw_uint<16> f02_rd6_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd6 read pattern: { f02_update_0[d0, d1] -> f01[1 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write1 = f01.f01_f01_update_0_write1_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write1;
  return 0;
}

inline hw_uint<16> f02_rd60_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd60 read pattern: { f02_update_0[d0, d1] -> f01[11 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write11 = f01.f01_f01_update_0_write11_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write11;
  return 0;
}

inline hw_uint<16> f02_rd61_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd61 read pattern: { f02_update_0[d0, d1] -> f01[12 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write12 = f01.f01_f01_update_0_write12_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write12;
  return 0;
}

inline hw_uint<16> f02_rd62_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd62 read pattern: { f02_update_0[d0, d1] -> f01[12 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write12 = f01.f01_f01_update_0_write12_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write12;
  return 0;
}

inline hw_uint<16> f02_rd63_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd63 read pattern: { f02_update_0[d0, d1] -> f01[12 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write12 = f01.f01_f01_update_0_write12_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write12;
  return 0;
}

inline hw_uint<16> f02_rd64_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd64 read pattern: { f02_update_0[d0, d1] -> f01[13 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write13 = f01.f01_f01_update_0_write13_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write13;
  return 0;
}

inline hw_uint<16> f02_rd65_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd65 read pattern: { f02_update_0[d0, d1] -> f01[12 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write12 = f01.f01_f01_update_0_write12_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write12;
  return 0;
}

inline hw_uint<16> f02_rd66_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd66 read pattern: { f02_update_0[d0, d1] -> f01[13 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write13 = f01.f01_f01_update_0_write13_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write13;
  return 0;
}

inline hw_uint<16> f02_rd67_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd67 read pattern: { f02_update_0[d0, d1] -> f01[13 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write13 = f01.f01_f01_update_0_write13_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write13;
  return 0;
}

inline hw_uint<16> f02_rd68_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd68 read pattern: { f02_update_0[d0, d1] -> f01[13 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write13 = f01.f01_f01_update_0_write13_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write13;
  return 0;
}

inline hw_uint<16> f02_rd69_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd69 read pattern: { f02_update_0[d0, d1] -> f01[14 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write14 = f01.f01_f01_update_0_write14_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write14;
  return 0;
}

inline hw_uint<16> f02_rd7_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd7 read pattern: { f02_update_0[d0, d1] -> f01[1 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write1 = f01.f01_f01_update_0_write1_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write1;
  return 0;
}

inline hw_uint<16> f02_rd70_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd70 read pattern: { f02_update_0[d0, d1] -> f01[13 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write13 = f01.f01_f01_update_0_write13_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write13;
  return 0;
}

inline hw_uint<16> f02_rd71_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd71 read pattern: { f02_update_0[d0, d1] -> f01[14 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write14 = f01.f01_f01_update_0_write14_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write14;
  return 0;
}

inline hw_uint<16> f02_rd72_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd72 read pattern: { f02_update_0[d0, d1] -> f01[14 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write14 = f01.f01_f01_update_0_write14_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write14;
  return 0;
}

inline hw_uint<16> f02_rd73_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd73 read pattern: { f02_update_0[d0, d1] -> f01[14 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write14 = f01.f01_f01_update_0_write14_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write14;
  return 0;
}

inline hw_uint<16> f02_rd74_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd74 read pattern: { f02_update_0[d0, d1] -> f01[15 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write15 = f01.f01_f01_update_0_write15_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write15;
  return 0;
}

inline hw_uint<16> f02_rd75_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd75 read pattern: { f02_update_0[d0, d1] -> f01[14 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write14 = f01.f01_f01_update_0_write14_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write14;
  return 0;
}

inline hw_uint<16> f02_rd76_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd76 read pattern: { f02_update_0[d0, d1] -> f01[15 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write15 = f01.f01_f01_update_0_write15_merged_banks_5.peek_253();
  return value_f01_f01_update_0_write15;
  return 0;
}

inline hw_uint<16> f02_rd77_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd77 read pattern: { f02_update_0[d0, d1] -> f01[15 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write15 = f01.f01_f01_update_0_write15_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write15;
  return 0;
}

inline hw_uint<16> f02_rd78_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd78 read pattern: { f02_update_0[d0, d1] -> f01[15 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write15 = f01.f01_f01_update_0_write15_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write15;
  return 0;
}

inline hw_uint<16> f02_rd79_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd79 read pattern: { f02_update_0[d0, d1] -> f01[16 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write0 = f01.f01_f01_update_0_write0_merged_banks_5.peek_126();
  return value_f01_f01_update_0_write0;
  return 0;
}

inline hw_uint<16> f02_rd8_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd8 read pattern: { f02_update_0[d0, d1] -> f01[1 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write1 = f01.f01_f01_update_0_write1_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write1;
  return 0;
}

inline hw_uint<16> f02_rd9_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd9 read pattern: { f02_update_0[d0, d1] -> f01[2 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write2 = f01.f01_f01_update_0_write2_merged_banks_5.peek_127();
  return value_f01_f01_update_0_write2;
  return 0;
}

// # of bundles = 2
// f01_update_0_write
//	f01_f01_update_0_write0
//	f01_f01_update_0_write1
//	f01_f01_update_0_write2
//	f01_f01_update_0_write3
//	f01_f01_update_0_write4
//	f01_f01_update_0_write5
//	f01_f01_update_0_write6
//	f01_f01_update_0_write7
//	f01_f01_update_0_write8
//	f01_f01_update_0_write9
//	f01_f01_update_0_write10
//	f01_f01_update_0_write11
//	f01_f01_update_0_write12
//	f01_f01_update_0_write13
//	f01_f01_update_0_write14
//	f01_f01_update_0_write15
inline void f01_f01_update_0_write_bundle_write(hw_uint<256>& f01_update_0_write, f01_cache& f01, int d0, int d1, int dynamic_address) {
	hw_uint<16> f01_f01_update_0_write0_res = f01_update_0_write.extract<0, 15>();
	f01_f01_update_0_write0_write(f01_f01_update_0_write0_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write1_res = f01_update_0_write.extract<16, 31>();
	f01_f01_update_0_write1_write(f01_f01_update_0_write1_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write2_res = f01_update_0_write.extract<32, 47>();
	f01_f01_update_0_write2_write(f01_f01_update_0_write2_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write3_res = f01_update_0_write.extract<48, 63>();
	f01_f01_update_0_write3_write(f01_f01_update_0_write3_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write4_res = f01_update_0_write.extract<64, 79>();
	f01_f01_update_0_write4_write(f01_f01_update_0_write4_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write5_res = f01_update_0_write.extract<80, 95>();
	f01_f01_update_0_write5_write(f01_f01_update_0_write5_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write6_res = f01_update_0_write.extract<96, 111>();
	f01_f01_update_0_write6_write(f01_f01_update_0_write6_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write7_res = f01_update_0_write.extract<112, 127>();
	f01_f01_update_0_write7_write(f01_f01_update_0_write7_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write8_res = f01_update_0_write.extract<128, 143>();
	f01_f01_update_0_write8_write(f01_f01_update_0_write8_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write9_res = f01_update_0_write.extract<144, 159>();
	f01_f01_update_0_write9_write(f01_f01_update_0_write9_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write10_res = f01_update_0_write.extract<160, 175>();
	f01_f01_update_0_write10_write(f01_f01_update_0_write10_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write11_res = f01_update_0_write.extract<176, 191>();
	f01_f01_update_0_write11_write(f01_f01_update_0_write11_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write12_res = f01_update_0_write.extract<192, 207>();
	f01_f01_update_0_write12_write(f01_f01_update_0_write12_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write13_res = f01_update_0_write.extract<208, 223>();
	f01_f01_update_0_write13_write(f01_f01_update_0_write13_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write14_res = f01_update_0_write.extract<224, 239>();
	f01_f01_update_0_write14_write(f01_f01_update_0_write14_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write15_res = f01_update_0_write.extract<240, 255>();
	f01_f01_update_0_write15_write(f01_f01_update_0_write15_res, f01, d0, d1, dynamic_address);
}

// f02_update_0_read
//	f02_rd0
//	f02_rd1
//	f02_rd2
//	f02_rd3
//	f02_rd4
//	f02_rd5
//	f02_rd6
//	f02_rd7
//	f02_rd8
//	f02_rd9
//	f02_rd10
//	f02_rd11
//	f02_rd12
//	f02_rd13
//	f02_rd14
//	f02_rd15
//	f02_rd16
//	f02_rd17
//	f02_rd18
//	f02_rd19
//	f02_rd20
//	f02_rd21
//	f02_rd22
//	f02_rd23
//	f02_rd24
//	f02_rd25
//	f02_rd26
//	f02_rd27
//	f02_rd28
//	f02_rd29
//	f02_rd30
//	f02_rd31
//	f02_rd32
//	f02_rd33
//	f02_rd34
//	f02_rd35
//	f02_rd36
//	f02_rd37
//	f02_rd38
//	f02_rd39
//	f02_rd40
//	f02_rd41
//	f02_rd42
//	f02_rd43
//	f02_rd44
//	f02_rd45
//	f02_rd46
//	f02_rd47
//	f02_rd48
//	f02_rd49
//	f02_rd50
//	f02_rd51
//	f02_rd52
//	f02_rd53
//	f02_rd54
//	f02_rd55
//	f02_rd56
//	f02_rd57
//	f02_rd58
//	f02_rd59
//	f02_rd60
//	f02_rd61
//	f02_rd62
//	f02_rd63
//	f02_rd64
//	f02_rd65
//	f02_rd66
//	f02_rd67
//	f02_rd68
//	f02_rd69
//	f02_rd70
//	f02_rd71
//	f02_rd72
//	f02_rd73
//	f02_rd74
//	f02_rd75
//	f02_rd76
//	f02_rd77
//	f02_rd78
//	f02_rd79
inline hw_uint<1280> f01_f02_update_0_read_bundle_read(f01_cache& f01, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f02_rd0
    // f02_rd1
    // f02_rd2
    // f02_rd3
    // f02_rd4
    // f02_rd5
    // f02_rd6
    // f02_rd7
    // f02_rd8
    // f02_rd9
    // f02_rd10
    // f02_rd11
    // f02_rd12
    // f02_rd13
    // f02_rd14
    // f02_rd15
    // f02_rd16
    // f02_rd17
    // f02_rd18
    // f02_rd19
    // f02_rd20
    // f02_rd21
    // f02_rd22
    // f02_rd23
    // f02_rd24
    // f02_rd25
    // f02_rd26
    // f02_rd27
    // f02_rd28
    // f02_rd29
    // f02_rd30
    // f02_rd31
    // f02_rd32
    // f02_rd33
    // f02_rd34
    // f02_rd35
    // f02_rd36
    // f02_rd37
    // f02_rd38
    // f02_rd39
    // f02_rd40
    // f02_rd41
    // f02_rd42
    // f02_rd43
    // f02_rd44
    // f02_rd45
    // f02_rd46
    // f02_rd47
    // f02_rd48
    // f02_rd49
    // f02_rd50
    // f02_rd51
    // f02_rd52
    // f02_rd53
    // f02_rd54
    // f02_rd55
    // f02_rd56
    // f02_rd57
    // f02_rd58
    // f02_rd59
    // f02_rd60
    // f02_rd61
    // f02_rd62
    // f02_rd63
    // f02_rd64
    // f02_rd65
    // f02_rd66
    // f02_rd67
    // f02_rd68
    // f02_rd69
    // f02_rd70
    // f02_rd71
    // f02_rd72
    // f02_rd73
    // f02_rd74
    // f02_rd75
    // f02_rd76
    // f02_rd77
    // f02_rd78
    // f02_rd79

	hw_uint<1280> result;
	hw_uint<16> f02_rd0_res = f02_rd0_select(f01, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f02_rd0_res);
	hw_uint<16> f02_rd1_res = f02_rd1_select(f01, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f02_rd1_res);
	hw_uint<16> f02_rd2_res = f02_rd2_select(f01, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f02_rd2_res);
	hw_uint<16> f02_rd3_res = f02_rd3_select(f01, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f02_rd3_res);
	hw_uint<16> f02_rd4_res = f02_rd4_select(f01, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f02_rd4_res);
	hw_uint<16> f02_rd5_res = f02_rd5_select(f01, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f02_rd5_res);
	hw_uint<16> f02_rd6_res = f02_rd6_select(f01, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f02_rd6_res);
	hw_uint<16> f02_rd7_res = f02_rd7_select(f01, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f02_rd7_res);
	hw_uint<16> f02_rd8_res = f02_rd8_select(f01, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f02_rd8_res);
	hw_uint<16> f02_rd9_res = f02_rd9_select(f01, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f02_rd9_res);
	hw_uint<16> f02_rd10_res = f02_rd10_select(f01, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f02_rd10_res);
	hw_uint<16> f02_rd11_res = f02_rd11_select(f01, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f02_rd11_res);
	hw_uint<16> f02_rd12_res = f02_rd12_select(f01, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f02_rd12_res);
	hw_uint<16> f02_rd13_res = f02_rd13_select(f01, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f02_rd13_res);
	hw_uint<16> f02_rd14_res = f02_rd14_select(f01, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f02_rd14_res);
	hw_uint<16> f02_rd15_res = f02_rd15_select(f01, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f02_rd15_res);
	hw_uint<16> f02_rd16_res = f02_rd16_select(f01, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f02_rd16_res);
	hw_uint<16> f02_rd17_res = f02_rd17_select(f01, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f02_rd17_res);
	hw_uint<16> f02_rd18_res = f02_rd18_select(f01, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f02_rd18_res);
	hw_uint<16> f02_rd19_res = f02_rd19_select(f01, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f02_rd19_res);
	hw_uint<16> f02_rd20_res = f02_rd20_select(f01, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f02_rd20_res);
	hw_uint<16> f02_rd21_res = f02_rd21_select(f01, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f02_rd21_res);
	hw_uint<16> f02_rd22_res = f02_rd22_select(f01, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f02_rd22_res);
	hw_uint<16> f02_rd23_res = f02_rd23_select(f01, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f02_rd23_res);
	hw_uint<16> f02_rd24_res = f02_rd24_select(f01, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f02_rd24_res);
	hw_uint<16> f02_rd25_res = f02_rd25_select(f01, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f02_rd25_res);
	hw_uint<16> f02_rd26_res = f02_rd26_select(f01, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f02_rd26_res);
	hw_uint<16> f02_rd27_res = f02_rd27_select(f01, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f02_rd27_res);
	hw_uint<16> f02_rd28_res = f02_rd28_select(f01, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f02_rd28_res);
	hw_uint<16> f02_rd29_res = f02_rd29_select(f01, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f02_rd29_res);
	hw_uint<16> f02_rd30_res = f02_rd30_select(f01, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f02_rd30_res);
	hw_uint<16> f02_rd31_res = f02_rd31_select(f01, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f02_rd31_res);
	hw_uint<16> f02_rd32_res = f02_rd32_select(f01, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f02_rd32_res);
	hw_uint<16> f02_rd33_res = f02_rd33_select(f01, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f02_rd33_res);
	hw_uint<16> f02_rd34_res = f02_rd34_select(f01, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f02_rd34_res);
	hw_uint<16> f02_rd35_res = f02_rd35_select(f01, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f02_rd35_res);
	hw_uint<16> f02_rd36_res = f02_rd36_select(f01, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f02_rd36_res);
	hw_uint<16> f02_rd37_res = f02_rd37_select(f01, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f02_rd37_res);
	hw_uint<16> f02_rd38_res = f02_rd38_select(f01, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f02_rd38_res);
	hw_uint<16> f02_rd39_res = f02_rd39_select(f01, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f02_rd39_res);
	hw_uint<16> f02_rd40_res = f02_rd40_select(f01, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f02_rd40_res);
	hw_uint<16> f02_rd41_res = f02_rd41_select(f01, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f02_rd41_res);
	hw_uint<16> f02_rd42_res = f02_rd42_select(f01, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f02_rd42_res);
	hw_uint<16> f02_rd43_res = f02_rd43_select(f01, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f02_rd43_res);
	hw_uint<16> f02_rd44_res = f02_rd44_select(f01, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f02_rd44_res);
	hw_uint<16> f02_rd45_res = f02_rd45_select(f01, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f02_rd45_res);
	hw_uint<16> f02_rd46_res = f02_rd46_select(f01, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f02_rd46_res);
	hw_uint<16> f02_rd47_res = f02_rd47_select(f01, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f02_rd47_res);
	hw_uint<16> f02_rd48_res = f02_rd48_select(f01, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f02_rd48_res);
	hw_uint<16> f02_rd49_res = f02_rd49_select(f01, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f02_rd49_res);
	hw_uint<16> f02_rd50_res = f02_rd50_select(f01, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f02_rd50_res);
	hw_uint<16> f02_rd51_res = f02_rd51_select(f01, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f02_rd51_res);
	hw_uint<16> f02_rd52_res = f02_rd52_select(f01, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f02_rd52_res);
	hw_uint<16> f02_rd53_res = f02_rd53_select(f01, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f02_rd53_res);
	hw_uint<16> f02_rd54_res = f02_rd54_select(f01, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f02_rd54_res);
	hw_uint<16> f02_rd55_res = f02_rd55_select(f01, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f02_rd55_res);
	hw_uint<16> f02_rd56_res = f02_rd56_select(f01, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f02_rd56_res);
	hw_uint<16> f02_rd57_res = f02_rd57_select(f01, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f02_rd57_res);
	hw_uint<16> f02_rd58_res = f02_rd58_select(f01, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f02_rd58_res);
	hw_uint<16> f02_rd59_res = f02_rd59_select(f01, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f02_rd59_res);
	hw_uint<16> f02_rd60_res = f02_rd60_select(f01, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f02_rd60_res);
	hw_uint<16> f02_rd61_res = f02_rd61_select(f01, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f02_rd61_res);
	hw_uint<16> f02_rd62_res = f02_rd62_select(f01, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f02_rd62_res);
	hw_uint<16> f02_rd63_res = f02_rd63_select(f01, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f02_rd63_res);
	hw_uint<16> f02_rd64_res = f02_rd64_select(f01, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f02_rd64_res);
	hw_uint<16> f02_rd65_res = f02_rd65_select(f01, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f02_rd65_res);
	hw_uint<16> f02_rd66_res = f02_rd66_select(f01, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f02_rd66_res);
	hw_uint<16> f02_rd67_res = f02_rd67_select(f01, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f02_rd67_res);
	hw_uint<16> f02_rd68_res = f02_rd68_select(f01, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f02_rd68_res);
	hw_uint<16> f02_rd69_res = f02_rd69_select(f01, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f02_rd69_res);
	hw_uint<16> f02_rd70_res = f02_rd70_select(f01, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f02_rd70_res);
	hw_uint<16> f02_rd71_res = f02_rd71_select(f01, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f02_rd71_res);
	hw_uint<16> f02_rd72_res = f02_rd72_select(f01, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f02_rd72_res);
	hw_uint<16> f02_rd73_res = f02_rd73_select(f01, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f02_rd73_res);
	hw_uint<16> f02_rd74_res = f02_rd74_select(f01, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f02_rd74_res);
	hw_uint<16> f02_rd75_res = f02_rd75_select(f01, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f02_rd75_res);
	hw_uint<16> f02_rd76_res = f02_rd76_select(f01, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f02_rd76_res);
	hw_uint<16> f02_rd77_res = f02_rd77_select(f01, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f02_rd77_res);
	hw_uint<16> f02_rd78_res = f02_rd78_select(f01, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f02_rd78_res);
	hw_uint<16> f02_rd79_res = f02_rd79_select(f01, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f02_rd79_res);
	return result;
}

struct f02_f02_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-16, 1936], [-2, 1080]}
	// Capacity: 250
	// # of read delays: 5
  // 0, 1, 124, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 123> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_249() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-15, 1921], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-6, 1930], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-5, 1931], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-4, 1932], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-3, 1933], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-2, 1934], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-17, 1935], [-1, 1081]}
	// Capacity: 250
	// # of read delays: 5
  // 0, 1, 125, 126, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 122> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
		return f6;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_249() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-14, 1922], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-13, 1923], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-12, 1924], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-11, 1925], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-10, 1926], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-9, 1927], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-8, 1928], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-7, 1929], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_cache {
  // # of banks: 16
  f02_f02_update_0_write0_merged_banks_5_cache f02_f02_update_0_write0_merged_banks_5;
  f02_f02_update_0_write1_merged_banks_5_cache f02_f02_update_0_write1_merged_banks_5;
  f02_f02_update_0_write10_merged_banks_5_cache f02_f02_update_0_write10_merged_banks_5;
  f02_f02_update_0_write11_merged_banks_5_cache f02_f02_update_0_write11_merged_banks_5;
  f02_f02_update_0_write12_merged_banks_5_cache f02_f02_update_0_write12_merged_banks_5;
  f02_f02_update_0_write13_merged_banks_5_cache f02_f02_update_0_write13_merged_banks_5;
  f02_f02_update_0_write14_merged_banks_5_cache f02_f02_update_0_write14_merged_banks_5;
  f02_f02_update_0_write15_merged_banks_5_cache f02_f02_update_0_write15_merged_banks_5;
  f02_f02_update_0_write2_merged_banks_5_cache f02_f02_update_0_write2_merged_banks_5;
  f02_f02_update_0_write3_merged_banks_5_cache f02_f02_update_0_write3_merged_banks_5;
  f02_f02_update_0_write4_merged_banks_5_cache f02_f02_update_0_write4_merged_banks_5;
  f02_f02_update_0_write5_merged_banks_5_cache f02_f02_update_0_write5_merged_banks_5;
  f02_f02_update_0_write6_merged_banks_5_cache f02_f02_update_0_write6_merged_banks_5;
  f02_f02_update_0_write7_merged_banks_5_cache f02_f02_update_0_write7_merged_banks_5;
  f02_f02_update_0_write8_merged_banks_5_cache f02_f02_update_0_write8_merged_banks_5;
  f02_f02_update_0_write9_merged_banks_5_cache f02_f02_update_0_write9_merged_banks_5;
};



inline void f02_f02_update_0_write0_write(hw_uint<16>& f02_f02_update_0_write0, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write0_merged_banks_5.push(f02_f02_update_0_write0);
}

inline void f02_f02_update_0_write1_write(hw_uint<16>& f02_f02_update_0_write1, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write1_merged_banks_5.push(f02_f02_update_0_write1);
}

inline void f02_f02_update_0_write10_write(hw_uint<16>& f02_f02_update_0_write10, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write10_merged_banks_5.push(f02_f02_update_0_write10);
}

inline void f02_f02_update_0_write11_write(hw_uint<16>& f02_f02_update_0_write11, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write11_merged_banks_5.push(f02_f02_update_0_write11);
}

inline void f02_f02_update_0_write12_write(hw_uint<16>& f02_f02_update_0_write12, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write12_merged_banks_5.push(f02_f02_update_0_write12);
}

inline void f02_f02_update_0_write13_write(hw_uint<16>& f02_f02_update_0_write13, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write13_merged_banks_5.push(f02_f02_update_0_write13);
}

inline void f02_f02_update_0_write14_write(hw_uint<16>& f02_f02_update_0_write14, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write14_merged_banks_5.push(f02_f02_update_0_write14);
}

inline void f02_f02_update_0_write15_write(hw_uint<16>& f02_f02_update_0_write15, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write15_merged_banks_5.push(f02_f02_update_0_write15);
}

inline void f02_f02_update_0_write2_write(hw_uint<16>& f02_f02_update_0_write2, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write2_merged_banks_5.push(f02_f02_update_0_write2);
}

inline void f02_f02_update_0_write3_write(hw_uint<16>& f02_f02_update_0_write3, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write3_merged_banks_5.push(f02_f02_update_0_write3);
}

inline void f02_f02_update_0_write4_write(hw_uint<16>& f02_f02_update_0_write4, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write4_merged_banks_5.push(f02_f02_update_0_write4);
}

inline void f02_f02_update_0_write5_write(hw_uint<16>& f02_f02_update_0_write5, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write5_merged_banks_5.push(f02_f02_update_0_write5);
}

inline void f02_f02_update_0_write6_write(hw_uint<16>& f02_f02_update_0_write6, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write6_merged_banks_5.push(f02_f02_update_0_write6);
}

inline void f02_f02_update_0_write7_write(hw_uint<16>& f02_f02_update_0_write7, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write7_merged_banks_5.push(f02_f02_update_0_write7);
}

inline void f02_f02_update_0_write8_write(hw_uint<16>& f02_f02_update_0_write8, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write8_merged_banks_5.push(f02_f02_update_0_write8);
}

inline void f02_f02_update_0_write9_write(hw_uint<16>& f02_f02_update_0_write9, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write9_merged_banks_5.push(f02_f02_update_0_write9);
}

inline hw_uint<16> f03_rd0_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd0 read pattern: { f03_update_0[d0, d1] -> f02[-1 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write15 = f02.f02_f02_update_0_write15_merged_banks_5.peek_126();
  return value_f02_f02_update_0_write15;
  return 0;
}

inline hw_uint<16> f03_rd1_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd1 read pattern: { f03_update_0[d0, d1] -> f02[16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write0 = f02.f02_f02_update_0_write0_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write0;
  return 0;
}

inline hw_uint<16> f03_rd10_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd10 read pattern: { f03_update_0[d0, d1] -> f02[1 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write1 = f02.f02_f02_update_0_write1_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write1;
  return 0;
}

inline hw_uint<16> f03_rd11_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd11 read pattern: { f03_update_0[d0, d1] -> f02[2 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write2 = f02.f02_f02_update_0_write2_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write2;
  return 0;
}

inline hw_uint<16> f03_rd12_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd12 read pattern: { f03_update_0[d0, d1] -> f02[2 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write2 = f02.f02_f02_update_0_write2_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write2;
  return 0;
}

inline hw_uint<16> f03_rd13_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd13 read pattern: { f03_update_0[d0, d1] -> f02[2 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write2 = f02.f02_f02_update_0_write2_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write2;
  return 0;
}

inline hw_uint<16> f03_rd14_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd14 read pattern: { f03_update_0[d0, d1] -> f02[3 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write3 = f02.f02_f02_update_0_write3_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write3;
  return 0;
}

inline hw_uint<16> f03_rd15_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd15 read pattern: { f03_update_0[d0, d1] -> f02[2 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write2 = f02.f02_f02_update_0_write2_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write2;
  return 0;
}

inline hw_uint<16> f03_rd16_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd16 read pattern: { f03_update_0[d0, d1] -> f02[3 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write3 = f02.f02_f02_update_0_write3_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write3;
  return 0;
}

inline hw_uint<16> f03_rd17_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd17 read pattern: { f03_update_0[d0, d1] -> f02[3 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write3 = f02.f02_f02_update_0_write3_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write3;
  return 0;
}

inline hw_uint<16> f03_rd18_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd18 read pattern: { f03_update_0[d0, d1] -> f02[3 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write3 = f02.f02_f02_update_0_write3_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write3;
  return 0;
}

inline hw_uint<16> f03_rd19_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd19 read pattern: { f03_update_0[d0, d1] -> f02[4 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write4 = f02.f02_f02_update_0_write4_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write4;
  return 0;
}

inline hw_uint<16> f03_rd2_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd2 read pattern: { f03_update_0[d0, d1] -> f02[16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write0 = f02.f02_f02_update_0_write0_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write0;
  return 0;
}

inline hw_uint<16> f03_rd20_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd20 read pattern: { f03_update_0[d0, d1] -> f02[3 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write3 = f02.f02_f02_update_0_write3_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write3;
  return 0;
}

inline hw_uint<16> f03_rd21_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd21 read pattern: { f03_update_0[d0, d1] -> f02[4 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write4 = f02.f02_f02_update_0_write4_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write4;
  return 0;
}

inline hw_uint<16> f03_rd22_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd22 read pattern: { f03_update_0[d0, d1] -> f02[4 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write4 = f02.f02_f02_update_0_write4_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write4;
  return 0;
}

inline hw_uint<16> f03_rd23_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd23 read pattern: { f03_update_0[d0, d1] -> f02[4 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write4 = f02.f02_f02_update_0_write4_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write4;
  return 0;
}

inline hw_uint<16> f03_rd24_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd24 read pattern: { f03_update_0[d0, d1] -> f02[5 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write5 = f02.f02_f02_update_0_write5_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write5;
  return 0;
}

inline hw_uint<16> f03_rd25_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd25 read pattern: { f03_update_0[d0, d1] -> f02[4 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write4 = f02.f02_f02_update_0_write4_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write4;
  return 0;
}

inline hw_uint<16> f03_rd26_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd26 read pattern: { f03_update_0[d0, d1] -> f02[5 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write5 = f02.f02_f02_update_0_write5_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write5;
  return 0;
}

inline hw_uint<16> f03_rd27_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd27 read pattern: { f03_update_0[d0, d1] -> f02[5 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write5 = f02.f02_f02_update_0_write5_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write5;
  return 0;
}

inline hw_uint<16> f03_rd28_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd28 read pattern: { f03_update_0[d0, d1] -> f02[5 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write5 = f02.f02_f02_update_0_write5_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write5;
  return 0;
}

inline hw_uint<16> f03_rd29_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd29 read pattern: { f03_update_0[d0, d1] -> f02[6 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write6 = f02.f02_f02_update_0_write6_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write6;
  return 0;
}

inline hw_uint<16> f03_rd3_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd3 read pattern: { f03_update_0[d0, d1] -> f02[16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write0 = f02.f02_f02_update_0_write0_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write0;
  return 0;
}

inline hw_uint<16> f03_rd30_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd30 read pattern: { f03_update_0[d0, d1] -> f02[5 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write5 = f02.f02_f02_update_0_write5_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write5;
  return 0;
}

inline hw_uint<16> f03_rd31_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd31 read pattern: { f03_update_0[d0, d1] -> f02[6 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write6 = f02.f02_f02_update_0_write6_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write6;
  return 0;
}

inline hw_uint<16> f03_rd32_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd32 read pattern: { f03_update_0[d0, d1] -> f02[6 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write6 = f02.f02_f02_update_0_write6_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write6;
  return 0;
}

inline hw_uint<16> f03_rd33_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd33 read pattern: { f03_update_0[d0, d1] -> f02[6 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write6 = f02.f02_f02_update_0_write6_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write6;
  return 0;
}

inline hw_uint<16> f03_rd34_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd34 read pattern: { f03_update_0[d0, d1] -> f02[7 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write7 = f02.f02_f02_update_0_write7_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write7;
  return 0;
}

inline hw_uint<16> f03_rd35_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd35 read pattern: { f03_update_0[d0, d1] -> f02[6 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write6 = f02.f02_f02_update_0_write6_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write6;
  return 0;
}

inline hw_uint<16> f03_rd36_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd36 read pattern: { f03_update_0[d0, d1] -> f02[7 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write7 = f02.f02_f02_update_0_write7_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write7;
  return 0;
}

inline hw_uint<16> f03_rd37_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd37 read pattern: { f03_update_0[d0, d1] -> f02[7 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write7 = f02.f02_f02_update_0_write7_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write7;
  return 0;
}

inline hw_uint<16> f03_rd38_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd38 read pattern: { f03_update_0[d0, d1] -> f02[7 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write7 = f02.f02_f02_update_0_write7_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write7;
  return 0;
}

inline hw_uint<16> f03_rd39_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd39 read pattern: { f03_update_0[d0, d1] -> f02[8 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write8 = f02.f02_f02_update_0_write8_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write8;
  return 0;
}

inline hw_uint<16> f03_rd4_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd4 read pattern: { f03_update_0[d0, d1] -> f02[1 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write1 = f02.f02_f02_update_0_write1_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write1;
  return 0;
}

inline hw_uint<16> f03_rd40_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd40 read pattern: { f03_update_0[d0, d1] -> f02[7 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write7 = f02.f02_f02_update_0_write7_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write7;
  return 0;
}

inline hw_uint<16> f03_rd41_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd41 read pattern: { f03_update_0[d0, d1] -> f02[8 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write8 = f02.f02_f02_update_0_write8_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write8;
  return 0;
}

inline hw_uint<16> f03_rd42_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd42 read pattern: { f03_update_0[d0, d1] -> f02[8 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write8 = f02.f02_f02_update_0_write8_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write8;
  return 0;
}

inline hw_uint<16> f03_rd43_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd43 read pattern: { f03_update_0[d0, d1] -> f02[8 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write8 = f02.f02_f02_update_0_write8_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write8;
  return 0;
}

inline hw_uint<16> f03_rd44_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd44 read pattern: { f03_update_0[d0, d1] -> f02[9 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write9 = f02.f02_f02_update_0_write9_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write9;
  return 0;
}

inline hw_uint<16> f03_rd45_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd45 read pattern: { f03_update_0[d0, d1] -> f02[8 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write8 = f02.f02_f02_update_0_write8_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write8;
  return 0;
}

inline hw_uint<16> f03_rd46_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd46 read pattern: { f03_update_0[d0, d1] -> f02[9 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write9 = f02.f02_f02_update_0_write9_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write9;
  return 0;
}

inline hw_uint<16> f03_rd47_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd47 read pattern: { f03_update_0[d0, d1] -> f02[9 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write9 = f02.f02_f02_update_0_write9_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write9;
  return 0;
}

inline hw_uint<16> f03_rd48_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd48 read pattern: { f03_update_0[d0, d1] -> f02[9 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write9 = f02.f02_f02_update_0_write9_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write9;
  return 0;
}

inline hw_uint<16> f03_rd49_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd49 read pattern: { f03_update_0[d0, d1] -> f02[10 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write10 = f02.f02_f02_update_0_write10_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write10;
  return 0;
}

inline hw_uint<16> f03_rd5_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd5 read pattern: { f03_update_0[d0, d1] -> f02[16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write0 = f02.f02_f02_update_0_write0_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write0;
  return 0;
}

inline hw_uint<16> f03_rd50_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd50 read pattern: { f03_update_0[d0, d1] -> f02[9 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write9 = f02.f02_f02_update_0_write9_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write9;
  return 0;
}

inline hw_uint<16> f03_rd51_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd51 read pattern: { f03_update_0[d0, d1] -> f02[10 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write10 = f02.f02_f02_update_0_write10_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write10;
  return 0;
}

inline hw_uint<16> f03_rd52_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd52 read pattern: { f03_update_0[d0, d1] -> f02[10 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write10 = f02.f02_f02_update_0_write10_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write10;
  return 0;
}

inline hw_uint<16> f03_rd53_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd53 read pattern: { f03_update_0[d0, d1] -> f02[10 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write10 = f02.f02_f02_update_0_write10_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write10;
  return 0;
}

inline hw_uint<16> f03_rd54_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd54 read pattern: { f03_update_0[d0, d1] -> f02[11 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write11 = f02.f02_f02_update_0_write11_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write11;
  return 0;
}

inline hw_uint<16> f03_rd55_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd55 read pattern: { f03_update_0[d0, d1] -> f02[10 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write10 = f02.f02_f02_update_0_write10_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write10;
  return 0;
}

inline hw_uint<16> f03_rd56_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd56 read pattern: { f03_update_0[d0, d1] -> f02[11 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write11 = f02.f02_f02_update_0_write11_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write11;
  return 0;
}

inline hw_uint<16> f03_rd57_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd57 read pattern: { f03_update_0[d0, d1] -> f02[11 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write11 = f02.f02_f02_update_0_write11_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write11;
  return 0;
}

inline hw_uint<16> f03_rd58_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd58 read pattern: { f03_update_0[d0, d1] -> f02[11 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write11 = f02.f02_f02_update_0_write11_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write11;
  return 0;
}

inline hw_uint<16> f03_rd59_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd59 read pattern: { f03_update_0[d0, d1] -> f02[12 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write12 = f02.f02_f02_update_0_write12_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write12;
  return 0;
}

inline hw_uint<16> f03_rd6_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd6 read pattern: { f03_update_0[d0, d1] -> f02[1 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write1 = f02.f02_f02_update_0_write1_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write1;
  return 0;
}

inline hw_uint<16> f03_rd60_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd60 read pattern: { f03_update_0[d0, d1] -> f02[11 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write11 = f02.f02_f02_update_0_write11_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write11;
  return 0;
}

inline hw_uint<16> f03_rd61_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd61 read pattern: { f03_update_0[d0, d1] -> f02[12 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write12 = f02.f02_f02_update_0_write12_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write12;
  return 0;
}

inline hw_uint<16> f03_rd62_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd62 read pattern: { f03_update_0[d0, d1] -> f02[12 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write12 = f02.f02_f02_update_0_write12_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write12;
  return 0;
}

inline hw_uint<16> f03_rd63_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd63 read pattern: { f03_update_0[d0, d1] -> f02[12 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write12 = f02.f02_f02_update_0_write12_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write12;
  return 0;
}

inline hw_uint<16> f03_rd64_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd64 read pattern: { f03_update_0[d0, d1] -> f02[13 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write13 = f02.f02_f02_update_0_write13_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write13;
  return 0;
}

inline hw_uint<16> f03_rd65_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd65 read pattern: { f03_update_0[d0, d1] -> f02[12 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write12 = f02.f02_f02_update_0_write12_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write12;
  return 0;
}

inline hw_uint<16> f03_rd66_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd66 read pattern: { f03_update_0[d0, d1] -> f02[13 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write13 = f02.f02_f02_update_0_write13_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write13;
  return 0;
}

inline hw_uint<16> f03_rd67_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd67 read pattern: { f03_update_0[d0, d1] -> f02[13 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write13 = f02.f02_f02_update_0_write13_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write13;
  return 0;
}

inline hw_uint<16> f03_rd68_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd68 read pattern: { f03_update_0[d0, d1] -> f02[13 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write13 = f02.f02_f02_update_0_write13_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write13;
  return 0;
}

inline hw_uint<16> f03_rd69_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd69 read pattern: { f03_update_0[d0, d1] -> f02[14 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write14 = f02.f02_f02_update_0_write14_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write14;
  return 0;
}

inline hw_uint<16> f03_rd7_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd7 read pattern: { f03_update_0[d0, d1] -> f02[1 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write1 = f02.f02_f02_update_0_write1_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write1;
  return 0;
}

inline hw_uint<16> f03_rd70_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd70 read pattern: { f03_update_0[d0, d1] -> f02[13 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write13 = f02.f02_f02_update_0_write13_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write13;
  return 0;
}

inline hw_uint<16> f03_rd71_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd71 read pattern: { f03_update_0[d0, d1] -> f02[14 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write14 = f02.f02_f02_update_0_write14_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write14;
  return 0;
}

inline hw_uint<16> f03_rd72_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd72 read pattern: { f03_update_0[d0, d1] -> f02[14 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write14 = f02.f02_f02_update_0_write14_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write14;
  return 0;
}

inline hw_uint<16> f03_rd73_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd73 read pattern: { f03_update_0[d0, d1] -> f02[14 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write14 = f02.f02_f02_update_0_write14_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write14;
  return 0;
}

inline hw_uint<16> f03_rd74_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd74 read pattern: { f03_update_0[d0, d1] -> f02[15 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write15 = f02.f02_f02_update_0_write15_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write15;
  return 0;
}

inline hw_uint<16> f03_rd75_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd75 read pattern: { f03_update_0[d0, d1] -> f02[14 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write14 = f02.f02_f02_update_0_write14_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write14;
  return 0;
}

inline hw_uint<16> f03_rd76_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd76 read pattern: { f03_update_0[d0, d1] -> f02[15 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write15 = f02.f02_f02_update_0_write15_merged_banks_5.peek_249();
  return value_f02_f02_update_0_write15;
  return 0;
}

inline hw_uint<16> f03_rd77_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd77 read pattern: { f03_update_0[d0, d1] -> f02[15 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write15 = f02.f02_f02_update_0_write15_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write15;
  return 0;
}

inline hw_uint<16> f03_rd78_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd78 read pattern: { f03_update_0[d0, d1] -> f02[15 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write15 = f02.f02_f02_update_0_write15_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write15;
  return 0;
}

inline hw_uint<16> f03_rd79_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd79 read pattern: { f03_update_0[d0, d1] -> f02[16 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write0 = f02.f02_f02_update_0_write0_merged_banks_5.peek_124();
  return value_f02_f02_update_0_write0;
  return 0;
}

inline hw_uint<16> f03_rd8_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd8 read pattern: { f03_update_0[d0, d1] -> f02[1 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write1 = f02.f02_f02_update_0_write1_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write1;
  return 0;
}

inline hw_uint<16> f03_rd9_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd9 read pattern: { f03_update_0[d0, d1] -> f02[2 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write2 = f02.f02_f02_update_0_write2_merged_banks_5.peek_125();
  return value_f02_f02_update_0_write2;
  return 0;
}

// # of bundles = 2
// f02_update_0_write
//	f02_f02_update_0_write0
//	f02_f02_update_0_write1
//	f02_f02_update_0_write2
//	f02_f02_update_0_write3
//	f02_f02_update_0_write4
//	f02_f02_update_0_write5
//	f02_f02_update_0_write6
//	f02_f02_update_0_write7
//	f02_f02_update_0_write8
//	f02_f02_update_0_write9
//	f02_f02_update_0_write10
//	f02_f02_update_0_write11
//	f02_f02_update_0_write12
//	f02_f02_update_0_write13
//	f02_f02_update_0_write14
//	f02_f02_update_0_write15
inline void f02_f02_update_0_write_bundle_write(hw_uint<256>& f02_update_0_write, f02_cache& f02, int d0, int d1, int dynamic_address) {
	hw_uint<16> f02_f02_update_0_write0_res = f02_update_0_write.extract<0, 15>();
	f02_f02_update_0_write0_write(f02_f02_update_0_write0_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write1_res = f02_update_0_write.extract<16, 31>();
	f02_f02_update_0_write1_write(f02_f02_update_0_write1_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write2_res = f02_update_0_write.extract<32, 47>();
	f02_f02_update_0_write2_write(f02_f02_update_0_write2_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write3_res = f02_update_0_write.extract<48, 63>();
	f02_f02_update_0_write3_write(f02_f02_update_0_write3_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write4_res = f02_update_0_write.extract<64, 79>();
	f02_f02_update_0_write4_write(f02_f02_update_0_write4_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write5_res = f02_update_0_write.extract<80, 95>();
	f02_f02_update_0_write5_write(f02_f02_update_0_write5_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write6_res = f02_update_0_write.extract<96, 111>();
	f02_f02_update_0_write6_write(f02_f02_update_0_write6_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write7_res = f02_update_0_write.extract<112, 127>();
	f02_f02_update_0_write7_write(f02_f02_update_0_write7_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write8_res = f02_update_0_write.extract<128, 143>();
	f02_f02_update_0_write8_write(f02_f02_update_0_write8_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write9_res = f02_update_0_write.extract<144, 159>();
	f02_f02_update_0_write9_write(f02_f02_update_0_write9_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write10_res = f02_update_0_write.extract<160, 175>();
	f02_f02_update_0_write10_write(f02_f02_update_0_write10_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write11_res = f02_update_0_write.extract<176, 191>();
	f02_f02_update_0_write11_write(f02_f02_update_0_write11_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write12_res = f02_update_0_write.extract<192, 207>();
	f02_f02_update_0_write12_write(f02_f02_update_0_write12_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write13_res = f02_update_0_write.extract<208, 223>();
	f02_f02_update_0_write13_write(f02_f02_update_0_write13_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write14_res = f02_update_0_write.extract<224, 239>();
	f02_f02_update_0_write14_write(f02_f02_update_0_write14_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write15_res = f02_update_0_write.extract<240, 255>();
	f02_f02_update_0_write15_write(f02_f02_update_0_write15_res, f02, d0, d1, dynamic_address);
}

// f03_update_0_read
//	f03_rd0
//	f03_rd1
//	f03_rd2
//	f03_rd3
//	f03_rd4
//	f03_rd5
//	f03_rd6
//	f03_rd7
//	f03_rd8
//	f03_rd9
//	f03_rd10
//	f03_rd11
//	f03_rd12
//	f03_rd13
//	f03_rd14
//	f03_rd15
//	f03_rd16
//	f03_rd17
//	f03_rd18
//	f03_rd19
//	f03_rd20
//	f03_rd21
//	f03_rd22
//	f03_rd23
//	f03_rd24
//	f03_rd25
//	f03_rd26
//	f03_rd27
//	f03_rd28
//	f03_rd29
//	f03_rd30
//	f03_rd31
//	f03_rd32
//	f03_rd33
//	f03_rd34
//	f03_rd35
//	f03_rd36
//	f03_rd37
//	f03_rd38
//	f03_rd39
//	f03_rd40
//	f03_rd41
//	f03_rd42
//	f03_rd43
//	f03_rd44
//	f03_rd45
//	f03_rd46
//	f03_rd47
//	f03_rd48
//	f03_rd49
//	f03_rd50
//	f03_rd51
//	f03_rd52
//	f03_rd53
//	f03_rd54
//	f03_rd55
//	f03_rd56
//	f03_rd57
//	f03_rd58
//	f03_rd59
//	f03_rd60
//	f03_rd61
//	f03_rd62
//	f03_rd63
//	f03_rd64
//	f03_rd65
//	f03_rd66
//	f03_rd67
//	f03_rd68
//	f03_rd69
//	f03_rd70
//	f03_rd71
//	f03_rd72
//	f03_rd73
//	f03_rd74
//	f03_rd75
//	f03_rd76
//	f03_rd77
//	f03_rd78
//	f03_rd79
inline hw_uint<1280> f02_f03_update_0_read_bundle_read(f02_cache& f02, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f03_rd0
    // f03_rd1
    // f03_rd2
    // f03_rd3
    // f03_rd4
    // f03_rd5
    // f03_rd6
    // f03_rd7
    // f03_rd8
    // f03_rd9
    // f03_rd10
    // f03_rd11
    // f03_rd12
    // f03_rd13
    // f03_rd14
    // f03_rd15
    // f03_rd16
    // f03_rd17
    // f03_rd18
    // f03_rd19
    // f03_rd20
    // f03_rd21
    // f03_rd22
    // f03_rd23
    // f03_rd24
    // f03_rd25
    // f03_rd26
    // f03_rd27
    // f03_rd28
    // f03_rd29
    // f03_rd30
    // f03_rd31
    // f03_rd32
    // f03_rd33
    // f03_rd34
    // f03_rd35
    // f03_rd36
    // f03_rd37
    // f03_rd38
    // f03_rd39
    // f03_rd40
    // f03_rd41
    // f03_rd42
    // f03_rd43
    // f03_rd44
    // f03_rd45
    // f03_rd46
    // f03_rd47
    // f03_rd48
    // f03_rd49
    // f03_rd50
    // f03_rd51
    // f03_rd52
    // f03_rd53
    // f03_rd54
    // f03_rd55
    // f03_rd56
    // f03_rd57
    // f03_rd58
    // f03_rd59
    // f03_rd60
    // f03_rd61
    // f03_rd62
    // f03_rd63
    // f03_rd64
    // f03_rd65
    // f03_rd66
    // f03_rd67
    // f03_rd68
    // f03_rd69
    // f03_rd70
    // f03_rd71
    // f03_rd72
    // f03_rd73
    // f03_rd74
    // f03_rd75
    // f03_rd76
    // f03_rd77
    // f03_rd78
    // f03_rd79

	hw_uint<1280> result;
	hw_uint<16> f03_rd0_res = f03_rd0_select(f02, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f03_rd0_res);
	hw_uint<16> f03_rd1_res = f03_rd1_select(f02, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f03_rd1_res);
	hw_uint<16> f03_rd2_res = f03_rd2_select(f02, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f03_rd2_res);
	hw_uint<16> f03_rd3_res = f03_rd3_select(f02, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f03_rd3_res);
	hw_uint<16> f03_rd4_res = f03_rd4_select(f02, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f03_rd4_res);
	hw_uint<16> f03_rd5_res = f03_rd5_select(f02, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f03_rd5_res);
	hw_uint<16> f03_rd6_res = f03_rd6_select(f02, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f03_rd6_res);
	hw_uint<16> f03_rd7_res = f03_rd7_select(f02, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f03_rd7_res);
	hw_uint<16> f03_rd8_res = f03_rd8_select(f02, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f03_rd8_res);
	hw_uint<16> f03_rd9_res = f03_rd9_select(f02, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f03_rd9_res);
	hw_uint<16> f03_rd10_res = f03_rd10_select(f02, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f03_rd10_res);
	hw_uint<16> f03_rd11_res = f03_rd11_select(f02, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f03_rd11_res);
	hw_uint<16> f03_rd12_res = f03_rd12_select(f02, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f03_rd12_res);
	hw_uint<16> f03_rd13_res = f03_rd13_select(f02, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f03_rd13_res);
	hw_uint<16> f03_rd14_res = f03_rd14_select(f02, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f03_rd14_res);
	hw_uint<16> f03_rd15_res = f03_rd15_select(f02, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f03_rd15_res);
	hw_uint<16> f03_rd16_res = f03_rd16_select(f02, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f03_rd16_res);
	hw_uint<16> f03_rd17_res = f03_rd17_select(f02, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f03_rd17_res);
	hw_uint<16> f03_rd18_res = f03_rd18_select(f02, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f03_rd18_res);
	hw_uint<16> f03_rd19_res = f03_rd19_select(f02, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f03_rd19_res);
	hw_uint<16> f03_rd20_res = f03_rd20_select(f02, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f03_rd20_res);
	hw_uint<16> f03_rd21_res = f03_rd21_select(f02, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f03_rd21_res);
	hw_uint<16> f03_rd22_res = f03_rd22_select(f02, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f03_rd22_res);
	hw_uint<16> f03_rd23_res = f03_rd23_select(f02, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f03_rd23_res);
	hw_uint<16> f03_rd24_res = f03_rd24_select(f02, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f03_rd24_res);
	hw_uint<16> f03_rd25_res = f03_rd25_select(f02, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f03_rd25_res);
	hw_uint<16> f03_rd26_res = f03_rd26_select(f02, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f03_rd26_res);
	hw_uint<16> f03_rd27_res = f03_rd27_select(f02, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f03_rd27_res);
	hw_uint<16> f03_rd28_res = f03_rd28_select(f02, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f03_rd28_res);
	hw_uint<16> f03_rd29_res = f03_rd29_select(f02, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f03_rd29_res);
	hw_uint<16> f03_rd30_res = f03_rd30_select(f02, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f03_rd30_res);
	hw_uint<16> f03_rd31_res = f03_rd31_select(f02, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f03_rd31_res);
	hw_uint<16> f03_rd32_res = f03_rd32_select(f02, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f03_rd32_res);
	hw_uint<16> f03_rd33_res = f03_rd33_select(f02, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f03_rd33_res);
	hw_uint<16> f03_rd34_res = f03_rd34_select(f02, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f03_rd34_res);
	hw_uint<16> f03_rd35_res = f03_rd35_select(f02, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f03_rd35_res);
	hw_uint<16> f03_rd36_res = f03_rd36_select(f02, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f03_rd36_res);
	hw_uint<16> f03_rd37_res = f03_rd37_select(f02, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f03_rd37_res);
	hw_uint<16> f03_rd38_res = f03_rd38_select(f02, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f03_rd38_res);
	hw_uint<16> f03_rd39_res = f03_rd39_select(f02, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f03_rd39_res);
	hw_uint<16> f03_rd40_res = f03_rd40_select(f02, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f03_rd40_res);
	hw_uint<16> f03_rd41_res = f03_rd41_select(f02, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f03_rd41_res);
	hw_uint<16> f03_rd42_res = f03_rd42_select(f02, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f03_rd42_res);
	hw_uint<16> f03_rd43_res = f03_rd43_select(f02, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f03_rd43_res);
	hw_uint<16> f03_rd44_res = f03_rd44_select(f02, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f03_rd44_res);
	hw_uint<16> f03_rd45_res = f03_rd45_select(f02, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f03_rd45_res);
	hw_uint<16> f03_rd46_res = f03_rd46_select(f02, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f03_rd46_res);
	hw_uint<16> f03_rd47_res = f03_rd47_select(f02, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f03_rd47_res);
	hw_uint<16> f03_rd48_res = f03_rd48_select(f02, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f03_rd48_res);
	hw_uint<16> f03_rd49_res = f03_rd49_select(f02, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f03_rd49_res);
	hw_uint<16> f03_rd50_res = f03_rd50_select(f02, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f03_rd50_res);
	hw_uint<16> f03_rd51_res = f03_rd51_select(f02, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f03_rd51_res);
	hw_uint<16> f03_rd52_res = f03_rd52_select(f02, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f03_rd52_res);
	hw_uint<16> f03_rd53_res = f03_rd53_select(f02, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f03_rd53_res);
	hw_uint<16> f03_rd54_res = f03_rd54_select(f02, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f03_rd54_res);
	hw_uint<16> f03_rd55_res = f03_rd55_select(f02, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f03_rd55_res);
	hw_uint<16> f03_rd56_res = f03_rd56_select(f02, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f03_rd56_res);
	hw_uint<16> f03_rd57_res = f03_rd57_select(f02, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f03_rd57_res);
	hw_uint<16> f03_rd58_res = f03_rd58_select(f02, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f03_rd58_res);
	hw_uint<16> f03_rd59_res = f03_rd59_select(f02, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f03_rd59_res);
	hw_uint<16> f03_rd60_res = f03_rd60_select(f02, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f03_rd60_res);
	hw_uint<16> f03_rd61_res = f03_rd61_select(f02, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f03_rd61_res);
	hw_uint<16> f03_rd62_res = f03_rd62_select(f02, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f03_rd62_res);
	hw_uint<16> f03_rd63_res = f03_rd63_select(f02, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f03_rd63_res);
	hw_uint<16> f03_rd64_res = f03_rd64_select(f02, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f03_rd64_res);
	hw_uint<16> f03_rd65_res = f03_rd65_select(f02, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f03_rd65_res);
	hw_uint<16> f03_rd66_res = f03_rd66_select(f02, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f03_rd66_res);
	hw_uint<16> f03_rd67_res = f03_rd67_select(f02, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f03_rd67_res);
	hw_uint<16> f03_rd68_res = f03_rd68_select(f02, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f03_rd68_res);
	hw_uint<16> f03_rd69_res = f03_rd69_select(f02, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f03_rd69_res);
	hw_uint<16> f03_rd70_res = f03_rd70_select(f02, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f03_rd70_res);
	hw_uint<16> f03_rd71_res = f03_rd71_select(f02, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f03_rd71_res);
	hw_uint<16> f03_rd72_res = f03_rd72_select(f02, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f03_rd72_res);
	hw_uint<16> f03_rd73_res = f03_rd73_select(f02, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f03_rd73_res);
	hw_uint<16> f03_rd74_res = f03_rd74_select(f02, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f03_rd74_res);
	hw_uint<16> f03_rd75_res = f03_rd75_select(f02, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f03_rd75_res);
	hw_uint<16> f03_rd76_res = f03_rd76_select(f02, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f03_rd76_res);
	hw_uint<16> f03_rd77_res = f03_rd77_select(f02, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f03_rd77_res);
	hw_uint<16> f03_rd78_res = f03_rd78_select(f02, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f03_rd78_res);
	hw_uint<16> f03_rd79_res = f03_rd79_select(f02, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f03_rd79_res);
	return result;
}

struct f03_f03_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[0, 1920], [-1, 1079]}
	// Capacity: 246
	// # of read delays: 5
  // 0, 1, 122, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 121> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}

	inline hw_uint<16> peek_123() {
		return f6;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_245() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[1, 1905], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[10, 1914], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[11, 1915], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[12, 1916], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[13, 1917], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[14, 1918], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-1, 1919], [0, 1080]}
	// Capacity: 246
	// # of read delays: 5
  // 0, 1, 123, 124, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 120> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
		return f6;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_245() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[2, 1906], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[3, 1907], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[4, 1908], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[5, 1909], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[6, 1910], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[7, 1911], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[8, 1912], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[9, 1913], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_cache {
  // # of banks: 16
  f03_f03_update_0_write0_merged_banks_5_cache f03_f03_update_0_write0_merged_banks_5;
  f03_f03_update_0_write1_merged_banks_5_cache f03_f03_update_0_write1_merged_banks_5;
  f03_f03_update_0_write10_merged_banks_5_cache f03_f03_update_0_write10_merged_banks_5;
  f03_f03_update_0_write11_merged_banks_5_cache f03_f03_update_0_write11_merged_banks_5;
  f03_f03_update_0_write12_merged_banks_5_cache f03_f03_update_0_write12_merged_banks_5;
  f03_f03_update_0_write13_merged_banks_5_cache f03_f03_update_0_write13_merged_banks_5;
  f03_f03_update_0_write14_merged_banks_5_cache f03_f03_update_0_write14_merged_banks_5;
  f03_f03_update_0_write15_merged_banks_5_cache f03_f03_update_0_write15_merged_banks_5;
  f03_f03_update_0_write2_merged_banks_5_cache f03_f03_update_0_write2_merged_banks_5;
  f03_f03_update_0_write3_merged_banks_5_cache f03_f03_update_0_write3_merged_banks_5;
  f03_f03_update_0_write4_merged_banks_5_cache f03_f03_update_0_write4_merged_banks_5;
  f03_f03_update_0_write5_merged_banks_5_cache f03_f03_update_0_write5_merged_banks_5;
  f03_f03_update_0_write6_merged_banks_5_cache f03_f03_update_0_write6_merged_banks_5;
  f03_f03_update_0_write7_merged_banks_5_cache f03_f03_update_0_write7_merged_banks_5;
  f03_f03_update_0_write8_merged_banks_5_cache f03_f03_update_0_write8_merged_banks_5;
  f03_f03_update_0_write9_merged_banks_5_cache f03_f03_update_0_write9_merged_banks_5;
};



inline void f03_f03_update_0_write0_write(hw_uint<16>& f03_f03_update_0_write0, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write0_merged_banks_5.push(f03_f03_update_0_write0);
}

inline void f03_f03_update_0_write1_write(hw_uint<16>& f03_f03_update_0_write1, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write1_merged_banks_5.push(f03_f03_update_0_write1);
}

inline void f03_f03_update_0_write10_write(hw_uint<16>& f03_f03_update_0_write10, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write10_merged_banks_5.push(f03_f03_update_0_write10);
}

inline void f03_f03_update_0_write11_write(hw_uint<16>& f03_f03_update_0_write11, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write11_merged_banks_5.push(f03_f03_update_0_write11);
}

inline void f03_f03_update_0_write12_write(hw_uint<16>& f03_f03_update_0_write12, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write12_merged_banks_5.push(f03_f03_update_0_write12);
}

inline void f03_f03_update_0_write13_write(hw_uint<16>& f03_f03_update_0_write13, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write13_merged_banks_5.push(f03_f03_update_0_write13);
}

inline void f03_f03_update_0_write14_write(hw_uint<16>& f03_f03_update_0_write14, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write14_merged_banks_5.push(f03_f03_update_0_write14);
}

inline void f03_f03_update_0_write15_write(hw_uint<16>& f03_f03_update_0_write15, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write15_merged_banks_5.push(f03_f03_update_0_write15);
}

inline void f03_f03_update_0_write2_write(hw_uint<16>& f03_f03_update_0_write2, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write2_merged_banks_5.push(f03_f03_update_0_write2);
}

inline void f03_f03_update_0_write3_write(hw_uint<16>& f03_f03_update_0_write3, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write3_merged_banks_5.push(f03_f03_update_0_write3);
}

inline void f03_f03_update_0_write4_write(hw_uint<16>& f03_f03_update_0_write4, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write4_merged_banks_5.push(f03_f03_update_0_write4);
}

inline void f03_f03_update_0_write5_write(hw_uint<16>& f03_f03_update_0_write5, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write5_merged_banks_5.push(f03_f03_update_0_write5);
}

inline void f03_f03_update_0_write6_write(hw_uint<16>& f03_f03_update_0_write6, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write6_merged_banks_5.push(f03_f03_update_0_write6);
}

inline void f03_f03_update_0_write7_write(hw_uint<16>& f03_f03_update_0_write7, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write7_merged_banks_5.push(f03_f03_update_0_write7);
}

inline void f03_f03_update_0_write8_write(hw_uint<16>& f03_f03_update_0_write8, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write8_merged_banks_5.push(f03_f03_update_0_write8);
}

inline void f03_f03_update_0_write9_write(hw_uint<16>& f03_f03_update_0_write9, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write9_merged_banks_5.push(f03_f03_update_0_write9);
}

inline hw_uint<16> f04_rd0_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd0 read pattern: { f04_update_0[d0, d1] -> f03[-1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write15 = f03.f03_f03_update_0_write15_merged_banks_5.peek_124();
  return value_f03_f03_update_0_write15;
  return 0;
}

inline hw_uint<16> f04_rd1_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd1 read pattern: { f04_update_0[d0, d1] -> f03[16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write0 = f03.f03_f03_update_0_write0_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write0;
  return 0;
}

inline hw_uint<16> f04_rd10_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd10 read pattern: { f04_update_0[d0, d1] -> f03[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write1 = f03.f03_f03_update_0_write1_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write1;
  return 0;
}

inline hw_uint<16> f04_rd11_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd11 read pattern: { f04_update_0[d0, d1] -> f03[2 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write2 = f03.f03_f03_update_0_write2_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write2;
  return 0;
}

inline hw_uint<16> f04_rd12_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd12 read pattern: { f04_update_0[d0, d1] -> f03[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write2 = f03.f03_f03_update_0_write2_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write2;
  return 0;
}

inline hw_uint<16> f04_rd13_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd13 read pattern: { f04_update_0[d0, d1] -> f03[2 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write2 = f03.f03_f03_update_0_write2_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write2;
  return 0;
}

inline hw_uint<16> f04_rd14_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd14 read pattern: { f04_update_0[d0, d1] -> f03[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write3 = f03.f03_f03_update_0_write3_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write3;
  return 0;
}

inline hw_uint<16> f04_rd15_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd15 read pattern: { f04_update_0[d0, d1] -> f03[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write2 = f03.f03_f03_update_0_write2_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write2;
  return 0;
}

inline hw_uint<16> f04_rd16_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd16 read pattern: { f04_update_0[d0, d1] -> f03[3 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write3 = f03.f03_f03_update_0_write3_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write3;
  return 0;
}

inline hw_uint<16> f04_rd17_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd17 read pattern: { f04_update_0[d0, d1] -> f03[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write3 = f03.f03_f03_update_0_write3_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write3;
  return 0;
}

inline hw_uint<16> f04_rd18_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd18 read pattern: { f04_update_0[d0, d1] -> f03[3 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write3 = f03.f03_f03_update_0_write3_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write3;
  return 0;
}

inline hw_uint<16> f04_rd19_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd19 read pattern: { f04_update_0[d0, d1] -> f03[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write4 = f03.f03_f03_update_0_write4_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write4;
  return 0;
}

inline hw_uint<16> f04_rd2_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd2 read pattern: { f04_update_0[d0, d1] -> f03[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write0 = f03.f03_f03_update_0_write0_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write0;
  return 0;
}

inline hw_uint<16> f04_rd20_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd20 read pattern: { f04_update_0[d0, d1] -> f03[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write3 = f03.f03_f03_update_0_write3_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write3;
  return 0;
}

inline hw_uint<16> f04_rd21_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd21 read pattern: { f04_update_0[d0, d1] -> f03[4 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write4 = f03.f03_f03_update_0_write4_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write4;
  return 0;
}

inline hw_uint<16> f04_rd22_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd22 read pattern: { f04_update_0[d0, d1] -> f03[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write4 = f03.f03_f03_update_0_write4_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write4;
  return 0;
}

inline hw_uint<16> f04_rd23_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd23 read pattern: { f04_update_0[d0, d1] -> f03[4 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write4 = f03.f03_f03_update_0_write4_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write4;
  return 0;
}

inline hw_uint<16> f04_rd24_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd24 read pattern: { f04_update_0[d0, d1] -> f03[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write5 = f03.f03_f03_update_0_write5_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write5;
  return 0;
}

inline hw_uint<16> f04_rd25_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd25 read pattern: { f04_update_0[d0, d1] -> f03[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write4 = f03.f03_f03_update_0_write4_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write4;
  return 0;
}

inline hw_uint<16> f04_rd26_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd26 read pattern: { f04_update_0[d0, d1] -> f03[5 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write5 = f03.f03_f03_update_0_write5_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write5;
  return 0;
}

inline hw_uint<16> f04_rd27_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd27 read pattern: { f04_update_0[d0, d1] -> f03[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write5 = f03.f03_f03_update_0_write5_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write5;
  return 0;
}

inline hw_uint<16> f04_rd28_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd28 read pattern: { f04_update_0[d0, d1] -> f03[5 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write5 = f03.f03_f03_update_0_write5_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write5;
  return 0;
}

inline hw_uint<16> f04_rd29_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd29 read pattern: { f04_update_0[d0, d1] -> f03[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write6 = f03.f03_f03_update_0_write6_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write6;
  return 0;
}

inline hw_uint<16> f04_rd3_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd3 read pattern: { f04_update_0[d0, d1] -> f03[16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write0 = f03.f03_f03_update_0_write0_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write0;
  return 0;
}

inline hw_uint<16> f04_rd30_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd30 read pattern: { f04_update_0[d0, d1] -> f03[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write5 = f03.f03_f03_update_0_write5_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write5;
  return 0;
}

inline hw_uint<16> f04_rd31_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd31 read pattern: { f04_update_0[d0, d1] -> f03[6 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write6 = f03.f03_f03_update_0_write6_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write6;
  return 0;
}

inline hw_uint<16> f04_rd32_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd32 read pattern: { f04_update_0[d0, d1] -> f03[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write6 = f03.f03_f03_update_0_write6_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write6;
  return 0;
}

inline hw_uint<16> f04_rd33_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd33 read pattern: { f04_update_0[d0, d1] -> f03[6 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write6 = f03.f03_f03_update_0_write6_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write6;
  return 0;
}

inline hw_uint<16> f04_rd34_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd34 read pattern: { f04_update_0[d0, d1] -> f03[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write7 = f03.f03_f03_update_0_write7_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write7;
  return 0;
}

inline hw_uint<16> f04_rd35_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd35 read pattern: { f04_update_0[d0, d1] -> f03[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write6 = f03.f03_f03_update_0_write6_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write6;
  return 0;
}

inline hw_uint<16> f04_rd36_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd36 read pattern: { f04_update_0[d0, d1] -> f03[7 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write7 = f03.f03_f03_update_0_write7_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write7;
  return 0;
}

inline hw_uint<16> f04_rd37_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd37 read pattern: { f04_update_0[d0, d1] -> f03[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write7 = f03.f03_f03_update_0_write7_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write7;
  return 0;
}

inline hw_uint<16> f04_rd38_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd38 read pattern: { f04_update_0[d0, d1] -> f03[7 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write7 = f03.f03_f03_update_0_write7_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write7;
  return 0;
}

inline hw_uint<16> f04_rd39_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd39 read pattern: { f04_update_0[d0, d1] -> f03[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write8 = f03.f03_f03_update_0_write8_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write8;
  return 0;
}

inline hw_uint<16> f04_rd4_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd4 read pattern: { f04_update_0[d0, d1] -> f03[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write1 = f03.f03_f03_update_0_write1_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write1;
  return 0;
}

inline hw_uint<16> f04_rd40_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd40 read pattern: { f04_update_0[d0, d1] -> f03[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write7 = f03.f03_f03_update_0_write7_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write7;
  return 0;
}

inline hw_uint<16> f04_rd41_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd41 read pattern: { f04_update_0[d0, d1] -> f03[8 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write8 = f03.f03_f03_update_0_write8_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write8;
  return 0;
}

inline hw_uint<16> f04_rd42_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd42 read pattern: { f04_update_0[d0, d1] -> f03[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write8 = f03.f03_f03_update_0_write8_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write8;
  return 0;
}

inline hw_uint<16> f04_rd43_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd43 read pattern: { f04_update_0[d0, d1] -> f03[8 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write8 = f03.f03_f03_update_0_write8_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write8;
  return 0;
}

inline hw_uint<16> f04_rd44_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd44 read pattern: { f04_update_0[d0, d1] -> f03[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write9 = f03.f03_f03_update_0_write9_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write9;
  return 0;
}

inline hw_uint<16> f04_rd45_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd45 read pattern: { f04_update_0[d0, d1] -> f03[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write8 = f03.f03_f03_update_0_write8_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write8;
  return 0;
}

inline hw_uint<16> f04_rd46_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd46 read pattern: { f04_update_0[d0, d1] -> f03[9 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write9 = f03.f03_f03_update_0_write9_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write9;
  return 0;
}

inline hw_uint<16> f04_rd47_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd47 read pattern: { f04_update_0[d0, d1] -> f03[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write9 = f03.f03_f03_update_0_write9_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write9;
  return 0;
}

inline hw_uint<16> f04_rd48_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd48 read pattern: { f04_update_0[d0, d1] -> f03[9 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write9 = f03.f03_f03_update_0_write9_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write9;
  return 0;
}

inline hw_uint<16> f04_rd49_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd49 read pattern: { f04_update_0[d0, d1] -> f03[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write10 = f03.f03_f03_update_0_write10_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write10;
  return 0;
}

inline hw_uint<16> f04_rd5_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd5 read pattern: { f04_update_0[d0, d1] -> f03[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write0 = f03.f03_f03_update_0_write0_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write0;
  return 0;
}

inline hw_uint<16> f04_rd50_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd50 read pattern: { f04_update_0[d0, d1] -> f03[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write9 = f03.f03_f03_update_0_write9_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write9;
  return 0;
}

inline hw_uint<16> f04_rd51_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd51 read pattern: { f04_update_0[d0, d1] -> f03[10 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write10 = f03.f03_f03_update_0_write10_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write10;
  return 0;
}

inline hw_uint<16> f04_rd52_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd52 read pattern: { f04_update_0[d0, d1] -> f03[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write10 = f03.f03_f03_update_0_write10_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write10;
  return 0;
}

inline hw_uint<16> f04_rd53_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd53 read pattern: { f04_update_0[d0, d1] -> f03[10 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write10 = f03.f03_f03_update_0_write10_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write10;
  return 0;
}

inline hw_uint<16> f04_rd54_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd54 read pattern: { f04_update_0[d0, d1] -> f03[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write11 = f03.f03_f03_update_0_write11_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write11;
  return 0;
}

inline hw_uint<16> f04_rd55_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd55 read pattern: { f04_update_0[d0, d1] -> f03[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write10 = f03.f03_f03_update_0_write10_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write10;
  return 0;
}

inline hw_uint<16> f04_rd56_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd56 read pattern: { f04_update_0[d0, d1] -> f03[11 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write11 = f03.f03_f03_update_0_write11_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write11;
  return 0;
}

inline hw_uint<16> f04_rd57_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd57 read pattern: { f04_update_0[d0, d1] -> f03[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write11 = f03.f03_f03_update_0_write11_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write11;
  return 0;
}

inline hw_uint<16> f04_rd58_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd58 read pattern: { f04_update_0[d0, d1] -> f03[11 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write11 = f03.f03_f03_update_0_write11_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write11;
  return 0;
}

inline hw_uint<16> f04_rd59_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd59 read pattern: { f04_update_0[d0, d1] -> f03[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write12 = f03.f03_f03_update_0_write12_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write12;
  return 0;
}

inline hw_uint<16> f04_rd6_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd6 read pattern: { f04_update_0[d0, d1] -> f03[1 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write1 = f03.f03_f03_update_0_write1_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write1;
  return 0;
}

inline hw_uint<16> f04_rd60_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd60 read pattern: { f04_update_0[d0, d1] -> f03[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write11 = f03.f03_f03_update_0_write11_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write11;
  return 0;
}

inline hw_uint<16> f04_rd61_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd61 read pattern: { f04_update_0[d0, d1] -> f03[12 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write12 = f03.f03_f03_update_0_write12_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write12;
  return 0;
}

inline hw_uint<16> f04_rd62_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd62 read pattern: { f04_update_0[d0, d1] -> f03[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write12 = f03.f03_f03_update_0_write12_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write12;
  return 0;
}

inline hw_uint<16> f04_rd63_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd63 read pattern: { f04_update_0[d0, d1] -> f03[12 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write12 = f03.f03_f03_update_0_write12_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write12;
  return 0;
}

inline hw_uint<16> f04_rd64_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd64 read pattern: { f04_update_0[d0, d1] -> f03[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write13 = f03.f03_f03_update_0_write13_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write13;
  return 0;
}

inline hw_uint<16> f04_rd65_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd65 read pattern: { f04_update_0[d0, d1] -> f03[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write12 = f03.f03_f03_update_0_write12_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write12;
  return 0;
}

inline hw_uint<16> f04_rd66_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd66 read pattern: { f04_update_0[d0, d1] -> f03[13 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write13 = f03.f03_f03_update_0_write13_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write13;
  return 0;
}

inline hw_uint<16> f04_rd67_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd67 read pattern: { f04_update_0[d0, d1] -> f03[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write13 = f03.f03_f03_update_0_write13_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write13;
  return 0;
}

inline hw_uint<16> f04_rd68_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd68 read pattern: { f04_update_0[d0, d1] -> f03[13 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write13 = f03.f03_f03_update_0_write13_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write13;
  return 0;
}

inline hw_uint<16> f04_rd69_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd69 read pattern: { f04_update_0[d0, d1] -> f03[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write14 = f03.f03_f03_update_0_write14_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write14;
  return 0;
}

inline hw_uint<16> f04_rd7_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd7 read pattern: { f04_update_0[d0, d1] -> f03[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write1 = f03.f03_f03_update_0_write1_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write1;
  return 0;
}

inline hw_uint<16> f04_rd70_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd70 read pattern: { f04_update_0[d0, d1] -> f03[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write13 = f03.f03_f03_update_0_write13_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write13;
  return 0;
}

inline hw_uint<16> f04_rd71_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd71 read pattern: { f04_update_0[d0, d1] -> f03[14 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write14 = f03.f03_f03_update_0_write14_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write14;
  return 0;
}

inline hw_uint<16> f04_rd72_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd72 read pattern: { f04_update_0[d0, d1] -> f03[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write14 = f03.f03_f03_update_0_write14_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write14;
  return 0;
}

inline hw_uint<16> f04_rd73_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd73 read pattern: { f04_update_0[d0, d1] -> f03[14 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write14 = f03.f03_f03_update_0_write14_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write14;
  return 0;
}

inline hw_uint<16> f04_rd74_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd74 read pattern: { f04_update_0[d0, d1] -> f03[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write15 = f03.f03_f03_update_0_write15_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write15;
  return 0;
}

inline hw_uint<16> f04_rd75_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd75 read pattern: { f04_update_0[d0, d1] -> f03[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write14 = f03.f03_f03_update_0_write14_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write14;
  return 0;
}

inline hw_uint<16> f04_rd76_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd76 read pattern: { f04_update_0[d0, d1] -> f03[15 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write15 = f03.f03_f03_update_0_write15_merged_banks_5.peek_245();
  return value_f03_f03_update_0_write15;
  return 0;
}

inline hw_uint<16> f04_rd77_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd77 read pattern: { f04_update_0[d0, d1] -> f03[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write15 = f03.f03_f03_update_0_write15_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write15;
  return 0;
}

inline hw_uint<16> f04_rd78_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd78 read pattern: { f04_update_0[d0, d1] -> f03[15 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write15 = f03.f03_f03_update_0_write15_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write15;
  return 0;
}

inline hw_uint<16> f04_rd79_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd79 read pattern: { f04_update_0[d0, d1] -> f03[16 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write0 = f03.f03_f03_update_0_write0_merged_banks_5.peek_122();
  return value_f03_f03_update_0_write0;
  return 0;
}

inline hw_uint<16> f04_rd8_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd8 read pattern: { f04_update_0[d0, d1] -> f03[1 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write1 = f03.f03_f03_update_0_write1_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write1;
  return 0;
}

inline hw_uint<16> f04_rd9_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd9 read pattern: { f04_update_0[d0, d1] -> f03[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write2 = f03.f03_f03_update_0_write2_merged_banks_5.peek_123();
  return value_f03_f03_update_0_write2;
  return 0;
}

// # of bundles = 2
// f03_update_0_write
//	f03_f03_update_0_write0
//	f03_f03_update_0_write1
//	f03_f03_update_0_write2
//	f03_f03_update_0_write3
//	f03_f03_update_0_write4
//	f03_f03_update_0_write5
//	f03_f03_update_0_write6
//	f03_f03_update_0_write7
//	f03_f03_update_0_write8
//	f03_f03_update_0_write9
//	f03_f03_update_0_write10
//	f03_f03_update_0_write11
//	f03_f03_update_0_write12
//	f03_f03_update_0_write13
//	f03_f03_update_0_write14
//	f03_f03_update_0_write15
inline void f03_f03_update_0_write_bundle_write(hw_uint<256>& f03_update_0_write, f03_cache& f03, int d0, int d1, int dynamic_address) {
	hw_uint<16> f03_f03_update_0_write0_res = f03_update_0_write.extract<0, 15>();
	f03_f03_update_0_write0_write(f03_f03_update_0_write0_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write1_res = f03_update_0_write.extract<16, 31>();
	f03_f03_update_0_write1_write(f03_f03_update_0_write1_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write2_res = f03_update_0_write.extract<32, 47>();
	f03_f03_update_0_write2_write(f03_f03_update_0_write2_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write3_res = f03_update_0_write.extract<48, 63>();
	f03_f03_update_0_write3_write(f03_f03_update_0_write3_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write4_res = f03_update_0_write.extract<64, 79>();
	f03_f03_update_0_write4_write(f03_f03_update_0_write4_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write5_res = f03_update_0_write.extract<80, 95>();
	f03_f03_update_0_write5_write(f03_f03_update_0_write5_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write6_res = f03_update_0_write.extract<96, 111>();
	f03_f03_update_0_write6_write(f03_f03_update_0_write6_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write7_res = f03_update_0_write.extract<112, 127>();
	f03_f03_update_0_write7_write(f03_f03_update_0_write7_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write8_res = f03_update_0_write.extract<128, 143>();
	f03_f03_update_0_write8_write(f03_f03_update_0_write8_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write9_res = f03_update_0_write.extract<144, 159>();
	f03_f03_update_0_write9_write(f03_f03_update_0_write9_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write10_res = f03_update_0_write.extract<160, 175>();
	f03_f03_update_0_write10_write(f03_f03_update_0_write10_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write11_res = f03_update_0_write.extract<176, 191>();
	f03_f03_update_0_write11_write(f03_f03_update_0_write11_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write12_res = f03_update_0_write.extract<192, 207>();
	f03_f03_update_0_write12_write(f03_f03_update_0_write12_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write13_res = f03_update_0_write.extract<208, 223>();
	f03_f03_update_0_write13_write(f03_f03_update_0_write13_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write14_res = f03_update_0_write.extract<224, 239>();
	f03_f03_update_0_write14_write(f03_f03_update_0_write14_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write15_res = f03_update_0_write.extract<240, 255>();
	f03_f03_update_0_write15_write(f03_f03_update_0_write15_res, f03, d0, d1, dynamic_address);
}

// f04_update_0_read
//	f04_rd0
//	f04_rd1
//	f04_rd2
//	f04_rd3
//	f04_rd4
//	f04_rd5
//	f04_rd6
//	f04_rd7
//	f04_rd8
//	f04_rd9
//	f04_rd10
//	f04_rd11
//	f04_rd12
//	f04_rd13
//	f04_rd14
//	f04_rd15
//	f04_rd16
//	f04_rd17
//	f04_rd18
//	f04_rd19
//	f04_rd20
//	f04_rd21
//	f04_rd22
//	f04_rd23
//	f04_rd24
//	f04_rd25
//	f04_rd26
//	f04_rd27
//	f04_rd28
//	f04_rd29
//	f04_rd30
//	f04_rd31
//	f04_rd32
//	f04_rd33
//	f04_rd34
//	f04_rd35
//	f04_rd36
//	f04_rd37
//	f04_rd38
//	f04_rd39
//	f04_rd40
//	f04_rd41
//	f04_rd42
//	f04_rd43
//	f04_rd44
//	f04_rd45
//	f04_rd46
//	f04_rd47
//	f04_rd48
//	f04_rd49
//	f04_rd50
//	f04_rd51
//	f04_rd52
//	f04_rd53
//	f04_rd54
//	f04_rd55
//	f04_rd56
//	f04_rd57
//	f04_rd58
//	f04_rd59
//	f04_rd60
//	f04_rd61
//	f04_rd62
//	f04_rd63
//	f04_rd64
//	f04_rd65
//	f04_rd66
//	f04_rd67
//	f04_rd68
//	f04_rd69
//	f04_rd70
//	f04_rd71
//	f04_rd72
//	f04_rd73
//	f04_rd74
//	f04_rd75
//	f04_rd76
//	f04_rd77
//	f04_rd78
//	f04_rd79
inline hw_uint<1280> f03_f04_update_0_read_bundle_read(f03_cache& f03, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f04_rd0
    // f04_rd1
    // f04_rd2
    // f04_rd3
    // f04_rd4
    // f04_rd5
    // f04_rd6
    // f04_rd7
    // f04_rd8
    // f04_rd9
    // f04_rd10
    // f04_rd11
    // f04_rd12
    // f04_rd13
    // f04_rd14
    // f04_rd15
    // f04_rd16
    // f04_rd17
    // f04_rd18
    // f04_rd19
    // f04_rd20
    // f04_rd21
    // f04_rd22
    // f04_rd23
    // f04_rd24
    // f04_rd25
    // f04_rd26
    // f04_rd27
    // f04_rd28
    // f04_rd29
    // f04_rd30
    // f04_rd31
    // f04_rd32
    // f04_rd33
    // f04_rd34
    // f04_rd35
    // f04_rd36
    // f04_rd37
    // f04_rd38
    // f04_rd39
    // f04_rd40
    // f04_rd41
    // f04_rd42
    // f04_rd43
    // f04_rd44
    // f04_rd45
    // f04_rd46
    // f04_rd47
    // f04_rd48
    // f04_rd49
    // f04_rd50
    // f04_rd51
    // f04_rd52
    // f04_rd53
    // f04_rd54
    // f04_rd55
    // f04_rd56
    // f04_rd57
    // f04_rd58
    // f04_rd59
    // f04_rd60
    // f04_rd61
    // f04_rd62
    // f04_rd63
    // f04_rd64
    // f04_rd65
    // f04_rd66
    // f04_rd67
    // f04_rd68
    // f04_rd69
    // f04_rd70
    // f04_rd71
    // f04_rd72
    // f04_rd73
    // f04_rd74
    // f04_rd75
    // f04_rd76
    // f04_rd77
    // f04_rd78
    // f04_rd79

	hw_uint<1280> result;
	hw_uint<16> f04_rd0_res = f04_rd0_select(f03, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f04_rd0_res);
	hw_uint<16> f04_rd1_res = f04_rd1_select(f03, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f04_rd1_res);
	hw_uint<16> f04_rd2_res = f04_rd2_select(f03, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f04_rd2_res);
	hw_uint<16> f04_rd3_res = f04_rd3_select(f03, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f04_rd3_res);
	hw_uint<16> f04_rd4_res = f04_rd4_select(f03, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f04_rd4_res);
	hw_uint<16> f04_rd5_res = f04_rd5_select(f03, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f04_rd5_res);
	hw_uint<16> f04_rd6_res = f04_rd6_select(f03, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f04_rd6_res);
	hw_uint<16> f04_rd7_res = f04_rd7_select(f03, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f04_rd7_res);
	hw_uint<16> f04_rd8_res = f04_rd8_select(f03, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f04_rd8_res);
	hw_uint<16> f04_rd9_res = f04_rd9_select(f03, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f04_rd9_res);
	hw_uint<16> f04_rd10_res = f04_rd10_select(f03, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f04_rd10_res);
	hw_uint<16> f04_rd11_res = f04_rd11_select(f03, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f04_rd11_res);
	hw_uint<16> f04_rd12_res = f04_rd12_select(f03, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f04_rd12_res);
	hw_uint<16> f04_rd13_res = f04_rd13_select(f03, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f04_rd13_res);
	hw_uint<16> f04_rd14_res = f04_rd14_select(f03, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f04_rd14_res);
	hw_uint<16> f04_rd15_res = f04_rd15_select(f03, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f04_rd15_res);
	hw_uint<16> f04_rd16_res = f04_rd16_select(f03, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f04_rd16_res);
	hw_uint<16> f04_rd17_res = f04_rd17_select(f03, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f04_rd17_res);
	hw_uint<16> f04_rd18_res = f04_rd18_select(f03, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f04_rd18_res);
	hw_uint<16> f04_rd19_res = f04_rd19_select(f03, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f04_rd19_res);
	hw_uint<16> f04_rd20_res = f04_rd20_select(f03, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f04_rd20_res);
	hw_uint<16> f04_rd21_res = f04_rd21_select(f03, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f04_rd21_res);
	hw_uint<16> f04_rd22_res = f04_rd22_select(f03, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f04_rd22_res);
	hw_uint<16> f04_rd23_res = f04_rd23_select(f03, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f04_rd23_res);
	hw_uint<16> f04_rd24_res = f04_rd24_select(f03, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f04_rd24_res);
	hw_uint<16> f04_rd25_res = f04_rd25_select(f03, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f04_rd25_res);
	hw_uint<16> f04_rd26_res = f04_rd26_select(f03, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f04_rd26_res);
	hw_uint<16> f04_rd27_res = f04_rd27_select(f03, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f04_rd27_res);
	hw_uint<16> f04_rd28_res = f04_rd28_select(f03, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f04_rd28_res);
	hw_uint<16> f04_rd29_res = f04_rd29_select(f03, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f04_rd29_res);
	hw_uint<16> f04_rd30_res = f04_rd30_select(f03, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f04_rd30_res);
	hw_uint<16> f04_rd31_res = f04_rd31_select(f03, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f04_rd31_res);
	hw_uint<16> f04_rd32_res = f04_rd32_select(f03, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f04_rd32_res);
	hw_uint<16> f04_rd33_res = f04_rd33_select(f03, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f04_rd33_res);
	hw_uint<16> f04_rd34_res = f04_rd34_select(f03, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f04_rd34_res);
	hw_uint<16> f04_rd35_res = f04_rd35_select(f03, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f04_rd35_res);
	hw_uint<16> f04_rd36_res = f04_rd36_select(f03, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f04_rd36_res);
	hw_uint<16> f04_rd37_res = f04_rd37_select(f03, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f04_rd37_res);
	hw_uint<16> f04_rd38_res = f04_rd38_select(f03, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f04_rd38_res);
	hw_uint<16> f04_rd39_res = f04_rd39_select(f03, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f04_rd39_res);
	hw_uint<16> f04_rd40_res = f04_rd40_select(f03, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f04_rd40_res);
	hw_uint<16> f04_rd41_res = f04_rd41_select(f03, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f04_rd41_res);
	hw_uint<16> f04_rd42_res = f04_rd42_select(f03, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f04_rd42_res);
	hw_uint<16> f04_rd43_res = f04_rd43_select(f03, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f04_rd43_res);
	hw_uint<16> f04_rd44_res = f04_rd44_select(f03, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f04_rd44_res);
	hw_uint<16> f04_rd45_res = f04_rd45_select(f03, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f04_rd45_res);
	hw_uint<16> f04_rd46_res = f04_rd46_select(f03, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f04_rd46_res);
	hw_uint<16> f04_rd47_res = f04_rd47_select(f03, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f04_rd47_res);
	hw_uint<16> f04_rd48_res = f04_rd48_select(f03, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f04_rd48_res);
	hw_uint<16> f04_rd49_res = f04_rd49_select(f03, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f04_rd49_res);
	hw_uint<16> f04_rd50_res = f04_rd50_select(f03, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f04_rd50_res);
	hw_uint<16> f04_rd51_res = f04_rd51_select(f03, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f04_rd51_res);
	hw_uint<16> f04_rd52_res = f04_rd52_select(f03, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f04_rd52_res);
	hw_uint<16> f04_rd53_res = f04_rd53_select(f03, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f04_rd53_res);
	hw_uint<16> f04_rd54_res = f04_rd54_select(f03, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f04_rd54_res);
	hw_uint<16> f04_rd55_res = f04_rd55_select(f03, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f04_rd55_res);
	hw_uint<16> f04_rd56_res = f04_rd56_select(f03, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f04_rd56_res);
	hw_uint<16> f04_rd57_res = f04_rd57_select(f03, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f04_rd57_res);
	hw_uint<16> f04_rd58_res = f04_rd58_select(f03, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f04_rd58_res);
	hw_uint<16> f04_rd59_res = f04_rd59_select(f03, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f04_rd59_res);
	hw_uint<16> f04_rd60_res = f04_rd60_select(f03, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f04_rd60_res);
	hw_uint<16> f04_rd61_res = f04_rd61_select(f03, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f04_rd61_res);
	hw_uint<16> f04_rd62_res = f04_rd62_select(f03, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f04_rd62_res);
	hw_uint<16> f04_rd63_res = f04_rd63_select(f03, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f04_rd63_res);
	hw_uint<16> f04_rd64_res = f04_rd64_select(f03, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f04_rd64_res);
	hw_uint<16> f04_rd65_res = f04_rd65_select(f03, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f04_rd65_res);
	hw_uint<16> f04_rd66_res = f04_rd66_select(f03, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f04_rd66_res);
	hw_uint<16> f04_rd67_res = f04_rd67_select(f03, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f04_rd67_res);
	hw_uint<16> f04_rd68_res = f04_rd68_select(f03, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f04_rd68_res);
	hw_uint<16> f04_rd69_res = f04_rd69_select(f03, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f04_rd69_res);
	hw_uint<16> f04_rd70_res = f04_rd70_select(f03, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f04_rd70_res);
	hw_uint<16> f04_rd71_res = f04_rd71_select(f03, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f04_rd71_res);
	hw_uint<16> f04_rd72_res = f04_rd72_select(f03, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f04_rd72_res);
	hw_uint<16> f04_rd73_res = f04_rd73_select(f03, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f04_rd73_res);
	hw_uint<16> f04_rd74_res = f04_rd74_select(f03, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f04_rd74_res);
	hw_uint<16> f04_rd75_res = f04_rd75_select(f03, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f04_rd75_res);
	hw_uint<16> f04_rd76_res = f04_rd76_select(f03, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f04_rd76_res);
	hw_uint<16> f04_rd77_res = f04_rd77_select(f03, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f04_rd77_res);
	hw_uint<16> f04_rd78_res = f04_rd78_select(f03, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f04_rd78_res);
	hw_uint<16> f04_rd79_res = f04_rd79_select(f03, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f04_rd79_res);
	return result;
}

struct f04_f04_update_0_write0_to_final_rd0_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write1_to_final_rd1_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write10_to_final_rd10_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write11_to_final_rd11_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write12_to_final_rd12_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write13_to_final_rd13_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write14_to_final_rd14_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write15_to_final_rd15_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write2_to_final_rd2_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write3_to_final_rd3_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write4_to_final_rd4_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write5_to_final_rd5_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write6_to_final_rd6_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write7_to_final_rd7_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write8_to_final_rd8_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write9_to_final_rd9_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_cache {
  // # of banks: 16
  f04_f04_update_0_write0_to_final_rd0_cache f04_f04_update_0_write0_to_final_rd0;
  f04_f04_update_0_write1_to_final_rd1_cache f04_f04_update_0_write1_to_final_rd1;
  f04_f04_update_0_write10_to_final_rd10_cache f04_f04_update_0_write10_to_final_rd10;
  f04_f04_update_0_write11_to_final_rd11_cache f04_f04_update_0_write11_to_final_rd11;
  f04_f04_update_0_write12_to_final_rd12_cache f04_f04_update_0_write12_to_final_rd12;
  f04_f04_update_0_write13_to_final_rd13_cache f04_f04_update_0_write13_to_final_rd13;
  f04_f04_update_0_write14_to_final_rd14_cache f04_f04_update_0_write14_to_final_rd14;
  f04_f04_update_0_write15_to_final_rd15_cache f04_f04_update_0_write15_to_final_rd15;
  f04_f04_update_0_write2_to_final_rd2_cache f04_f04_update_0_write2_to_final_rd2;
  f04_f04_update_0_write3_to_final_rd3_cache f04_f04_update_0_write3_to_final_rd3;
  f04_f04_update_0_write4_to_final_rd4_cache f04_f04_update_0_write4_to_final_rd4;
  f04_f04_update_0_write5_to_final_rd5_cache f04_f04_update_0_write5_to_final_rd5;
  f04_f04_update_0_write6_to_final_rd6_cache f04_f04_update_0_write6_to_final_rd6;
  f04_f04_update_0_write7_to_final_rd7_cache f04_f04_update_0_write7_to_final_rd7;
  f04_f04_update_0_write8_to_final_rd8_cache f04_f04_update_0_write8_to_final_rd8;
  f04_f04_update_0_write9_to_final_rd9_cache f04_f04_update_0_write9_to_final_rd9;
};



inline void f04_f04_update_0_write0_write(hw_uint<16>& f04_f04_update_0_write0, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write0_to_final_rd0.push(f04_f04_update_0_write0);
}

inline void f04_f04_update_0_write1_write(hw_uint<16>& f04_f04_update_0_write1, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write1_to_final_rd1.push(f04_f04_update_0_write1);
}

inline void f04_f04_update_0_write10_write(hw_uint<16>& f04_f04_update_0_write10, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write10_to_final_rd10.push(f04_f04_update_0_write10);
}

inline void f04_f04_update_0_write11_write(hw_uint<16>& f04_f04_update_0_write11, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write11_to_final_rd11.push(f04_f04_update_0_write11);
}

inline void f04_f04_update_0_write12_write(hw_uint<16>& f04_f04_update_0_write12, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write12_to_final_rd12.push(f04_f04_update_0_write12);
}

inline void f04_f04_update_0_write13_write(hw_uint<16>& f04_f04_update_0_write13, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write13_to_final_rd13.push(f04_f04_update_0_write13);
}

inline void f04_f04_update_0_write14_write(hw_uint<16>& f04_f04_update_0_write14, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write14_to_final_rd14.push(f04_f04_update_0_write14);
}

inline void f04_f04_update_0_write15_write(hw_uint<16>& f04_f04_update_0_write15, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write15_to_final_rd15.push(f04_f04_update_0_write15);
}

inline void f04_f04_update_0_write2_write(hw_uint<16>& f04_f04_update_0_write2, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write2_to_final_rd2.push(f04_f04_update_0_write2);
}

inline void f04_f04_update_0_write3_write(hw_uint<16>& f04_f04_update_0_write3, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write3_to_final_rd3.push(f04_f04_update_0_write3);
}

inline void f04_f04_update_0_write4_write(hw_uint<16>& f04_f04_update_0_write4, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write4_to_final_rd4.push(f04_f04_update_0_write4);
}

inline void f04_f04_update_0_write5_write(hw_uint<16>& f04_f04_update_0_write5, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write5_to_final_rd5.push(f04_f04_update_0_write5);
}

inline void f04_f04_update_0_write6_write(hw_uint<16>& f04_f04_update_0_write6, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write6_to_final_rd6.push(f04_f04_update_0_write6);
}

inline void f04_f04_update_0_write7_write(hw_uint<16>& f04_f04_update_0_write7, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write7_to_final_rd7.push(f04_f04_update_0_write7);
}

inline void f04_f04_update_0_write8_write(hw_uint<16>& f04_f04_update_0_write8, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write8_to_final_rd8.push(f04_f04_update_0_write8);
}

inline void f04_f04_update_0_write9_write(hw_uint<16>& f04_f04_update_0_write9, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write9_to_final_rd9.push(f04_f04_update_0_write9);
}

inline hw_uint<16> final_rd0_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd0 read pattern: { final_update_0[d0, d1] -> f04[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write0 = f04.f04_f04_update_0_write0_to_final_rd0.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write0;
  return 0;
}

inline hw_uint<16> final_rd1_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd1 read pattern: { final_update_0[d0, d1] -> f04[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write1 = f04.f04_f04_update_0_write1_to_final_rd1.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write1;
  return 0;
}

inline hw_uint<16> final_rd10_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd10 read pattern: { final_update_0[d0, d1] -> f04[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write10 = f04.f04_f04_update_0_write10_to_final_rd10.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write10;
  return 0;
}

inline hw_uint<16> final_rd11_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd11 read pattern: { final_update_0[d0, d1] -> f04[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write11 = f04.f04_f04_update_0_write11_to_final_rd11.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write11;
  return 0;
}

inline hw_uint<16> final_rd12_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd12 read pattern: { final_update_0[d0, d1] -> f04[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write12 = f04.f04_f04_update_0_write12_to_final_rd12.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write12;
  return 0;
}

inline hw_uint<16> final_rd13_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd13 read pattern: { final_update_0[d0, d1] -> f04[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write13 = f04.f04_f04_update_0_write13_to_final_rd13.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write13;
  return 0;
}

inline hw_uint<16> final_rd14_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd14 read pattern: { final_update_0[d0, d1] -> f04[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write14 = f04.f04_f04_update_0_write14_to_final_rd14.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write14;
  return 0;
}

inline hw_uint<16> final_rd15_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd15 read pattern: { final_update_0[d0, d1] -> f04[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write15 = f04.f04_f04_update_0_write15_to_final_rd15.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write15;
  return 0;
}

inline hw_uint<16> final_rd2_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd2 read pattern: { final_update_0[d0, d1] -> f04[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write2 = f04.f04_f04_update_0_write2_to_final_rd2.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write2;
  return 0;
}

inline hw_uint<16> final_rd3_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd3 read pattern: { final_update_0[d0, d1] -> f04[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write3 = f04.f04_f04_update_0_write3_to_final_rd3.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write3;
  return 0;
}

inline hw_uint<16> final_rd4_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd4 read pattern: { final_update_0[d0, d1] -> f04[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write4 = f04.f04_f04_update_0_write4_to_final_rd4.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write4;
  return 0;
}

inline hw_uint<16> final_rd5_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd5 read pattern: { final_update_0[d0, d1] -> f04[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write5 = f04.f04_f04_update_0_write5_to_final_rd5.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write5;
  return 0;
}

inline hw_uint<16> final_rd6_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd6 read pattern: { final_update_0[d0, d1] -> f04[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write6 = f04.f04_f04_update_0_write6_to_final_rd6.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write6;
  return 0;
}

inline hw_uint<16> final_rd7_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd7 read pattern: { final_update_0[d0, d1] -> f04[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write7 = f04.f04_f04_update_0_write7_to_final_rd7.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write7;
  return 0;
}

inline hw_uint<16> final_rd8_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd8 read pattern: { final_update_0[d0, d1] -> f04[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write8 = f04.f04_f04_update_0_write8_to_final_rd8.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write8;
  return 0;
}

inline hw_uint<16> final_rd9_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd9 read pattern: { final_update_0[d0, d1] -> f04[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write9 = f04.f04_f04_update_0_write9_to_final_rd9.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write9;
  return 0;
}

// # of bundles = 2
// f04_update_0_write
//	f04_f04_update_0_write0
//	f04_f04_update_0_write1
//	f04_f04_update_0_write2
//	f04_f04_update_0_write3
//	f04_f04_update_0_write4
//	f04_f04_update_0_write5
//	f04_f04_update_0_write6
//	f04_f04_update_0_write7
//	f04_f04_update_0_write8
//	f04_f04_update_0_write9
//	f04_f04_update_0_write10
//	f04_f04_update_0_write11
//	f04_f04_update_0_write12
//	f04_f04_update_0_write13
//	f04_f04_update_0_write14
//	f04_f04_update_0_write15
inline void f04_f04_update_0_write_bundle_write(hw_uint<256>& f04_update_0_write, f04_cache& f04, int d0, int d1, int dynamic_address) {
	hw_uint<16> f04_f04_update_0_write0_res = f04_update_0_write.extract<0, 15>();
	f04_f04_update_0_write0_write(f04_f04_update_0_write0_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write1_res = f04_update_0_write.extract<16, 31>();
	f04_f04_update_0_write1_write(f04_f04_update_0_write1_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write2_res = f04_update_0_write.extract<32, 47>();
	f04_f04_update_0_write2_write(f04_f04_update_0_write2_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write3_res = f04_update_0_write.extract<48, 63>();
	f04_f04_update_0_write3_write(f04_f04_update_0_write3_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write4_res = f04_update_0_write.extract<64, 79>();
	f04_f04_update_0_write4_write(f04_f04_update_0_write4_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write5_res = f04_update_0_write.extract<80, 95>();
	f04_f04_update_0_write5_write(f04_f04_update_0_write5_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write6_res = f04_update_0_write.extract<96, 111>();
	f04_f04_update_0_write6_write(f04_f04_update_0_write6_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write7_res = f04_update_0_write.extract<112, 127>();
	f04_f04_update_0_write7_write(f04_f04_update_0_write7_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write8_res = f04_update_0_write.extract<128, 143>();
	f04_f04_update_0_write8_write(f04_f04_update_0_write8_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write9_res = f04_update_0_write.extract<144, 159>();
	f04_f04_update_0_write9_write(f04_f04_update_0_write9_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write10_res = f04_update_0_write.extract<160, 175>();
	f04_f04_update_0_write10_write(f04_f04_update_0_write10_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write11_res = f04_update_0_write.extract<176, 191>();
	f04_f04_update_0_write11_write(f04_f04_update_0_write11_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write12_res = f04_update_0_write.extract<192, 207>();
	f04_f04_update_0_write12_write(f04_f04_update_0_write12_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write13_res = f04_update_0_write.extract<208, 223>();
	f04_f04_update_0_write13_write(f04_f04_update_0_write13_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write14_res = f04_update_0_write.extract<224, 239>();
	f04_f04_update_0_write14_write(f04_f04_update_0_write14_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write15_res = f04_update_0_write.extract<240, 255>();
	f04_f04_update_0_write15_write(f04_f04_update_0_write15_res, f04, d0, d1, dynamic_address);
}

// final_update_0_read
//	final_rd0
//	final_rd1
//	final_rd2
//	final_rd3
//	final_rd4
//	final_rd5
//	final_rd6
//	final_rd7
//	final_rd8
//	final_rd9
//	final_rd10
//	final_rd11
//	final_rd12
//	final_rd13
//	final_rd14
//	final_rd15
inline hw_uint<256> f04_final_update_0_read_bundle_read(f04_cache& f04, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // final_rd0
    // final_rd1
    // final_rd2
    // final_rd3
    // final_rd4
    // final_rd5
    // final_rd6
    // final_rd7
    // final_rd8
    // final_rd9
    // final_rd10
    // final_rd11
    // final_rd12
    // final_rd13
    // final_rd14
    // final_rd15

	hw_uint<256> result;
	hw_uint<16> final_rd0_res = final_rd0_select(f04, d0, d1, dynamic_address);
	set_at<0, 256>(result, final_rd0_res);
	hw_uint<16> final_rd1_res = final_rd1_select(f04, d0, d1, dynamic_address);
	set_at<16, 256>(result, final_rd1_res);
	hw_uint<16> final_rd2_res = final_rd2_select(f04, d0, d1, dynamic_address);
	set_at<32, 256>(result, final_rd2_res);
	hw_uint<16> final_rd3_res = final_rd3_select(f04, d0, d1, dynamic_address);
	set_at<48, 256>(result, final_rd3_res);
	hw_uint<16> final_rd4_res = final_rd4_select(f04, d0, d1, dynamic_address);
	set_at<64, 256>(result, final_rd4_res);
	hw_uint<16> final_rd5_res = final_rd5_select(f04, d0, d1, dynamic_address);
	set_at<80, 256>(result, final_rd5_res);
	hw_uint<16> final_rd6_res = final_rd6_select(f04, d0, d1, dynamic_address);
	set_at<96, 256>(result, final_rd6_res);
	hw_uint<16> final_rd7_res = final_rd7_select(f04, d0, d1, dynamic_address);
	set_at<112, 256>(result, final_rd7_res);
	hw_uint<16> final_rd8_res = final_rd8_select(f04, d0, d1, dynamic_address);
	set_at<128, 256>(result, final_rd8_res);
	hw_uint<16> final_rd9_res = final_rd9_select(f04, d0, d1, dynamic_address);
	set_at<144, 256>(result, final_rd9_res);
	hw_uint<16> final_rd10_res = final_rd10_select(f04, d0, d1, dynamic_address);
	set_at<160, 256>(result, final_rd10_res);
	hw_uint<16> final_rd11_res = final_rd11_select(f04, d0, d1, dynamic_address);
	set_at<176, 256>(result, final_rd11_res);
	hw_uint<16> final_rd12_res = final_rd12_select(f04, d0, d1, dynamic_address);
	set_at<192, 256>(result, final_rd12_res);
	hw_uint<16> final_rd13_res = final_rd13_select(f04, d0, d1, dynamic_address);
	set_at<208, 256>(result, final_rd13_res);
	hw_uint<16> final_rd14_res = final_rd14_select(f04, d0, d1, dynamic_address);
	set_at<224, 256>(result, final_rd14_res);
	hw_uint<16> final_rd15_res = final_rd15_select(f04, d0, d1, dynamic_address);
	set_at<240, 256>(result, final_rd15_res);
	return result;
}

struct f10_f10_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-48, 1968], [-4, 1082]}
	// Capacity: 258
	// # of read delays: 5
  // 0, 1, 128, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 127> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_257() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-47, 1953], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-38, 1962], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-37, 1963], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-36, 1964], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-35, 1965], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-34, 1966], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-49, 1967], [-3, 1083]}
	// Capacity: 258
	// # of read delays: 5
  // 0, 1, 129, 130, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 126> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
		return f6;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_257() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-46, 1954], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-45, 1955], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-44, 1956], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-43, 1957], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-42, 1958], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-41, 1959], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-40, 1960], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-39, 1961], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_cache {
  // # of banks: 16
  f10_f10_update_0_write0_merged_banks_5_cache f10_f10_update_0_write0_merged_banks_5;
  f10_f10_update_0_write1_merged_banks_5_cache f10_f10_update_0_write1_merged_banks_5;
  f10_f10_update_0_write10_merged_banks_5_cache f10_f10_update_0_write10_merged_banks_5;
  f10_f10_update_0_write11_merged_banks_5_cache f10_f10_update_0_write11_merged_banks_5;
  f10_f10_update_0_write12_merged_banks_5_cache f10_f10_update_0_write12_merged_banks_5;
  f10_f10_update_0_write13_merged_banks_5_cache f10_f10_update_0_write13_merged_banks_5;
  f10_f10_update_0_write14_merged_banks_5_cache f10_f10_update_0_write14_merged_banks_5;
  f10_f10_update_0_write15_merged_banks_5_cache f10_f10_update_0_write15_merged_banks_5;
  f10_f10_update_0_write2_merged_banks_5_cache f10_f10_update_0_write2_merged_banks_5;
  f10_f10_update_0_write3_merged_banks_5_cache f10_f10_update_0_write3_merged_banks_5;
  f10_f10_update_0_write4_merged_banks_5_cache f10_f10_update_0_write4_merged_banks_5;
  f10_f10_update_0_write5_merged_banks_5_cache f10_f10_update_0_write5_merged_banks_5;
  f10_f10_update_0_write6_merged_banks_5_cache f10_f10_update_0_write6_merged_banks_5;
  f10_f10_update_0_write7_merged_banks_5_cache f10_f10_update_0_write7_merged_banks_5;
  f10_f10_update_0_write8_merged_banks_5_cache f10_f10_update_0_write8_merged_banks_5;
  f10_f10_update_0_write9_merged_banks_5_cache f10_f10_update_0_write9_merged_banks_5;
};



inline void f10_f10_update_0_write0_write(hw_uint<16>& f10_f10_update_0_write0, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write0_merged_banks_5.push(f10_f10_update_0_write0);
}

inline void f10_f10_update_0_write1_write(hw_uint<16>& f10_f10_update_0_write1, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write1_merged_banks_5.push(f10_f10_update_0_write1);
}

inline void f10_f10_update_0_write10_write(hw_uint<16>& f10_f10_update_0_write10, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write10_merged_banks_5.push(f10_f10_update_0_write10);
}

inline void f10_f10_update_0_write11_write(hw_uint<16>& f10_f10_update_0_write11, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write11_merged_banks_5.push(f10_f10_update_0_write11);
}

inline void f10_f10_update_0_write12_write(hw_uint<16>& f10_f10_update_0_write12, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write12_merged_banks_5.push(f10_f10_update_0_write12);
}

inline void f10_f10_update_0_write13_write(hw_uint<16>& f10_f10_update_0_write13, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write13_merged_banks_5.push(f10_f10_update_0_write13);
}

inline void f10_f10_update_0_write14_write(hw_uint<16>& f10_f10_update_0_write14, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write14_merged_banks_5.push(f10_f10_update_0_write14);
}

inline void f10_f10_update_0_write15_write(hw_uint<16>& f10_f10_update_0_write15, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write15_merged_banks_5.push(f10_f10_update_0_write15);
}

inline void f10_f10_update_0_write2_write(hw_uint<16>& f10_f10_update_0_write2, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write2_merged_banks_5.push(f10_f10_update_0_write2);
}

inline void f10_f10_update_0_write3_write(hw_uint<16>& f10_f10_update_0_write3, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write3_merged_banks_5.push(f10_f10_update_0_write3);
}

inline void f10_f10_update_0_write4_write(hw_uint<16>& f10_f10_update_0_write4, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write4_merged_banks_5.push(f10_f10_update_0_write4);
}

inline void f10_f10_update_0_write5_write(hw_uint<16>& f10_f10_update_0_write5, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write5_merged_banks_5.push(f10_f10_update_0_write5);
}

inline void f10_f10_update_0_write6_write(hw_uint<16>& f10_f10_update_0_write6, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write6_merged_banks_5.push(f10_f10_update_0_write6);
}

inline void f10_f10_update_0_write7_write(hw_uint<16>& f10_f10_update_0_write7, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write7_merged_banks_5.push(f10_f10_update_0_write7);
}

inline void f10_f10_update_0_write8_write(hw_uint<16>& f10_f10_update_0_write8, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write8_merged_banks_5.push(f10_f10_update_0_write8);
}

inline void f10_f10_update_0_write9_write(hw_uint<16>& f10_f10_update_0_write9, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write9_merged_banks_5.push(f10_f10_update_0_write9);
}

inline hw_uint<16> f11_rd0_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd0 read pattern: { f11_update_0[d0, d1] -> f10[-1 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write15 = f10.f10_f10_update_0_write15_merged_banks_5.peek_130();
  return value_f10_f10_update_0_write15;
  return 0;
}

inline hw_uint<16> f11_rd1_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd1 read pattern: { f11_update_0[d0, d1] -> f10[16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write0 = f10.f10_f10_update_0_write0_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write0;
  return 0;
}

inline hw_uint<16> f11_rd10_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd10 read pattern: { f11_update_0[d0, d1] -> f10[1 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write1 = f10.f10_f10_update_0_write1_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write1;
  return 0;
}

inline hw_uint<16> f11_rd11_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd11 read pattern: { f11_update_0[d0, d1] -> f10[2 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write2 = f10.f10_f10_update_0_write2_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write2;
  return 0;
}

inline hw_uint<16> f11_rd12_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd12 read pattern: { f11_update_0[d0, d1] -> f10[2 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write2 = f10.f10_f10_update_0_write2_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write2;
  return 0;
}

inline hw_uint<16> f11_rd13_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd13 read pattern: { f11_update_0[d0, d1] -> f10[2 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write2 = f10.f10_f10_update_0_write2_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write2;
  return 0;
}

inline hw_uint<16> f11_rd14_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd14 read pattern: { f11_update_0[d0, d1] -> f10[3 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write3 = f10.f10_f10_update_0_write3_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write3;
  return 0;
}

inline hw_uint<16> f11_rd15_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd15 read pattern: { f11_update_0[d0, d1] -> f10[2 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write2 = f10.f10_f10_update_0_write2_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write2;
  return 0;
}

inline hw_uint<16> f11_rd16_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd16 read pattern: { f11_update_0[d0, d1] -> f10[3 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write3 = f10.f10_f10_update_0_write3_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write3;
  return 0;
}

inline hw_uint<16> f11_rd17_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd17 read pattern: { f11_update_0[d0, d1] -> f10[3 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write3 = f10.f10_f10_update_0_write3_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write3;
  return 0;
}

inline hw_uint<16> f11_rd18_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd18 read pattern: { f11_update_0[d0, d1] -> f10[3 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write3 = f10.f10_f10_update_0_write3_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write3;
  return 0;
}

inline hw_uint<16> f11_rd19_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd19 read pattern: { f11_update_0[d0, d1] -> f10[4 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write4 = f10.f10_f10_update_0_write4_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write4;
  return 0;
}

inline hw_uint<16> f11_rd2_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd2 read pattern: { f11_update_0[d0, d1] -> f10[16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write0 = f10.f10_f10_update_0_write0_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write0;
  return 0;
}

inline hw_uint<16> f11_rd20_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd20 read pattern: { f11_update_0[d0, d1] -> f10[3 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write3 = f10.f10_f10_update_0_write3_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write3;
  return 0;
}

inline hw_uint<16> f11_rd21_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd21 read pattern: { f11_update_0[d0, d1] -> f10[4 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write4 = f10.f10_f10_update_0_write4_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write4;
  return 0;
}

inline hw_uint<16> f11_rd22_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd22 read pattern: { f11_update_0[d0, d1] -> f10[4 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write4 = f10.f10_f10_update_0_write4_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write4;
  return 0;
}

inline hw_uint<16> f11_rd23_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd23 read pattern: { f11_update_0[d0, d1] -> f10[4 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write4 = f10.f10_f10_update_0_write4_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write4;
  return 0;
}

inline hw_uint<16> f11_rd24_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd24 read pattern: { f11_update_0[d0, d1] -> f10[5 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write5 = f10.f10_f10_update_0_write5_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write5;
  return 0;
}

inline hw_uint<16> f11_rd25_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd25 read pattern: { f11_update_0[d0, d1] -> f10[4 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write4 = f10.f10_f10_update_0_write4_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write4;
  return 0;
}

inline hw_uint<16> f11_rd26_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd26 read pattern: { f11_update_0[d0, d1] -> f10[5 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write5 = f10.f10_f10_update_0_write5_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write5;
  return 0;
}

inline hw_uint<16> f11_rd27_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd27 read pattern: { f11_update_0[d0, d1] -> f10[5 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write5 = f10.f10_f10_update_0_write5_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write5;
  return 0;
}

inline hw_uint<16> f11_rd28_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd28 read pattern: { f11_update_0[d0, d1] -> f10[5 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write5 = f10.f10_f10_update_0_write5_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write5;
  return 0;
}

inline hw_uint<16> f11_rd29_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd29 read pattern: { f11_update_0[d0, d1] -> f10[6 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write6 = f10.f10_f10_update_0_write6_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write6;
  return 0;
}

inline hw_uint<16> f11_rd3_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd3 read pattern: { f11_update_0[d0, d1] -> f10[16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write0 = f10.f10_f10_update_0_write0_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write0;
  return 0;
}

inline hw_uint<16> f11_rd30_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd30 read pattern: { f11_update_0[d0, d1] -> f10[5 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write5 = f10.f10_f10_update_0_write5_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write5;
  return 0;
}

inline hw_uint<16> f11_rd31_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd31 read pattern: { f11_update_0[d0, d1] -> f10[6 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write6 = f10.f10_f10_update_0_write6_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write6;
  return 0;
}

inline hw_uint<16> f11_rd32_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd32 read pattern: { f11_update_0[d0, d1] -> f10[6 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write6 = f10.f10_f10_update_0_write6_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write6;
  return 0;
}

inline hw_uint<16> f11_rd33_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd33 read pattern: { f11_update_0[d0, d1] -> f10[6 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write6 = f10.f10_f10_update_0_write6_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write6;
  return 0;
}

inline hw_uint<16> f11_rd34_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd34 read pattern: { f11_update_0[d0, d1] -> f10[7 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write7 = f10.f10_f10_update_0_write7_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write7;
  return 0;
}

inline hw_uint<16> f11_rd35_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd35 read pattern: { f11_update_0[d0, d1] -> f10[6 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write6 = f10.f10_f10_update_0_write6_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write6;
  return 0;
}

inline hw_uint<16> f11_rd36_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd36 read pattern: { f11_update_0[d0, d1] -> f10[7 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write7 = f10.f10_f10_update_0_write7_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write7;
  return 0;
}

inline hw_uint<16> f11_rd37_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd37 read pattern: { f11_update_0[d0, d1] -> f10[7 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write7 = f10.f10_f10_update_0_write7_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write7;
  return 0;
}

inline hw_uint<16> f11_rd38_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd38 read pattern: { f11_update_0[d0, d1] -> f10[7 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write7 = f10.f10_f10_update_0_write7_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write7;
  return 0;
}

inline hw_uint<16> f11_rd39_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd39 read pattern: { f11_update_0[d0, d1] -> f10[8 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write8 = f10.f10_f10_update_0_write8_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write8;
  return 0;
}

inline hw_uint<16> f11_rd4_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd4 read pattern: { f11_update_0[d0, d1] -> f10[1 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write1 = f10.f10_f10_update_0_write1_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write1;
  return 0;
}

inline hw_uint<16> f11_rd40_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd40 read pattern: { f11_update_0[d0, d1] -> f10[7 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write7 = f10.f10_f10_update_0_write7_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write7;
  return 0;
}

inline hw_uint<16> f11_rd41_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd41 read pattern: { f11_update_0[d0, d1] -> f10[8 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write8 = f10.f10_f10_update_0_write8_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write8;
  return 0;
}

inline hw_uint<16> f11_rd42_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd42 read pattern: { f11_update_0[d0, d1] -> f10[8 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write8 = f10.f10_f10_update_0_write8_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write8;
  return 0;
}

inline hw_uint<16> f11_rd43_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd43 read pattern: { f11_update_0[d0, d1] -> f10[8 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write8 = f10.f10_f10_update_0_write8_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write8;
  return 0;
}

inline hw_uint<16> f11_rd44_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd44 read pattern: { f11_update_0[d0, d1] -> f10[9 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write9 = f10.f10_f10_update_0_write9_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write9;
  return 0;
}

inline hw_uint<16> f11_rd45_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd45 read pattern: { f11_update_0[d0, d1] -> f10[8 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write8 = f10.f10_f10_update_0_write8_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write8;
  return 0;
}

inline hw_uint<16> f11_rd46_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd46 read pattern: { f11_update_0[d0, d1] -> f10[9 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write9 = f10.f10_f10_update_0_write9_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write9;
  return 0;
}

inline hw_uint<16> f11_rd47_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd47 read pattern: { f11_update_0[d0, d1] -> f10[9 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write9 = f10.f10_f10_update_0_write9_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write9;
  return 0;
}

inline hw_uint<16> f11_rd48_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd48 read pattern: { f11_update_0[d0, d1] -> f10[9 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write9 = f10.f10_f10_update_0_write9_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write9;
  return 0;
}

inline hw_uint<16> f11_rd49_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd49 read pattern: { f11_update_0[d0, d1] -> f10[10 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write10 = f10.f10_f10_update_0_write10_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write10;
  return 0;
}

inline hw_uint<16> f11_rd5_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd5 read pattern: { f11_update_0[d0, d1] -> f10[16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write0 = f10.f10_f10_update_0_write0_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write0;
  return 0;
}

inline hw_uint<16> f11_rd50_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd50 read pattern: { f11_update_0[d0, d1] -> f10[9 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write9 = f10.f10_f10_update_0_write9_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write9;
  return 0;
}

inline hw_uint<16> f11_rd51_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd51 read pattern: { f11_update_0[d0, d1] -> f10[10 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write10 = f10.f10_f10_update_0_write10_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write10;
  return 0;
}

inline hw_uint<16> f11_rd52_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd52 read pattern: { f11_update_0[d0, d1] -> f10[10 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write10 = f10.f10_f10_update_0_write10_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write10;
  return 0;
}

inline hw_uint<16> f11_rd53_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd53 read pattern: { f11_update_0[d0, d1] -> f10[10 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write10 = f10.f10_f10_update_0_write10_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write10;
  return 0;
}

inline hw_uint<16> f11_rd54_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd54 read pattern: { f11_update_0[d0, d1] -> f10[11 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write11 = f10.f10_f10_update_0_write11_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write11;
  return 0;
}

inline hw_uint<16> f11_rd55_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd55 read pattern: { f11_update_0[d0, d1] -> f10[10 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write10 = f10.f10_f10_update_0_write10_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write10;
  return 0;
}

inline hw_uint<16> f11_rd56_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd56 read pattern: { f11_update_0[d0, d1] -> f10[11 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write11 = f10.f10_f10_update_0_write11_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write11;
  return 0;
}

inline hw_uint<16> f11_rd57_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd57 read pattern: { f11_update_0[d0, d1] -> f10[11 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write11 = f10.f10_f10_update_0_write11_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write11;
  return 0;
}

inline hw_uint<16> f11_rd58_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd58 read pattern: { f11_update_0[d0, d1] -> f10[11 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write11 = f10.f10_f10_update_0_write11_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write11;
  return 0;
}

inline hw_uint<16> f11_rd59_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd59 read pattern: { f11_update_0[d0, d1] -> f10[12 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write12 = f10.f10_f10_update_0_write12_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write12;
  return 0;
}

inline hw_uint<16> f11_rd6_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd6 read pattern: { f11_update_0[d0, d1] -> f10[1 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write1 = f10.f10_f10_update_0_write1_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write1;
  return 0;
}

inline hw_uint<16> f11_rd60_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd60 read pattern: { f11_update_0[d0, d1] -> f10[11 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write11 = f10.f10_f10_update_0_write11_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write11;
  return 0;
}

inline hw_uint<16> f11_rd61_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd61 read pattern: { f11_update_0[d0, d1] -> f10[12 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write12 = f10.f10_f10_update_0_write12_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write12;
  return 0;
}

inline hw_uint<16> f11_rd62_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd62 read pattern: { f11_update_0[d0, d1] -> f10[12 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write12 = f10.f10_f10_update_0_write12_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write12;
  return 0;
}

inline hw_uint<16> f11_rd63_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd63 read pattern: { f11_update_0[d0, d1] -> f10[12 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write12 = f10.f10_f10_update_0_write12_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write12;
  return 0;
}

inline hw_uint<16> f11_rd64_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd64 read pattern: { f11_update_0[d0, d1] -> f10[13 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write13 = f10.f10_f10_update_0_write13_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write13;
  return 0;
}

inline hw_uint<16> f11_rd65_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd65 read pattern: { f11_update_0[d0, d1] -> f10[12 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write12 = f10.f10_f10_update_0_write12_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write12;
  return 0;
}

inline hw_uint<16> f11_rd66_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd66 read pattern: { f11_update_0[d0, d1] -> f10[13 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write13 = f10.f10_f10_update_0_write13_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write13;
  return 0;
}

inline hw_uint<16> f11_rd67_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd67 read pattern: { f11_update_0[d0, d1] -> f10[13 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write13 = f10.f10_f10_update_0_write13_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write13;
  return 0;
}

inline hw_uint<16> f11_rd68_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd68 read pattern: { f11_update_0[d0, d1] -> f10[13 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write13 = f10.f10_f10_update_0_write13_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write13;
  return 0;
}

inline hw_uint<16> f11_rd69_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd69 read pattern: { f11_update_0[d0, d1] -> f10[14 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write14 = f10.f10_f10_update_0_write14_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write14;
  return 0;
}

inline hw_uint<16> f11_rd7_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd7 read pattern: { f11_update_0[d0, d1] -> f10[1 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write1 = f10.f10_f10_update_0_write1_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write1;
  return 0;
}

inline hw_uint<16> f11_rd70_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd70 read pattern: { f11_update_0[d0, d1] -> f10[13 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write13 = f10.f10_f10_update_0_write13_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write13;
  return 0;
}

inline hw_uint<16> f11_rd71_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd71 read pattern: { f11_update_0[d0, d1] -> f10[14 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write14 = f10.f10_f10_update_0_write14_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write14;
  return 0;
}

inline hw_uint<16> f11_rd72_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd72 read pattern: { f11_update_0[d0, d1] -> f10[14 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write14 = f10.f10_f10_update_0_write14_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write14;
  return 0;
}

inline hw_uint<16> f11_rd73_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd73 read pattern: { f11_update_0[d0, d1] -> f10[14 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write14 = f10.f10_f10_update_0_write14_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write14;
  return 0;
}

inline hw_uint<16> f11_rd74_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd74 read pattern: { f11_update_0[d0, d1] -> f10[15 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write15 = f10.f10_f10_update_0_write15_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write15;
  return 0;
}

inline hw_uint<16> f11_rd75_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd75 read pattern: { f11_update_0[d0, d1] -> f10[14 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write14 = f10.f10_f10_update_0_write14_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write14;
  return 0;
}

inline hw_uint<16> f11_rd76_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd76 read pattern: { f11_update_0[d0, d1] -> f10[15 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write15 = f10.f10_f10_update_0_write15_merged_banks_5.peek_257();
  return value_f10_f10_update_0_write15;
  return 0;
}

inline hw_uint<16> f11_rd77_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd77 read pattern: { f11_update_0[d0, d1] -> f10[15 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write15 = f10.f10_f10_update_0_write15_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write15;
  return 0;
}

inline hw_uint<16> f11_rd78_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd78 read pattern: { f11_update_0[d0, d1] -> f10[15 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write15 = f10.f10_f10_update_0_write15_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write15;
  return 0;
}

inline hw_uint<16> f11_rd79_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd79 read pattern: { f11_update_0[d0, d1] -> f10[16 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write0 = f10.f10_f10_update_0_write0_merged_banks_5.peek_128();
  return value_f10_f10_update_0_write0;
  return 0;
}

inline hw_uint<16> f11_rd8_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd8 read pattern: { f11_update_0[d0, d1] -> f10[1 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write1 = f10.f10_f10_update_0_write1_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write1;
  return 0;
}

inline hw_uint<16> f11_rd9_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd9 read pattern: { f11_update_0[d0, d1] -> f10[2 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write2 = f10.f10_f10_update_0_write2_merged_banks_5.peek_129();
  return value_f10_f10_update_0_write2;
  return 0;
}

// # of bundles = 2
// f10_update_0_write
//	f10_f10_update_0_write0
//	f10_f10_update_0_write1
//	f10_f10_update_0_write2
//	f10_f10_update_0_write3
//	f10_f10_update_0_write4
//	f10_f10_update_0_write5
//	f10_f10_update_0_write6
//	f10_f10_update_0_write7
//	f10_f10_update_0_write8
//	f10_f10_update_0_write9
//	f10_f10_update_0_write10
//	f10_f10_update_0_write11
//	f10_f10_update_0_write12
//	f10_f10_update_0_write13
//	f10_f10_update_0_write14
//	f10_f10_update_0_write15
inline void f10_f10_update_0_write_bundle_write(hw_uint<256>& f10_update_0_write, f10_cache& f10, int d0, int d1, int dynamic_address) {
	hw_uint<16> f10_f10_update_0_write0_res = f10_update_0_write.extract<0, 15>();
	f10_f10_update_0_write0_write(f10_f10_update_0_write0_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write1_res = f10_update_0_write.extract<16, 31>();
	f10_f10_update_0_write1_write(f10_f10_update_0_write1_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write2_res = f10_update_0_write.extract<32, 47>();
	f10_f10_update_0_write2_write(f10_f10_update_0_write2_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write3_res = f10_update_0_write.extract<48, 63>();
	f10_f10_update_0_write3_write(f10_f10_update_0_write3_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write4_res = f10_update_0_write.extract<64, 79>();
	f10_f10_update_0_write4_write(f10_f10_update_0_write4_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write5_res = f10_update_0_write.extract<80, 95>();
	f10_f10_update_0_write5_write(f10_f10_update_0_write5_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write6_res = f10_update_0_write.extract<96, 111>();
	f10_f10_update_0_write6_write(f10_f10_update_0_write6_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write7_res = f10_update_0_write.extract<112, 127>();
	f10_f10_update_0_write7_write(f10_f10_update_0_write7_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write8_res = f10_update_0_write.extract<128, 143>();
	f10_f10_update_0_write8_write(f10_f10_update_0_write8_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write9_res = f10_update_0_write.extract<144, 159>();
	f10_f10_update_0_write9_write(f10_f10_update_0_write9_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write10_res = f10_update_0_write.extract<160, 175>();
	f10_f10_update_0_write10_write(f10_f10_update_0_write10_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write11_res = f10_update_0_write.extract<176, 191>();
	f10_f10_update_0_write11_write(f10_f10_update_0_write11_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write12_res = f10_update_0_write.extract<192, 207>();
	f10_f10_update_0_write12_write(f10_f10_update_0_write12_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write13_res = f10_update_0_write.extract<208, 223>();
	f10_f10_update_0_write13_write(f10_f10_update_0_write13_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write14_res = f10_update_0_write.extract<224, 239>();
	f10_f10_update_0_write14_write(f10_f10_update_0_write14_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write15_res = f10_update_0_write.extract<240, 255>();
	f10_f10_update_0_write15_write(f10_f10_update_0_write15_res, f10, d0, d1, dynamic_address);
}

// f11_update_0_read
//	f11_rd0
//	f11_rd1
//	f11_rd2
//	f11_rd3
//	f11_rd4
//	f11_rd5
//	f11_rd6
//	f11_rd7
//	f11_rd8
//	f11_rd9
//	f11_rd10
//	f11_rd11
//	f11_rd12
//	f11_rd13
//	f11_rd14
//	f11_rd15
//	f11_rd16
//	f11_rd17
//	f11_rd18
//	f11_rd19
//	f11_rd20
//	f11_rd21
//	f11_rd22
//	f11_rd23
//	f11_rd24
//	f11_rd25
//	f11_rd26
//	f11_rd27
//	f11_rd28
//	f11_rd29
//	f11_rd30
//	f11_rd31
//	f11_rd32
//	f11_rd33
//	f11_rd34
//	f11_rd35
//	f11_rd36
//	f11_rd37
//	f11_rd38
//	f11_rd39
//	f11_rd40
//	f11_rd41
//	f11_rd42
//	f11_rd43
//	f11_rd44
//	f11_rd45
//	f11_rd46
//	f11_rd47
//	f11_rd48
//	f11_rd49
//	f11_rd50
//	f11_rd51
//	f11_rd52
//	f11_rd53
//	f11_rd54
//	f11_rd55
//	f11_rd56
//	f11_rd57
//	f11_rd58
//	f11_rd59
//	f11_rd60
//	f11_rd61
//	f11_rd62
//	f11_rd63
//	f11_rd64
//	f11_rd65
//	f11_rd66
//	f11_rd67
//	f11_rd68
//	f11_rd69
//	f11_rd70
//	f11_rd71
//	f11_rd72
//	f11_rd73
//	f11_rd74
//	f11_rd75
//	f11_rd76
//	f11_rd77
//	f11_rd78
//	f11_rd79
inline hw_uint<1280> f10_f11_update_0_read_bundle_read(f10_cache& f10, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f11_rd0
    // f11_rd1
    // f11_rd2
    // f11_rd3
    // f11_rd4
    // f11_rd5
    // f11_rd6
    // f11_rd7
    // f11_rd8
    // f11_rd9
    // f11_rd10
    // f11_rd11
    // f11_rd12
    // f11_rd13
    // f11_rd14
    // f11_rd15
    // f11_rd16
    // f11_rd17
    // f11_rd18
    // f11_rd19
    // f11_rd20
    // f11_rd21
    // f11_rd22
    // f11_rd23
    // f11_rd24
    // f11_rd25
    // f11_rd26
    // f11_rd27
    // f11_rd28
    // f11_rd29
    // f11_rd30
    // f11_rd31
    // f11_rd32
    // f11_rd33
    // f11_rd34
    // f11_rd35
    // f11_rd36
    // f11_rd37
    // f11_rd38
    // f11_rd39
    // f11_rd40
    // f11_rd41
    // f11_rd42
    // f11_rd43
    // f11_rd44
    // f11_rd45
    // f11_rd46
    // f11_rd47
    // f11_rd48
    // f11_rd49
    // f11_rd50
    // f11_rd51
    // f11_rd52
    // f11_rd53
    // f11_rd54
    // f11_rd55
    // f11_rd56
    // f11_rd57
    // f11_rd58
    // f11_rd59
    // f11_rd60
    // f11_rd61
    // f11_rd62
    // f11_rd63
    // f11_rd64
    // f11_rd65
    // f11_rd66
    // f11_rd67
    // f11_rd68
    // f11_rd69
    // f11_rd70
    // f11_rd71
    // f11_rd72
    // f11_rd73
    // f11_rd74
    // f11_rd75
    // f11_rd76
    // f11_rd77
    // f11_rd78
    // f11_rd79

	hw_uint<1280> result;
	hw_uint<16> f11_rd0_res = f11_rd0_select(f10, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f11_rd0_res);
	hw_uint<16> f11_rd1_res = f11_rd1_select(f10, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f11_rd1_res);
	hw_uint<16> f11_rd2_res = f11_rd2_select(f10, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f11_rd2_res);
	hw_uint<16> f11_rd3_res = f11_rd3_select(f10, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f11_rd3_res);
	hw_uint<16> f11_rd4_res = f11_rd4_select(f10, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f11_rd4_res);
	hw_uint<16> f11_rd5_res = f11_rd5_select(f10, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f11_rd5_res);
	hw_uint<16> f11_rd6_res = f11_rd6_select(f10, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f11_rd6_res);
	hw_uint<16> f11_rd7_res = f11_rd7_select(f10, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f11_rd7_res);
	hw_uint<16> f11_rd8_res = f11_rd8_select(f10, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f11_rd8_res);
	hw_uint<16> f11_rd9_res = f11_rd9_select(f10, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f11_rd9_res);
	hw_uint<16> f11_rd10_res = f11_rd10_select(f10, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f11_rd10_res);
	hw_uint<16> f11_rd11_res = f11_rd11_select(f10, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f11_rd11_res);
	hw_uint<16> f11_rd12_res = f11_rd12_select(f10, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f11_rd12_res);
	hw_uint<16> f11_rd13_res = f11_rd13_select(f10, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f11_rd13_res);
	hw_uint<16> f11_rd14_res = f11_rd14_select(f10, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f11_rd14_res);
	hw_uint<16> f11_rd15_res = f11_rd15_select(f10, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f11_rd15_res);
	hw_uint<16> f11_rd16_res = f11_rd16_select(f10, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f11_rd16_res);
	hw_uint<16> f11_rd17_res = f11_rd17_select(f10, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f11_rd17_res);
	hw_uint<16> f11_rd18_res = f11_rd18_select(f10, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f11_rd18_res);
	hw_uint<16> f11_rd19_res = f11_rd19_select(f10, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f11_rd19_res);
	hw_uint<16> f11_rd20_res = f11_rd20_select(f10, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f11_rd20_res);
	hw_uint<16> f11_rd21_res = f11_rd21_select(f10, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f11_rd21_res);
	hw_uint<16> f11_rd22_res = f11_rd22_select(f10, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f11_rd22_res);
	hw_uint<16> f11_rd23_res = f11_rd23_select(f10, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f11_rd23_res);
	hw_uint<16> f11_rd24_res = f11_rd24_select(f10, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f11_rd24_res);
	hw_uint<16> f11_rd25_res = f11_rd25_select(f10, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f11_rd25_res);
	hw_uint<16> f11_rd26_res = f11_rd26_select(f10, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f11_rd26_res);
	hw_uint<16> f11_rd27_res = f11_rd27_select(f10, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f11_rd27_res);
	hw_uint<16> f11_rd28_res = f11_rd28_select(f10, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f11_rd28_res);
	hw_uint<16> f11_rd29_res = f11_rd29_select(f10, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f11_rd29_res);
	hw_uint<16> f11_rd30_res = f11_rd30_select(f10, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f11_rd30_res);
	hw_uint<16> f11_rd31_res = f11_rd31_select(f10, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f11_rd31_res);
	hw_uint<16> f11_rd32_res = f11_rd32_select(f10, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f11_rd32_res);
	hw_uint<16> f11_rd33_res = f11_rd33_select(f10, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f11_rd33_res);
	hw_uint<16> f11_rd34_res = f11_rd34_select(f10, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f11_rd34_res);
	hw_uint<16> f11_rd35_res = f11_rd35_select(f10, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f11_rd35_res);
	hw_uint<16> f11_rd36_res = f11_rd36_select(f10, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f11_rd36_res);
	hw_uint<16> f11_rd37_res = f11_rd37_select(f10, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f11_rd37_res);
	hw_uint<16> f11_rd38_res = f11_rd38_select(f10, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f11_rd38_res);
	hw_uint<16> f11_rd39_res = f11_rd39_select(f10, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f11_rd39_res);
	hw_uint<16> f11_rd40_res = f11_rd40_select(f10, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f11_rd40_res);
	hw_uint<16> f11_rd41_res = f11_rd41_select(f10, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f11_rd41_res);
	hw_uint<16> f11_rd42_res = f11_rd42_select(f10, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f11_rd42_res);
	hw_uint<16> f11_rd43_res = f11_rd43_select(f10, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f11_rd43_res);
	hw_uint<16> f11_rd44_res = f11_rd44_select(f10, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f11_rd44_res);
	hw_uint<16> f11_rd45_res = f11_rd45_select(f10, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f11_rd45_res);
	hw_uint<16> f11_rd46_res = f11_rd46_select(f10, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f11_rd46_res);
	hw_uint<16> f11_rd47_res = f11_rd47_select(f10, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f11_rd47_res);
	hw_uint<16> f11_rd48_res = f11_rd48_select(f10, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f11_rd48_res);
	hw_uint<16> f11_rd49_res = f11_rd49_select(f10, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f11_rd49_res);
	hw_uint<16> f11_rd50_res = f11_rd50_select(f10, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f11_rd50_res);
	hw_uint<16> f11_rd51_res = f11_rd51_select(f10, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f11_rd51_res);
	hw_uint<16> f11_rd52_res = f11_rd52_select(f10, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f11_rd52_res);
	hw_uint<16> f11_rd53_res = f11_rd53_select(f10, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f11_rd53_res);
	hw_uint<16> f11_rd54_res = f11_rd54_select(f10, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f11_rd54_res);
	hw_uint<16> f11_rd55_res = f11_rd55_select(f10, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f11_rd55_res);
	hw_uint<16> f11_rd56_res = f11_rd56_select(f10, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f11_rd56_res);
	hw_uint<16> f11_rd57_res = f11_rd57_select(f10, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f11_rd57_res);
	hw_uint<16> f11_rd58_res = f11_rd58_select(f10, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f11_rd58_res);
	hw_uint<16> f11_rd59_res = f11_rd59_select(f10, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f11_rd59_res);
	hw_uint<16> f11_rd60_res = f11_rd60_select(f10, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f11_rd60_res);
	hw_uint<16> f11_rd61_res = f11_rd61_select(f10, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f11_rd61_res);
	hw_uint<16> f11_rd62_res = f11_rd62_select(f10, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f11_rd62_res);
	hw_uint<16> f11_rd63_res = f11_rd63_select(f10, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f11_rd63_res);
	hw_uint<16> f11_rd64_res = f11_rd64_select(f10, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f11_rd64_res);
	hw_uint<16> f11_rd65_res = f11_rd65_select(f10, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f11_rd65_res);
	hw_uint<16> f11_rd66_res = f11_rd66_select(f10, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f11_rd66_res);
	hw_uint<16> f11_rd67_res = f11_rd67_select(f10, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f11_rd67_res);
	hw_uint<16> f11_rd68_res = f11_rd68_select(f10, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f11_rd68_res);
	hw_uint<16> f11_rd69_res = f11_rd69_select(f10, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f11_rd69_res);
	hw_uint<16> f11_rd70_res = f11_rd70_select(f10, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f11_rd70_res);
	hw_uint<16> f11_rd71_res = f11_rd71_select(f10, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f11_rd71_res);
	hw_uint<16> f11_rd72_res = f11_rd72_select(f10, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f11_rd72_res);
	hw_uint<16> f11_rd73_res = f11_rd73_select(f10, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f11_rd73_res);
	hw_uint<16> f11_rd74_res = f11_rd74_select(f10, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f11_rd74_res);
	hw_uint<16> f11_rd75_res = f11_rd75_select(f10, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f11_rd75_res);
	hw_uint<16> f11_rd76_res = f11_rd76_select(f10, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f11_rd76_res);
	hw_uint<16> f11_rd77_res = f11_rd77_select(f10, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f11_rd77_res);
	hw_uint<16> f11_rd78_res = f11_rd78_select(f10, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f11_rd78_res);
	hw_uint<16> f11_rd79_res = f11_rd79_select(f10, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f11_rd79_res);
	return result;
}

struct f11_f11_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-32, 1952], [-3, 1081]}
	// Capacity: 254
	// # of read delays: 5
  // 0, 1, 126, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 125> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_253() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-31, 1937], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-22, 1946], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-21, 1947], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-20, 1948], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-19, 1949], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-18, 1950], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-33, 1951], [-2, 1082]}
	// Capacity: 254
	// # of read delays: 5
  // 0, 1, 127, 128, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 124> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
		return f6;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_253() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-30, 1938], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-29, 1939], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-28, 1940], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-27, 1941], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-26, 1942], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-25, 1943], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-24, 1944], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-23, 1945], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_cache {
  // # of banks: 16
  f11_f11_update_0_write0_merged_banks_5_cache f11_f11_update_0_write0_merged_banks_5;
  f11_f11_update_0_write1_merged_banks_5_cache f11_f11_update_0_write1_merged_banks_5;
  f11_f11_update_0_write10_merged_banks_5_cache f11_f11_update_0_write10_merged_banks_5;
  f11_f11_update_0_write11_merged_banks_5_cache f11_f11_update_0_write11_merged_banks_5;
  f11_f11_update_0_write12_merged_banks_5_cache f11_f11_update_0_write12_merged_banks_5;
  f11_f11_update_0_write13_merged_banks_5_cache f11_f11_update_0_write13_merged_banks_5;
  f11_f11_update_0_write14_merged_banks_5_cache f11_f11_update_0_write14_merged_banks_5;
  f11_f11_update_0_write15_merged_banks_5_cache f11_f11_update_0_write15_merged_banks_5;
  f11_f11_update_0_write2_merged_banks_5_cache f11_f11_update_0_write2_merged_banks_5;
  f11_f11_update_0_write3_merged_banks_5_cache f11_f11_update_0_write3_merged_banks_5;
  f11_f11_update_0_write4_merged_banks_5_cache f11_f11_update_0_write4_merged_banks_5;
  f11_f11_update_0_write5_merged_banks_5_cache f11_f11_update_0_write5_merged_banks_5;
  f11_f11_update_0_write6_merged_banks_5_cache f11_f11_update_0_write6_merged_banks_5;
  f11_f11_update_0_write7_merged_banks_5_cache f11_f11_update_0_write7_merged_banks_5;
  f11_f11_update_0_write8_merged_banks_5_cache f11_f11_update_0_write8_merged_banks_5;
  f11_f11_update_0_write9_merged_banks_5_cache f11_f11_update_0_write9_merged_banks_5;
};



inline void f11_f11_update_0_write0_write(hw_uint<16>& f11_f11_update_0_write0, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write0_merged_banks_5.push(f11_f11_update_0_write0);
}

inline void f11_f11_update_0_write1_write(hw_uint<16>& f11_f11_update_0_write1, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write1_merged_banks_5.push(f11_f11_update_0_write1);
}

inline void f11_f11_update_0_write10_write(hw_uint<16>& f11_f11_update_0_write10, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write10_merged_banks_5.push(f11_f11_update_0_write10);
}

inline void f11_f11_update_0_write11_write(hw_uint<16>& f11_f11_update_0_write11, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write11_merged_banks_5.push(f11_f11_update_0_write11);
}

inline void f11_f11_update_0_write12_write(hw_uint<16>& f11_f11_update_0_write12, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write12_merged_banks_5.push(f11_f11_update_0_write12);
}

inline void f11_f11_update_0_write13_write(hw_uint<16>& f11_f11_update_0_write13, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write13_merged_banks_5.push(f11_f11_update_0_write13);
}

inline void f11_f11_update_0_write14_write(hw_uint<16>& f11_f11_update_0_write14, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write14_merged_banks_5.push(f11_f11_update_0_write14);
}

inline void f11_f11_update_0_write15_write(hw_uint<16>& f11_f11_update_0_write15, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write15_merged_banks_5.push(f11_f11_update_0_write15);
}

inline void f11_f11_update_0_write2_write(hw_uint<16>& f11_f11_update_0_write2, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write2_merged_banks_5.push(f11_f11_update_0_write2);
}

inline void f11_f11_update_0_write3_write(hw_uint<16>& f11_f11_update_0_write3, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write3_merged_banks_5.push(f11_f11_update_0_write3);
}

inline void f11_f11_update_0_write4_write(hw_uint<16>& f11_f11_update_0_write4, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write4_merged_banks_5.push(f11_f11_update_0_write4);
}

inline void f11_f11_update_0_write5_write(hw_uint<16>& f11_f11_update_0_write5, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write5_merged_banks_5.push(f11_f11_update_0_write5);
}

inline void f11_f11_update_0_write6_write(hw_uint<16>& f11_f11_update_0_write6, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write6_merged_banks_5.push(f11_f11_update_0_write6);
}

inline void f11_f11_update_0_write7_write(hw_uint<16>& f11_f11_update_0_write7, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write7_merged_banks_5.push(f11_f11_update_0_write7);
}

inline void f11_f11_update_0_write8_write(hw_uint<16>& f11_f11_update_0_write8, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write8_merged_banks_5.push(f11_f11_update_0_write8);
}

inline void f11_f11_update_0_write9_write(hw_uint<16>& f11_f11_update_0_write9, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write9_merged_banks_5.push(f11_f11_update_0_write9);
}

inline hw_uint<16> f12_rd0_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd0 read pattern: { f12_update_0[d0, d1] -> f11[-1 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write15 = f11.f11_f11_update_0_write15_merged_banks_5.peek_128();
  return value_f11_f11_update_0_write15;
  return 0;
}

inline hw_uint<16> f12_rd1_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd1 read pattern: { f12_update_0[d0, d1] -> f11[16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write0 = f11.f11_f11_update_0_write0_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write0;
  return 0;
}

inline hw_uint<16> f12_rd10_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd10 read pattern: { f12_update_0[d0, d1] -> f11[1 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write1 = f11.f11_f11_update_0_write1_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write1;
  return 0;
}

inline hw_uint<16> f12_rd11_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd11 read pattern: { f12_update_0[d0, d1] -> f11[2 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write2 = f11.f11_f11_update_0_write2_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write2;
  return 0;
}

inline hw_uint<16> f12_rd12_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd12 read pattern: { f12_update_0[d0, d1] -> f11[2 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write2 = f11.f11_f11_update_0_write2_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write2;
  return 0;
}

inline hw_uint<16> f12_rd13_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd13 read pattern: { f12_update_0[d0, d1] -> f11[2 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write2 = f11.f11_f11_update_0_write2_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write2;
  return 0;
}

inline hw_uint<16> f12_rd14_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd14 read pattern: { f12_update_0[d0, d1] -> f11[3 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write3 = f11.f11_f11_update_0_write3_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write3;
  return 0;
}

inline hw_uint<16> f12_rd15_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd15 read pattern: { f12_update_0[d0, d1] -> f11[2 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write2 = f11.f11_f11_update_0_write2_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write2;
  return 0;
}

inline hw_uint<16> f12_rd16_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd16 read pattern: { f12_update_0[d0, d1] -> f11[3 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write3 = f11.f11_f11_update_0_write3_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write3;
  return 0;
}

inline hw_uint<16> f12_rd17_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd17 read pattern: { f12_update_0[d0, d1] -> f11[3 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write3 = f11.f11_f11_update_0_write3_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write3;
  return 0;
}

inline hw_uint<16> f12_rd18_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd18 read pattern: { f12_update_0[d0, d1] -> f11[3 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write3 = f11.f11_f11_update_0_write3_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write3;
  return 0;
}

inline hw_uint<16> f12_rd19_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd19 read pattern: { f12_update_0[d0, d1] -> f11[4 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write4 = f11.f11_f11_update_0_write4_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write4;
  return 0;
}

inline hw_uint<16> f12_rd2_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd2 read pattern: { f12_update_0[d0, d1] -> f11[16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write0 = f11.f11_f11_update_0_write0_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write0;
  return 0;
}

inline hw_uint<16> f12_rd20_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd20 read pattern: { f12_update_0[d0, d1] -> f11[3 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write3 = f11.f11_f11_update_0_write3_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write3;
  return 0;
}

inline hw_uint<16> f12_rd21_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd21 read pattern: { f12_update_0[d0, d1] -> f11[4 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write4 = f11.f11_f11_update_0_write4_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write4;
  return 0;
}

inline hw_uint<16> f12_rd22_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd22 read pattern: { f12_update_0[d0, d1] -> f11[4 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write4 = f11.f11_f11_update_0_write4_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write4;
  return 0;
}

inline hw_uint<16> f12_rd23_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd23 read pattern: { f12_update_0[d0, d1] -> f11[4 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write4 = f11.f11_f11_update_0_write4_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write4;
  return 0;
}

inline hw_uint<16> f12_rd24_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd24 read pattern: { f12_update_0[d0, d1] -> f11[5 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write5 = f11.f11_f11_update_0_write5_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write5;
  return 0;
}

inline hw_uint<16> f12_rd25_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd25 read pattern: { f12_update_0[d0, d1] -> f11[4 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write4 = f11.f11_f11_update_0_write4_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write4;
  return 0;
}

inline hw_uint<16> f12_rd26_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd26 read pattern: { f12_update_0[d0, d1] -> f11[5 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write5 = f11.f11_f11_update_0_write5_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write5;
  return 0;
}

inline hw_uint<16> f12_rd27_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd27 read pattern: { f12_update_0[d0, d1] -> f11[5 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write5 = f11.f11_f11_update_0_write5_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write5;
  return 0;
}

inline hw_uint<16> f12_rd28_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd28 read pattern: { f12_update_0[d0, d1] -> f11[5 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write5 = f11.f11_f11_update_0_write5_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write5;
  return 0;
}

inline hw_uint<16> f12_rd29_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd29 read pattern: { f12_update_0[d0, d1] -> f11[6 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write6 = f11.f11_f11_update_0_write6_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write6;
  return 0;
}

inline hw_uint<16> f12_rd3_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd3 read pattern: { f12_update_0[d0, d1] -> f11[16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write0 = f11.f11_f11_update_0_write0_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write0;
  return 0;
}

inline hw_uint<16> f12_rd30_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd30 read pattern: { f12_update_0[d0, d1] -> f11[5 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write5 = f11.f11_f11_update_0_write5_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write5;
  return 0;
}

inline hw_uint<16> f12_rd31_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd31 read pattern: { f12_update_0[d0, d1] -> f11[6 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write6 = f11.f11_f11_update_0_write6_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write6;
  return 0;
}

inline hw_uint<16> f12_rd32_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd32 read pattern: { f12_update_0[d0, d1] -> f11[6 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write6 = f11.f11_f11_update_0_write6_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write6;
  return 0;
}

inline hw_uint<16> f12_rd33_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd33 read pattern: { f12_update_0[d0, d1] -> f11[6 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write6 = f11.f11_f11_update_0_write6_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write6;
  return 0;
}

inline hw_uint<16> f12_rd34_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd34 read pattern: { f12_update_0[d0, d1] -> f11[7 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write7 = f11.f11_f11_update_0_write7_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write7;
  return 0;
}

inline hw_uint<16> f12_rd35_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd35 read pattern: { f12_update_0[d0, d1] -> f11[6 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write6 = f11.f11_f11_update_0_write6_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write6;
  return 0;
}

inline hw_uint<16> f12_rd36_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd36 read pattern: { f12_update_0[d0, d1] -> f11[7 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write7 = f11.f11_f11_update_0_write7_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write7;
  return 0;
}

inline hw_uint<16> f12_rd37_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd37 read pattern: { f12_update_0[d0, d1] -> f11[7 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write7 = f11.f11_f11_update_0_write7_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write7;
  return 0;
}

inline hw_uint<16> f12_rd38_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd38 read pattern: { f12_update_0[d0, d1] -> f11[7 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write7 = f11.f11_f11_update_0_write7_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write7;
  return 0;
}

inline hw_uint<16> f12_rd39_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd39 read pattern: { f12_update_0[d0, d1] -> f11[8 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write8 = f11.f11_f11_update_0_write8_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write8;
  return 0;
}

inline hw_uint<16> f12_rd4_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd4 read pattern: { f12_update_0[d0, d1] -> f11[1 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write1 = f11.f11_f11_update_0_write1_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write1;
  return 0;
}

inline hw_uint<16> f12_rd40_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd40 read pattern: { f12_update_0[d0, d1] -> f11[7 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write7 = f11.f11_f11_update_0_write7_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write7;
  return 0;
}

inline hw_uint<16> f12_rd41_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd41 read pattern: { f12_update_0[d0, d1] -> f11[8 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write8 = f11.f11_f11_update_0_write8_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write8;
  return 0;
}

inline hw_uint<16> f12_rd42_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd42 read pattern: { f12_update_0[d0, d1] -> f11[8 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write8 = f11.f11_f11_update_0_write8_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write8;
  return 0;
}

inline hw_uint<16> f12_rd43_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd43 read pattern: { f12_update_0[d0, d1] -> f11[8 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write8 = f11.f11_f11_update_0_write8_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write8;
  return 0;
}

inline hw_uint<16> f12_rd44_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd44 read pattern: { f12_update_0[d0, d1] -> f11[9 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write9 = f11.f11_f11_update_0_write9_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write9;
  return 0;
}

inline hw_uint<16> f12_rd45_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd45 read pattern: { f12_update_0[d0, d1] -> f11[8 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write8 = f11.f11_f11_update_0_write8_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write8;
  return 0;
}

inline hw_uint<16> f12_rd46_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd46 read pattern: { f12_update_0[d0, d1] -> f11[9 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write9 = f11.f11_f11_update_0_write9_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write9;
  return 0;
}

inline hw_uint<16> f12_rd47_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd47 read pattern: { f12_update_0[d0, d1] -> f11[9 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write9 = f11.f11_f11_update_0_write9_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write9;
  return 0;
}

inline hw_uint<16> f12_rd48_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd48 read pattern: { f12_update_0[d0, d1] -> f11[9 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write9 = f11.f11_f11_update_0_write9_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write9;
  return 0;
}

inline hw_uint<16> f12_rd49_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd49 read pattern: { f12_update_0[d0, d1] -> f11[10 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write10 = f11.f11_f11_update_0_write10_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write10;
  return 0;
}

inline hw_uint<16> f12_rd5_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd5 read pattern: { f12_update_0[d0, d1] -> f11[16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write0 = f11.f11_f11_update_0_write0_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write0;
  return 0;
}

inline hw_uint<16> f12_rd50_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd50 read pattern: { f12_update_0[d0, d1] -> f11[9 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write9 = f11.f11_f11_update_0_write9_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write9;
  return 0;
}

inline hw_uint<16> f12_rd51_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd51 read pattern: { f12_update_0[d0, d1] -> f11[10 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write10 = f11.f11_f11_update_0_write10_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write10;
  return 0;
}

inline hw_uint<16> f12_rd52_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd52 read pattern: { f12_update_0[d0, d1] -> f11[10 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write10 = f11.f11_f11_update_0_write10_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write10;
  return 0;
}

inline hw_uint<16> f12_rd53_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd53 read pattern: { f12_update_0[d0, d1] -> f11[10 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write10 = f11.f11_f11_update_0_write10_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write10;
  return 0;
}

inline hw_uint<16> f12_rd54_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd54 read pattern: { f12_update_0[d0, d1] -> f11[11 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write11 = f11.f11_f11_update_0_write11_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write11;
  return 0;
}

inline hw_uint<16> f12_rd55_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd55 read pattern: { f12_update_0[d0, d1] -> f11[10 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write10 = f11.f11_f11_update_0_write10_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write10;
  return 0;
}

inline hw_uint<16> f12_rd56_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd56 read pattern: { f12_update_0[d0, d1] -> f11[11 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write11 = f11.f11_f11_update_0_write11_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write11;
  return 0;
}

inline hw_uint<16> f12_rd57_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd57 read pattern: { f12_update_0[d0, d1] -> f11[11 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write11 = f11.f11_f11_update_0_write11_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write11;
  return 0;
}

inline hw_uint<16> f12_rd58_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd58 read pattern: { f12_update_0[d0, d1] -> f11[11 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write11 = f11.f11_f11_update_0_write11_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write11;
  return 0;
}

inline hw_uint<16> f12_rd59_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd59 read pattern: { f12_update_0[d0, d1] -> f11[12 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write12 = f11.f11_f11_update_0_write12_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write12;
  return 0;
}

inline hw_uint<16> f12_rd6_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd6 read pattern: { f12_update_0[d0, d1] -> f11[1 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write1 = f11.f11_f11_update_0_write1_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write1;
  return 0;
}

inline hw_uint<16> f12_rd60_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd60 read pattern: { f12_update_0[d0, d1] -> f11[11 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write11 = f11.f11_f11_update_0_write11_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write11;
  return 0;
}

inline hw_uint<16> f12_rd61_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd61 read pattern: { f12_update_0[d0, d1] -> f11[12 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write12 = f11.f11_f11_update_0_write12_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write12;
  return 0;
}

inline hw_uint<16> f12_rd62_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd62 read pattern: { f12_update_0[d0, d1] -> f11[12 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write12 = f11.f11_f11_update_0_write12_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write12;
  return 0;
}

inline hw_uint<16> f12_rd63_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd63 read pattern: { f12_update_0[d0, d1] -> f11[12 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write12 = f11.f11_f11_update_0_write12_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write12;
  return 0;
}

inline hw_uint<16> f12_rd64_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd64 read pattern: { f12_update_0[d0, d1] -> f11[13 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write13 = f11.f11_f11_update_0_write13_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write13;
  return 0;
}

inline hw_uint<16> f12_rd65_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd65 read pattern: { f12_update_0[d0, d1] -> f11[12 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write12 = f11.f11_f11_update_0_write12_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write12;
  return 0;
}

inline hw_uint<16> f12_rd66_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd66 read pattern: { f12_update_0[d0, d1] -> f11[13 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write13 = f11.f11_f11_update_0_write13_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write13;
  return 0;
}

inline hw_uint<16> f12_rd67_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd67 read pattern: { f12_update_0[d0, d1] -> f11[13 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write13 = f11.f11_f11_update_0_write13_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write13;
  return 0;
}

inline hw_uint<16> f12_rd68_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd68 read pattern: { f12_update_0[d0, d1] -> f11[13 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write13 = f11.f11_f11_update_0_write13_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write13;
  return 0;
}

inline hw_uint<16> f12_rd69_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd69 read pattern: { f12_update_0[d0, d1] -> f11[14 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write14 = f11.f11_f11_update_0_write14_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write14;
  return 0;
}

inline hw_uint<16> f12_rd7_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd7 read pattern: { f12_update_0[d0, d1] -> f11[1 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write1 = f11.f11_f11_update_0_write1_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write1;
  return 0;
}

inline hw_uint<16> f12_rd70_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd70 read pattern: { f12_update_0[d0, d1] -> f11[13 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write13 = f11.f11_f11_update_0_write13_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write13;
  return 0;
}

inline hw_uint<16> f12_rd71_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd71 read pattern: { f12_update_0[d0, d1] -> f11[14 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write14 = f11.f11_f11_update_0_write14_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write14;
  return 0;
}

inline hw_uint<16> f12_rd72_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd72 read pattern: { f12_update_0[d0, d1] -> f11[14 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write14 = f11.f11_f11_update_0_write14_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write14;
  return 0;
}

inline hw_uint<16> f12_rd73_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd73 read pattern: { f12_update_0[d0, d1] -> f11[14 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write14 = f11.f11_f11_update_0_write14_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write14;
  return 0;
}

inline hw_uint<16> f12_rd74_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd74 read pattern: { f12_update_0[d0, d1] -> f11[15 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write15 = f11.f11_f11_update_0_write15_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write15;
  return 0;
}

inline hw_uint<16> f12_rd75_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd75 read pattern: { f12_update_0[d0, d1] -> f11[14 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write14 = f11.f11_f11_update_0_write14_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write14;
  return 0;
}

inline hw_uint<16> f12_rd76_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd76 read pattern: { f12_update_0[d0, d1] -> f11[15 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write15 = f11.f11_f11_update_0_write15_merged_banks_5.peek_253();
  return value_f11_f11_update_0_write15;
  return 0;
}

inline hw_uint<16> f12_rd77_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd77 read pattern: { f12_update_0[d0, d1] -> f11[15 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write15 = f11.f11_f11_update_0_write15_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write15;
  return 0;
}

inline hw_uint<16> f12_rd78_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd78 read pattern: { f12_update_0[d0, d1] -> f11[15 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write15 = f11.f11_f11_update_0_write15_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write15;
  return 0;
}

inline hw_uint<16> f12_rd79_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd79 read pattern: { f12_update_0[d0, d1] -> f11[16 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write0 = f11.f11_f11_update_0_write0_merged_banks_5.peek_126();
  return value_f11_f11_update_0_write0;
  return 0;
}

inline hw_uint<16> f12_rd8_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd8 read pattern: { f12_update_0[d0, d1] -> f11[1 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write1 = f11.f11_f11_update_0_write1_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write1;
  return 0;
}

inline hw_uint<16> f12_rd9_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd9 read pattern: { f12_update_0[d0, d1] -> f11[2 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write2 = f11.f11_f11_update_0_write2_merged_banks_5.peek_127();
  return value_f11_f11_update_0_write2;
  return 0;
}

// # of bundles = 2
// f11_update_0_write
//	f11_f11_update_0_write0
//	f11_f11_update_0_write1
//	f11_f11_update_0_write2
//	f11_f11_update_0_write3
//	f11_f11_update_0_write4
//	f11_f11_update_0_write5
//	f11_f11_update_0_write6
//	f11_f11_update_0_write7
//	f11_f11_update_0_write8
//	f11_f11_update_0_write9
//	f11_f11_update_0_write10
//	f11_f11_update_0_write11
//	f11_f11_update_0_write12
//	f11_f11_update_0_write13
//	f11_f11_update_0_write14
//	f11_f11_update_0_write15
inline void f11_f11_update_0_write_bundle_write(hw_uint<256>& f11_update_0_write, f11_cache& f11, int d0, int d1, int dynamic_address) {
	hw_uint<16> f11_f11_update_0_write0_res = f11_update_0_write.extract<0, 15>();
	f11_f11_update_0_write0_write(f11_f11_update_0_write0_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write1_res = f11_update_0_write.extract<16, 31>();
	f11_f11_update_0_write1_write(f11_f11_update_0_write1_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write2_res = f11_update_0_write.extract<32, 47>();
	f11_f11_update_0_write2_write(f11_f11_update_0_write2_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write3_res = f11_update_0_write.extract<48, 63>();
	f11_f11_update_0_write3_write(f11_f11_update_0_write3_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write4_res = f11_update_0_write.extract<64, 79>();
	f11_f11_update_0_write4_write(f11_f11_update_0_write4_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write5_res = f11_update_0_write.extract<80, 95>();
	f11_f11_update_0_write5_write(f11_f11_update_0_write5_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write6_res = f11_update_0_write.extract<96, 111>();
	f11_f11_update_0_write6_write(f11_f11_update_0_write6_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write7_res = f11_update_0_write.extract<112, 127>();
	f11_f11_update_0_write7_write(f11_f11_update_0_write7_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write8_res = f11_update_0_write.extract<128, 143>();
	f11_f11_update_0_write8_write(f11_f11_update_0_write8_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write9_res = f11_update_0_write.extract<144, 159>();
	f11_f11_update_0_write9_write(f11_f11_update_0_write9_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write10_res = f11_update_0_write.extract<160, 175>();
	f11_f11_update_0_write10_write(f11_f11_update_0_write10_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write11_res = f11_update_0_write.extract<176, 191>();
	f11_f11_update_0_write11_write(f11_f11_update_0_write11_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write12_res = f11_update_0_write.extract<192, 207>();
	f11_f11_update_0_write12_write(f11_f11_update_0_write12_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write13_res = f11_update_0_write.extract<208, 223>();
	f11_f11_update_0_write13_write(f11_f11_update_0_write13_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write14_res = f11_update_0_write.extract<224, 239>();
	f11_f11_update_0_write14_write(f11_f11_update_0_write14_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write15_res = f11_update_0_write.extract<240, 255>();
	f11_f11_update_0_write15_write(f11_f11_update_0_write15_res, f11, d0, d1, dynamic_address);
}

// f12_update_0_read
//	f12_rd0
//	f12_rd1
//	f12_rd2
//	f12_rd3
//	f12_rd4
//	f12_rd5
//	f12_rd6
//	f12_rd7
//	f12_rd8
//	f12_rd9
//	f12_rd10
//	f12_rd11
//	f12_rd12
//	f12_rd13
//	f12_rd14
//	f12_rd15
//	f12_rd16
//	f12_rd17
//	f12_rd18
//	f12_rd19
//	f12_rd20
//	f12_rd21
//	f12_rd22
//	f12_rd23
//	f12_rd24
//	f12_rd25
//	f12_rd26
//	f12_rd27
//	f12_rd28
//	f12_rd29
//	f12_rd30
//	f12_rd31
//	f12_rd32
//	f12_rd33
//	f12_rd34
//	f12_rd35
//	f12_rd36
//	f12_rd37
//	f12_rd38
//	f12_rd39
//	f12_rd40
//	f12_rd41
//	f12_rd42
//	f12_rd43
//	f12_rd44
//	f12_rd45
//	f12_rd46
//	f12_rd47
//	f12_rd48
//	f12_rd49
//	f12_rd50
//	f12_rd51
//	f12_rd52
//	f12_rd53
//	f12_rd54
//	f12_rd55
//	f12_rd56
//	f12_rd57
//	f12_rd58
//	f12_rd59
//	f12_rd60
//	f12_rd61
//	f12_rd62
//	f12_rd63
//	f12_rd64
//	f12_rd65
//	f12_rd66
//	f12_rd67
//	f12_rd68
//	f12_rd69
//	f12_rd70
//	f12_rd71
//	f12_rd72
//	f12_rd73
//	f12_rd74
//	f12_rd75
//	f12_rd76
//	f12_rd77
//	f12_rd78
//	f12_rd79
inline hw_uint<1280> f11_f12_update_0_read_bundle_read(f11_cache& f11, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f12_rd0
    // f12_rd1
    // f12_rd2
    // f12_rd3
    // f12_rd4
    // f12_rd5
    // f12_rd6
    // f12_rd7
    // f12_rd8
    // f12_rd9
    // f12_rd10
    // f12_rd11
    // f12_rd12
    // f12_rd13
    // f12_rd14
    // f12_rd15
    // f12_rd16
    // f12_rd17
    // f12_rd18
    // f12_rd19
    // f12_rd20
    // f12_rd21
    // f12_rd22
    // f12_rd23
    // f12_rd24
    // f12_rd25
    // f12_rd26
    // f12_rd27
    // f12_rd28
    // f12_rd29
    // f12_rd30
    // f12_rd31
    // f12_rd32
    // f12_rd33
    // f12_rd34
    // f12_rd35
    // f12_rd36
    // f12_rd37
    // f12_rd38
    // f12_rd39
    // f12_rd40
    // f12_rd41
    // f12_rd42
    // f12_rd43
    // f12_rd44
    // f12_rd45
    // f12_rd46
    // f12_rd47
    // f12_rd48
    // f12_rd49
    // f12_rd50
    // f12_rd51
    // f12_rd52
    // f12_rd53
    // f12_rd54
    // f12_rd55
    // f12_rd56
    // f12_rd57
    // f12_rd58
    // f12_rd59
    // f12_rd60
    // f12_rd61
    // f12_rd62
    // f12_rd63
    // f12_rd64
    // f12_rd65
    // f12_rd66
    // f12_rd67
    // f12_rd68
    // f12_rd69
    // f12_rd70
    // f12_rd71
    // f12_rd72
    // f12_rd73
    // f12_rd74
    // f12_rd75
    // f12_rd76
    // f12_rd77
    // f12_rd78
    // f12_rd79

	hw_uint<1280> result;
	hw_uint<16> f12_rd0_res = f12_rd0_select(f11, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f12_rd0_res);
	hw_uint<16> f12_rd1_res = f12_rd1_select(f11, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f12_rd1_res);
	hw_uint<16> f12_rd2_res = f12_rd2_select(f11, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f12_rd2_res);
	hw_uint<16> f12_rd3_res = f12_rd3_select(f11, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f12_rd3_res);
	hw_uint<16> f12_rd4_res = f12_rd4_select(f11, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f12_rd4_res);
	hw_uint<16> f12_rd5_res = f12_rd5_select(f11, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f12_rd5_res);
	hw_uint<16> f12_rd6_res = f12_rd6_select(f11, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f12_rd6_res);
	hw_uint<16> f12_rd7_res = f12_rd7_select(f11, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f12_rd7_res);
	hw_uint<16> f12_rd8_res = f12_rd8_select(f11, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f12_rd8_res);
	hw_uint<16> f12_rd9_res = f12_rd9_select(f11, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f12_rd9_res);
	hw_uint<16> f12_rd10_res = f12_rd10_select(f11, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f12_rd10_res);
	hw_uint<16> f12_rd11_res = f12_rd11_select(f11, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f12_rd11_res);
	hw_uint<16> f12_rd12_res = f12_rd12_select(f11, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f12_rd12_res);
	hw_uint<16> f12_rd13_res = f12_rd13_select(f11, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f12_rd13_res);
	hw_uint<16> f12_rd14_res = f12_rd14_select(f11, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f12_rd14_res);
	hw_uint<16> f12_rd15_res = f12_rd15_select(f11, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f12_rd15_res);
	hw_uint<16> f12_rd16_res = f12_rd16_select(f11, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f12_rd16_res);
	hw_uint<16> f12_rd17_res = f12_rd17_select(f11, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f12_rd17_res);
	hw_uint<16> f12_rd18_res = f12_rd18_select(f11, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f12_rd18_res);
	hw_uint<16> f12_rd19_res = f12_rd19_select(f11, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f12_rd19_res);
	hw_uint<16> f12_rd20_res = f12_rd20_select(f11, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f12_rd20_res);
	hw_uint<16> f12_rd21_res = f12_rd21_select(f11, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f12_rd21_res);
	hw_uint<16> f12_rd22_res = f12_rd22_select(f11, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f12_rd22_res);
	hw_uint<16> f12_rd23_res = f12_rd23_select(f11, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f12_rd23_res);
	hw_uint<16> f12_rd24_res = f12_rd24_select(f11, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f12_rd24_res);
	hw_uint<16> f12_rd25_res = f12_rd25_select(f11, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f12_rd25_res);
	hw_uint<16> f12_rd26_res = f12_rd26_select(f11, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f12_rd26_res);
	hw_uint<16> f12_rd27_res = f12_rd27_select(f11, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f12_rd27_res);
	hw_uint<16> f12_rd28_res = f12_rd28_select(f11, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f12_rd28_res);
	hw_uint<16> f12_rd29_res = f12_rd29_select(f11, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f12_rd29_res);
	hw_uint<16> f12_rd30_res = f12_rd30_select(f11, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f12_rd30_res);
	hw_uint<16> f12_rd31_res = f12_rd31_select(f11, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f12_rd31_res);
	hw_uint<16> f12_rd32_res = f12_rd32_select(f11, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f12_rd32_res);
	hw_uint<16> f12_rd33_res = f12_rd33_select(f11, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f12_rd33_res);
	hw_uint<16> f12_rd34_res = f12_rd34_select(f11, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f12_rd34_res);
	hw_uint<16> f12_rd35_res = f12_rd35_select(f11, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f12_rd35_res);
	hw_uint<16> f12_rd36_res = f12_rd36_select(f11, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f12_rd36_res);
	hw_uint<16> f12_rd37_res = f12_rd37_select(f11, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f12_rd37_res);
	hw_uint<16> f12_rd38_res = f12_rd38_select(f11, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f12_rd38_res);
	hw_uint<16> f12_rd39_res = f12_rd39_select(f11, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f12_rd39_res);
	hw_uint<16> f12_rd40_res = f12_rd40_select(f11, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f12_rd40_res);
	hw_uint<16> f12_rd41_res = f12_rd41_select(f11, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f12_rd41_res);
	hw_uint<16> f12_rd42_res = f12_rd42_select(f11, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f12_rd42_res);
	hw_uint<16> f12_rd43_res = f12_rd43_select(f11, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f12_rd43_res);
	hw_uint<16> f12_rd44_res = f12_rd44_select(f11, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f12_rd44_res);
	hw_uint<16> f12_rd45_res = f12_rd45_select(f11, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f12_rd45_res);
	hw_uint<16> f12_rd46_res = f12_rd46_select(f11, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f12_rd46_res);
	hw_uint<16> f12_rd47_res = f12_rd47_select(f11, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f12_rd47_res);
	hw_uint<16> f12_rd48_res = f12_rd48_select(f11, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f12_rd48_res);
	hw_uint<16> f12_rd49_res = f12_rd49_select(f11, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f12_rd49_res);
	hw_uint<16> f12_rd50_res = f12_rd50_select(f11, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f12_rd50_res);
	hw_uint<16> f12_rd51_res = f12_rd51_select(f11, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f12_rd51_res);
	hw_uint<16> f12_rd52_res = f12_rd52_select(f11, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f12_rd52_res);
	hw_uint<16> f12_rd53_res = f12_rd53_select(f11, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f12_rd53_res);
	hw_uint<16> f12_rd54_res = f12_rd54_select(f11, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f12_rd54_res);
	hw_uint<16> f12_rd55_res = f12_rd55_select(f11, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f12_rd55_res);
	hw_uint<16> f12_rd56_res = f12_rd56_select(f11, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f12_rd56_res);
	hw_uint<16> f12_rd57_res = f12_rd57_select(f11, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f12_rd57_res);
	hw_uint<16> f12_rd58_res = f12_rd58_select(f11, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f12_rd58_res);
	hw_uint<16> f12_rd59_res = f12_rd59_select(f11, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f12_rd59_res);
	hw_uint<16> f12_rd60_res = f12_rd60_select(f11, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f12_rd60_res);
	hw_uint<16> f12_rd61_res = f12_rd61_select(f11, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f12_rd61_res);
	hw_uint<16> f12_rd62_res = f12_rd62_select(f11, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f12_rd62_res);
	hw_uint<16> f12_rd63_res = f12_rd63_select(f11, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f12_rd63_res);
	hw_uint<16> f12_rd64_res = f12_rd64_select(f11, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f12_rd64_res);
	hw_uint<16> f12_rd65_res = f12_rd65_select(f11, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f12_rd65_res);
	hw_uint<16> f12_rd66_res = f12_rd66_select(f11, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f12_rd66_res);
	hw_uint<16> f12_rd67_res = f12_rd67_select(f11, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f12_rd67_res);
	hw_uint<16> f12_rd68_res = f12_rd68_select(f11, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f12_rd68_res);
	hw_uint<16> f12_rd69_res = f12_rd69_select(f11, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f12_rd69_res);
	hw_uint<16> f12_rd70_res = f12_rd70_select(f11, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f12_rd70_res);
	hw_uint<16> f12_rd71_res = f12_rd71_select(f11, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f12_rd71_res);
	hw_uint<16> f12_rd72_res = f12_rd72_select(f11, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f12_rd72_res);
	hw_uint<16> f12_rd73_res = f12_rd73_select(f11, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f12_rd73_res);
	hw_uint<16> f12_rd74_res = f12_rd74_select(f11, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f12_rd74_res);
	hw_uint<16> f12_rd75_res = f12_rd75_select(f11, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f12_rd75_res);
	hw_uint<16> f12_rd76_res = f12_rd76_select(f11, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f12_rd76_res);
	hw_uint<16> f12_rd77_res = f12_rd77_select(f11, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f12_rd77_res);
	hw_uint<16> f12_rd78_res = f12_rd78_select(f11, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f12_rd78_res);
	hw_uint<16> f12_rd79_res = f12_rd79_select(f11, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f12_rd79_res);
	return result;
}

struct f12_f12_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-16, 1936], [-2, 1080]}
	// Capacity: 250
	// # of read delays: 5
  // 0, 1, 124, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 123> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_249() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-15, 1921], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-6, 1930], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-5, 1931], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-4, 1932], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-3, 1933], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-2, 1934], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-17, 1935], [-1, 1081]}
	// Capacity: 250
	// # of read delays: 5
  // 0, 1, 125, 126, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 122> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
		return f6;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_249() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-14, 1922], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-13, 1923], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-12, 1924], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-11, 1925], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-10, 1926], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-9, 1927], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-8, 1928], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-7, 1929], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_cache {
  // # of banks: 16
  f12_f12_update_0_write0_merged_banks_5_cache f12_f12_update_0_write0_merged_banks_5;
  f12_f12_update_0_write1_merged_banks_5_cache f12_f12_update_0_write1_merged_banks_5;
  f12_f12_update_0_write10_merged_banks_5_cache f12_f12_update_0_write10_merged_banks_5;
  f12_f12_update_0_write11_merged_banks_5_cache f12_f12_update_0_write11_merged_banks_5;
  f12_f12_update_0_write12_merged_banks_5_cache f12_f12_update_0_write12_merged_banks_5;
  f12_f12_update_0_write13_merged_banks_5_cache f12_f12_update_0_write13_merged_banks_5;
  f12_f12_update_0_write14_merged_banks_5_cache f12_f12_update_0_write14_merged_banks_5;
  f12_f12_update_0_write15_merged_banks_5_cache f12_f12_update_0_write15_merged_banks_5;
  f12_f12_update_0_write2_merged_banks_5_cache f12_f12_update_0_write2_merged_banks_5;
  f12_f12_update_0_write3_merged_banks_5_cache f12_f12_update_0_write3_merged_banks_5;
  f12_f12_update_0_write4_merged_banks_5_cache f12_f12_update_0_write4_merged_banks_5;
  f12_f12_update_0_write5_merged_banks_5_cache f12_f12_update_0_write5_merged_banks_5;
  f12_f12_update_0_write6_merged_banks_5_cache f12_f12_update_0_write6_merged_banks_5;
  f12_f12_update_0_write7_merged_banks_5_cache f12_f12_update_0_write7_merged_banks_5;
  f12_f12_update_0_write8_merged_banks_5_cache f12_f12_update_0_write8_merged_banks_5;
  f12_f12_update_0_write9_merged_banks_5_cache f12_f12_update_0_write9_merged_banks_5;
};



inline void f12_f12_update_0_write0_write(hw_uint<16>& f12_f12_update_0_write0, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write0_merged_banks_5.push(f12_f12_update_0_write0);
}

inline void f12_f12_update_0_write1_write(hw_uint<16>& f12_f12_update_0_write1, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write1_merged_banks_5.push(f12_f12_update_0_write1);
}

inline void f12_f12_update_0_write10_write(hw_uint<16>& f12_f12_update_0_write10, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write10_merged_banks_5.push(f12_f12_update_0_write10);
}

inline void f12_f12_update_0_write11_write(hw_uint<16>& f12_f12_update_0_write11, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write11_merged_banks_5.push(f12_f12_update_0_write11);
}

inline void f12_f12_update_0_write12_write(hw_uint<16>& f12_f12_update_0_write12, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write12_merged_banks_5.push(f12_f12_update_0_write12);
}

inline void f12_f12_update_0_write13_write(hw_uint<16>& f12_f12_update_0_write13, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write13_merged_banks_5.push(f12_f12_update_0_write13);
}

inline void f12_f12_update_0_write14_write(hw_uint<16>& f12_f12_update_0_write14, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write14_merged_banks_5.push(f12_f12_update_0_write14);
}

inline void f12_f12_update_0_write15_write(hw_uint<16>& f12_f12_update_0_write15, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write15_merged_banks_5.push(f12_f12_update_0_write15);
}

inline void f12_f12_update_0_write2_write(hw_uint<16>& f12_f12_update_0_write2, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write2_merged_banks_5.push(f12_f12_update_0_write2);
}

inline void f12_f12_update_0_write3_write(hw_uint<16>& f12_f12_update_0_write3, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write3_merged_banks_5.push(f12_f12_update_0_write3);
}

inline void f12_f12_update_0_write4_write(hw_uint<16>& f12_f12_update_0_write4, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write4_merged_banks_5.push(f12_f12_update_0_write4);
}

inline void f12_f12_update_0_write5_write(hw_uint<16>& f12_f12_update_0_write5, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write5_merged_banks_5.push(f12_f12_update_0_write5);
}

inline void f12_f12_update_0_write6_write(hw_uint<16>& f12_f12_update_0_write6, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write6_merged_banks_5.push(f12_f12_update_0_write6);
}

inline void f12_f12_update_0_write7_write(hw_uint<16>& f12_f12_update_0_write7, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write7_merged_banks_5.push(f12_f12_update_0_write7);
}

inline void f12_f12_update_0_write8_write(hw_uint<16>& f12_f12_update_0_write8, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write8_merged_banks_5.push(f12_f12_update_0_write8);
}

inline void f12_f12_update_0_write9_write(hw_uint<16>& f12_f12_update_0_write9, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write9_merged_banks_5.push(f12_f12_update_0_write9);
}

inline hw_uint<16> f13_rd0_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd0 read pattern: { f13_update_0[d0, d1] -> f12[-1 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write15 = f12.f12_f12_update_0_write15_merged_banks_5.peek_126();
  return value_f12_f12_update_0_write15;
  return 0;
}

inline hw_uint<16> f13_rd1_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd1 read pattern: { f13_update_0[d0, d1] -> f12[16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write0 = f12.f12_f12_update_0_write0_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write0;
  return 0;
}

inline hw_uint<16> f13_rd10_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd10 read pattern: { f13_update_0[d0, d1] -> f12[1 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write1 = f12.f12_f12_update_0_write1_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write1;
  return 0;
}

inline hw_uint<16> f13_rd11_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd11 read pattern: { f13_update_0[d0, d1] -> f12[2 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write2 = f12.f12_f12_update_0_write2_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write2;
  return 0;
}

inline hw_uint<16> f13_rd12_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd12 read pattern: { f13_update_0[d0, d1] -> f12[2 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write2 = f12.f12_f12_update_0_write2_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write2;
  return 0;
}

inline hw_uint<16> f13_rd13_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd13 read pattern: { f13_update_0[d0, d1] -> f12[2 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write2 = f12.f12_f12_update_0_write2_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write2;
  return 0;
}

inline hw_uint<16> f13_rd14_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd14 read pattern: { f13_update_0[d0, d1] -> f12[3 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write3 = f12.f12_f12_update_0_write3_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write3;
  return 0;
}

inline hw_uint<16> f13_rd15_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd15 read pattern: { f13_update_0[d0, d1] -> f12[2 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write2 = f12.f12_f12_update_0_write2_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write2;
  return 0;
}

inline hw_uint<16> f13_rd16_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd16 read pattern: { f13_update_0[d0, d1] -> f12[3 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write3 = f12.f12_f12_update_0_write3_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write3;
  return 0;
}

inline hw_uint<16> f13_rd17_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd17 read pattern: { f13_update_0[d0, d1] -> f12[3 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write3 = f12.f12_f12_update_0_write3_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write3;
  return 0;
}

inline hw_uint<16> f13_rd18_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd18 read pattern: { f13_update_0[d0, d1] -> f12[3 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write3 = f12.f12_f12_update_0_write3_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write3;
  return 0;
}

inline hw_uint<16> f13_rd19_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd19 read pattern: { f13_update_0[d0, d1] -> f12[4 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write4 = f12.f12_f12_update_0_write4_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write4;
  return 0;
}

inline hw_uint<16> f13_rd2_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd2 read pattern: { f13_update_0[d0, d1] -> f12[16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write0 = f12.f12_f12_update_0_write0_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write0;
  return 0;
}

inline hw_uint<16> f13_rd20_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd20 read pattern: { f13_update_0[d0, d1] -> f12[3 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write3 = f12.f12_f12_update_0_write3_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write3;
  return 0;
}

inline hw_uint<16> f13_rd21_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd21 read pattern: { f13_update_0[d0, d1] -> f12[4 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write4 = f12.f12_f12_update_0_write4_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write4;
  return 0;
}

inline hw_uint<16> f13_rd22_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd22 read pattern: { f13_update_0[d0, d1] -> f12[4 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write4 = f12.f12_f12_update_0_write4_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write4;
  return 0;
}

inline hw_uint<16> f13_rd23_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd23 read pattern: { f13_update_0[d0, d1] -> f12[4 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write4 = f12.f12_f12_update_0_write4_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write4;
  return 0;
}

inline hw_uint<16> f13_rd24_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd24 read pattern: { f13_update_0[d0, d1] -> f12[5 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write5 = f12.f12_f12_update_0_write5_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write5;
  return 0;
}

inline hw_uint<16> f13_rd25_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd25 read pattern: { f13_update_0[d0, d1] -> f12[4 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write4 = f12.f12_f12_update_0_write4_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write4;
  return 0;
}

inline hw_uint<16> f13_rd26_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd26 read pattern: { f13_update_0[d0, d1] -> f12[5 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write5 = f12.f12_f12_update_0_write5_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write5;
  return 0;
}

inline hw_uint<16> f13_rd27_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd27 read pattern: { f13_update_0[d0, d1] -> f12[5 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write5 = f12.f12_f12_update_0_write5_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write5;
  return 0;
}

inline hw_uint<16> f13_rd28_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd28 read pattern: { f13_update_0[d0, d1] -> f12[5 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write5 = f12.f12_f12_update_0_write5_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write5;
  return 0;
}

inline hw_uint<16> f13_rd29_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd29 read pattern: { f13_update_0[d0, d1] -> f12[6 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write6 = f12.f12_f12_update_0_write6_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write6;
  return 0;
}

inline hw_uint<16> f13_rd3_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd3 read pattern: { f13_update_0[d0, d1] -> f12[16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write0 = f12.f12_f12_update_0_write0_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write0;
  return 0;
}

inline hw_uint<16> f13_rd30_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd30 read pattern: { f13_update_0[d0, d1] -> f12[5 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write5 = f12.f12_f12_update_0_write5_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write5;
  return 0;
}

inline hw_uint<16> f13_rd31_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd31 read pattern: { f13_update_0[d0, d1] -> f12[6 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write6 = f12.f12_f12_update_0_write6_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write6;
  return 0;
}

inline hw_uint<16> f13_rd32_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd32 read pattern: { f13_update_0[d0, d1] -> f12[6 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write6 = f12.f12_f12_update_0_write6_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write6;
  return 0;
}

inline hw_uint<16> f13_rd33_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd33 read pattern: { f13_update_0[d0, d1] -> f12[6 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write6 = f12.f12_f12_update_0_write6_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write6;
  return 0;
}

inline hw_uint<16> f13_rd34_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd34 read pattern: { f13_update_0[d0, d1] -> f12[7 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write7 = f12.f12_f12_update_0_write7_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write7;
  return 0;
}

inline hw_uint<16> f13_rd35_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd35 read pattern: { f13_update_0[d0, d1] -> f12[6 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write6 = f12.f12_f12_update_0_write6_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write6;
  return 0;
}

inline hw_uint<16> f13_rd36_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd36 read pattern: { f13_update_0[d0, d1] -> f12[7 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write7 = f12.f12_f12_update_0_write7_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write7;
  return 0;
}

inline hw_uint<16> f13_rd37_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd37 read pattern: { f13_update_0[d0, d1] -> f12[7 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write7 = f12.f12_f12_update_0_write7_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write7;
  return 0;
}

inline hw_uint<16> f13_rd38_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd38 read pattern: { f13_update_0[d0, d1] -> f12[7 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write7 = f12.f12_f12_update_0_write7_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write7;
  return 0;
}

inline hw_uint<16> f13_rd39_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd39 read pattern: { f13_update_0[d0, d1] -> f12[8 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write8 = f12.f12_f12_update_0_write8_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write8;
  return 0;
}

inline hw_uint<16> f13_rd4_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd4 read pattern: { f13_update_0[d0, d1] -> f12[1 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write1 = f12.f12_f12_update_0_write1_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write1;
  return 0;
}

inline hw_uint<16> f13_rd40_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd40 read pattern: { f13_update_0[d0, d1] -> f12[7 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write7 = f12.f12_f12_update_0_write7_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write7;
  return 0;
}

inline hw_uint<16> f13_rd41_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd41 read pattern: { f13_update_0[d0, d1] -> f12[8 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write8 = f12.f12_f12_update_0_write8_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write8;
  return 0;
}

inline hw_uint<16> f13_rd42_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd42 read pattern: { f13_update_0[d0, d1] -> f12[8 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write8 = f12.f12_f12_update_0_write8_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write8;
  return 0;
}

inline hw_uint<16> f13_rd43_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd43 read pattern: { f13_update_0[d0, d1] -> f12[8 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write8 = f12.f12_f12_update_0_write8_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write8;
  return 0;
}

inline hw_uint<16> f13_rd44_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd44 read pattern: { f13_update_0[d0, d1] -> f12[9 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write9 = f12.f12_f12_update_0_write9_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write9;
  return 0;
}

inline hw_uint<16> f13_rd45_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd45 read pattern: { f13_update_0[d0, d1] -> f12[8 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write8 = f12.f12_f12_update_0_write8_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write8;
  return 0;
}

inline hw_uint<16> f13_rd46_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd46 read pattern: { f13_update_0[d0, d1] -> f12[9 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write9 = f12.f12_f12_update_0_write9_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write9;
  return 0;
}

inline hw_uint<16> f13_rd47_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd47 read pattern: { f13_update_0[d0, d1] -> f12[9 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write9 = f12.f12_f12_update_0_write9_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write9;
  return 0;
}

inline hw_uint<16> f13_rd48_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd48 read pattern: { f13_update_0[d0, d1] -> f12[9 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write9 = f12.f12_f12_update_0_write9_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write9;
  return 0;
}

inline hw_uint<16> f13_rd49_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd49 read pattern: { f13_update_0[d0, d1] -> f12[10 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write10 = f12.f12_f12_update_0_write10_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write10;
  return 0;
}

inline hw_uint<16> f13_rd5_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd5 read pattern: { f13_update_0[d0, d1] -> f12[16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write0 = f12.f12_f12_update_0_write0_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write0;
  return 0;
}

inline hw_uint<16> f13_rd50_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd50 read pattern: { f13_update_0[d0, d1] -> f12[9 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write9 = f12.f12_f12_update_0_write9_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write9;
  return 0;
}

inline hw_uint<16> f13_rd51_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd51 read pattern: { f13_update_0[d0, d1] -> f12[10 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write10 = f12.f12_f12_update_0_write10_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write10;
  return 0;
}

inline hw_uint<16> f13_rd52_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd52 read pattern: { f13_update_0[d0, d1] -> f12[10 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write10 = f12.f12_f12_update_0_write10_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write10;
  return 0;
}

inline hw_uint<16> f13_rd53_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd53 read pattern: { f13_update_0[d0, d1] -> f12[10 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write10 = f12.f12_f12_update_0_write10_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write10;
  return 0;
}

inline hw_uint<16> f13_rd54_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd54 read pattern: { f13_update_0[d0, d1] -> f12[11 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write11 = f12.f12_f12_update_0_write11_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write11;
  return 0;
}

inline hw_uint<16> f13_rd55_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd55 read pattern: { f13_update_0[d0, d1] -> f12[10 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write10 = f12.f12_f12_update_0_write10_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write10;
  return 0;
}

inline hw_uint<16> f13_rd56_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd56 read pattern: { f13_update_0[d0, d1] -> f12[11 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write11 = f12.f12_f12_update_0_write11_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write11;
  return 0;
}

inline hw_uint<16> f13_rd57_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd57 read pattern: { f13_update_0[d0, d1] -> f12[11 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write11 = f12.f12_f12_update_0_write11_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write11;
  return 0;
}

inline hw_uint<16> f13_rd58_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd58 read pattern: { f13_update_0[d0, d1] -> f12[11 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write11 = f12.f12_f12_update_0_write11_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write11;
  return 0;
}

inline hw_uint<16> f13_rd59_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd59 read pattern: { f13_update_0[d0, d1] -> f12[12 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write12 = f12.f12_f12_update_0_write12_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write12;
  return 0;
}

inline hw_uint<16> f13_rd6_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd6 read pattern: { f13_update_0[d0, d1] -> f12[1 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write1 = f12.f12_f12_update_0_write1_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write1;
  return 0;
}

inline hw_uint<16> f13_rd60_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd60 read pattern: { f13_update_0[d0, d1] -> f12[11 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write11 = f12.f12_f12_update_0_write11_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write11;
  return 0;
}

inline hw_uint<16> f13_rd61_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd61 read pattern: { f13_update_0[d0, d1] -> f12[12 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write12 = f12.f12_f12_update_0_write12_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write12;
  return 0;
}

inline hw_uint<16> f13_rd62_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd62 read pattern: { f13_update_0[d0, d1] -> f12[12 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write12 = f12.f12_f12_update_0_write12_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write12;
  return 0;
}

inline hw_uint<16> f13_rd63_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd63 read pattern: { f13_update_0[d0, d1] -> f12[12 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write12 = f12.f12_f12_update_0_write12_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write12;
  return 0;
}

inline hw_uint<16> f13_rd64_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd64 read pattern: { f13_update_0[d0, d1] -> f12[13 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write13 = f12.f12_f12_update_0_write13_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write13;
  return 0;
}

inline hw_uint<16> f13_rd65_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd65 read pattern: { f13_update_0[d0, d1] -> f12[12 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write12 = f12.f12_f12_update_0_write12_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write12;
  return 0;
}

inline hw_uint<16> f13_rd66_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd66 read pattern: { f13_update_0[d0, d1] -> f12[13 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write13 = f12.f12_f12_update_0_write13_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write13;
  return 0;
}

inline hw_uint<16> f13_rd67_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd67 read pattern: { f13_update_0[d0, d1] -> f12[13 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write13 = f12.f12_f12_update_0_write13_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write13;
  return 0;
}

inline hw_uint<16> f13_rd68_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd68 read pattern: { f13_update_0[d0, d1] -> f12[13 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write13 = f12.f12_f12_update_0_write13_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write13;
  return 0;
}

inline hw_uint<16> f13_rd69_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd69 read pattern: { f13_update_0[d0, d1] -> f12[14 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write14 = f12.f12_f12_update_0_write14_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write14;
  return 0;
}

inline hw_uint<16> f13_rd7_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd7 read pattern: { f13_update_0[d0, d1] -> f12[1 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write1 = f12.f12_f12_update_0_write1_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write1;
  return 0;
}

inline hw_uint<16> f13_rd70_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd70 read pattern: { f13_update_0[d0, d1] -> f12[13 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write13 = f12.f12_f12_update_0_write13_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write13;
  return 0;
}

inline hw_uint<16> f13_rd71_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd71 read pattern: { f13_update_0[d0, d1] -> f12[14 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write14 = f12.f12_f12_update_0_write14_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write14;
  return 0;
}

inline hw_uint<16> f13_rd72_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd72 read pattern: { f13_update_0[d0, d1] -> f12[14 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write14 = f12.f12_f12_update_0_write14_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write14;
  return 0;
}

inline hw_uint<16> f13_rd73_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd73 read pattern: { f13_update_0[d0, d1] -> f12[14 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write14 = f12.f12_f12_update_0_write14_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write14;
  return 0;
}

inline hw_uint<16> f13_rd74_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd74 read pattern: { f13_update_0[d0, d1] -> f12[15 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write15 = f12.f12_f12_update_0_write15_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write15;
  return 0;
}

inline hw_uint<16> f13_rd75_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd75 read pattern: { f13_update_0[d0, d1] -> f12[14 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write14 = f12.f12_f12_update_0_write14_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write14;
  return 0;
}

inline hw_uint<16> f13_rd76_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd76 read pattern: { f13_update_0[d0, d1] -> f12[15 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write15 = f12.f12_f12_update_0_write15_merged_banks_5.peek_249();
  return value_f12_f12_update_0_write15;
  return 0;
}

inline hw_uint<16> f13_rd77_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd77 read pattern: { f13_update_0[d0, d1] -> f12[15 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write15 = f12.f12_f12_update_0_write15_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write15;
  return 0;
}

inline hw_uint<16> f13_rd78_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd78 read pattern: { f13_update_0[d0, d1] -> f12[15 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write15 = f12.f12_f12_update_0_write15_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write15;
  return 0;
}

inline hw_uint<16> f13_rd79_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd79 read pattern: { f13_update_0[d0, d1] -> f12[16 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write0 = f12.f12_f12_update_0_write0_merged_banks_5.peek_124();
  return value_f12_f12_update_0_write0;
  return 0;
}

inline hw_uint<16> f13_rd8_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd8 read pattern: { f13_update_0[d0, d1] -> f12[1 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write1 = f12.f12_f12_update_0_write1_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write1;
  return 0;
}

inline hw_uint<16> f13_rd9_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd9 read pattern: { f13_update_0[d0, d1] -> f12[2 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write2 = f12.f12_f12_update_0_write2_merged_banks_5.peek_125();
  return value_f12_f12_update_0_write2;
  return 0;
}

// # of bundles = 2
// f12_update_0_write
//	f12_f12_update_0_write0
//	f12_f12_update_0_write1
//	f12_f12_update_0_write2
//	f12_f12_update_0_write3
//	f12_f12_update_0_write4
//	f12_f12_update_0_write5
//	f12_f12_update_0_write6
//	f12_f12_update_0_write7
//	f12_f12_update_0_write8
//	f12_f12_update_0_write9
//	f12_f12_update_0_write10
//	f12_f12_update_0_write11
//	f12_f12_update_0_write12
//	f12_f12_update_0_write13
//	f12_f12_update_0_write14
//	f12_f12_update_0_write15
inline void f12_f12_update_0_write_bundle_write(hw_uint<256>& f12_update_0_write, f12_cache& f12, int d0, int d1, int dynamic_address) {
	hw_uint<16> f12_f12_update_0_write0_res = f12_update_0_write.extract<0, 15>();
	f12_f12_update_0_write0_write(f12_f12_update_0_write0_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write1_res = f12_update_0_write.extract<16, 31>();
	f12_f12_update_0_write1_write(f12_f12_update_0_write1_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write2_res = f12_update_0_write.extract<32, 47>();
	f12_f12_update_0_write2_write(f12_f12_update_0_write2_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write3_res = f12_update_0_write.extract<48, 63>();
	f12_f12_update_0_write3_write(f12_f12_update_0_write3_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write4_res = f12_update_0_write.extract<64, 79>();
	f12_f12_update_0_write4_write(f12_f12_update_0_write4_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write5_res = f12_update_0_write.extract<80, 95>();
	f12_f12_update_0_write5_write(f12_f12_update_0_write5_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write6_res = f12_update_0_write.extract<96, 111>();
	f12_f12_update_0_write6_write(f12_f12_update_0_write6_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write7_res = f12_update_0_write.extract<112, 127>();
	f12_f12_update_0_write7_write(f12_f12_update_0_write7_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write8_res = f12_update_0_write.extract<128, 143>();
	f12_f12_update_0_write8_write(f12_f12_update_0_write8_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write9_res = f12_update_0_write.extract<144, 159>();
	f12_f12_update_0_write9_write(f12_f12_update_0_write9_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write10_res = f12_update_0_write.extract<160, 175>();
	f12_f12_update_0_write10_write(f12_f12_update_0_write10_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write11_res = f12_update_0_write.extract<176, 191>();
	f12_f12_update_0_write11_write(f12_f12_update_0_write11_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write12_res = f12_update_0_write.extract<192, 207>();
	f12_f12_update_0_write12_write(f12_f12_update_0_write12_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write13_res = f12_update_0_write.extract<208, 223>();
	f12_f12_update_0_write13_write(f12_f12_update_0_write13_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write14_res = f12_update_0_write.extract<224, 239>();
	f12_f12_update_0_write14_write(f12_f12_update_0_write14_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write15_res = f12_update_0_write.extract<240, 255>();
	f12_f12_update_0_write15_write(f12_f12_update_0_write15_res, f12, d0, d1, dynamic_address);
}

// f13_update_0_read
//	f13_rd0
//	f13_rd1
//	f13_rd2
//	f13_rd3
//	f13_rd4
//	f13_rd5
//	f13_rd6
//	f13_rd7
//	f13_rd8
//	f13_rd9
//	f13_rd10
//	f13_rd11
//	f13_rd12
//	f13_rd13
//	f13_rd14
//	f13_rd15
//	f13_rd16
//	f13_rd17
//	f13_rd18
//	f13_rd19
//	f13_rd20
//	f13_rd21
//	f13_rd22
//	f13_rd23
//	f13_rd24
//	f13_rd25
//	f13_rd26
//	f13_rd27
//	f13_rd28
//	f13_rd29
//	f13_rd30
//	f13_rd31
//	f13_rd32
//	f13_rd33
//	f13_rd34
//	f13_rd35
//	f13_rd36
//	f13_rd37
//	f13_rd38
//	f13_rd39
//	f13_rd40
//	f13_rd41
//	f13_rd42
//	f13_rd43
//	f13_rd44
//	f13_rd45
//	f13_rd46
//	f13_rd47
//	f13_rd48
//	f13_rd49
//	f13_rd50
//	f13_rd51
//	f13_rd52
//	f13_rd53
//	f13_rd54
//	f13_rd55
//	f13_rd56
//	f13_rd57
//	f13_rd58
//	f13_rd59
//	f13_rd60
//	f13_rd61
//	f13_rd62
//	f13_rd63
//	f13_rd64
//	f13_rd65
//	f13_rd66
//	f13_rd67
//	f13_rd68
//	f13_rd69
//	f13_rd70
//	f13_rd71
//	f13_rd72
//	f13_rd73
//	f13_rd74
//	f13_rd75
//	f13_rd76
//	f13_rd77
//	f13_rd78
//	f13_rd79
inline hw_uint<1280> f12_f13_update_0_read_bundle_read(f12_cache& f12, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f13_rd0
    // f13_rd1
    // f13_rd2
    // f13_rd3
    // f13_rd4
    // f13_rd5
    // f13_rd6
    // f13_rd7
    // f13_rd8
    // f13_rd9
    // f13_rd10
    // f13_rd11
    // f13_rd12
    // f13_rd13
    // f13_rd14
    // f13_rd15
    // f13_rd16
    // f13_rd17
    // f13_rd18
    // f13_rd19
    // f13_rd20
    // f13_rd21
    // f13_rd22
    // f13_rd23
    // f13_rd24
    // f13_rd25
    // f13_rd26
    // f13_rd27
    // f13_rd28
    // f13_rd29
    // f13_rd30
    // f13_rd31
    // f13_rd32
    // f13_rd33
    // f13_rd34
    // f13_rd35
    // f13_rd36
    // f13_rd37
    // f13_rd38
    // f13_rd39
    // f13_rd40
    // f13_rd41
    // f13_rd42
    // f13_rd43
    // f13_rd44
    // f13_rd45
    // f13_rd46
    // f13_rd47
    // f13_rd48
    // f13_rd49
    // f13_rd50
    // f13_rd51
    // f13_rd52
    // f13_rd53
    // f13_rd54
    // f13_rd55
    // f13_rd56
    // f13_rd57
    // f13_rd58
    // f13_rd59
    // f13_rd60
    // f13_rd61
    // f13_rd62
    // f13_rd63
    // f13_rd64
    // f13_rd65
    // f13_rd66
    // f13_rd67
    // f13_rd68
    // f13_rd69
    // f13_rd70
    // f13_rd71
    // f13_rd72
    // f13_rd73
    // f13_rd74
    // f13_rd75
    // f13_rd76
    // f13_rd77
    // f13_rd78
    // f13_rd79

	hw_uint<1280> result;
	hw_uint<16> f13_rd0_res = f13_rd0_select(f12, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f13_rd0_res);
	hw_uint<16> f13_rd1_res = f13_rd1_select(f12, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f13_rd1_res);
	hw_uint<16> f13_rd2_res = f13_rd2_select(f12, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f13_rd2_res);
	hw_uint<16> f13_rd3_res = f13_rd3_select(f12, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f13_rd3_res);
	hw_uint<16> f13_rd4_res = f13_rd4_select(f12, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f13_rd4_res);
	hw_uint<16> f13_rd5_res = f13_rd5_select(f12, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f13_rd5_res);
	hw_uint<16> f13_rd6_res = f13_rd6_select(f12, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f13_rd6_res);
	hw_uint<16> f13_rd7_res = f13_rd7_select(f12, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f13_rd7_res);
	hw_uint<16> f13_rd8_res = f13_rd8_select(f12, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f13_rd8_res);
	hw_uint<16> f13_rd9_res = f13_rd9_select(f12, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f13_rd9_res);
	hw_uint<16> f13_rd10_res = f13_rd10_select(f12, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f13_rd10_res);
	hw_uint<16> f13_rd11_res = f13_rd11_select(f12, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f13_rd11_res);
	hw_uint<16> f13_rd12_res = f13_rd12_select(f12, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f13_rd12_res);
	hw_uint<16> f13_rd13_res = f13_rd13_select(f12, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f13_rd13_res);
	hw_uint<16> f13_rd14_res = f13_rd14_select(f12, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f13_rd14_res);
	hw_uint<16> f13_rd15_res = f13_rd15_select(f12, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f13_rd15_res);
	hw_uint<16> f13_rd16_res = f13_rd16_select(f12, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f13_rd16_res);
	hw_uint<16> f13_rd17_res = f13_rd17_select(f12, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f13_rd17_res);
	hw_uint<16> f13_rd18_res = f13_rd18_select(f12, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f13_rd18_res);
	hw_uint<16> f13_rd19_res = f13_rd19_select(f12, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f13_rd19_res);
	hw_uint<16> f13_rd20_res = f13_rd20_select(f12, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f13_rd20_res);
	hw_uint<16> f13_rd21_res = f13_rd21_select(f12, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f13_rd21_res);
	hw_uint<16> f13_rd22_res = f13_rd22_select(f12, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f13_rd22_res);
	hw_uint<16> f13_rd23_res = f13_rd23_select(f12, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f13_rd23_res);
	hw_uint<16> f13_rd24_res = f13_rd24_select(f12, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f13_rd24_res);
	hw_uint<16> f13_rd25_res = f13_rd25_select(f12, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f13_rd25_res);
	hw_uint<16> f13_rd26_res = f13_rd26_select(f12, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f13_rd26_res);
	hw_uint<16> f13_rd27_res = f13_rd27_select(f12, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f13_rd27_res);
	hw_uint<16> f13_rd28_res = f13_rd28_select(f12, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f13_rd28_res);
	hw_uint<16> f13_rd29_res = f13_rd29_select(f12, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f13_rd29_res);
	hw_uint<16> f13_rd30_res = f13_rd30_select(f12, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f13_rd30_res);
	hw_uint<16> f13_rd31_res = f13_rd31_select(f12, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f13_rd31_res);
	hw_uint<16> f13_rd32_res = f13_rd32_select(f12, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f13_rd32_res);
	hw_uint<16> f13_rd33_res = f13_rd33_select(f12, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f13_rd33_res);
	hw_uint<16> f13_rd34_res = f13_rd34_select(f12, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f13_rd34_res);
	hw_uint<16> f13_rd35_res = f13_rd35_select(f12, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f13_rd35_res);
	hw_uint<16> f13_rd36_res = f13_rd36_select(f12, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f13_rd36_res);
	hw_uint<16> f13_rd37_res = f13_rd37_select(f12, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f13_rd37_res);
	hw_uint<16> f13_rd38_res = f13_rd38_select(f12, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f13_rd38_res);
	hw_uint<16> f13_rd39_res = f13_rd39_select(f12, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f13_rd39_res);
	hw_uint<16> f13_rd40_res = f13_rd40_select(f12, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f13_rd40_res);
	hw_uint<16> f13_rd41_res = f13_rd41_select(f12, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f13_rd41_res);
	hw_uint<16> f13_rd42_res = f13_rd42_select(f12, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f13_rd42_res);
	hw_uint<16> f13_rd43_res = f13_rd43_select(f12, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f13_rd43_res);
	hw_uint<16> f13_rd44_res = f13_rd44_select(f12, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f13_rd44_res);
	hw_uint<16> f13_rd45_res = f13_rd45_select(f12, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f13_rd45_res);
	hw_uint<16> f13_rd46_res = f13_rd46_select(f12, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f13_rd46_res);
	hw_uint<16> f13_rd47_res = f13_rd47_select(f12, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f13_rd47_res);
	hw_uint<16> f13_rd48_res = f13_rd48_select(f12, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f13_rd48_res);
	hw_uint<16> f13_rd49_res = f13_rd49_select(f12, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f13_rd49_res);
	hw_uint<16> f13_rd50_res = f13_rd50_select(f12, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f13_rd50_res);
	hw_uint<16> f13_rd51_res = f13_rd51_select(f12, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f13_rd51_res);
	hw_uint<16> f13_rd52_res = f13_rd52_select(f12, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f13_rd52_res);
	hw_uint<16> f13_rd53_res = f13_rd53_select(f12, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f13_rd53_res);
	hw_uint<16> f13_rd54_res = f13_rd54_select(f12, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f13_rd54_res);
	hw_uint<16> f13_rd55_res = f13_rd55_select(f12, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f13_rd55_res);
	hw_uint<16> f13_rd56_res = f13_rd56_select(f12, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f13_rd56_res);
	hw_uint<16> f13_rd57_res = f13_rd57_select(f12, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f13_rd57_res);
	hw_uint<16> f13_rd58_res = f13_rd58_select(f12, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f13_rd58_res);
	hw_uint<16> f13_rd59_res = f13_rd59_select(f12, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f13_rd59_res);
	hw_uint<16> f13_rd60_res = f13_rd60_select(f12, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f13_rd60_res);
	hw_uint<16> f13_rd61_res = f13_rd61_select(f12, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f13_rd61_res);
	hw_uint<16> f13_rd62_res = f13_rd62_select(f12, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f13_rd62_res);
	hw_uint<16> f13_rd63_res = f13_rd63_select(f12, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f13_rd63_res);
	hw_uint<16> f13_rd64_res = f13_rd64_select(f12, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f13_rd64_res);
	hw_uint<16> f13_rd65_res = f13_rd65_select(f12, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f13_rd65_res);
	hw_uint<16> f13_rd66_res = f13_rd66_select(f12, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f13_rd66_res);
	hw_uint<16> f13_rd67_res = f13_rd67_select(f12, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f13_rd67_res);
	hw_uint<16> f13_rd68_res = f13_rd68_select(f12, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f13_rd68_res);
	hw_uint<16> f13_rd69_res = f13_rd69_select(f12, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f13_rd69_res);
	hw_uint<16> f13_rd70_res = f13_rd70_select(f12, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f13_rd70_res);
	hw_uint<16> f13_rd71_res = f13_rd71_select(f12, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f13_rd71_res);
	hw_uint<16> f13_rd72_res = f13_rd72_select(f12, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f13_rd72_res);
	hw_uint<16> f13_rd73_res = f13_rd73_select(f12, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f13_rd73_res);
	hw_uint<16> f13_rd74_res = f13_rd74_select(f12, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f13_rd74_res);
	hw_uint<16> f13_rd75_res = f13_rd75_select(f12, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f13_rd75_res);
	hw_uint<16> f13_rd76_res = f13_rd76_select(f12, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f13_rd76_res);
	hw_uint<16> f13_rd77_res = f13_rd77_select(f12, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f13_rd77_res);
	hw_uint<16> f13_rd78_res = f13_rd78_select(f12, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f13_rd78_res);
	hw_uint<16> f13_rd79_res = f13_rd79_select(f12, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f13_rd79_res);
	return result;
}

struct f13_f13_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[0, 1920], [-1, 1079]}
	// Capacity: 246
	// # of read delays: 5
  // 0, 1, 122, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 121> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}

	inline hw_uint<16> peek_123() {
		return f6;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_245() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[1, 1905], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[10, 1914], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[11, 1915], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[12, 1916], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[13, 1917], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[14, 1918], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-1, 1919], [0, 1080]}
	// Capacity: 246
	// # of read delays: 5
  // 0, 1, 123, 124, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 120> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
		return f6;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_245() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[2, 1906], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[3, 1907], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[4, 1908], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[5, 1909], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[6, 1910], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[7, 1911], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[8, 1912], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[9, 1913], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_cache {
  // # of banks: 16
  f13_f13_update_0_write0_merged_banks_5_cache f13_f13_update_0_write0_merged_banks_5;
  f13_f13_update_0_write1_merged_banks_5_cache f13_f13_update_0_write1_merged_banks_5;
  f13_f13_update_0_write10_merged_banks_5_cache f13_f13_update_0_write10_merged_banks_5;
  f13_f13_update_0_write11_merged_banks_5_cache f13_f13_update_0_write11_merged_banks_5;
  f13_f13_update_0_write12_merged_banks_5_cache f13_f13_update_0_write12_merged_banks_5;
  f13_f13_update_0_write13_merged_banks_5_cache f13_f13_update_0_write13_merged_banks_5;
  f13_f13_update_0_write14_merged_banks_5_cache f13_f13_update_0_write14_merged_banks_5;
  f13_f13_update_0_write15_merged_banks_5_cache f13_f13_update_0_write15_merged_banks_5;
  f13_f13_update_0_write2_merged_banks_5_cache f13_f13_update_0_write2_merged_banks_5;
  f13_f13_update_0_write3_merged_banks_5_cache f13_f13_update_0_write3_merged_banks_5;
  f13_f13_update_0_write4_merged_banks_5_cache f13_f13_update_0_write4_merged_banks_5;
  f13_f13_update_0_write5_merged_banks_5_cache f13_f13_update_0_write5_merged_banks_5;
  f13_f13_update_0_write6_merged_banks_5_cache f13_f13_update_0_write6_merged_banks_5;
  f13_f13_update_0_write7_merged_banks_5_cache f13_f13_update_0_write7_merged_banks_5;
  f13_f13_update_0_write8_merged_banks_5_cache f13_f13_update_0_write8_merged_banks_5;
  f13_f13_update_0_write9_merged_banks_5_cache f13_f13_update_0_write9_merged_banks_5;
};



inline void f13_f13_update_0_write0_write(hw_uint<16>& f13_f13_update_0_write0, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write0_merged_banks_5.push(f13_f13_update_0_write0);
}

inline void f13_f13_update_0_write1_write(hw_uint<16>& f13_f13_update_0_write1, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write1_merged_banks_5.push(f13_f13_update_0_write1);
}

inline void f13_f13_update_0_write10_write(hw_uint<16>& f13_f13_update_0_write10, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write10_merged_banks_5.push(f13_f13_update_0_write10);
}

inline void f13_f13_update_0_write11_write(hw_uint<16>& f13_f13_update_0_write11, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write11_merged_banks_5.push(f13_f13_update_0_write11);
}

inline void f13_f13_update_0_write12_write(hw_uint<16>& f13_f13_update_0_write12, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write12_merged_banks_5.push(f13_f13_update_0_write12);
}

inline void f13_f13_update_0_write13_write(hw_uint<16>& f13_f13_update_0_write13, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write13_merged_banks_5.push(f13_f13_update_0_write13);
}

inline void f13_f13_update_0_write14_write(hw_uint<16>& f13_f13_update_0_write14, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write14_merged_banks_5.push(f13_f13_update_0_write14);
}

inline void f13_f13_update_0_write15_write(hw_uint<16>& f13_f13_update_0_write15, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write15_merged_banks_5.push(f13_f13_update_0_write15);
}

inline void f13_f13_update_0_write2_write(hw_uint<16>& f13_f13_update_0_write2, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write2_merged_banks_5.push(f13_f13_update_0_write2);
}

inline void f13_f13_update_0_write3_write(hw_uint<16>& f13_f13_update_0_write3, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write3_merged_banks_5.push(f13_f13_update_0_write3);
}

inline void f13_f13_update_0_write4_write(hw_uint<16>& f13_f13_update_0_write4, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write4_merged_banks_5.push(f13_f13_update_0_write4);
}

inline void f13_f13_update_0_write5_write(hw_uint<16>& f13_f13_update_0_write5, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write5_merged_banks_5.push(f13_f13_update_0_write5);
}

inline void f13_f13_update_0_write6_write(hw_uint<16>& f13_f13_update_0_write6, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write6_merged_banks_5.push(f13_f13_update_0_write6);
}

inline void f13_f13_update_0_write7_write(hw_uint<16>& f13_f13_update_0_write7, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write7_merged_banks_5.push(f13_f13_update_0_write7);
}

inline void f13_f13_update_0_write8_write(hw_uint<16>& f13_f13_update_0_write8, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write8_merged_banks_5.push(f13_f13_update_0_write8);
}

inline void f13_f13_update_0_write9_write(hw_uint<16>& f13_f13_update_0_write9, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write9_merged_banks_5.push(f13_f13_update_0_write9);
}

inline hw_uint<16> f14_rd0_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd0 read pattern: { f14_update_0[d0, d1] -> f13[-1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write15 = f13.f13_f13_update_0_write15_merged_banks_5.peek_124();
  return value_f13_f13_update_0_write15;
  return 0;
}

inline hw_uint<16> f14_rd1_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd1 read pattern: { f14_update_0[d0, d1] -> f13[16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write0 = f13.f13_f13_update_0_write0_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write0;
  return 0;
}

inline hw_uint<16> f14_rd10_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd10 read pattern: { f14_update_0[d0, d1] -> f13[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write1 = f13.f13_f13_update_0_write1_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write1;
  return 0;
}

inline hw_uint<16> f14_rd11_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd11 read pattern: { f14_update_0[d0, d1] -> f13[2 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write2 = f13.f13_f13_update_0_write2_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write2;
  return 0;
}

inline hw_uint<16> f14_rd12_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd12 read pattern: { f14_update_0[d0, d1] -> f13[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write2 = f13.f13_f13_update_0_write2_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write2;
  return 0;
}

inline hw_uint<16> f14_rd13_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd13 read pattern: { f14_update_0[d0, d1] -> f13[2 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write2 = f13.f13_f13_update_0_write2_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write2;
  return 0;
}

inline hw_uint<16> f14_rd14_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd14 read pattern: { f14_update_0[d0, d1] -> f13[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write3 = f13.f13_f13_update_0_write3_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write3;
  return 0;
}

inline hw_uint<16> f14_rd15_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd15 read pattern: { f14_update_0[d0, d1] -> f13[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write2 = f13.f13_f13_update_0_write2_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write2;
  return 0;
}

inline hw_uint<16> f14_rd16_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd16 read pattern: { f14_update_0[d0, d1] -> f13[3 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write3 = f13.f13_f13_update_0_write3_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write3;
  return 0;
}

inline hw_uint<16> f14_rd17_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd17 read pattern: { f14_update_0[d0, d1] -> f13[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write3 = f13.f13_f13_update_0_write3_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write3;
  return 0;
}

inline hw_uint<16> f14_rd18_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd18 read pattern: { f14_update_0[d0, d1] -> f13[3 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write3 = f13.f13_f13_update_0_write3_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write3;
  return 0;
}

inline hw_uint<16> f14_rd19_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd19 read pattern: { f14_update_0[d0, d1] -> f13[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write4 = f13.f13_f13_update_0_write4_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write4;
  return 0;
}

inline hw_uint<16> f14_rd2_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd2 read pattern: { f14_update_0[d0, d1] -> f13[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write0 = f13.f13_f13_update_0_write0_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write0;
  return 0;
}

inline hw_uint<16> f14_rd20_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd20 read pattern: { f14_update_0[d0, d1] -> f13[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write3 = f13.f13_f13_update_0_write3_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write3;
  return 0;
}

inline hw_uint<16> f14_rd21_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd21 read pattern: { f14_update_0[d0, d1] -> f13[4 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write4 = f13.f13_f13_update_0_write4_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write4;
  return 0;
}

inline hw_uint<16> f14_rd22_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd22 read pattern: { f14_update_0[d0, d1] -> f13[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write4 = f13.f13_f13_update_0_write4_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write4;
  return 0;
}

inline hw_uint<16> f14_rd23_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd23 read pattern: { f14_update_0[d0, d1] -> f13[4 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write4 = f13.f13_f13_update_0_write4_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write4;
  return 0;
}

inline hw_uint<16> f14_rd24_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd24 read pattern: { f14_update_0[d0, d1] -> f13[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write5 = f13.f13_f13_update_0_write5_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write5;
  return 0;
}

inline hw_uint<16> f14_rd25_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd25 read pattern: { f14_update_0[d0, d1] -> f13[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write4 = f13.f13_f13_update_0_write4_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write4;
  return 0;
}

inline hw_uint<16> f14_rd26_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd26 read pattern: { f14_update_0[d0, d1] -> f13[5 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write5 = f13.f13_f13_update_0_write5_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write5;
  return 0;
}

inline hw_uint<16> f14_rd27_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd27 read pattern: { f14_update_0[d0, d1] -> f13[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write5 = f13.f13_f13_update_0_write5_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write5;
  return 0;
}

inline hw_uint<16> f14_rd28_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd28 read pattern: { f14_update_0[d0, d1] -> f13[5 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write5 = f13.f13_f13_update_0_write5_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write5;
  return 0;
}

inline hw_uint<16> f14_rd29_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd29 read pattern: { f14_update_0[d0, d1] -> f13[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write6 = f13.f13_f13_update_0_write6_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write6;
  return 0;
}

inline hw_uint<16> f14_rd3_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd3 read pattern: { f14_update_0[d0, d1] -> f13[16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write0 = f13.f13_f13_update_0_write0_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write0;
  return 0;
}

inline hw_uint<16> f14_rd30_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd30 read pattern: { f14_update_0[d0, d1] -> f13[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write5 = f13.f13_f13_update_0_write5_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write5;
  return 0;
}

inline hw_uint<16> f14_rd31_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd31 read pattern: { f14_update_0[d0, d1] -> f13[6 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write6 = f13.f13_f13_update_0_write6_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write6;
  return 0;
}

inline hw_uint<16> f14_rd32_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd32 read pattern: { f14_update_0[d0, d1] -> f13[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write6 = f13.f13_f13_update_0_write6_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write6;
  return 0;
}

inline hw_uint<16> f14_rd33_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd33 read pattern: { f14_update_0[d0, d1] -> f13[6 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write6 = f13.f13_f13_update_0_write6_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write6;
  return 0;
}

inline hw_uint<16> f14_rd34_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd34 read pattern: { f14_update_0[d0, d1] -> f13[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write7 = f13.f13_f13_update_0_write7_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write7;
  return 0;
}

inline hw_uint<16> f14_rd35_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd35 read pattern: { f14_update_0[d0, d1] -> f13[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write6 = f13.f13_f13_update_0_write6_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write6;
  return 0;
}

inline hw_uint<16> f14_rd36_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd36 read pattern: { f14_update_0[d0, d1] -> f13[7 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write7 = f13.f13_f13_update_0_write7_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write7;
  return 0;
}

inline hw_uint<16> f14_rd37_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd37 read pattern: { f14_update_0[d0, d1] -> f13[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write7 = f13.f13_f13_update_0_write7_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write7;
  return 0;
}

inline hw_uint<16> f14_rd38_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd38 read pattern: { f14_update_0[d0, d1] -> f13[7 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write7 = f13.f13_f13_update_0_write7_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write7;
  return 0;
}

inline hw_uint<16> f14_rd39_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd39 read pattern: { f14_update_0[d0, d1] -> f13[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write8 = f13.f13_f13_update_0_write8_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write8;
  return 0;
}

inline hw_uint<16> f14_rd4_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd4 read pattern: { f14_update_0[d0, d1] -> f13[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write1 = f13.f13_f13_update_0_write1_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write1;
  return 0;
}

inline hw_uint<16> f14_rd40_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd40 read pattern: { f14_update_0[d0, d1] -> f13[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write7 = f13.f13_f13_update_0_write7_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write7;
  return 0;
}

inline hw_uint<16> f14_rd41_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd41 read pattern: { f14_update_0[d0, d1] -> f13[8 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write8 = f13.f13_f13_update_0_write8_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write8;
  return 0;
}

inline hw_uint<16> f14_rd42_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd42 read pattern: { f14_update_0[d0, d1] -> f13[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write8 = f13.f13_f13_update_0_write8_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write8;
  return 0;
}

inline hw_uint<16> f14_rd43_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd43 read pattern: { f14_update_0[d0, d1] -> f13[8 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write8 = f13.f13_f13_update_0_write8_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write8;
  return 0;
}

inline hw_uint<16> f14_rd44_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd44 read pattern: { f14_update_0[d0, d1] -> f13[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write9 = f13.f13_f13_update_0_write9_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write9;
  return 0;
}

inline hw_uint<16> f14_rd45_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd45 read pattern: { f14_update_0[d0, d1] -> f13[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write8 = f13.f13_f13_update_0_write8_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write8;
  return 0;
}

inline hw_uint<16> f14_rd46_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd46 read pattern: { f14_update_0[d0, d1] -> f13[9 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write9 = f13.f13_f13_update_0_write9_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write9;
  return 0;
}

inline hw_uint<16> f14_rd47_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd47 read pattern: { f14_update_0[d0, d1] -> f13[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write9 = f13.f13_f13_update_0_write9_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write9;
  return 0;
}

inline hw_uint<16> f14_rd48_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd48 read pattern: { f14_update_0[d0, d1] -> f13[9 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write9 = f13.f13_f13_update_0_write9_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write9;
  return 0;
}

inline hw_uint<16> f14_rd49_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd49 read pattern: { f14_update_0[d0, d1] -> f13[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write10 = f13.f13_f13_update_0_write10_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write10;
  return 0;
}

inline hw_uint<16> f14_rd5_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd5 read pattern: { f14_update_0[d0, d1] -> f13[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write0 = f13.f13_f13_update_0_write0_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write0;
  return 0;
}

inline hw_uint<16> f14_rd50_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd50 read pattern: { f14_update_0[d0, d1] -> f13[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write9 = f13.f13_f13_update_0_write9_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write9;
  return 0;
}

inline hw_uint<16> f14_rd51_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd51 read pattern: { f14_update_0[d0, d1] -> f13[10 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write10 = f13.f13_f13_update_0_write10_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write10;
  return 0;
}

inline hw_uint<16> f14_rd52_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd52 read pattern: { f14_update_0[d0, d1] -> f13[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write10 = f13.f13_f13_update_0_write10_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write10;
  return 0;
}

inline hw_uint<16> f14_rd53_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd53 read pattern: { f14_update_0[d0, d1] -> f13[10 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write10 = f13.f13_f13_update_0_write10_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write10;
  return 0;
}

inline hw_uint<16> f14_rd54_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd54 read pattern: { f14_update_0[d0, d1] -> f13[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write11 = f13.f13_f13_update_0_write11_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write11;
  return 0;
}

inline hw_uint<16> f14_rd55_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd55 read pattern: { f14_update_0[d0, d1] -> f13[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write10 = f13.f13_f13_update_0_write10_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write10;
  return 0;
}

inline hw_uint<16> f14_rd56_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd56 read pattern: { f14_update_0[d0, d1] -> f13[11 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write11 = f13.f13_f13_update_0_write11_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write11;
  return 0;
}

inline hw_uint<16> f14_rd57_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd57 read pattern: { f14_update_0[d0, d1] -> f13[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write11 = f13.f13_f13_update_0_write11_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write11;
  return 0;
}

inline hw_uint<16> f14_rd58_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd58 read pattern: { f14_update_0[d0, d1] -> f13[11 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write11 = f13.f13_f13_update_0_write11_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write11;
  return 0;
}

inline hw_uint<16> f14_rd59_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd59 read pattern: { f14_update_0[d0, d1] -> f13[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write12 = f13.f13_f13_update_0_write12_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write12;
  return 0;
}

inline hw_uint<16> f14_rd6_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd6 read pattern: { f14_update_0[d0, d1] -> f13[1 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write1 = f13.f13_f13_update_0_write1_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write1;
  return 0;
}

inline hw_uint<16> f14_rd60_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd60 read pattern: { f14_update_0[d0, d1] -> f13[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write11 = f13.f13_f13_update_0_write11_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write11;
  return 0;
}

inline hw_uint<16> f14_rd61_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd61 read pattern: { f14_update_0[d0, d1] -> f13[12 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write12 = f13.f13_f13_update_0_write12_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write12;
  return 0;
}

inline hw_uint<16> f14_rd62_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd62 read pattern: { f14_update_0[d0, d1] -> f13[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write12 = f13.f13_f13_update_0_write12_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write12;
  return 0;
}

inline hw_uint<16> f14_rd63_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd63 read pattern: { f14_update_0[d0, d1] -> f13[12 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write12 = f13.f13_f13_update_0_write12_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write12;
  return 0;
}

inline hw_uint<16> f14_rd64_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd64 read pattern: { f14_update_0[d0, d1] -> f13[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write13 = f13.f13_f13_update_0_write13_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write13;
  return 0;
}

inline hw_uint<16> f14_rd65_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd65 read pattern: { f14_update_0[d0, d1] -> f13[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write12 = f13.f13_f13_update_0_write12_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write12;
  return 0;
}

inline hw_uint<16> f14_rd66_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd66 read pattern: { f14_update_0[d0, d1] -> f13[13 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write13 = f13.f13_f13_update_0_write13_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write13;
  return 0;
}

inline hw_uint<16> f14_rd67_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd67 read pattern: { f14_update_0[d0, d1] -> f13[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write13 = f13.f13_f13_update_0_write13_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write13;
  return 0;
}

inline hw_uint<16> f14_rd68_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd68 read pattern: { f14_update_0[d0, d1] -> f13[13 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write13 = f13.f13_f13_update_0_write13_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write13;
  return 0;
}

inline hw_uint<16> f14_rd69_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd69 read pattern: { f14_update_0[d0, d1] -> f13[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write14 = f13.f13_f13_update_0_write14_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write14;
  return 0;
}

inline hw_uint<16> f14_rd7_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd7 read pattern: { f14_update_0[d0, d1] -> f13[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write1 = f13.f13_f13_update_0_write1_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write1;
  return 0;
}

inline hw_uint<16> f14_rd70_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd70 read pattern: { f14_update_0[d0, d1] -> f13[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write13 = f13.f13_f13_update_0_write13_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write13;
  return 0;
}

inline hw_uint<16> f14_rd71_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd71 read pattern: { f14_update_0[d0, d1] -> f13[14 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write14 = f13.f13_f13_update_0_write14_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write14;
  return 0;
}

inline hw_uint<16> f14_rd72_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd72 read pattern: { f14_update_0[d0, d1] -> f13[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write14 = f13.f13_f13_update_0_write14_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write14;
  return 0;
}

inline hw_uint<16> f14_rd73_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd73 read pattern: { f14_update_0[d0, d1] -> f13[14 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write14 = f13.f13_f13_update_0_write14_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write14;
  return 0;
}

inline hw_uint<16> f14_rd74_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd74 read pattern: { f14_update_0[d0, d1] -> f13[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write15 = f13.f13_f13_update_0_write15_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write15;
  return 0;
}

inline hw_uint<16> f14_rd75_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd75 read pattern: { f14_update_0[d0, d1] -> f13[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write14 = f13.f13_f13_update_0_write14_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write14;
  return 0;
}

inline hw_uint<16> f14_rd76_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd76 read pattern: { f14_update_0[d0, d1] -> f13[15 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write15 = f13.f13_f13_update_0_write15_merged_banks_5.peek_245();
  return value_f13_f13_update_0_write15;
  return 0;
}

inline hw_uint<16> f14_rd77_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd77 read pattern: { f14_update_0[d0, d1] -> f13[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write15 = f13.f13_f13_update_0_write15_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write15;
  return 0;
}

inline hw_uint<16> f14_rd78_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd78 read pattern: { f14_update_0[d0, d1] -> f13[15 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write15 = f13.f13_f13_update_0_write15_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write15;
  return 0;
}

inline hw_uint<16> f14_rd79_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd79 read pattern: { f14_update_0[d0, d1] -> f13[16 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write0 = f13.f13_f13_update_0_write0_merged_banks_5.peek_122();
  return value_f13_f13_update_0_write0;
  return 0;
}

inline hw_uint<16> f14_rd8_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd8 read pattern: { f14_update_0[d0, d1] -> f13[1 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write1 = f13.f13_f13_update_0_write1_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write1;
  return 0;
}

inline hw_uint<16> f14_rd9_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd9 read pattern: { f14_update_0[d0, d1] -> f13[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write2 = f13.f13_f13_update_0_write2_merged_banks_5.peek_123();
  return value_f13_f13_update_0_write2;
  return 0;
}

// # of bundles = 2
// f13_update_0_write
//	f13_f13_update_0_write0
//	f13_f13_update_0_write1
//	f13_f13_update_0_write2
//	f13_f13_update_0_write3
//	f13_f13_update_0_write4
//	f13_f13_update_0_write5
//	f13_f13_update_0_write6
//	f13_f13_update_0_write7
//	f13_f13_update_0_write8
//	f13_f13_update_0_write9
//	f13_f13_update_0_write10
//	f13_f13_update_0_write11
//	f13_f13_update_0_write12
//	f13_f13_update_0_write13
//	f13_f13_update_0_write14
//	f13_f13_update_0_write15
inline void f13_f13_update_0_write_bundle_write(hw_uint<256>& f13_update_0_write, f13_cache& f13, int d0, int d1, int dynamic_address) {
	hw_uint<16> f13_f13_update_0_write0_res = f13_update_0_write.extract<0, 15>();
	f13_f13_update_0_write0_write(f13_f13_update_0_write0_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write1_res = f13_update_0_write.extract<16, 31>();
	f13_f13_update_0_write1_write(f13_f13_update_0_write1_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write2_res = f13_update_0_write.extract<32, 47>();
	f13_f13_update_0_write2_write(f13_f13_update_0_write2_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write3_res = f13_update_0_write.extract<48, 63>();
	f13_f13_update_0_write3_write(f13_f13_update_0_write3_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write4_res = f13_update_0_write.extract<64, 79>();
	f13_f13_update_0_write4_write(f13_f13_update_0_write4_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write5_res = f13_update_0_write.extract<80, 95>();
	f13_f13_update_0_write5_write(f13_f13_update_0_write5_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write6_res = f13_update_0_write.extract<96, 111>();
	f13_f13_update_0_write6_write(f13_f13_update_0_write6_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write7_res = f13_update_0_write.extract<112, 127>();
	f13_f13_update_0_write7_write(f13_f13_update_0_write7_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write8_res = f13_update_0_write.extract<128, 143>();
	f13_f13_update_0_write8_write(f13_f13_update_0_write8_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write9_res = f13_update_0_write.extract<144, 159>();
	f13_f13_update_0_write9_write(f13_f13_update_0_write9_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write10_res = f13_update_0_write.extract<160, 175>();
	f13_f13_update_0_write10_write(f13_f13_update_0_write10_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write11_res = f13_update_0_write.extract<176, 191>();
	f13_f13_update_0_write11_write(f13_f13_update_0_write11_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write12_res = f13_update_0_write.extract<192, 207>();
	f13_f13_update_0_write12_write(f13_f13_update_0_write12_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write13_res = f13_update_0_write.extract<208, 223>();
	f13_f13_update_0_write13_write(f13_f13_update_0_write13_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write14_res = f13_update_0_write.extract<224, 239>();
	f13_f13_update_0_write14_write(f13_f13_update_0_write14_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write15_res = f13_update_0_write.extract<240, 255>();
	f13_f13_update_0_write15_write(f13_f13_update_0_write15_res, f13, d0, d1, dynamic_address);
}

// f14_update_0_read
//	f14_rd0
//	f14_rd1
//	f14_rd2
//	f14_rd3
//	f14_rd4
//	f14_rd5
//	f14_rd6
//	f14_rd7
//	f14_rd8
//	f14_rd9
//	f14_rd10
//	f14_rd11
//	f14_rd12
//	f14_rd13
//	f14_rd14
//	f14_rd15
//	f14_rd16
//	f14_rd17
//	f14_rd18
//	f14_rd19
//	f14_rd20
//	f14_rd21
//	f14_rd22
//	f14_rd23
//	f14_rd24
//	f14_rd25
//	f14_rd26
//	f14_rd27
//	f14_rd28
//	f14_rd29
//	f14_rd30
//	f14_rd31
//	f14_rd32
//	f14_rd33
//	f14_rd34
//	f14_rd35
//	f14_rd36
//	f14_rd37
//	f14_rd38
//	f14_rd39
//	f14_rd40
//	f14_rd41
//	f14_rd42
//	f14_rd43
//	f14_rd44
//	f14_rd45
//	f14_rd46
//	f14_rd47
//	f14_rd48
//	f14_rd49
//	f14_rd50
//	f14_rd51
//	f14_rd52
//	f14_rd53
//	f14_rd54
//	f14_rd55
//	f14_rd56
//	f14_rd57
//	f14_rd58
//	f14_rd59
//	f14_rd60
//	f14_rd61
//	f14_rd62
//	f14_rd63
//	f14_rd64
//	f14_rd65
//	f14_rd66
//	f14_rd67
//	f14_rd68
//	f14_rd69
//	f14_rd70
//	f14_rd71
//	f14_rd72
//	f14_rd73
//	f14_rd74
//	f14_rd75
//	f14_rd76
//	f14_rd77
//	f14_rd78
//	f14_rd79
inline hw_uint<1280> f13_f14_update_0_read_bundle_read(f13_cache& f13, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f14_rd0
    // f14_rd1
    // f14_rd2
    // f14_rd3
    // f14_rd4
    // f14_rd5
    // f14_rd6
    // f14_rd7
    // f14_rd8
    // f14_rd9
    // f14_rd10
    // f14_rd11
    // f14_rd12
    // f14_rd13
    // f14_rd14
    // f14_rd15
    // f14_rd16
    // f14_rd17
    // f14_rd18
    // f14_rd19
    // f14_rd20
    // f14_rd21
    // f14_rd22
    // f14_rd23
    // f14_rd24
    // f14_rd25
    // f14_rd26
    // f14_rd27
    // f14_rd28
    // f14_rd29
    // f14_rd30
    // f14_rd31
    // f14_rd32
    // f14_rd33
    // f14_rd34
    // f14_rd35
    // f14_rd36
    // f14_rd37
    // f14_rd38
    // f14_rd39
    // f14_rd40
    // f14_rd41
    // f14_rd42
    // f14_rd43
    // f14_rd44
    // f14_rd45
    // f14_rd46
    // f14_rd47
    // f14_rd48
    // f14_rd49
    // f14_rd50
    // f14_rd51
    // f14_rd52
    // f14_rd53
    // f14_rd54
    // f14_rd55
    // f14_rd56
    // f14_rd57
    // f14_rd58
    // f14_rd59
    // f14_rd60
    // f14_rd61
    // f14_rd62
    // f14_rd63
    // f14_rd64
    // f14_rd65
    // f14_rd66
    // f14_rd67
    // f14_rd68
    // f14_rd69
    // f14_rd70
    // f14_rd71
    // f14_rd72
    // f14_rd73
    // f14_rd74
    // f14_rd75
    // f14_rd76
    // f14_rd77
    // f14_rd78
    // f14_rd79

	hw_uint<1280> result;
	hw_uint<16> f14_rd0_res = f14_rd0_select(f13, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f14_rd0_res);
	hw_uint<16> f14_rd1_res = f14_rd1_select(f13, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f14_rd1_res);
	hw_uint<16> f14_rd2_res = f14_rd2_select(f13, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f14_rd2_res);
	hw_uint<16> f14_rd3_res = f14_rd3_select(f13, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f14_rd3_res);
	hw_uint<16> f14_rd4_res = f14_rd4_select(f13, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f14_rd4_res);
	hw_uint<16> f14_rd5_res = f14_rd5_select(f13, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f14_rd5_res);
	hw_uint<16> f14_rd6_res = f14_rd6_select(f13, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f14_rd6_res);
	hw_uint<16> f14_rd7_res = f14_rd7_select(f13, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f14_rd7_res);
	hw_uint<16> f14_rd8_res = f14_rd8_select(f13, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f14_rd8_res);
	hw_uint<16> f14_rd9_res = f14_rd9_select(f13, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f14_rd9_res);
	hw_uint<16> f14_rd10_res = f14_rd10_select(f13, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f14_rd10_res);
	hw_uint<16> f14_rd11_res = f14_rd11_select(f13, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f14_rd11_res);
	hw_uint<16> f14_rd12_res = f14_rd12_select(f13, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f14_rd12_res);
	hw_uint<16> f14_rd13_res = f14_rd13_select(f13, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f14_rd13_res);
	hw_uint<16> f14_rd14_res = f14_rd14_select(f13, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f14_rd14_res);
	hw_uint<16> f14_rd15_res = f14_rd15_select(f13, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f14_rd15_res);
	hw_uint<16> f14_rd16_res = f14_rd16_select(f13, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f14_rd16_res);
	hw_uint<16> f14_rd17_res = f14_rd17_select(f13, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f14_rd17_res);
	hw_uint<16> f14_rd18_res = f14_rd18_select(f13, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f14_rd18_res);
	hw_uint<16> f14_rd19_res = f14_rd19_select(f13, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f14_rd19_res);
	hw_uint<16> f14_rd20_res = f14_rd20_select(f13, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f14_rd20_res);
	hw_uint<16> f14_rd21_res = f14_rd21_select(f13, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f14_rd21_res);
	hw_uint<16> f14_rd22_res = f14_rd22_select(f13, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f14_rd22_res);
	hw_uint<16> f14_rd23_res = f14_rd23_select(f13, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f14_rd23_res);
	hw_uint<16> f14_rd24_res = f14_rd24_select(f13, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f14_rd24_res);
	hw_uint<16> f14_rd25_res = f14_rd25_select(f13, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f14_rd25_res);
	hw_uint<16> f14_rd26_res = f14_rd26_select(f13, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f14_rd26_res);
	hw_uint<16> f14_rd27_res = f14_rd27_select(f13, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f14_rd27_res);
	hw_uint<16> f14_rd28_res = f14_rd28_select(f13, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f14_rd28_res);
	hw_uint<16> f14_rd29_res = f14_rd29_select(f13, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f14_rd29_res);
	hw_uint<16> f14_rd30_res = f14_rd30_select(f13, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f14_rd30_res);
	hw_uint<16> f14_rd31_res = f14_rd31_select(f13, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f14_rd31_res);
	hw_uint<16> f14_rd32_res = f14_rd32_select(f13, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f14_rd32_res);
	hw_uint<16> f14_rd33_res = f14_rd33_select(f13, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f14_rd33_res);
	hw_uint<16> f14_rd34_res = f14_rd34_select(f13, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f14_rd34_res);
	hw_uint<16> f14_rd35_res = f14_rd35_select(f13, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f14_rd35_res);
	hw_uint<16> f14_rd36_res = f14_rd36_select(f13, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f14_rd36_res);
	hw_uint<16> f14_rd37_res = f14_rd37_select(f13, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f14_rd37_res);
	hw_uint<16> f14_rd38_res = f14_rd38_select(f13, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f14_rd38_res);
	hw_uint<16> f14_rd39_res = f14_rd39_select(f13, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f14_rd39_res);
	hw_uint<16> f14_rd40_res = f14_rd40_select(f13, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f14_rd40_res);
	hw_uint<16> f14_rd41_res = f14_rd41_select(f13, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f14_rd41_res);
	hw_uint<16> f14_rd42_res = f14_rd42_select(f13, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f14_rd42_res);
	hw_uint<16> f14_rd43_res = f14_rd43_select(f13, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f14_rd43_res);
	hw_uint<16> f14_rd44_res = f14_rd44_select(f13, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f14_rd44_res);
	hw_uint<16> f14_rd45_res = f14_rd45_select(f13, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f14_rd45_res);
	hw_uint<16> f14_rd46_res = f14_rd46_select(f13, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f14_rd46_res);
	hw_uint<16> f14_rd47_res = f14_rd47_select(f13, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f14_rd47_res);
	hw_uint<16> f14_rd48_res = f14_rd48_select(f13, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f14_rd48_res);
	hw_uint<16> f14_rd49_res = f14_rd49_select(f13, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f14_rd49_res);
	hw_uint<16> f14_rd50_res = f14_rd50_select(f13, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f14_rd50_res);
	hw_uint<16> f14_rd51_res = f14_rd51_select(f13, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f14_rd51_res);
	hw_uint<16> f14_rd52_res = f14_rd52_select(f13, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f14_rd52_res);
	hw_uint<16> f14_rd53_res = f14_rd53_select(f13, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f14_rd53_res);
	hw_uint<16> f14_rd54_res = f14_rd54_select(f13, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f14_rd54_res);
	hw_uint<16> f14_rd55_res = f14_rd55_select(f13, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f14_rd55_res);
	hw_uint<16> f14_rd56_res = f14_rd56_select(f13, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f14_rd56_res);
	hw_uint<16> f14_rd57_res = f14_rd57_select(f13, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f14_rd57_res);
	hw_uint<16> f14_rd58_res = f14_rd58_select(f13, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f14_rd58_res);
	hw_uint<16> f14_rd59_res = f14_rd59_select(f13, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f14_rd59_res);
	hw_uint<16> f14_rd60_res = f14_rd60_select(f13, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f14_rd60_res);
	hw_uint<16> f14_rd61_res = f14_rd61_select(f13, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f14_rd61_res);
	hw_uint<16> f14_rd62_res = f14_rd62_select(f13, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f14_rd62_res);
	hw_uint<16> f14_rd63_res = f14_rd63_select(f13, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f14_rd63_res);
	hw_uint<16> f14_rd64_res = f14_rd64_select(f13, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f14_rd64_res);
	hw_uint<16> f14_rd65_res = f14_rd65_select(f13, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f14_rd65_res);
	hw_uint<16> f14_rd66_res = f14_rd66_select(f13, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f14_rd66_res);
	hw_uint<16> f14_rd67_res = f14_rd67_select(f13, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f14_rd67_res);
	hw_uint<16> f14_rd68_res = f14_rd68_select(f13, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f14_rd68_res);
	hw_uint<16> f14_rd69_res = f14_rd69_select(f13, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f14_rd69_res);
	hw_uint<16> f14_rd70_res = f14_rd70_select(f13, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f14_rd70_res);
	hw_uint<16> f14_rd71_res = f14_rd71_select(f13, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f14_rd71_res);
	hw_uint<16> f14_rd72_res = f14_rd72_select(f13, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f14_rd72_res);
	hw_uint<16> f14_rd73_res = f14_rd73_select(f13, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f14_rd73_res);
	hw_uint<16> f14_rd74_res = f14_rd74_select(f13, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f14_rd74_res);
	hw_uint<16> f14_rd75_res = f14_rd75_select(f13, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f14_rd75_res);
	hw_uint<16> f14_rd76_res = f14_rd76_select(f13, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f14_rd76_res);
	hw_uint<16> f14_rd77_res = f14_rd77_select(f13, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f14_rd77_res);
	hw_uint<16> f14_rd78_res = f14_rd78_select(f13, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f14_rd78_res);
	hw_uint<16> f14_rd79_res = f14_rd79_select(f13, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f14_rd79_res);
	return result;
}

struct f14_f14_update_0_write0_to_final_rd0_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write1_to_final_rd1_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write10_to_final_rd10_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write11_to_final_rd11_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write12_to_final_rd12_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write13_to_final_rd13_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write14_to_final_rd14_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write15_to_final_rd15_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write2_to_final_rd2_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write3_to_final_rd3_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write4_to_final_rd4_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write5_to_final_rd5_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write6_to_final_rd6_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write7_to_final_rd7_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write8_to_final_rd8_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write9_to_final_rd9_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_cache {
  // # of banks: 16
  f14_f14_update_0_write0_to_final_rd0_cache f14_f14_update_0_write0_to_final_rd0;
  f14_f14_update_0_write1_to_final_rd1_cache f14_f14_update_0_write1_to_final_rd1;
  f14_f14_update_0_write10_to_final_rd10_cache f14_f14_update_0_write10_to_final_rd10;
  f14_f14_update_0_write11_to_final_rd11_cache f14_f14_update_0_write11_to_final_rd11;
  f14_f14_update_0_write12_to_final_rd12_cache f14_f14_update_0_write12_to_final_rd12;
  f14_f14_update_0_write13_to_final_rd13_cache f14_f14_update_0_write13_to_final_rd13;
  f14_f14_update_0_write14_to_final_rd14_cache f14_f14_update_0_write14_to_final_rd14;
  f14_f14_update_0_write15_to_final_rd15_cache f14_f14_update_0_write15_to_final_rd15;
  f14_f14_update_0_write2_to_final_rd2_cache f14_f14_update_0_write2_to_final_rd2;
  f14_f14_update_0_write3_to_final_rd3_cache f14_f14_update_0_write3_to_final_rd3;
  f14_f14_update_0_write4_to_final_rd4_cache f14_f14_update_0_write4_to_final_rd4;
  f14_f14_update_0_write5_to_final_rd5_cache f14_f14_update_0_write5_to_final_rd5;
  f14_f14_update_0_write6_to_final_rd6_cache f14_f14_update_0_write6_to_final_rd6;
  f14_f14_update_0_write7_to_final_rd7_cache f14_f14_update_0_write7_to_final_rd7;
  f14_f14_update_0_write8_to_final_rd8_cache f14_f14_update_0_write8_to_final_rd8;
  f14_f14_update_0_write9_to_final_rd9_cache f14_f14_update_0_write9_to_final_rd9;
};



inline void f14_f14_update_0_write0_write(hw_uint<16>& f14_f14_update_0_write0, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write0_to_final_rd0.push(f14_f14_update_0_write0);
}

inline void f14_f14_update_0_write1_write(hw_uint<16>& f14_f14_update_0_write1, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write1_to_final_rd1.push(f14_f14_update_0_write1);
}

inline void f14_f14_update_0_write10_write(hw_uint<16>& f14_f14_update_0_write10, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write10_to_final_rd10.push(f14_f14_update_0_write10);
}

inline void f14_f14_update_0_write11_write(hw_uint<16>& f14_f14_update_0_write11, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write11_to_final_rd11.push(f14_f14_update_0_write11);
}

inline void f14_f14_update_0_write12_write(hw_uint<16>& f14_f14_update_0_write12, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write12_to_final_rd12.push(f14_f14_update_0_write12);
}

inline void f14_f14_update_0_write13_write(hw_uint<16>& f14_f14_update_0_write13, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write13_to_final_rd13.push(f14_f14_update_0_write13);
}

inline void f14_f14_update_0_write14_write(hw_uint<16>& f14_f14_update_0_write14, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write14_to_final_rd14.push(f14_f14_update_0_write14);
}

inline void f14_f14_update_0_write15_write(hw_uint<16>& f14_f14_update_0_write15, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write15_to_final_rd15.push(f14_f14_update_0_write15);
}

inline void f14_f14_update_0_write2_write(hw_uint<16>& f14_f14_update_0_write2, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write2_to_final_rd2.push(f14_f14_update_0_write2);
}

inline void f14_f14_update_0_write3_write(hw_uint<16>& f14_f14_update_0_write3, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write3_to_final_rd3.push(f14_f14_update_0_write3);
}

inline void f14_f14_update_0_write4_write(hw_uint<16>& f14_f14_update_0_write4, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write4_to_final_rd4.push(f14_f14_update_0_write4);
}

inline void f14_f14_update_0_write5_write(hw_uint<16>& f14_f14_update_0_write5, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write5_to_final_rd5.push(f14_f14_update_0_write5);
}

inline void f14_f14_update_0_write6_write(hw_uint<16>& f14_f14_update_0_write6, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write6_to_final_rd6.push(f14_f14_update_0_write6);
}

inline void f14_f14_update_0_write7_write(hw_uint<16>& f14_f14_update_0_write7, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write7_to_final_rd7.push(f14_f14_update_0_write7);
}

inline void f14_f14_update_0_write8_write(hw_uint<16>& f14_f14_update_0_write8, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write8_to_final_rd8.push(f14_f14_update_0_write8);
}

inline void f14_f14_update_0_write9_write(hw_uint<16>& f14_f14_update_0_write9, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write9_to_final_rd9.push(f14_f14_update_0_write9);
}

inline hw_uint<16> final_rd0_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd0 read pattern: { final_update_0[d0, d1] -> f14[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write0 = f14.f14_f14_update_0_write0_to_final_rd0.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write0;
  return 0;
}

inline hw_uint<16> final_rd1_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd1 read pattern: { final_update_0[d0, d1] -> f14[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write1 = f14.f14_f14_update_0_write1_to_final_rd1.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write1;
  return 0;
}

inline hw_uint<16> final_rd10_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd10 read pattern: { final_update_0[d0, d1] -> f14[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write10 = f14.f14_f14_update_0_write10_to_final_rd10.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write10;
  return 0;
}

inline hw_uint<16> final_rd11_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd11 read pattern: { final_update_0[d0, d1] -> f14[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write11 = f14.f14_f14_update_0_write11_to_final_rd11.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write11;
  return 0;
}

inline hw_uint<16> final_rd12_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd12 read pattern: { final_update_0[d0, d1] -> f14[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write12 = f14.f14_f14_update_0_write12_to_final_rd12.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write12;
  return 0;
}

inline hw_uint<16> final_rd13_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd13 read pattern: { final_update_0[d0, d1] -> f14[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write13 = f14.f14_f14_update_0_write13_to_final_rd13.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write13;
  return 0;
}

inline hw_uint<16> final_rd14_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd14 read pattern: { final_update_0[d0, d1] -> f14[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write14 = f14.f14_f14_update_0_write14_to_final_rd14.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write14;
  return 0;
}

inline hw_uint<16> final_rd15_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd15 read pattern: { final_update_0[d0, d1] -> f14[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write15 = f14.f14_f14_update_0_write15_to_final_rd15.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write15;
  return 0;
}

inline hw_uint<16> final_rd2_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd2 read pattern: { final_update_0[d0, d1] -> f14[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write2 = f14.f14_f14_update_0_write2_to_final_rd2.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write2;
  return 0;
}

inline hw_uint<16> final_rd3_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd3 read pattern: { final_update_0[d0, d1] -> f14[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write3 = f14.f14_f14_update_0_write3_to_final_rd3.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write3;
  return 0;
}

inline hw_uint<16> final_rd4_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd4 read pattern: { final_update_0[d0, d1] -> f14[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write4 = f14.f14_f14_update_0_write4_to_final_rd4.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write4;
  return 0;
}

inline hw_uint<16> final_rd5_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd5 read pattern: { final_update_0[d0, d1] -> f14[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write5 = f14.f14_f14_update_0_write5_to_final_rd5.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write5;
  return 0;
}

inline hw_uint<16> final_rd6_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd6 read pattern: { final_update_0[d0, d1] -> f14[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write6 = f14.f14_f14_update_0_write6_to_final_rd6.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write6;
  return 0;
}

inline hw_uint<16> final_rd7_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd7 read pattern: { final_update_0[d0, d1] -> f14[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write7 = f14.f14_f14_update_0_write7_to_final_rd7.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write7;
  return 0;
}

inline hw_uint<16> final_rd8_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd8 read pattern: { final_update_0[d0, d1] -> f14[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write8 = f14.f14_f14_update_0_write8_to_final_rd8.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write8;
  return 0;
}

inline hw_uint<16> final_rd9_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd9 read pattern: { final_update_0[d0, d1] -> f14[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write9 = f14.f14_f14_update_0_write9_to_final_rd9.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write9;
  return 0;
}

// # of bundles = 2
// f14_update_0_write
//	f14_f14_update_0_write0
//	f14_f14_update_0_write1
//	f14_f14_update_0_write2
//	f14_f14_update_0_write3
//	f14_f14_update_0_write4
//	f14_f14_update_0_write5
//	f14_f14_update_0_write6
//	f14_f14_update_0_write7
//	f14_f14_update_0_write8
//	f14_f14_update_0_write9
//	f14_f14_update_0_write10
//	f14_f14_update_0_write11
//	f14_f14_update_0_write12
//	f14_f14_update_0_write13
//	f14_f14_update_0_write14
//	f14_f14_update_0_write15
inline void f14_f14_update_0_write_bundle_write(hw_uint<256>& f14_update_0_write, f14_cache& f14, int d0, int d1, int dynamic_address) {
	hw_uint<16> f14_f14_update_0_write0_res = f14_update_0_write.extract<0, 15>();
	f14_f14_update_0_write0_write(f14_f14_update_0_write0_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write1_res = f14_update_0_write.extract<16, 31>();
	f14_f14_update_0_write1_write(f14_f14_update_0_write1_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write2_res = f14_update_0_write.extract<32, 47>();
	f14_f14_update_0_write2_write(f14_f14_update_0_write2_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write3_res = f14_update_0_write.extract<48, 63>();
	f14_f14_update_0_write3_write(f14_f14_update_0_write3_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write4_res = f14_update_0_write.extract<64, 79>();
	f14_f14_update_0_write4_write(f14_f14_update_0_write4_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write5_res = f14_update_0_write.extract<80, 95>();
	f14_f14_update_0_write5_write(f14_f14_update_0_write5_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write6_res = f14_update_0_write.extract<96, 111>();
	f14_f14_update_0_write6_write(f14_f14_update_0_write6_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write7_res = f14_update_0_write.extract<112, 127>();
	f14_f14_update_0_write7_write(f14_f14_update_0_write7_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write8_res = f14_update_0_write.extract<128, 143>();
	f14_f14_update_0_write8_write(f14_f14_update_0_write8_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write9_res = f14_update_0_write.extract<144, 159>();
	f14_f14_update_0_write9_write(f14_f14_update_0_write9_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write10_res = f14_update_0_write.extract<160, 175>();
	f14_f14_update_0_write10_write(f14_f14_update_0_write10_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write11_res = f14_update_0_write.extract<176, 191>();
	f14_f14_update_0_write11_write(f14_f14_update_0_write11_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write12_res = f14_update_0_write.extract<192, 207>();
	f14_f14_update_0_write12_write(f14_f14_update_0_write12_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write13_res = f14_update_0_write.extract<208, 223>();
	f14_f14_update_0_write13_write(f14_f14_update_0_write13_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write14_res = f14_update_0_write.extract<224, 239>();
	f14_f14_update_0_write14_write(f14_f14_update_0_write14_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write15_res = f14_update_0_write.extract<240, 255>();
	f14_f14_update_0_write15_write(f14_f14_update_0_write15_res, f14, d0, d1, dynamic_address);
}

// final_update_0_read
//	final_rd0
//	final_rd1
//	final_rd2
//	final_rd3
//	final_rd4
//	final_rd5
//	final_rd6
//	final_rd7
//	final_rd8
//	final_rd9
//	final_rd10
//	final_rd11
//	final_rd12
//	final_rd13
//	final_rd14
//	final_rd15
inline hw_uint<256> f14_final_update_0_read_bundle_read(f14_cache& f14, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // final_rd0
    // final_rd1
    // final_rd2
    // final_rd3
    // final_rd4
    // final_rd5
    // final_rd6
    // final_rd7
    // final_rd8
    // final_rd9
    // final_rd10
    // final_rd11
    // final_rd12
    // final_rd13
    // final_rd14
    // final_rd15

	hw_uint<256> result;
	hw_uint<16> final_rd0_res = final_rd0_select(f14, d0, d1, dynamic_address);
	set_at<0, 256>(result, final_rd0_res);
	hw_uint<16> final_rd1_res = final_rd1_select(f14, d0, d1, dynamic_address);
	set_at<16, 256>(result, final_rd1_res);
	hw_uint<16> final_rd2_res = final_rd2_select(f14, d0, d1, dynamic_address);
	set_at<32, 256>(result, final_rd2_res);
	hw_uint<16> final_rd3_res = final_rd3_select(f14, d0, d1, dynamic_address);
	set_at<48, 256>(result, final_rd3_res);
	hw_uint<16> final_rd4_res = final_rd4_select(f14, d0, d1, dynamic_address);
	set_at<64, 256>(result, final_rd4_res);
	hw_uint<16> final_rd5_res = final_rd5_select(f14, d0, d1, dynamic_address);
	set_at<80, 256>(result, final_rd5_res);
	hw_uint<16> final_rd6_res = final_rd6_select(f14, d0, d1, dynamic_address);
	set_at<96, 256>(result, final_rd6_res);
	hw_uint<16> final_rd7_res = final_rd7_select(f14, d0, d1, dynamic_address);
	set_at<112, 256>(result, final_rd7_res);
	hw_uint<16> final_rd8_res = final_rd8_select(f14, d0, d1, dynamic_address);
	set_at<128, 256>(result, final_rd8_res);
	hw_uint<16> final_rd9_res = final_rd9_select(f14, d0, d1, dynamic_address);
	set_at<144, 256>(result, final_rd9_res);
	hw_uint<16> final_rd10_res = final_rd10_select(f14, d0, d1, dynamic_address);
	set_at<160, 256>(result, final_rd10_res);
	hw_uint<16> final_rd11_res = final_rd11_select(f14, d0, d1, dynamic_address);
	set_at<176, 256>(result, final_rd11_res);
	hw_uint<16> final_rd12_res = final_rd12_select(f14, d0, d1, dynamic_address);
	set_at<192, 256>(result, final_rd12_res);
	hw_uint<16> final_rd13_res = final_rd13_select(f14, d0, d1, dynamic_address);
	set_at<208, 256>(result, final_rd13_res);
	hw_uint<16> final_rd14_res = final_rd14_select(f14, d0, d1, dynamic_address);
	set_at<224, 256>(result, final_rd14_res);
	hw_uint<16> final_rd15_res = final_rd15_select(f14, d0, d1, dynamic_address);
	set_at<240, 256>(result, final_rd15_res);
	return result;
}

struct f20_f20_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-48, 1968], [-4, 1082]}
	// Capacity: 258
	// # of read delays: 5
  // 0, 1, 128, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 127> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_257() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-47, 1953], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-38, 1962], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-37, 1963], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-36, 1964], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-35, 1965], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-34, 1966], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-49, 1967], [-3, 1083]}
	// Capacity: 258
	// # of read delays: 5
  // 0, 1, 129, 130, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 126> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
		return f6;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_257() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-46, 1954], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-45, 1955], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-44, 1956], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-43, 1957], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-42, 1958], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-41, 1959], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-40, 1960], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-39, 1961], [-4, 1083]}
	// Capacity: 258
	// # of read delays: 4
  // 0, 1, 129, 257
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 127> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_256() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_257() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_cache {
  // # of banks: 16
  f20_f20_update_0_write0_merged_banks_5_cache f20_f20_update_0_write0_merged_banks_5;
  f20_f20_update_0_write1_merged_banks_5_cache f20_f20_update_0_write1_merged_banks_5;
  f20_f20_update_0_write10_merged_banks_5_cache f20_f20_update_0_write10_merged_banks_5;
  f20_f20_update_0_write11_merged_banks_5_cache f20_f20_update_0_write11_merged_banks_5;
  f20_f20_update_0_write12_merged_banks_5_cache f20_f20_update_0_write12_merged_banks_5;
  f20_f20_update_0_write13_merged_banks_5_cache f20_f20_update_0_write13_merged_banks_5;
  f20_f20_update_0_write14_merged_banks_5_cache f20_f20_update_0_write14_merged_banks_5;
  f20_f20_update_0_write15_merged_banks_5_cache f20_f20_update_0_write15_merged_banks_5;
  f20_f20_update_0_write2_merged_banks_5_cache f20_f20_update_0_write2_merged_banks_5;
  f20_f20_update_0_write3_merged_banks_5_cache f20_f20_update_0_write3_merged_banks_5;
  f20_f20_update_0_write4_merged_banks_5_cache f20_f20_update_0_write4_merged_banks_5;
  f20_f20_update_0_write5_merged_banks_5_cache f20_f20_update_0_write5_merged_banks_5;
  f20_f20_update_0_write6_merged_banks_5_cache f20_f20_update_0_write6_merged_banks_5;
  f20_f20_update_0_write7_merged_banks_5_cache f20_f20_update_0_write7_merged_banks_5;
  f20_f20_update_0_write8_merged_banks_5_cache f20_f20_update_0_write8_merged_banks_5;
  f20_f20_update_0_write9_merged_banks_5_cache f20_f20_update_0_write9_merged_banks_5;
};



inline void f20_f20_update_0_write0_write(hw_uint<16>& f20_f20_update_0_write0, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write0_merged_banks_5.push(f20_f20_update_0_write0);
}

inline void f20_f20_update_0_write1_write(hw_uint<16>& f20_f20_update_0_write1, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write1_merged_banks_5.push(f20_f20_update_0_write1);
}

inline void f20_f20_update_0_write10_write(hw_uint<16>& f20_f20_update_0_write10, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write10_merged_banks_5.push(f20_f20_update_0_write10);
}

inline void f20_f20_update_0_write11_write(hw_uint<16>& f20_f20_update_0_write11, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write11_merged_banks_5.push(f20_f20_update_0_write11);
}

inline void f20_f20_update_0_write12_write(hw_uint<16>& f20_f20_update_0_write12, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write12_merged_banks_5.push(f20_f20_update_0_write12);
}

inline void f20_f20_update_0_write13_write(hw_uint<16>& f20_f20_update_0_write13, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write13_merged_banks_5.push(f20_f20_update_0_write13);
}

inline void f20_f20_update_0_write14_write(hw_uint<16>& f20_f20_update_0_write14, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write14_merged_banks_5.push(f20_f20_update_0_write14);
}

inline void f20_f20_update_0_write15_write(hw_uint<16>& f20_f20_update_0_write15, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write15_merged_banks_5.push(f20_f20_update_0_write15);
}

inline void f20_f20_update_0_write2_write(hw_uint<16>& f20_f20_update_0_write2, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write2_merged_banks_5.push(f20_f20_update_0_write2);
}

inline void f20_f20_update_0_write3_write(hw_uint<16>& f20_f20_update_0_write3, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write3_merged_banks_5.push(f20_f20_update_0_write3);
}

inline void f20_f20_update_0_write4_write(hw_uint<16>& f20_f20_update_0_write4, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write4_merged_banks_5.push(f20_f20_update_0_write4);
}

inline void f20_f20_update_0_write5_write(hw_uint<16>& f20_f20_update_0_write5, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write5_merged_banks_5.push(f20_f20_update_0_write5);
}

inline void f20_f20_update_0_write6_write(hw_uint<16>& f20_f20_update_0_write6, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write6_merged_banks_5.push(f20_f20_update_0_write6);
}

inline void f20_f20_update_0_write7_write(hw_uint<16>& f20_f20_update_0_write7, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write7_merged_banks_5.push(f20_f20_update_0_write7);
}

inline void f20_f20_update_0_write8_write(hw_uint<16>& f20_f20_update_0_write8, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write8_merged_banks_5.push(f20_f20_update_0_write8);
}

inline void f20_f20_update_0_write9_write(hw_uint<16>& f20_f20_update_0_write9, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write9_merged_banks_5.push(f20_f20_update_0_write9);
}

inline hw_uint<16> f21_rd0_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd0 read pattern: { f21_update_0[d0, d1] -> f20[-1 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write15 = f20.f20_f20_update_0_write15_merged_banks_5.peek_130();
  return value_f20_f20_update_0_write15;
  return 0;
}

inline hw_uint<16> f21_rd1_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd1 read pattern: { f21_update_0[d0, d1] -> f20[16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write0 = f20.f20_f20_update_0_write0_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write0;
  return 0;
}

inline hw_uint<16> f21_rd10_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd10 read pattern: { f21_update_0[d0, d1] -> f20[1 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write1 = f20.f20_f20_update_0_write1_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write1;
  return 0;
}

inline hw_uint<16> f21_rd11_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd11 read pattern: { f21_update_0[d0, d1] -> f20[2 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write2 = f20.f20_f20_update_0_write2_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write2;
  return 0;
}

inline hw_uint<16> f21_rd12_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd12 read pattern: { f21_update_0[d0, d1] -> f20[2 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write2 = f20.f20_f20_update_0_write2_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write2;
  return 0;
}

inline hw_uint<16> f21_rd13_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd13 read pattern: { f21_update_0[d0, d1] -> f20[2 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write2 = f20.f20_f20_update_0_write2_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write2;
  return 0;
}

inline hw_uint<16> f21_rd14_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd14 read pattern: { f21_update_0[d0, d1] -> f20[3 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write3 = f20.f20_f20_update_0_write3_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write3;
  return 0;
}

inline hw_uint<16> f21_rd15_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd15 read pattern: { f21_update_0[d0, d1] -> f20[2 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write2 = f20.f20_f20_update_0_write2_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write2;
  return 0;
}

inline hw_uint<16> f21_rd16_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd16 read pattern: { f21_update_0[d0, d1] -> f20[3 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write3 = f20.f20_f20_update_0_write3_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write3;
  return 0;
}

inline hw_uint<16> f21_rd17_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd17 read pattern: { f21_update_0[d0, d1] -> f20[3 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write3 = f20.f20_f20_update_0_write3_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write3;
  return 0;
}

inline hw_uint<16> f21_rd18_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd18 read pattern: { f21_update_0[d0, d1] -> f20[3 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write3 = f20.f20_f20_update_0_write3_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write3;
  return 0;
}

inline hw_uint<16> f21_rd19_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd19 read pattern: { f21_update_0[d0, d1] -> f20[4 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write4 = f20.f20_f20_update_0_write4_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write4;
  return 0;
}

inline hw_uint<16> f21_rd2_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd2 read pattern: { f21_update_0[d0, d1] -> f20[16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write0 = f20.f20_f20_update_0_write0_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write0;
  return 0;
}

inline hw_uint<16> f21_rd20_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd20 read pattern: { f21_update_0[d0, d1] -> f20[3 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write3 = f20.f20_f20_update_0_write3_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write3;
  return 0;
}

inline hw_uint<16> f21_rd21_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd21 read pattern: { f21_update_0[d0, d1] -> f20[4 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write4 = f20.f20_f20_update_0_write4_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write4;
  return 0;
}

inline hw_uint<16> f21_rd22_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd22 read pattern: { f21_update_0[d0, d1] -> f20[4 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write4 = f20.f20_f20_update_0_write4_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write4;
  return 0;
}

inline hw_uint<16> f21_rd23_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd23 read pattern: { f21_update_0[d0, d1] -> f20[4 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write4 = f20.f20_f20_update_0_write4_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write4;
  return 0;
}

inline hw_uint<16> f21_rd24_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd24 read pattern: { f21_update_0[d0, d1] -> f20[5 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write5 = f20.f20_f20_update_0_write5_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write5;
  return 0;
}

inline hw_uint<16> f21_rd25_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd25 read pattern: { f21_update_0[d0, d1] -> f20[4 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write4 = f20.f20_f20_update_0_write4_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write4;
  return 0;
}

inline hw_uint<16> f21_rd26_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd26 read pattern: { f21_update_0[d0, d1] -> f20[5 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write5 = f20.f20_f20_update_0_write5_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write5;
  return 0;
}

inline hw_uint<16> f21_rd27_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd27 read pattern: { f21_update_0[d0, d1] -> f20[5 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write5 = f20.f20_f20_update_0_write5_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write5;
  return 0;
}

inline hw_uint<16> f21_rd28_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd28 read pattern: { f21_update_0[d0, d1] -> f20[5 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write5 = f20.f20_f20_update_0_write5_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write5;
  return 0;
}

inline hw_uint<16> f21_rd29_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd29 read pattern: { f21_update_0[d0, d1] -> f20[6 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write6 = f20.f20_f20_update_0_write6_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write6;
  return 0;
}

inline hw_uint<16> f21_rd3_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd3 read pattern: { f21_update_0[d0, d1] -> f20[16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write0 = f20.f20_f20_update_0_write0_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write0;
  return 0;
}

inline hw_uint<16> f21_rd30_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd30 read pattern: { f21_update_0[d0, d1] -> f20[5 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write5 = f20.f20_f20_update_0_write5_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write5;
  return 0;
}

inline hw_uint<16> f21_rd31_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd31 read pattern: { f21_update_0[d0, d1] -> f20[6 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write6 = f20.f20_f20_update_0_write6_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write6;
  return 0;
}

inline hw_uint<16> f21_rd32_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd32 read pattern: { f21_update_0[d0, d1] -> f20[6 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write6 = f20.f20_f20_update_0_write6_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write6;
  return 0;
}

inline hw_uint<16> f21_rd33_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd33 read pattern: { f21_update_0[d0, d1] -> f20[6 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write6 = f20.f20_f20_update_0_write6_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write6;
  return 0;
}

inline hw_uint<16> f21_rd34_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd34 read pattern: { f21_update_0[d0, d1] -> f20[7 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write7 = f20.f20_f20_update_0_write7_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write7;
  return 0;
}

inline hw_uint<16> f21_rd35_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd35 read pattern: { f21_update_0[d0, d1] -> f20[6 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write6 = f20.f20_f20_update_0_write6_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write6;
  return 0;
}

inline hw_uint<16> f21_rd36_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd36 read pattern: { f21_update_0[d0, d1] -> f20[7 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write7 = f20.f20_f20_update_0_write7_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write7;
  return 0;
}

inline hw_uint<16> f21_rd37_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd37 read pattern: { f21_update_0[d0, d1] -> f20[7 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write7 = f20.f20_f20_update_0_write7_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write7;
  return 0;
}

inline hw_uint<16> f21_rd38_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd38 read pattern: { f21_update_0[d0, d1] -> f20[7 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write7 = f20.f20_f20_update_0_write7_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write7;
  return 0;
}

inline hw_uint<16> f21_rd39_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd39 read pattern: { f21_update_0[d0, d1] -> f20[8 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write8 = f20.f20_f20_update_0_write8_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write8;
  return 0;
}

inline hw_uint<16> f21_rd4_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd4 read pattern: { f21_update_0[d0, d1] -> f20[1 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write1 = f20.f20_f20_update_0_write1_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write1;
  return 0;
}

inline hw_uint<16> f21_rd40_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd40 read pattern: { f21_update_0[d0, d1] -> f20[7 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write7 = f20.f20_f20_update_0_write7_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write7;
  return 0;
}

inline hw_uint<16> f21_rd41_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd41 read pattern: { f21_update_0[d0, d1] -> f20[8 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write8 = f20.f20_f20_update_0_write8_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write8;
  return 0;
}

inline hw_uint<16> f21_rd42_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd42 read pattern: { f21_update_0[d0, d1] -> f20[8 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write8 = f20.f20_f20_update_0_write8_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write8;
  return 0;
}

inline hw_uint<16> f21_rd43_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd43 read pattern: { f21_update_0[d0, d1] -> f20[8 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write8 = f20.f20_f20_update_0_write8_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write8;
  return 0;
}

inline hw_uint<16> f21_rd44_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd44 read pattern: { f21_update_0[d0, d1] -> f20[9 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write9 = f20.f20_f20_update_0_write9_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write9;
  return 0;
}

inline hw_uint<16> f21_rd45_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd45 read pattern: { f21_update_0[d0, d1] -> f20[8 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write8 = f20.f20_f20_update_0_write8_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write8;
  return 0;
}

inline hw_uint<16> f21_rd46_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd46 read pattern: { f21_update_0[d0, d1] -> f20[9 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write9 = f20.f20_f20_update_0_write9_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write9;
  return 0;
}

inline hw_uint<16> f21_rd47_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd47 read pattern: { f21_update_0[d0, d1] -> f20[9 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write9 = f20.f20_f20_update_0_write9_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write9;
  return 0;
}

inline hw_uint<16> f21_rd48_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd48 read pattern: { f21_update_0[d0, d1] -> f20[9 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write9 = f20.f20_f20_update_0_write9_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write9;
  return 0;
}

inline hw_uint<16> f21_rd49_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd49 read pattern: { f21_update_0[d0, d1] -> f20[10 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write10 = f20.f20_f20_update_0_write10_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write10;
  return 0;
}

inline hw_uint<16> f21_rd5_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd5 read pattern: { f21_update_0[d0, d1] -> f20[16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write0 = f20.f20_f20_update_0_write0_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write0;
  return 0;
}

inline hw_uint<16> f21_rd50_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd50 read pattern: { f21_update_0[d0, d1] -> f20[9 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write9 = f20.f20_f20_update_0_write9_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write9;
  return 0;
}

inline hw_uint<16> f21_rd51_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd51 read pattern: { f21_update_0[d0, d1] -> f20[10 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write10 = f20.f20_f20_update_0_write10_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write10;
  return 0;
}

inline hw_uint<16> f21_rd52_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd52 read pattern: { f21_update_0[d0, d1] -> f20[10 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write10 = f20.f20_f20_update_0_write10_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write10;
  return 0;
}

inline hw_uint<16> f21_rd53_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd53 read pattern: { f21_update_0[d0, d1] -> f20[10 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write10 = f20.f20_f20_update_0_write10_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write10;
  return 0;
}

inline hw_uint<16> f21_rd54_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd54 read pattern: { f21_update_0[d0, d1] -> f20[11 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write11 = f20.f20_f20_update_0_write11_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write11;
  return 0;
}

inline hw_uint<16> f21_rd55_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd55 read pattern: { f21_update_0[d0, d1] -> f20[10 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write10 = f20.f20_f20_update_0_write10_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write10;
  return 0;
}

inline hw_uint<16> f21_rd56_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd56 read pattern: { f21_update_0[d0, d1] -> f20[11 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write11 = f20.f20_f20_update_0_write11_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write11;
  return 0;
}

inline hw_uint<16> f21_rd57_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd57 read pattern: { f21_update_0[d0, d1] -> f20[11 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write11 = f20.f20_f20_update_0_write11_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write11;
  return 0;
}

inline hw_uint<16> f21_rd58_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd58 read pattern: { f21_update_0[d0, d1] -> f20[11 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write11 = f20.f20_f20_update_0_write11_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write11;
  return 0;
}

inline hw_uint<16> f21_rd59_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd59 read pattern: { f21_update_0[d0, d1] -> f20[12 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write12 = f20.f20_f20_update_0_write12_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write12;
  return 0;
}

inline hw_uint<16> f21_rd6_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd6 read pattern: { f21_update_0[d0, d1] -> f20[1 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write1 = f20.f20_f20_update_0_write1_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write1;
  return 0;
}

inline hw_uint<16> f21_rd60_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd60 read pattern: { f21_update_0[d0, d1] -> f20[11 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write11 = f20.f20_f20_update_0_write11_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write11;
  return 0;
}

inline hw_uint<16> f21_rd61_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd61 read pattern: { f21_update_0[d0, d1] -> f20[12 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write12 = f20.f20_f20_update_0_write12_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write12;
  return 0;
}

inline hw_uint<16> f21_rd62_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd62 read pattern: { f21_update_0[d0, d1] -> f20[12 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write12 = f20.f20_f20_update_0_write12_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write12;
  return 0;
}

inline hw_uint<16> f21_rd63_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd63 read pattern: { f21_update_0[d0, d1] -> f20[12 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write12 = f20.f20_f20_update_0_write12_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write12;
  return 0;
}

inline hw_uint<16> f21_rd64_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd64 read pattern: { f21_update_0[d0, d1] -> f20[13 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write13 = f20.f20_f20_update_0_write13_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write13;
  return 0;
}

inline hw_uint<16> f21_rd65_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd65 read pattern: { f21_update_0[d0, d1] -> f20[12 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write12 = f20.f20_f20_update_0_write12_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write12;
  return 0;
}

inline hw_uint<16> f21_rd66_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd66 read pattern: { f21_update_0[d0, d1] -> f20[13 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write13 = f20.f20_f20_update_0_write13_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write13;
  return 0;
}

inline hw_uint<16> f21_rd67_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd67 read pattern: { f21_update_0[d0, d1] -> f20[13 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write13 = f20.f20_f20_update_0_write13_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write13;
  return 0;
}

inline hw_uint<16> f21_rd68_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd68 read pattern: { f21_update_0[d0, d1] -> f20[13 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write13 = f20.f20_f20_update_0_write13_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write13;
  return 0;
}

inline hw_uint<16> f21_rd69_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd69 read pattern: { f21_update_0[d0, d1] -> f20[14 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write14 = f20.f20_f20_update_0_write14_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write14;
  return 0;
}

inline hw_uint<16> f21_rd7_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd7 read pattern: { f21_update_0[d0, d1] -> f20[1 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write1 = f20.f20_f20_update_0_write1_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write1;
  return 0;
}

inline hw_uint<16> f21_rd70_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd70 read pattern: { f21_update_0[d0, d1] -> f20[13 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write13 = f20.f20_f20_update_0_write13_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write13;
  return 0;
}

inline hw_uint<16> f21_rd71_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd71 read pattern: { f21_update_0[d0, d1] -> f20[14 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write14 = f20.f20_f20_update_0_write14_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write14;
  return 0;
}

inline hw_uint<16> f21_rd72_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd72 read pattern: { f21_update_0[d0, d1] -> f20[14 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write14 = f20.f20_f20_update_0_write14_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write14;
  return 0;
}

inline hw_uint<16> f21_rd73_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd73 read pattern: { f21_update_0[d0, d1] -> f20[14 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write14 = f20.f20_f20_update_0_write14_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write14;
  return 0;
}

inline hw_uint<16> f21_rd74_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd74 read pattern: { f21_update_0[d0, d1] -> f20[15 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write15 = f20.f20_f20_update_0_write15_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write15;
  return 0;
}

inline hw_uint<16> f21_rd75_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd75 read pattern: { f21_update_0[d0, d1] -> f20[14 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write14 = f20.f20_f20_update_0_write14_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write14;
  return 0;
}

inline hw_uint<16> f21_rd76_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd76 read pattern: { f21_update_0[d0, d1] -> f20[15 + 16d0, -1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write15 = f20.f20_f20_update_0_write15_merged_banks_5.peek_257();
  return value_f20_f20_update_0_write15;
  return 0;
}

inline hw_uint<16> f21_rd77_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd77 read pattern: { f21_update_0[d0, d1] -> f20[15 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write15 = f20.f20_f20_update_0_write15_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write15;
  return 0;
}

inline hw_uint<16> f21_rd78_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd78 read pattern: { f21_update_0[d0, d1] -> f20[15 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write15 = f20.f20_f20_update_0_write15_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write15;
  return 0;
}

inline hw_uint<16> f21_rd79_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd79 read pattern: { f21_update_0[d0, d1] -> f20[16 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write0 = f20.f20_f20_update_0_write0_merged_banks_5.peek_128();
  return value_f20_f20_update_0_write0;
  return 0;
}

inline hw_uint<16> f21_rd8_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd8 read pattern: { f21_update_0[d0, d1] -> f20[1 + 16d0, 1 + d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write1 = f20.f20_f20_update_0_write1_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write1;
  return 0;
}

inline hw_uint<16> f21_rd9_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd9 read pattern: { f21_update_0[d0, d1] -> f20[2 + 16d0, d1] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write2 = f20.f20_f20_update_0_write2_merged_banks_5.peek_129();
  return value_f20_f20_update_0_write2;
  return 0;
}

// # of bundles = 2
// f20_update_0_write
//	f20_f20_update_0_write0
//	f20_f20_update_0_write1
//	f20_f20_update_0_write2
//	f20_f20_update_0_write3
//	f20_f20_update_0_write4
//	f20_f20_update_0_write5
//	f20_f20_update_0_write6
//	f20_f20_update_0_write7
//	f20_f20_update_0_write8
//	f20_f20_update_0_write9
//	f20_f20_update_0_write10
//	f20_f20_update_0_write11
//	f20_f20_update_0_write12
//	f20_f20_update_0_write13
//	f20_f20_update_0_write14
//	f20_f20_update_0_write15
inline void f20_f20_update_0_write_bundle_write(hw_uint<256>& f20_update_0_write, f20_cache& f20, int d0, int d1, int dynamic_address) {
	hw_uint<16> f20_f20_update_0_write0_res = f20_update_0_write.extract<0, 15>();
	f20_f20_update_0_write0_write(f20_f20_update_0_write0_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write1_res = f20_update_0_write.extract<16, 31>();
	f20_f20_update_0_write1_write(f20_f20_update_0_write1_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write2_res = f20_update_0_write.extract<32, 47>();
	f20_f20_update_0_write2_write(f20_f20_update_0_write2_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write3_res = f20_update_0_write.extract<48, 63>();
	f20_f20_update_0_write3_write(f20_f20_update_0_write3_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write4_res = f20_update_0_write.extract<64, 79>();
	f20_f20_update_0_write4_write(f20_f20_update_0_write4_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write5_res = f20_update_0_write.extract<80, 95>();
	f20_f20_update_0_write5_write(f20_f20_update_0_write5_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write6_res = f20_update_0_write.extract<96, 111>();
	f20_f20_update_0_write6_write(f20_f20_update_0_write6_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write7_res = f20_update_0_write.extract<112, 127>();
	f20_f20_update_0_write7_write(f20_f20_update_0_write7_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write8_res = f20_update_0_write.extract<128, 143>();
	f20_f20_update_0_write8_write(f20_f20_update_0_write8_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write9_res = f20_update_0_write.extract<144, 159>();
	f20_f20_update_0_write9_write(f20_f20_update_0_write9_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write10_res = f20_update_0_write.extract<160, 175>();
	f20_f20_update_0_write10_write(f20_f20_update_0_write10_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write11_res = f20_update_0_write.extract<176, 191>();
	f20_f20_update_0_write11_write(f20_f20_update_0_write11_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write12_res = f20_update_0_write.extract<192, 207>();
	f20_f20_update_0_write12_write(f20_f20_update_0_write12_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write13_res = f20_update_0_write.extract<208, 223>();
	f20_f20_update_0_write13_write(f20_f20_update_0_write13_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write14_res = f20_update_0_write.extract<224, 239>();
	f20_f20_update_0_write14_write(f20_f20_update_0_write14_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write15_res = f20_update_0_write.extract<240, 255>();
	f20_f20_update_0_write15_write(f20_f20_update_0_write15_res, f20, d0, d1, dynamic_address);
}

// f21_update_0_read
//	f21_rd0
//	f21_rd1
//	f21_rd2
//	f21_rd3
//	f21_rd4
//	f21_rd5
//	f21_rd6
//	f21_rd7
//	f21_rd8
//	f21_rd9
//	f21_rd10
//	f21_rd11
//	f21_rd12
//	f21_rd13
//	f21_rd14
//	f21_rd15
//	f21_rd16
//	f21_rd17
//	f21_rd18
//	f21_rd19
//	f21_rd20
//	f21_rd21
//	f21_rd22
//	f21_rd23
//	f21_rd24
//	f21_rd25
//	f21_rd26
//	f21_rd27
//	f21_rd28
//	f21_rd29
//	f21_rd30
//	f21_rd31
//	f21_rd32
//	f21_rd33
//	f21_rd34
//	f21_rd35
//	f21_rd36
//	f21_rd37
//	f21_rd38
//	f21_rd39
//	f21_rd40
//	f21_rd41
//	f21_rd42
//	f21_rd43
//	f21_rd44
//	f21_rd45
//	f21_rd46
//	f21_rd47
//	f21_rd48
//	f21_rd49
//	f21_rd50
//	f21_rd51
//	f21_rd52
//	f21_rd53
//	f21_rd54
//	f21_rd55
//	f21_rd56
//	f21_rd57
//	f21_rd58
//	f21_rd59
//	f21_rd60
//	f21_rd61
//	f21_rd62
//	f21_rd63
//	f21_rd64
//	f21_rd65
//	f21_rd66
//	f21_rd67
//	f21_rd68
//	f21_rd69
//	f21_rd70
//	f21_rd71
//	f21_rd72
//	f21_rd73
//	f21_rd74
//	f21_rd75
//	f21_rd76
//	f21_rd77
//	f21_rd78
//	f21_rd79
inline hw_uint<1280> f20_f21_update_0_read_bundle_read(f20_cache& f20, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f21_rd0
    // f21_rd1
    // f21_rd2
    // f21_rd3
    // f21_rd4
    // f21_rd5
    // f21_rd6
    // f21_rd7
    // f21_rd8
    // f21_rd9
    // f21_rd10
    // f21_rd11
    // f21_rd12
    // f21_rd13
    // f21_rd14
    // f21_rd15
    // f21_rd16
    // f21_rd17
    // f21_rd18
    // f21_rd19
    // f21_rd20
    // f21_rd21
    // f21_rd22
    // f21_rd23
    // f21_rd24
    // f21_rd25
    // f21_rd26
    // f21_rd27
    // f21_rd28
    // f21_rd29
    // f21_rd30
    // f21_rd31
    // f21_rd32
    // f21_rd33
    // f21_rd34
    // f21_rd35
    // f21_rd36
    // f21_rd37
    // f21_rd38
    // f21_rd39
    // f21_rd40
    // f21_rd41
    // f21_rd42
    // f21_rd43
    // f21_rd44
    // f21_rd45
    // f21_rd46
    // f21_rd47
    // f21_rd48
    // f21_rd49
    // f21_rd50
    // f21_rd51
    // f21_rd52
    // f21_rd53
    // f21_rd54
    // f21_rd55
    // f21_rd56
    // f21_rd57
    // f21_rd58
    // f21_rd59
    // f21_rd60
    // f21_rd61
    // f21_rd62
    // f21_rd63
    // f21_rd64
    // f21_rd65
    // f21_rd66
    // f21_rd67
    // f21_rd68
    // f21_rd69
    // f21_rd70
    // f21_rd71
    // f21_rd72
    // f21_rd73
    // f21_rd74
    // f21_rd75
    // f21_rd76
    // f21_rd77
    // f21_rd78
    // f21_rd79

	hw_uint<1280> result;
	hw_uint<16> f21_rd0_res = f21_rd0_select(f20, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f21_rd0_res);
	hw_uint<16> f21_rd1_res = f21_rd1_select(f20, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f21_rd1_res);
	hw_uint<16> f21_rd2_res = f21_rd2_select(f20, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f21_rd2_res);
	hw_uint<16> f21_rd3_res = f21_rd3_select(f20, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f21_rd3_res);
	hw_uint<16> f21_rd4_res = f21_rd4_select(f20, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f21_rd4_res);
	hw_uint<16> f21_rd5_res = f21_rd5_select(f20, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f21_rd5_res);
	hw_uint<16> f21_rd6_res = f21_rd6_select(f20, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f21_rd6_res);
	hw_uint<16> f21_rd7_res = f21_rd7_select(f20, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f21_rd7_res);
	hw_uint<16> f21_rd8_res = f21_rd8_select(f20, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f21_rd8_res);
	hw_uint<16> f21_rd9_res = f21_rd9_select(f20, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f21_rd9_res);
	hw_uint<16> f21_rd10_res = f21_rd10_select(f20, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f21_rd10_res);
	hw_uint<16> f21_rd11_res = f21_rd11_select(f20, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f21_rd11_res);
	hw_uint<16> f21_rd12_res = f21_rd12_select(f20, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f21_rd12_res);
	hw_uint<16> f21_rd13_res = f21_rd13_select(f20, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f21_rd13_res);
	hw_uint<16> f21_rd14_res = f21_rd14_select(f20, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f21_rd14_res);
	hw_uint<16> f21_rd15_res = f21_rd15_select(f20, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f21_rd15_res);
	hw_uint<16> f21_rd16_res = f21_rd16_select(f20, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f21_rd16_res);
	hw_uint<16> f21_rd17_res = f21_rd17_select(f20, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f21_rd17_res);
	hw_uint<16> f21_rd18_res = f21_rd18_select(f20, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f21_rd18_res);
	hw_uint<16> f21_rd19_res = f21_rd19_select(f20, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f21_rd19_res);
	hw_uint<16> f21_rd20_res = f21_rd20_select(f20, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f21_rd20_res);
	hw_uint<16> f21_rd21_res = f21_rd21_select(f20, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f21_rd21_res);
	hw_uint<16> f21_rd22_res = f21_rd22_select(f20, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f21_rd22_res);
	hw_uint<16> f21_rd23_res = f21_rd23_select(f20, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f21_rd23_res);
	hw_uint<16> f21_rd24_res = f21_rd24_select(f20, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f21_rd24_res);
	hw_uint<16> f21_rd25_res = f21_rd25_select(f20, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f21_rd25_res);
	hw_uint<16> f21_rd26_res = f21_rd26_select(f20, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f21_rd26_res);
	hw_uint<16> f21_rd27_res = f21_rd27_select(f20, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f21_rd27_res);
	hw_uint<16> f21_rd28_res = f21_rd28_select(f20, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f21_rd28_res);
	hw_uint<16> f21_rd29_res = f21_rd29_select(f20, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f21_rd29_res);
	hw_uint<16> f21_rd30_res = f21_rd30_select(f20, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f21_rd30_res);
	hw_uint<16> f21_rd31_res = f21_rd31_select(f20, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f21_rd31_res);
	hw_uint<16> f21_rd32_res = f21_rd32_select(f20, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f21_rd32_res);
	hw_uint<16> f21_rd33_res = f21_rd33_select(f20, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f21_rd33_res);
	hw_uint<16> f21_rd34_res = f21_rd34_select(f20, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f21_rd34_res);
	hw_uint<16> f21_rd35_res = f21_rd35_select(f20, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f21_rd35_res);
	hw_uint<16> f21_rd36_res = f21_rd36_select(f20, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f21_rd36_res);
	hw_uint<16> f21_rd37_res = f21_rd37_select(f20, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f21_rd37_res);
	hw_uint<16> f21_rd38_res = f21_rd38_select(f20, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f21_rd38_res);
	hw_uint<16> f21_rd39_res = f21_rd39_select(f20, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f21_rd39_res);
	hw_uint<16> f21_rd40_res = f21_rd40_select(f20, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f21_rd40_res);
	hw_uint<16> f21_rd41_res = f21_rd41_select(f20, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f21_rd41_res);
	hw_uint<16> f21_rd42_res = f21_rd42_select(f20, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f21_rd42_res);
	hw_uint<16> f21_rd43_res = f21_rd43_select(f20, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f21_rd43_res);
	hw_uint<16> f21_rd44_res = f21_rd44_select(f20, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f21_rd44_res);
	hw_uint<16> f21_rd45_res = f21_rd45_select(f20, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f21_rd45_res);
	hw_uint<16> f21_rd46_res = f21_rd46_select(f20, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f21_rd46_res);
	hw_uint<16> f21_rd47_res = f21_rd47_select(f20, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f21_rd47_res);
	hw_uint<16> f21_rd48_res = f21_rd48_select(f20, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f21_rd48_res);
	hw_uint<16> f21_rd49_res = f21_rd49_select(f20, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f21_rd49_res);
	hw_uint<16> f21_rd50_res = f21_rd50_select(f20, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f21_rd50_res);
	hw_uint<16> f21_rd51_res = f21_rd51_select(f20, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f21_rd51_res);
	hw_uint<16> f21_rd52_res = f21_rd52_select(f20, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f21_rd52_res);
	hw_uint<16> f21_rd53_res = f21_rd53_select(f20, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f21_rd53_res);
	hw_uint<16> f21_rd54_res = f21_rd54_select(f20, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f21_rd54_res);
	hw_uint<16> f21_rd55_res = f21_rd55_select(f20, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f21_rd55_res);
	hw_uint<16> f21_rd56_res = f21_rd56_select(f20, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f21_rd56_res);
	hw_uint<16> f21_rd57_res = f21_rd57_select(f20, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f21_rd57_res);
	hw_uint<16> f21_rd58_res = f21_rd58_select(f20, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f21_rd58_res);
	hw_uint<16> f21_rd59_res = f21_rd59_select(f20, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f21_rd59_res);
	hw_uint<16> f21_rd60_res = f21_rd60_select(f20, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f21_rd60_res);
	hw_uint<16> f21_rd61_res = f21_rd61_select(f20, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f21_rd61_res);
	hw_uint<16> f21_rd62_res = f21_rd62_select(f20, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f21_rd62_res);
	hw_uint<16> f21_rd63_res = f21_rd63_select(f20, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f21_rd63_res);
	hw_uint<16> f21_rd64_res = f21_rd64_select(f20, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f21_rd64_res);
	hw_uint<16> f21_rd65_res = f21_rd65_select(f20, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f21_rd65_res);
	hw_uint<16> f21_rd66_res = f21_rd66_select(f20, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f21_rd66_res);
	hw_uint<16> f21_rd67_res = f21_rd67_select(f20, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f21_rd67_res);
	hw_uint<16> f21_rd68_res = f21_rd68_select(f20, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f21_rd68_res);
	hw_uint<16> f21_rd69_res = f21_rd69_select(f20, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f21_rd69_res);
	hw_uint<16> f21_rd70_res = f21_rd70_select(f20, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f21_rd70_res);
	hw_uint<16> f21_rd71_res = f21_rd71_select(f20, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f21_rd71_res);
	hw_uint<16> f21_rd72_res = f21_rd72_select(f20, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f21_rd72_res);
	hw_uint<16> f21_rd73_res = f21_rd73_select(f20, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f21_rd73_res);
	hw_uint<16> f21_rd74_res = f21_rd74_select(f20, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f21_rd74_res);
	hw_uint<16> f21_rd75_res = f21_rd75_select(f20, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f21_rd75_res);
	hw_uint<16> f21_rd76_res = f21_rd76_select(f20, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f21_rd76_res);
	hw_uint<16> f21_rd77_res = f21_rd77_select(f20, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f21_rd77_res);
	hw_uint<16> f21_rd78_res = f21_rd78_select(f20, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f21_rd78_res);
	hw_uint<16> f21_rd79_res = f21_rd79_select(f20, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f21_rd79_res);
	return result;
}

struct f21_f21_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-32, 1952], [-3, 1081]}
	// Capacity: 254
	// # of read delays: 5
  // 0, 1, 126, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 125> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_253() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-31, 1937], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-22, 1946], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-21, 1947], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-20, 1948], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-19, 1949], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-18, 1950], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-33, 1951], [-2, 1082]}
	// Capacity: 254
	// # of read delays: 5
  // 0, 1, 127, 128, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 124> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
		return f6;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_253() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-30, 1938], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-29, 1939], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-28, 1940], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-27, 1941], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-26, 1942], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-25, 1943], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-24, 1944], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-23, 1945], [-3, 1082]}
	// Capacity: 254
	// # of read delays: 4
  // 0, 1, 127, 253
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 125> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_252() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_253() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_cache {
  // # of banks: 16
  f21_f21_update_0_write0_merged_banks_5_cache f21_f21_update_0_write0_merged_banks_5;
  f21_f21_update_0_write1_merged_banks_5_cache f21_f21_update_0_write1_merged_banks_5;
  f21_f21_update_0_write10_merged_banks_5_cache f21_f21_update_0_write10_merged_banks_5;
  f21_f21_update_0_write11_merged_banks_5_cache f21_f21_update_0_write11_merged_banks_5;
  f21_f21_update_0_write12_merged_banks_5_cache f21_f21_update_0_write12_merged_banks_5;
  f21_f21_update_0_write13_merged_banks_5_cache f21_f21_update_0_write13_merged_banks_5;
  f21_f21_update_0_write14_merged_banks_5_cache f21_f21_update_0_write14_merged_banks_5;
  f21_f21_update_0_write15_merged_banks_5_cache f21_f21_update_0_write15_merged_banks_5;
  f21_f21_update_0_write2_merged_banks_5_cache f21_f21_update_0_write2_merged_banks_5;
  f21_f21_update_0_write3_merged_banks_5_cache f21_f21_update_0_write3_merged_banks_5;
  f21_f21_update_0_write4_merged_banks_5_cache f21_f21_update_0_write4_merged_banks_5;
  f21_f21_update_0_write5_merged_banks_5_cache f21_f21_update_0_write5_merged_banks_5;
  f21_f21_update_0_write6_merged_banks_5_cache f21_f21_update_0_write6_merged_banks_5;
  f21_f21_update_0_write7_merged_banks_5_cache f21_f21_update_0_write7_merged_banks_5;
  f21_f21_update_0_write8_merged_banks_5_cache f21_f21_update_0_write8_merged_banks_5;
  f21_f21_update_0_write9_merged_banks_5_cache f21_f21_update_0_write9_merged_banks_5;
};



inline void f21_f21_update_0_write0_write(hw_uint<16>& f21_f21_update_0_write0, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write0_merged_banks_5.push(f21_f21_update_0_write0);
}

inline void f21_f21_update_0_write1_write(hw_uint<16>& f21_f21_update_0_write1, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write1_merged_banks_5.push(f21_f21_update_0_write1);
}

inline void f21_f21_update_0_write10_write(hw_uint<16>& f21_f21_update_0_write10, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write10_merged_banks_5.push(f21_f21_update_0_write10);
}

inline void f21_f21_update_0_write11_write(hw_uint<16>& f21_f21_update_0_write11, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write11_merged_banks_5.push(f21_f21_update_0_write11);
}

inline void f21_f21_update_0_write12_write(hw_uint<16>& f21_f21_update_0_write12, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write12_merged_banks_5.push(f21_f21_update_0_write12);
}

inline void f21_f21_update_0_write13_write(hw_uint<16>& f21_f21_update_0_write13, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write13_merged_banks_5.push(f21_f21_update_0_write13);
}

inline void f21_f21_update_0_write14_write(hw_uint<16>& f21_f21_update_0_write14, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write14_merged_banks_5.push(f21_f21_update_0_write14);
}

inline void f21_f21_update_0_write15_write(hw_uint<16>& f21_f21_update_0_write15, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write15_merged_banks_5.push(f21_f21_update_0_write15);
}

inline void f21_f21_update_0_write2_write(hw_uint<16>& f21_f21_update_0_write2, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write2_merged_banks_5.push(f21_f21_update_0_write2);
}

inline void f21_f21_update_0_write3_write(hw_uint<16>& f21_f21_update_0_write3, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write3_merged_banks_5.push(f21_f21_update_0_write3);
}

inline void f21_f21_update_0_write4_write(hw_uint<16>& f21_f21_update_0_write4, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write4_merged_banks_5.push(f21_f21_update_0_write4);
}

inline void f21_f21_update_0_write5_write(hw_uint<16>& f21_f21_update_0_write5, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write5_merged_banks_5.push(f21_f21_update_0_write5);
}

inline void f21_f21_update_0_write6_write(hw_uint<16>& f21_f21_update_0_write6, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write6_merged_banks_5.push(f21_f21_update_0_write6);
}

inline void f21_f21_update_0_write7_write(hw_uint<16>& f21_f21_update_0_write7, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write7_merged_banks_5.push(f21_f21_update_0_write7);
}

inline void f21_f21_update_0_write8_write(hw_uint<16>& f21_f21_update_0_write8, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write8_merged_banks_5.push(f21_f21_update_0_write8);
}

inline void f21_f21_update_0_write9_write(hw_uint<16>& f21_f21_update_0_write9, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write9_merged_banks_5.push(f21_f21_update_0_write9);
}

inline hw_uint<16> f22_rd0_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd0 read pattern: { f22_update_0[d0, d1] -> f21[-1 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write15 = f21.f21_f21_update_0_write15_merged_banks_5.peek_128();
  return value_f21_f21_update_0_write15;
  return 0;
}

inline hw_uint<16> f22_rd1_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd1 read pattern: { f22_update_0[d0, d1] -> f21[16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write0 = f21.f21_f21_update_0_write0_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write0;
  return 0;
}

inline hw_uint<16> f22_rd10_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd10 read pattern: { f22_update_0[d0, d1] -> f21[1 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write1 = f21.f21_f21_update_0_write1_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write1;
  return 0;
}

inline hw_uint<16> f22_rd11_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd11 read pattern: { f22_update_0[d0, d1] -> f21[2 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write2 = f21.f21_f21_update_0_write2_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write2;
  return 0;
}

inline hw_uint<16> f22_rd12_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd12 read pattern: { f22_update_0[d0, d1] -> f21[2 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write2 = f21.f21_f21_update_0_write2_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write2;
  return 0;
}

inline hw_uint<16> f22_rd13_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd13 read pattern: { f22_update_0[d0, d1] -> f21[2 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write2 = f21.f21_f21_update_0_write2_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write2;
  return 0;
}

inline hw_uint<16> f22_rd14_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd14 read pattern: { f22_update_0[d0, d1] -> f21[3 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write3 = f21.f21_f21_update_0_write3_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write3;
  return 0;
}

inline hw_uint<16> f22_rd15_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd15 read pattern: { f22_update_0[d0, d1] -> f21[2 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write2 = f21.f21_f21_update_0_write2_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write2;
  return 0;
}

inline hw_uint<16> f22_rd16_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd16 read pattern: { f22_update_0[d0, d1] -> f21[3 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write3 = f21.f21_f21_update_0_write3_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write3;
  return 0;
}

inline hw_uint<16> f22_rd17_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd17 read pattern: { f22_update_0[d0, d1] -> f21[3 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write3 = f21.f21_f21_update_0_write3_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write3;
  return 0;
}

inline hw_uint<16> f22_rd18_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd18 read pattern: { f22_update_0[d0, d1] -> f21[3 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write3 = f21.f21_f21_update_0_write3_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write3;
  return 0;
}

inline hw_uint<16> f22_rd19_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd19 read pattern: { f22_update_0[d0, d1] -> f21[4 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write4 = f21.f21_f21_update_0_write4_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write4;
  return 0;
}

inline hw_uint<16> f22_rd2_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd2 read pattern: { f22_update_0[d0, d1] -> f21[16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write0 = f21.f21_f21_update_0_write0_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write0;
  return 0;
}

inline hw_uint<16> f22_rd20_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd20 read pattern: { f22_update_0[d0, d1] -> f21[3 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write3 = f21.f21_f21_update_0_write3_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write3;
  return 0;
}

inline hw_uint<16> f22_rd21_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd21 read pattern: { f22_update_0[d0, d1] -> f21[4 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write4 = f21.f21_f21_update_0_write4_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write4;
  return 0;
}

inline hw_uint<16> f22_rd22_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd22 read pattern: { f22_update_0[d0, d1] -> f21[4 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write4 = f21.f21_f21_update_0_write4_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write4;
  return 0;
}

inline hw_uint<16> f22_rd23_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd23 read pattern: { f22_update_0[d0, d1] -> f21[4 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write4 = f21.f21_f21_update_0_write4_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write4;
  return 0;
}

inline hw_uint<16> f22_rd24_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd24 read pattern: { f22_update_0[d0, d1] -> f21[5 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write5 = f21.f21_f21_update_0_write5_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write5;
  return 0;
}

inline hw_uint<16> f22_rd25_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd25 read pattern: { f22_update_0[d0, d1] -> f21[4 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write4 = f21.f21_f21_update_0_write4_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write4;
  return 0;
}

inline hw_uint<16> f22_rd26_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd26 read pattern: { f22_update_0[d0, d1] -> f21[5 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write5 = f21.f21_f21_update_0_write5_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write5;
  return 0;
}

inline hw_uint<16> f22_rd27_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd27 read pattern: { f22_update_0[d0, d1] -> f21[5 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write5 = f21.f21_f21_update_0_write5_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write5;
  return 0;
}

inline hw_uint<16> f22_rd28_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd28 read pattern: { f22_update_0[d0, d1] -> f21[5 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write5 = f21.f21_f21_update_0_write5_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write5;
  return 0;
}

inline hw_uint<16> f22_rd29_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd29 read pattern: { f22_update_0[d0, d1] -> f21[6 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write6 = f21.f21_f21_update_0_write6_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write6;
  return 0;
}

inline hw_uint<16> f22_rd3_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd3 read pattern: { f22_update_0[d0, d1] -> f21[16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write0 = f21.f21_f21_update_0_write0_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write0;
  return 0;
}

inline hw_uint<16> f22_rd30_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd30 read pattern: { f22_update_0[d0, d1] -> f21[5 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write5 = f21.f21_f21_update_0_write5_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write5;
  return 0;
}

inline hw_uint<16> f22_rd31_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd31 read pattern: { f22_update_0[d0, d1] -> f21[6 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write6 = f21.f21_f21_update_0_write6_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write6;
  return 0;
}

inline hw_uint<16> f22_rd32_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd32 read pattern: { f22_update_0[d0, d1] -> f21[6 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write6 = f21.f21_f21_update_0_write6_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write6;
  return 0;
}

inline hw_uint<16> f22_rd33_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd33 read pattern: { f22_update_0[d0, d1] -> f21[6 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write6 = f21.f21_f21_update_0_write6_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write6;
  return 0;
}

inline hw_uint<16> f22_rd34_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd34 read pattern: { f22_update_0[d0, d1] -> f21[7 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write7 = f21.f21_f21_update_0_write7_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write7;
  return 0;
}

inline hw_uint<16> f22_rd35_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd35 read pattern: { f22_update_0[d0, d1] -> f21[6 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write6 = f21.f21_f21_update_0_write6_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write6;
  return 0;
}

inline hw_uint<16> f22_rd36_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd36 read pattern: { f22_update_0[d0, d1] -> f21[7 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write7 = f21.f21_f21_update_0_write7_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write7;
  return 0;
}

inline hw_uint<16> f22_rd37_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd37 read pattern: { f22_update_0[d0, d1] -> f21[7 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write7 = f21.f21_f21_update_0_write7_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write7;
  return 0;
}

inline hw_uint<16> f22_rd38_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd38 read pattern: { f22_update_0[d0, d1] -> f21[7 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write7 = f21.f21_f21_update_0_write7_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write7;
  return 0;
}

inline hw_uint<16> f22_rd39_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd39 read pattern: { f22_update_0[d0, d1] -> f21[8 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write8 = f21.f21_f21_update_0_write8_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write8;
  return 0;
}

inline hw_uint<16> f22_rd4_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd4 read pattern: { f22_update_0[d0, d1] -> f21[1 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write1 = f21.f21_f21_update_0_write1_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write1;
  return 0;
}

inline hw_uint<16> f22_rd40_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd40 read pattern: { f22_update_0[d0, d1] -> f21[7 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write7 = f21.f21_f21_update_0_write7_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write7;
  return 0;
}

inline hw_uint<16> f22_rd41_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd41 read pattern: { f22_update_0[d0, d1] -> f21[8 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write8 = f21.f21_f21_update_0_write8_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write8;
  return 0;
}

inline hw_uint<16> f22_rd42_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd42 read pattern: { f22_update_0[d0, d1] -> f21[8 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write8 = f21.f21_f21_update_0_write8_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write8;
  return 0;
}

inline hw_uint<16> f22_rd43_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd43 read pattern: { f22_update_0[d0, d1] -> f21[8 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write8 = f21.f21_f21_update_0_write8_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write8;
  return 0;
}

inline hw_uint<16> f22_rd44_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd44 read pattern: { f22_update_0[d0, d1] -> f21[9 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write9 = f21.f21_f21_update_0_write9_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write9;
  return 0;
}

inline hw_uint<16> f22_rd45_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd45 read pattern: { f22_update_0[d0, d1] -> f21[8 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write8 = f21.f21_f21_update_0_write8_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write8;
  return 0;
}

inline hw_uint<16> f22_rd46_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd46 read pattern: { f22_update_0[d0, d1] -> f21[9 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write9 = f21.f21_f21_update_0_write9_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write9;
  return 0;
}

inline hw_uint<16> f22_rd47_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd47 read pattern: { f22_update_0[d0, d1] -> f21[9 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write9 = f21.f21_f21_update_0_write9_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write9;
  return 0;
}

inline hw_uint<16> f22_rd48_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd48 read pattern: { f22_update_0[d0, d1] -> f21[9 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write9 = f21.f21_f21_update_0_write9_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write9;
  return 0;
}

inline hw_uint<16> f22_rd49_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd49 read pattern: { f22_update_0[d0, d1] -> f21[10 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write10 = f21.f21_f21_update_0_write10_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write10;
  return 0;
}

inline hw_uint<16> f22_rd5_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd5 read pattern: { f22_update_0[d0, d1] -> f21[16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write0 = f21.f21_f21_update_0_write0_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write0;
  return 0;
}

inline hw_uint<16> f22_rd50_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd50 read pattern: { f22_update_0[d0, d1] -> f21[9 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write9 = f21.f21_f21_update_0_write9_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write9;
  return 0;
}

inline hw_uint<16> f22_rd51_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd51 read pattern: { f22_update_0[d0, d1] -> f21[10 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write10 = f21.f21_f21_update_0_write10_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write10;
  return 0;
}

inline hw_uint<16> f22_rd52_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd52 read pattern: { f22_update_0[d0, d1] -> f21[10 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write10 = f21.f21_f21_update_0_write10_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write10;
  return 0;
}

inline hw_uint<16> f22_rd53_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd53 read pattern: { f22_update_0[d0, d1] -> f21[10 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write10 = f21.f21_f21_update_0_write10_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write10;
  return 0;
}

inline hw_uint<16> f22_rd54_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd54 read pattern: { f22_update_0[d0, d1] -> f21[11 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write11 = f21.f21_f21_update_0_write11_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write11;
  return 0;
}

inline hw_uint<16> f22_rd55_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd55 read pattern: { f22_update_0[d0, d1] -> f21[10 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write10 = f21.f21_f21_update_0_write10_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write10;
  return 0;
}

inline hw_uint<16> f22_rd56_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd56 read pattern: { f22_update_0[d0, d1] -> f21[11 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write11 = f21.f21_f21_update_0_write11_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write11;
  return 0;
}

inline hw_uint<16> f22_rd57_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd57 read pattern: { f22_update_0[d0, d1] -> f21[11 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write11 = f21.f21_f21_update_0_write11_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write11;
  return 0;
}

inline hw_uint<16> f22_rd58_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd58 read pattern: { f22_update_0[d0, d1] -> f21[11 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write11 = f21.f21_f21_update_0_write11_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write11;
  return 0;
}

inline hw_uint<16> f22_rd59_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd59 read pattern: { f22_update_0[d0, d1] -> f21[12 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write12 = f21.f21_f21_update_0_write12_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write12;
  return 0;
}

inline hw_uint<16> f22_rd6_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd6 read pattern: { f22_update_0[d0, d1] -> f21[1 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write1 = f21.f21_f21_update_0_write1_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write1;
  return 0;
}

inline hw_uint<16> f22_rd60_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd60 read pattern: { f22_update_0[d0, d1] -> f21[11 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write11 = f21.f21_f21_update_0_write11_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write11;
  return 0;
}

inline hw_uint<16> f22_rd61_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd61 read pattern: { f22_update_0[d0, d1] -> f21[12 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write12 = f21.f21_f21_update_0_write12_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write12;
  return 0;
}

inline hw_uint<16> f22_rd62_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd62 read pattern: { f22_update_0[d0, d1] -> f21[12 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write12 = f21.f21_f21_update_0_write12_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write12;
  return 0;
}

inline hw_uint<16> f22_rd63_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd63 read pattern: { f22_update_0[d0, d1] -> f21[12 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write12 = f21.f21_f21_update_0_write12_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write12;
  return 0;
}

inline hw_uint<16> f22_rd64_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd64 read pattern: { f22_update_0[d0, d1] -> f21[13 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write13 = f21.f21_f21_update_0_write13_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write13;
  return 0;
}

inline hw_uint<16> f22_rd65_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd65 read pattern: { f22_update_0[d0, d1] -> f21[12 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write12 = f21.f21_f21_update_0_write12_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write12;
  return 0;
}

inline hw_uint<16> f22_rd66_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd66 read pattern: { f22_update_0[d0, d1] -> f21[13 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write13 = f21.f21_f21_update_0_write13_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write13;
  return 0;
}

inline hw_uint<16> f22_rd67_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd67 read pattern: { f22_update_0[d0, d1] -> f21[13 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write13 = f21.f21_f21_update_0_write13_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write13;
  return 0;
}

inline hw_uint<16> f22_rd68_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd68 read pattern: { f22_update_0[d0, d1] -> f21[13 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write13 = f21.f21_f21_update_0_write13_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write13;
  return 0;
}

inline hw_uint<16> f22_rd69_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd69 read pattern: { f22_update_0[d0, d1] -> f21[14 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write14 = f21.f21_f21_update_0_write14_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write14;
  return 0;
}

inline hw_uint<16> f22_rd7_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd7 read pattern: { f22_update_0[d0, d1] -> f21[1 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write1 = f21.f21_f21_update_0_write1_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write1;
  return 0;
}

inline hw_uint<16> f22_rd70_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd70 read pattern: { f22_update_0[d0, d1] -> f21[13 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write13 = f21.f21_f21_update_0_write13_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write13;
  return 0;
}

inline hw_uint<16> f22_rd71_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd71 read pattern: { f22_update_0[d0, d1] -> f21[14 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write14 = f21.f21_f21_update_0_write14_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write14;
  return 0;
}

inline hw_uint<16> f22_rd72_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd72 read pattern: { f22_update_0[d0, d1] -> f21[14 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write14 = f21.f21_f21_update_0_write14_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write14;
  return 0;
}

inline hw_uint<16> f22_rd73_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd73 read pattern: { f22_update_0[d0, d1] -> f21[14 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write14 = f21.f21_f21_update_0_write14_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write14;
  return 0;
}

inline hw_uint<16> f22_rd74_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd74 read pattern: { f22_update_0[d0, d1] -> f21[15 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write15 = f21.f21_f21_update_0_write15_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write15;
  return 0;
}

inline hw_uint<16> f22_rd75_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd75 read pattern: { f22_update_0[d0, d1] -> f21[14 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write14 = f21.f21_f21_update_0_write14_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write14;
  return 0;
}

inline hw_uint<16> f22_rd76_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd76 read pattern: { f22_update_0[d0, d1] -> f21[15 + 16d0, -1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write15 = f21.f21_f21_update_0_write15_merged_banks_5.peek_253();
  return value_f21_f21_update_0_write15;
  return 0;
}

inline hw_uint<16> f22_rd77_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd77 read pattern: { f22_update_0[d0, d1] -> f21[15 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write15 = f21.f21_f21_update_0_write15_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write15;
  return 0;
}

inline hw_uint<16> f22_rd78_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd78 read pattern: { f22_update_0[d0, d1] -> f21[15 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write15 = f21.f21_f21_update_0_write15_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write15;
  return 0;
}

inline hw_uint<16> f22_rd79_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd79 read pattern: { f22_update_0[d0, d1] -> f21[16 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write0 = f21.f21_f21_update_0_write0_merged_banks_5.peek_126();
  return value_f21_f21_update_0_write0;
  return 0;
}

inline hw_uint<16> f22_rd8_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd8 read pattern: { f22_update_0[d0, d1] -> f21[1 + 16d0, 1 + d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write1 = f21.f21_f21_update_0_write1_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write1;
  return 0;
}

inline hw_uint<16> f22_rd9_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd9 read pattern: { f22_update_0[d0, d1] -> f21[2 + 16d0, d1] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write2 = f21.f21_f21_update_0_write2_merged_banks_5.peek_127();
  return value_f21_f21_update_0_write2;
  return 0;
}

// # of bundles = 2
// f21_update_0_write
//	f21_f21_update_0_write0
//	f21_f21_update_0_write1
//	f21_f21_update_0_write2
//	f21_f21_update_0_write3
//	f21_f21_update_0_write4
//	f21_f21_update_0_write5
//	f21_f21_update_0_write6
//	f21_f21_update_0_write7
//	f21_f21_update_0_write8
//	f21_f21_update_0_write9
//	f21_f21_update_0_write10
//	f21_f21_update_0_write11
//	f21_f21_update_0_write12
//	f21_f21_update_0_write13
//	f21_f21_update_0_write14
//	f21_f21_update_0_write15
inline void f21_f21_update_0_write_bundle_write(hw_uint<256>& f21_update_0_write, f21_cache& f21, int d0, int d1, int dynamic_address) {
	hw_uint<16> f21_f21_update_0_write0_res = f21_update_0_write.extract<0, 15>();
	f21_f21_update_0_write0_write(f21_f21_update_0_write0_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write1_res = f21_update_0_write.extract<16, 31>();
	f21_f21_update_0_write1_write(f21_f21_update_0_write1_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write2_res = f21_update_0_write.extract<32, 47>();
	f21_f21_update_0_write2_write(f21_f21_update_0_write2_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write3_res = f21_update_0_write.extract<48, 63>();
	f21_f21_update_0_write3_write(f21_f21_update_0_write3_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write4_res = f21_update_0_write.extract<64, 79>();
	f21_f21_update_0_write4_write(f21_f21_update_0_write4_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write5_res = f21_update_0_write.extract<80, 95>();
	f21_f21_update_0_write5_write(f21_f21_update_0_write5_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write6_res = f21_update_0_write.extract<96, 111>();
	f21_f21_update_0_write6_write(f21_f21_update_0_write6_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write7_res = f21_update_0_write.extract<112, 127>();
	f21_f21_update_0_write7_write(f21_f21_update_0_write7_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write8_res = f21_update_0_write.extract<128, 143>();
	f21_f21_update_0_write8_write(f21_f21_update_0_write8_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write9_res = f21_update_0_write.extract<144, 159>();
	f21_f21_update_0_write9_write(f21_f21_update_0_write9_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write10_res = f21_update_0_write.extract<160, 175>();
	f21_f21_update_0_write10_write(f21_f21_update_0_write10_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write11_res = f21_update_0_write.extract<176, 191>();
	f21_f21_update_0_write11_write(f21_f21_update_0_write11_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write12_res = f21_update_0_write.extract<192, 207>();
	f21_f21_update_0_write12_write(f21_f21_update_0_write12_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write13_res = f21_update_0_write.extract<208, 223>();
	f21_f21_update_0_write13_write(f21_f21_update_0_write13_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write14_res = f21_update_0_write.extract<224, 239>();
	f21_f21_update_0_write14_write(f21_f21_update_0_write14_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write15_res = f21_update_0_write.extract<240, 255>();
	f21_f21_update_0_write15_write(f21_f21_update_0_write15_res, f21, d0, d1, dynamic_address);
}

// f22_update_0_read
//	f22_rd0
//	f22_rd1
//	f22_rd2
//	f22_rd3
//	f22_rd4
//	f22_rd5
//	f22_rd6
//	f22_rd7
//	f22_rd8
//	f22_rd9
//	f22_rd10
//	f22_rd11
//	f22_rd12
//	f22_rd13
//	f22_rd14
//	f22_rd15
//	f22_rd16
//	f22_rd17
//	f22_rd18
//	f22_rd19
//	f22_rd20
//	f22_rd21
//	f22_rd22
//	f22_rd23
//	f22_rd24
//	f22_rd25
//	f22_rd26
//	f22_rd27
//	f22_rd28
//	f22_rd29
//	f22_rd30
//	f22_rd31
//	f22_rd32
//	f22_rd33
//	f22_rd34
//	f22_rd35
//	f22_rd36
//	f22_rd37
//	f22_rd38
//	f22_rd39
//	f22_rd40
//	f22_rd41
//	f22_rd42
//	f22_rd43
//	f22_rd44
//	f22_rd45
//	f22_rd46
//	f22_rd47
//	f22_rd48
//	f22_rd49
//	f22_rd50
//	f22_rd51
//	f22_rd52
//	f22_rd53
//	f22_rd54
//	f22_rd55
//	f22_rd56
//	f22_rd57
//	f22_rd58
//	f22_rd59
//	f22_rd60
//	f22_rd61
//	f22_rd62
//	f22_rd63
//	f22_rd64
//	f22_rd65
//	f22_rd66
//	f22_rd67
//	f22_rd68
//	f22_rd69
//	f22_rd70
//	f22_rd71
//	f22_rd72
//	f22_rd73
//	f22_rd74
//	f22_rd75
//	f22_rd76
//	f22_rd77
//	f22_rd78
//	f22_rd79
inline hw_uint<1280> f21_f22_update_0_read_bundle_read(f21_cache& f21, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f22_rd0
    // f22_rd1
    // f22_rd2
    // f22_rd3
    // f22_rd4
    // f22_rd5
    // f22_rd6
    // f22_rd7
    // f22_rd8
    // f22_rd9
    // f22_rd10
    // f22_rd11
    // f22_rd12
    // f22_rd13
    // f22_rd14
    // f22_rd15
    // f22_rd16
    // f22_rd17
    // f22_rd18
    // f22_rd19
    // f22_rd20
    // f22_rd21
    // f22_rd22
    // f22_rd23
    // f22_rd24
    // f22_rd25
    // f22_rd26
    // f22_rd27
    // f22_rd28
    // f22_rd29
    // f22_rd30
    // f22_rd31
    // f22_rd32
    // f22_rd33
    // f22_rd34
    // f22_rd35
    // f22_rd36
    // f22_rd37
    // f22_rd38
    // f22_rd39
    // f22_rd40
    // f22_rd41
    // f22_rd42
    // f22_rd43
    // f22_rd44
    // f22_rd45
    // f22_rd46
    // f22_rd47
    // f22_rd48
    // f22_rd49
    // f22_rd50
    // f22_rd51
    // f22_rd52
    // f22_rd53
    // f22_rd54
    // f22_rd55
    // f22_rd56
    // f22_rd57
    // f22_rd58
    // f22_rd59
    // f22_rd60
    // f22_rd61
    // f22_rd62
    // f22_rd63
    // f22_rd64
    // f22_rd65
    // f22_rd66
    // f22_rd67
    // f22_rd68
    // f22_rd69
    // f22_rd70
    // f22_rd71
    // f22_rd72
    // f22_rd73
    // f22_rd74
    // f22_rd75
    // f22_rd76
    // f22_rd77
    // f22_rd78
    // f22_rd79

	hw_uint<1280> result;
	hw_uint<16> f22_rd0_res = f22_rd0_select(f21, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f22_rd0_res);
	hw_uint<16> f22_rd1_res = f22_rd1_select(f21, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f22_rd1_res);
	hw_uint<16> f22_rd2_res = f22_rd2_select(f21, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f22_rd2_res);
	hw_uint<16> f22_rd3_res = f22_rd3_select(f21, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f22_rd3_res);
	hw_uint<16> f22_rd4_res = f22_rd4_select(f21, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f22_rd4_res);
	hw_uint<16> f22_rd5_res = f22_rd5_select(f21, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f22_rd5_res);
	hw_uint<16> f22_rd6_res = f22_rd6_select(f21, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f22_rd6_res);
	hw_uint<16> f22_rd7_res = f22_rd7_select(f21, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f22_rd7_res);
	hw_uint<16> f22_rd8_res = f22_rd8_select(f21, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f22_rd8_res);
	hw_uint<16> f22_rd9_res = f22_rd9_select(f21, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f22_rd9_res);
	hw_uint<16> f22_rd10_res = f22_rd10_select(f21, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f22_rd10_res);
	hw_uint<16> f22_rd11_res = f22_rd11_select(f21, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f22_rd11_res);
	hw_uint<16> f22_rd12_res = f22_rd12_select(f21, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f22_rd12_res);
	hw_uint<16> f22_rd13_res = f22_rd13_select(f21, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f22_rd13_res);
	hw_uint<16> f22_rd14_res = f22_rd14_select(f21, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f22_rd14_res);
	hw_uint<16> f22_rd15_res = f22_rd15_select(f21, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f22_rd15_res);
	hw_uint<16> f22_rd16_res = f22_rd16_select(f21, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f22_rd16_res);
	hw_uint<16> f22_rd17_res = f22_rd17_select(f21, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f22_rd17_res);
	hw_uint<16> f22_rd18_res = f22_rd18_select(f21, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f22_rd18_res);
	hw_uint<16> f22_rd19_res = f22_rd19_select(f21, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f22_rd19_res);
	hw_uint<16> f22_rd20_res = f22_rd20_select(f21, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f22_rd20_res);
	hw_uint<16> f22_rd21_res = f22_rd21_select(f21, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f22_rd21_res);
	hw_uint<16> f22_rd22_res = f22_rd22_select(f21, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f22_rd22_res);
	hw_uint<16> f22_rd23_res = f22_rd23_select(f21, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f22_rd23_res);
	hw_uint<16> f22_rd24_res = f22_rd24_select(f21, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f22_rd24_res);
	hw_uint<16> f22_rd25_res = f22_rd25_select(f21, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f22_rd25_res);
	hw_uint<16> f22_rd26_res = f22_rd26_select(f21, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f22_rd26_res);
	hw_uint<16> f22_rd27_res = f22_rd27_select(f21, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f22_rd27_res);
	hw_uint<16> f22_rd28_res = f22_rd28_select(f21, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f22_rd28_res);
	hw_uint<16> f22_rd29_res = f22_rd29_select(f21, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f22_rd29_res);
	hw_uint<16> f22_rd30_res = f22_rd30_select(f21, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f22_rd30_res);
	hw_uint<16> f22_rd31_res = f22_rd31_select(f21, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f22_rd31_res);
	hw_uint<16> f22_rd32_res = f22_rd32_select(f21, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f22_rd32_res);
	hw_uint<16> f22_rd33_res = f22_rd33_select(f21, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f22_rd33_res);
	hw_uint<16> f22_rd34_res = f22_rd34_select(f21, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f22_rd34_res);
	hw_uint<16> f22_rd35_res = f22_rd35_select(f21, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f22_rd35_res);
	hw_uint<16> f22_rd36_res = f22_rd36_select(f21, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f22_rd36_res);
	hw_uint<16> f22_rd37_res = f22_rd37_select(f21, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f22_rd37_res);
	hw_uint<16> f22_rd38_res = f22_rd38_select(f21, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f22_rd38_res);
	hw_uint<16> f22_rd39_res = f22_rd39_select(f21, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f22_rd39_res);
	hw_uint<16> f22_rd40_res = f22_rd40_select(f21, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f22_rd40_res);
	hw_uint<16> f22_rd41_res = f22_rd41_select(f21, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f22_rd41_res);
	hw_uint<16> f22_rd42_res = f22_rd42_select(f21, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f22_rd42_res);
	hw_uint<16> f22_rd43_res = f22_rd43_select(f21, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f22_rd43_res);
	hw_uint<16> f22_rd44_res = f22_rd44_select(f21, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f22_rd44_res);
	hw_uint<16> f22_rd45_res = f22_rd45_select(f21, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f22_rd45_res);
	hw_uint<16> f22_rd46_res = f22_rd46_select(f21, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f22_rd46_res);
	hw_uint<16> f22_rd47_res = f22_rd47_select(f21, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f22_rd47_res);
	hw_uint<16> f22_rd48_res = f22_rd48_select(f21, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f22_rd48_res);
	hw_uint<16> f22_rd49_res = f22_rd49_select(f21, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f22_rd49_res);
	hw_uint<16> f22_rd50_res = f22_rd50_select(f21, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f22_rd50_res);
	hw_uint<16> f22_rd51_res = f22_rd51_select(f21, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f22_rd51_res);
	hw_uint<16> f22_rd52_res = f22_rd52_select(f21, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f22_rd52_res);
	hw_uint<16> f22_rd53_res = f22_rd53_select(f21, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f22_rd53_res);
	hw_uint<16> f22_rd54_res = f22_rd54_select(f21, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f22_rd54_res);
	hw_uint<16> f22_rd55_res = f22_rd55_select(f21, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f22_rd55_res);
	hw_uint<16> f22_rd56_res = f22_rd56_select(f21, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f22_rd56_res);
	hw_uint<16> f22_rd57_res = f22_rd57_select(f21, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f22_rd57_res);
	hw_uint<16> f22_rd58_res = f22_rd58_select(f21, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f22_rd58_res);
	hw_uint<16> f22_rd59_res = f22_rd59_select(f21, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f22_rd59_res);
	hw_uint<16> f22_rd60_res = f22_rd60_select(f21, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f22_rd60_res);
	hw_uint<16> f22_rd61_res = f22_rd61_select(f21, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f22_rd61_res);
	hw_uint<16> f22_rd62_res = f22_rd62_select(f21, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f22_rd62_res);
	hw_uint<16> f22_rd63_res = f22_rd63_select(f21, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f22_rd63_res);
	hw_uint<16> f22_rd64_res = f22_rd64_select(f21, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f22_rd64_res);
	hw_uint<16> f22_rd65_res = f22_rd65_select(f21, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f22_rd65_res);
	hw_uint<16> f22_rd66_res = f22_rd66_select(f21, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f22_rd66_res);
	hw_uint<16> f22_rd67_res = f22_rd67_select(f21, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f22_rd67_res);
	hw_uint<16> f22_rd68_res = f22_rd68_select(f21, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f22_rd68_res);
	hw_uint<16> f22_rd69_res = f22_rd69_select(f21, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f22_rd69_res);
	hw_uint<16> f22_rd70_res = f22_rd70_select(f21, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f22_rd70_res);
	hw_uint<16> f22_rd71_res = f22_rd71_select(f21, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f22_rd71_res);
	hw_uint<16> f22_rd72_res = f22_rd72_select(f21, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f22_rd72_res);
	hw_uint<16> f22_rd73_res = f22_rd73_select(f21, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f22_rd73_res);
	hw_uint<16> f22_rd74_res = f22_rd74_select(f21, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f22_rd74_res);
	hw_uint<16> f22_rd75_res = f22_rd75_select(f21, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f22_rd75_res);
	hw_uint<16> f22_rd76_res = f22_rd76_select(f21, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f22_rd76_res);
	hw_uint<16> f22_rd77_res = f22_rd77_select(f21, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f22_rd77_res);
	hw_uint<16> f22_rd78_res = f22_rd78_select(f21, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f22_rd78_res);
	hw_uint<16> f22_rd79_res = f22_rd79_select(f21, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f22_rd79_res);
	return result;
}

struct f22_f22_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-16, 1936], [-2, 1080]}
	// Capacity: 250
	// # of read delays: 5
  // 0, 1, 124, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 123> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_249() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-15, 1921], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-6, 1930], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-5, 1931], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-4, 1932], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-3, 1933], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-2, 1934], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-17, 1935], [-1, 1081]}
	// Capacity: 250
	// # of read delays: 5
  // 0, 1, 125, 126, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 122> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
		return f6;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_249() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-14, 1922], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-13, 1923], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-12, 1924], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-11, 1925], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-10, 1926], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-9, 1927], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-8, 1928], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-7, 1929], [-2, 1081]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 123> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_249() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_cache {
  // # of banks: 16
  f22_f22_update_0_write0_merged_banks_5_cache f22_f22_update_0_write0_merged_banks_5;
  f22_f22_update_0_write1_merged_banks_5_cache f22_f22_update_0_write1_merged_banks_5;
  f22_f22_update_0_write10_merged_banks_5_cache f22_f22_update_0_write10_merged_banks_5;
  f22_f22_update_0_write11_merged_banks_5_cache f22_f22_update_0_write11_merged_banks_5;
  f22_f22_update_0_write12_merged_banks_5_cache f22_f22_update_0_write12_merged_banks_5;
  f22_f22_update_0_write13_merged_banks_5_cache f22_f22_update_0_write13_merged_banks_5;
  f22_f22_update_0_write14_merged_banks_5_cache f22_f22_update_0_write14_merged_banks_5;
  f22_f22_update_0_write15_merged_banks_5_cache f22_f22_update_0_write15_merged_banks_5;
  f22_f22_update_0_write2_merged_banks_5_cache f22_f22_update_0_write2_merged_banks_5;
  f22_f22_update_0_write3_merged_banks_5_cache f22_f22_update_0_write3_merged_banks_5;
  f22_f22_update_0_write4_merged_banks_5_cache f22_f22_update_0_write4_merged_banks_5;
  f22_f22_update_0_write5_merged_banks_5_cache f22_f22_update_0_write5_merged_banks_5;
  f22_f22_update_0_write6_merged_banks_5_cache f22_f22_update_0_write6_merged_banks_5;
  f22_f22_update_0_write7_merged_banks_5_cache f22_f22_update_0_write7_merged_banks_5;
  f22_f22_update_0_write8_merged_banks_5_cache f22_f22_update_0_write8_merged_banks_5;
  f22_f22_update_0_write9_merged_banks_5_cache f22_f22_update_0_write9_merged_banks_5;
};



inline void f22_f22_update_0_write0_write(hw_uint<16>& f22_f22_update_0_write0, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write0_merged_banks_5.push(f22_f22_update_0_write0);
}

inline void f22_f22_update_0_write1_write(hw_uint<16>& f22_f22_update_0_write1, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write1_merged_banks_5.push(f22_f22_update_0_write1);
}

inline void f22_f22_update_0_write10_write(hw_uint<16>& f22_f22_update_0_write10, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write10_merged_banks_5.push(f22_f22_update_0_write10);
}

inline void f22_f22_update_0_write11_write(hw_uint<16>& f22_f22_update_0_write11, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write11_merged_banks_5.push(f22_f22_update_0_write11);
}

inline void f22_f22_update_0_write12_write(hw_uint<16>& f22_f22_update_0_write12, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write12_merged_banks_5.push(f22_f22_update_0_write12);
}

inline void f22_f22_update_0_write13_write(hw_uint<16>& f22_f22_update_0_write13, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write13_merged_banks_5.push(f22_f22_update_0_write13);
}

inline void f22_f22_update_0_write14_write(hw_uint<16>& f22_f22_update_0_write14, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write14_merged_banks_5.push(f22_f22_update_0_write14);
}

inline void f22_f22_update_0_write15_write(hw_uint<16>& f22_f22_update_0_write15, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write15_merged_banks_5.push(f22_f22_update_0_write15);
}

inline void f22_f22_update_0_write2_write(hw_uint<16>& f22_f22_update_0_write2, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write2_merged_banks_5.push(f22_f22_update_0_write2);
}

inline void f22_f22_update_0_write3_write(hw_uint<16>& f22_f22_update_0_write3, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write3_merged_banks_5.push(f22_f22_update_0_write3);
}

inline void f22_f22_update_0_write4_write(hw_uint<16>& f22_f22_update_0_write4, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write4_merged_banks_5.push(f22_f22_update_0_write4);
}

inline void f22_f22_update_0_write5_write(hw_uint<16>& f22_f22_update_0_write5, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write5_merged_banks_5.push(f22_f22_update_0_write5);
}

inline void f22_f22_update_0_write6_write(hw_uint<16>& f22_f22_update_0_write6, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write6_merged_banks_5.push(f22_f22_update_0_write6);
}

inline void f22_f22_update_0_write7_write(hw_uint<16>& f22_f22_update_0_write7, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write7_merged_banks_5.push(f22_f22_update_0_write7);
}

inline void f22_f22_update_0_write8_write(hw_uint<16>& f22_f22_update_0_write8, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write8_merged_banks_5.push(f22_f22_update_0_write8);
}

inline void f22_f22_update_0_write9_write(hw_uint<16>& f22_f22_update_0_write9, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write9_merged_banks_5.push(f22_f22_update_0_write9);
}

inline hw_uint<16> f23_rd0_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd0 read pattern: { f23_update_0[d0, d1] -> f22[-1 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write15 = f22.f22_f22_update_0_write15_merged_banks_5.peek_126();
  return value_f22_f22_update_0_write15;
  return 0;
}

inline hw_uint<16> f23_rd1_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd1 read pattern: { f23_update_0[d0, d1] -> f22[16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write0 = f22.f22_f22_update_0_write0_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write0;
  return 0;
}

inline hw_uint<16> f23_rd10_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd10 read pattern: { f23_update_0[d0, d1] -> f22[1 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write1 = f22.f22_f22_update_0_write1_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write1;
  return 0;
}

inline hw_uint<16> f23_rd11_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd11 read pattern: { f23_update_0[d0, d1] -> f22[2 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write2 = f22.f22_f22_update_0_write2_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write2;
  return 0;
}

inline hw_uint<16> f23_rd12_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd12 read pattern: { f23_update_0[d0, d1] -> f22[2 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write2 = f22.f22_f22_update_0_write2_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write2;
  return 0;
}

inline hw_uint<16> f23_rd13_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd13 read pattern: { f23_update_0[d0, d1] -> f22[2 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write2 = f22.f22_f22_update_0_write2_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write2;
  return 0;
}

inline hw_uint<16> f23_rd14_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd14 read pattern: { f23_update_0[d0, d1] -> f22[3 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write3 = f22.f22_f22_update_0_write3_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write3;
  return 0;
}

inline hw_uint<16> f23_rd15_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd15 read pattern: { f23_update_0[d0, d1] -> f22[2 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write2 = f22.f22_f22_update_0_write2_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write2;
  return 0;
}

inline hw_uint<16> f23_rd16_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd16 read pattern: { f23_update_0[d0, d1] -> f22[3 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write3 = f22.f22_f22_update_0_write3_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write3;
  return 0;
}

inline hw_uint<16> f23_rd17_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd17 read pattern: { f23_update_0[d0, d1] -> f22[3 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write3 = f22.f22_f22_update_0_write3_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write3;
  return 0;
}

inline hw_uint<16> f23_rd18_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd18 read pattern: { f23_update_0[d0, d1] -> f22[3 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write3 = f22.f22_f22_update_0_write3_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write3;
  return 0;
}

inline hw_uint<16> f23_rd19_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd19 read pattern: { f23_update_0[d0, d1] -> f22[4 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write4 = f22.f22_f22_update_0_write4_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write4;
  return 0;
}

inline hw_uint<16> f23_rd2_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd2 read pattern: { f23_update_0[d0, d1] -> f22[16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write0 = f22.f22_f22_update_0_write0_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write0;
  return 0;
}

inline hw_uint<16> f23_rd20_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd20 read pattern: { f23_update_0[d0, d1] -> f22[3 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write3 = f22.f22_f22_update_0_write3_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write3;
  return 0;
}

inline hw_uint<16> f23_rd21_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd21 read pattern: { f23_update_0[d0, d1] -> f22[4 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write4 = f22.f22_f22_update_0_write4_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write4;
  return 0;
}

inline hw_uint<16> f23_rd22_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd22 read pattern: { f23_update_0[d0, d1] -> f22[4 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write4 = f22.f22_f22_update_0_write4_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write4;
  return 0;
}

inline hw_uint<16> f23_rd23_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd23 read pattern: { f23_update_0[d0, d1] -> f22[4 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write4 = f22.f22_f22_update_0_write4_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write4;
  return 0;
}

inline hw_uint<16> f23_rd24_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd24 read pattern: { f23_update_0[d0, d1] -> f22[5 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write5 = f22.f22_f22_update_0_write5_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write5;
  return 0;
}

inline hw_uint<16> f23_rd25_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd25 read pattern: { f23_update_0[d0, d1] -> f22[4 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write4 = f22.f22_f22_update_0_write4_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write4;
  return 0;
}

inline hw_uint<16> f23_rd26_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd26 read pattern: { f23_update_0[d0, d1] -> f22[5 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write5 = f22.f22_f22_update_0_write5_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write5;
  return 0;
}

inline hw_uint<16> f23_rd27_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd27 read pattern: { f23_update_0[d0, d1] -> f22[5 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write5 = f22.f22_f22_update_0_write5_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write5;
  return 0;
}

inline hw_uint<16> f23_rd28_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd28 read pattern: { f23_update_0[d0, d1] -> f22[5 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write5 = f22.f22_f22_update_0_write5_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write5;
  return 0;
}

inline hw_uint<16> f23_rd29_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd29 read pattern: { f23_update_0[d0, d1] -> f22[6 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write6 = f22.f22_f22_update_0_write6_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write6;
  return 0;
}

inline hw_uint<16> f23_rd3_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd3 read pattern: { f23_update_0[d0, d1] -> f22[16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write0 = f22.f22_f22_update_0_write0_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write0;
  return 0;
}

inline hw_uint<16> f23_rd30_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd30 read pattern: { f23_update_0[d0, d1] -> f22[5 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write5 = f22.f22_f22_update_0_write5_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write5;
  return 0;
}

inline hw_uint<16> f23_rd31_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd31 read pattern: { f23_update_0[d0, d1] -> f22[6 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write6 = f22.f22_f22_update_0_write6_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write6;
  return 0;
}

inline hw_uint<16> f23_rd32_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd32 read pattern: { f23_update_0[d0, d1] -> f22[6 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write6 = f22.f22_f22_update_0_write6_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write6;
  return 0;
}

inline hw_uint<16> f23_rd33_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd33 read pattern: { f23_update_0[d0, d1] -> f22[6 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write6 = f22.f22_f22_update_0_write6_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write6;
  return 0;
}

inline hw_uint<16> f23_rd34_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd34 read pattern: { f23_update_0[d0, d1] -> f22[7 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write7 = f22.f22_f22_update_0_write7_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write7;
  return 0;
}

inline hw_uint<16> f23_rd35_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd35 read pattern: { f23_update_0[d0, d1] -> f22[6 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write6 = f22.f22_f22_update_0_write6_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write6;
  return 0;
}

inline hw_uint<16> f23_rd36_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd36 read pattern: { f23_update_0[d0, d1] -> f22[7 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write7 = f22.f22_f22_update_0_write7_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write7;
  return 0;
}

inline hw_uint<16> f23_rd37_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd37 read pattern: { f23_update_0[d0, d1] -> f22[7 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write7 = f22.f22_f22_update_0_write7_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write7;
  return 0;
}

inline hw_uint<16> f23_rd38_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd38 read pattern: { f23_update_0[d0, d1] -> f22[7 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write7 = f22.f22_f22_update_0_write7_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write7;
  return 0;
}

inline hw_uint<16> f23_rd39_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd39 read pattern: { f23_update_0[d0, d1] -> f22[8 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write8 = f22.f22_f22_update_0_write8_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write8;
  return 0;
}

inline hw_uint<16> f23_rd4_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd4 read pattern: { f23_update_0[d0, d1] -> f22[1 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write1 = f22.f22_f22_update_0_write1_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write1;
  return 0;
}

inline hw_uint<16> f23_rd40_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd40 read pattern: { f23_update_0[d0, d1] -> f22[7 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write7 = f22.f22_f22_update_0_write7_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write7;
  return 0;
}

inline hw_uint<16> f23_rd41_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd41 read pattern: { f23_update_0[d0, d1] -> f22[8 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write8 = f22.f22_f22_update_0_write8_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write8;
  return 0;
}

inline hw_uint<16> f23_rd42_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd42 read pattern: { f23_update_0[d0, d1] -> f22[8 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write8 = f22.f22_f22_update_0_write8_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write8;
  return 0;
}

inline hw_uint<16> f23_rd43_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd43 read pattern: { f23_update_0[d0, d1] -> f22[8 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write8 = f22.f22_f22_update_0_write8_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write8;
  return 0;
}

inline hw_uint<16> f23_rd44_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd44 read pattern: { f23_update_0[d0, d1] -> f22[9 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write9 = f22.f22_f22_update_0_write9_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write9;
  return 0;
}

inline hw_uint<16> f23_rd45_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd45 read pattern: { f23_update_0[d0, d1] -> f22[8 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write8 = f22.f22_f22_update_0_write8_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write8;
  return 0;
}

inline hw_uint<16> f23_rd46_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd46 read pattern: { f23_update_0[d0, d1] -> f22[9 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write9 = f22.f22_f22_update_0_write9_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write9;
  return 0;
}

inline hw_uint<16> f23_rd47_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd47 read pattern: { f23_update_0[d0, d1] -> f22[9 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write9 = f22.f22_f22_update_0_write9_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write9;
  return 0;
}

inline hw_uint<16> f23_rd48_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd48 read pattern: { f23_update_0[d0, d1] -> f22[9 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write9 = f22.f22_f22_update_0_write9_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write9;
  return 0;
}

inline hw_uint<16> f23_rd49_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd49 read pattern: { f23_update_0[d0, d1] -> f22[10 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write10 = f22.f22_f22_update_0_write10_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write10;
  return 0;
}

inline hw_uint<16> f23_rd5_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd5 read pattern: { f23_update_0[d0, d1] -> f22[16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write0 = f22.f22_f22_update_0_write0_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write0;
  return 0;
}

inline hw_uint<16> f23_rd50_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd50 read pattern: { f23_update_0[d0, d1] -> f22[9 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write9 = f22.f22_f22_update_0_write9_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write9;
  return 0;
}

inline hw_uint<16> f23_rd51_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd51 read pattern: { f23_update_0[d0, d1] -> f22[10 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write10 = f22.f22_f22_update_0_write10_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write10;
  return 0;
}

inline hw_uint<16> f23_rd52_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd52 read pattern: { f23_update_0[d0, d1] -> f22[10 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write10 = f22.f22_f22_update_0_write10_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write10;
  return 0;
}

inline hw_uint<16> f23_rd53_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd53 read pattern: { f23_update_0[d0, d1] -> f22[10 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write10 = f22.f22_f22_update_0_write10_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write10;
  return 0;
}

inline hw_uint<16> f23_rd54_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd54 read pattern: { f23_update_0[d0, d1] -> f22[11 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write11 = f22.f22_f22_update_0_write11_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write11;
  return 0;
}

inline hw_uint<16> f23_rd55_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd55 read pattern: { f23_update_0[d0, d1] -> f22[10 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write10 = f22.f22_f22_update_0_write10_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write10;
  return 0;
}

inline hw_uint<16> f23_rd56_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd56 read pattern: { f23_update_0[d0, d1] -> f22[11 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write11 = f22.f22_f22_update_0_write11_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write11;
  return 0;
}

inline hw_uint<16> f23_rd57_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd57 read pattern: { f23_update_0[d0, d1] -> f22[11 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write11 = f22.f22_f22_update_0_write11_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write11;
  return 0;
}

inline hw_uint<16> f23_rd58_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd58 read pattern: { f23_update_0[d0, d1] -> f22[11 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write11 = f22.f22_f22_update_0_write11_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write11;
  return 0;
}

inline hw_uint<16> f23_rd59_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd59 read pattern: { f23_update_0[d0, d1] -> f22[12 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write12 = f22.f22_f22_update_0_write12_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write12;
  return 0;
}

inline hw_uint<16> f23_rd6_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd6 read pattern: { f23_update_0[d0, d1] -> f22[1 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write1 = f22.f22_f22_update_0_write1_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write1;
  return 0;
}

inline hw_uint<16> f23_rd60_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd60 read pattern: { f23_update_0[d0, d1] -> f22[11 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write11 = f22.f22_f22_update_0_write11_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write11;
  return 0;
}

inline hw_uint<16> f23_rd61_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd61 read pattern: { f23_update_0[d0, d1] -> f22[12 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write12 = f22.f22_f22_update_0_write12_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write12;
  return 0;
}

inline hw_uint<16> f23_rd62_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd62 read pattern: { f23_update_0[d0, d1] -> f22[12 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write12 = f22.f22_f22_update_0_write12_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write12;
  return 0;
}

inline hw_uint<16> f23_rd63_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd63 read pattern: { f23_update_0[d0, d1] -> f22[12 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write12 = f22.f22_f22_update_0_write12_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write12;
  return 0;
}

inline hw_uint<16> f23_rd64_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd64 read pattern: { f23_update_0[d0, d1] -> f22[13 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write13 = f22.f22_f22_update_0_write13_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write13;
  return 0;
}

inline hw_uint<16> f23_rd65_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd65 read pattern: { f23_update_0[d0, d1] -> f22[12 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write12 = f22.f22_f22_update_0_write12_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write12;
  return 0;
}

inline hw_uint<16> f23_rd66_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd66 read pattern: { f23_update_0[d0, d1] -> f22[13 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write13 = f22.f22_f22_update_0_write13_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write13;
  return 0;
}

inline hw_uint<16> f23_rd67_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd67 read pattern: { f23_update_0[d0, d1] -> f22[13 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write13 = f22.f22_f22_update_0_write13_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write13;
  return 0;
}

inline hw_uint<16> f23_rd68_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd68 read pattern: { f23_update_0[d0, d1] -> f22[13 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write13 = f22.f22_f22_update_0_write13_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write13;
  return 0;
}

inline hw_uint<16> f23_rd69_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd69 read pattern: { f23_update_0[d0, d1] -> f22[14 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write14 = f22.f22_f22_update_0_write14_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write14;
  return 0;
}

inline hw_uint<16> f23_rd7_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd7 read pattern: { f23_update_0[d0, d1] -> f22[1 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write1 = f22.f22_f22_update_0_write1_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write1;
  return 0;
}

inline hw_uint<16> f23_rd70_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd70 read pattern: { f23_update_0[d0, d1] -> f22[13 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write13 = f22.f22_f22_update_0_write13_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write13;
  return 0;
}

inline hw_uint<16> f23_rd71_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd71 read pattern: { f23_update_0[d0, d1] -> f22[14 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write14 = f22.f22_f22_update_0_write14_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write14;
  return 0;
}

inline hw_uint<16> f23_rd72_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd72 read pattern: { f23_update_0[d0, d1] -> f22[14 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write14 = f22.f22_f22_update_0_write14_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write14;
  return 0;
}

inline hw_uint<16> f23_rd73_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd73 read pattern: { f23_update_0[d0, d1] -> f22[14 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write14 = f22.f22_f22_update_0_write14_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write14;
  return 0;
}

inline hw_uint<16> f23_rd74_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd74 read pattern: { f23_update_0[d0, d1] -> f22[15 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write15 = f22.f22_f22_update_0_write15_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write15;
  return 0;
}

inline hw_uint<16> f23_rd75_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd75 read pattern: { f23_update_0[d0, d1] -> f22[14 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write14 = f22.f22_f22_update_0_write14_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write14;
  return 0;
}

inline hw_uint<16> f23_rd76_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd76 read pattern: { f23_update_0[d0, d1] -> f22[15 + 16d0, -1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write15 = f22.f22_f22_update_0_write15_merged_banks_5.peek_249();
  return value_f22_f22_update_0_write15;
  return 0;
}

inline hw_uint<16> f23_rd77_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd77 read pattern: { f23_update_0[d0, d1] -> f22[15 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write15 = f22.f22_f22_update_0_write15_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write15;
  return 0;
}

inline hw_uint<16> f23_rd78_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd78 read pattern: { f23_update_0[d0, d1] -> f22[15 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write15 = f22.f22_f22_update_0_write15_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write15;
  return 0;
}

inline hw_uint<16> f23_rd79_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd79 read pattern: { f23_update_0[d0, d1] -> f22[16 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write0 = f22.f22_f22_update_0_write0_merged_banks_5.peek_124();
  return value_f22_f22_update_0_write0;
  return 0;
}

inline hw_uint<16> f23_rd8_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd8 read pattern: { f23_update_0[d0, d1] -> f22[1 + 16d0, 1 + d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write1 = f22.f22_f22_update_0_write1_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write1;
  return 0;
}

inline hw_uint<16> f23_rd9_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd9 read pattern: { f23_update_0[d0, d1] -> f22[2 + 16d0, d1] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write2 = f22.f22_f22_update_0_write2_merged_banks_5.peek_125();
  return value_f22_f22_update_0_write2;
  return 0;
}

// # of bundles = 2
// f22_update_0_write
//	f22_f22_update_0_write0
//	f22_f22_update_0_write1
//	f22_f22_update_0_write2
//	f22_f22_update_0_write3
//	f22_f22_update_0_write4
//	f22_f22_update_0_write5
//	f22_f22_update_0_write6
//	f22_f22_update_0_write7
//	f22_f22_update_0_write8
//	f22_f22_update_0_write9
//	f22_f22_update_0_write10
//	f22_f22_update_0_write11
//	f22_f22_update_0_write12
//	f22_f22_update_0_write13
//	f22_f22_update_0_write14
//	f22_f22_update_0_write15
inline void f22_f22_update_0_write_bundle_write(hw_uint<256>& f22_update_0_write, f22_cache& f22, int d0, int d1, int dynamic_address) {
	hw_uint<16> f22_f22_update_0_write0_res = f22_update_0_write.extract<0, 15>();
	f22_f22_update_0_write0_write(f22_f22_update_0_write0_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write1_res = f22_update_0_write.extract<16, 31>();
	f22_f22_update_0_write1_write(f22_f22_update_0_write1_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write2_res = f22_update_0_write.extract<32, 47>();
	f22_f22_update_0_write2_write(f22_f22_update_0_write2_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write3_res = f22_update_0_write.extract<48, 63>();
	f22_f22_update_0_write3_write(f22_f22_update_0_write3_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write4_res = f22_update_0_write.extract<64, 79>();
	f22_f22_update_0_write4_write(f22_f22_update_0_write4_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write5_res = f22_update_0_write.extract<80, 95>();
	f22_f22_update_0_write5_write(f22_f22_update_0_write5_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write6_res = f22_update_0_write.extract<96, 111>();
	f22_f22_update_0_write6_write(f22_f22_update_0_write6_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write7_res = f22_update_0_write.extract<112, 127>();
	f22_f22_update_0_write7_write(f22_f22_update_0_write7_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write8_res = f22_update_0_write.extract<128, 143>();
	f22_f22_update_0_write8_write(f22_f22_update_0_write8_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write9_res = f22_update_0_write.extract<144, 159>();
	f22_f22_update_0_write9_write(f22_f22_update_0_write9_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write10_res = f22_update_0_write.extract<160, 175>();
	f22_f22_update_0_write10_write(f22_f22_update_0_write10_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write11_res = f22_update_0_write.extract<176, 191>();
	f22_f22_update_0_write11_write(f22_f22_update_0_write11_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write12_res = f22_update_0_write.extract<192, 207>();
	f22_f22_update_0_write12_write(f22_f22_update_0_write12_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write13_res = f22_update_0_write.extract<208, 223>();
	f22_f22_update_0_write13_write(f22_f22_update_0_write13_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write14_res = f22_update_0_write.extract<224, 239>();
	f22_f22_update_0_write14_write(f22_f22_update_0_write14_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write15_res = f22_update_0_write.extract<240, 255>();
	f22_f22_update_0_write15_write(f22_f22_update_0_write15_res, f22, d0, d1, dynamic_address);
}

// f23_update_0_read
//	f23_rd0
//	f23_rd1
//	f23_rd2
//	f23_rd3
//	f23_rd4
//	f23_rd5
//	f23_rd6
//	f23_rd7
//	f23_rd8
//	f23_rd9
//	f23_rd10
//	f23_rd11
//	f23_rd12
//	f23_rd13
//	f23_rd14
//	f23_rd15
//	f23_rd16
//	f23_rd17
//	f23_rd18
//	f23_rd19
//	f23_rd20
//	f23_rd21
//	f23_rd22
//	f23_rd23
//	f23_rd24
//	f23_rd25
//	f23_rd26
//	f23_rd27
//	f23_rd28
//	f23_rd29
//	f23_rd30
//	f23_rd31
//	f23_rd32
//	f23_rd33
//	f23_rd34
//	f23_rd35
//	f23_rd36
//	f23_rd37
//	f23_rd38
//	f23_rd39
//	f23_rd40
//	f23_rd41
//	f23_rd42
//	f23_rd43
//	f23_rd44
//	f23_rd45
//	f23_rd46
//	f23_rd47
//	f23_rd48
//	f23_rd49
//	f23_rd50
//	f23_rd51
//	f23_rd52
//	f23_rd53
//	f23_rd54
//	f23_rd55
//	f23_rd56
//	f23_rd57
//	f23_rd58
//	f23_rd59
//	f23_rd60
//	f23_rd61
//	f23_rd62
//	f23_rd63
//	f23_rd64
//	f23_rd65
//	f23_rd66
//	f23_rd67
//	f23_rd68
//	f23_rd69
//	f23_rd70
//	f23_rd71
//	f23_rd72
//	f23_rd73
//	f23_rd74
//	f23_rd75
//	f23_rd76
//	f23_rd77
//	f23_rd78
//	f23_rd79
inline hw_uint<1280> f22_f23_update_0_read_bundle_read(f22_cache& f22, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f23_rd0
    // f23_rd1
    // f23_rd2
    // f23_rd3
    // f23_rd4
    // f23_rd5
    // f23_rd6
    // f23_rd7
    // f23_rd8
    // f23_rd9
    // f23_rd10
    // f23_rd11
    // f23_rd12
    // f23_rd13
    // f23_rd14
    // f23_rd15
    // f23_rd16
    // f23_rd17
    // f23_rd18
    // f23_rd19
    // f23_rd20
    // f23_rd21
    // f23_rd22
    // f23_rd23
    // f23_rd24
    // f23_rd25
    // f23_rd26
    // f23_rd27
    // f23_rd28
    // f23_rd29
    // f23_rd30
    // f23_rd31
    // f23_rd32
    // f23_rd33
    // f23_rd34
    // f23_rd35
    // f23_rd36
    // f23_rd37
    // f23_rd38
    // f23_rd39
    // f23_rd40
    // f23_rd41
    // f23_rd42
    // f23_rd43
    // f23_rd44
    // f23_rd45
    // f23_rd46
    // f23_rd47
    // f23_rd48
    // f23_rd49
    // f23_rd50
    // f23_rd51
    // f23_rd52
    // f23_rd53
    // f23_rd54
    // f23_rd55
    // f23_rd56
    // f23_rd57
    // f23_rd58
    // f23_rd59
    // f23_rd60
    // f23_rd61
    // f23_rd62
    // f23_rd63
    // f23_rd64
    // f23_rd65
    // f23_rd66
    // f23_rd67
    // f23_rd68
    // f23_rd69
    // f23_rd70
    // f23_rd71
    // f23_rd72
    // f23_rd73
    // f23_rd74
    // f23_rd75
    // f23_rd76
    // f23_rd77
    // f23_rd78
    // f23_rd79

	hw_uint<1280> result;
	hw_uint<16> f23_rd0_res = f23_rd0_select(f22, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f23_rd0_res);
	hw_uint<16> f23_rd1_res = f23_rd1_select(f22, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f23_rd1_res);
	hw_uint<16> f23_rd2_res = f23_rd2_select(f22, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f23_rd2_res);
	hw_uint<16> f23_rd3_res = f23_rd3_select(f22, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f23_rd3_res);
	hw_uint<16> f23_rd4_res = f23_rd4_select(f22, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f23_rd4_res);
	hw_uint<16> f23_rd5_res = f23_rd5_select(f22, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f23_rd5_res);
	hw_uint<16> f23_rd6_res = f23_rd6_select(f22, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f23_rd6_res);
	hw_uint<16> f23_rd7_res = f23_rd7_select(f22, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f23_rd7_res);
	hw_uint<16> f23_rd8_res = f23_rd8_select(f22, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f23_rd8_res);
	hw_uint<16> f23_rd9_res = f23_rd9_select(f22, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f23_rd9_res);
	hw_uint<16> f23_rd10_res = f23_rd10_select(f22, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f23_rd10_res);
	hw_uint<16> f23_rd11_res = f23_rd11_select(f22, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f23_rd11_res);
	hw_uint<16> f23_rd12_res = f23_rd12_select(f22, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f23_rd12_res);
	hw_uint<16> f23_rd13_res = f23_rd13_select(f22, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f23_rd13_res);
	hw_uint<16> f23_rd14_res = f23_rd14_select(f22, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f23_rd14_res);
	hw_uint<16> f23_rd15_res = f23_rd15_select(f22, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f23_rd15_res);
	hw_uint<16> f23_rd16_res = f23_rd16_select(f22, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f23_rd16_res);
	hw_uint<16> f23_rd17_res = f23_rd17_select(f22, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f23_rd17_res);
	hw_uint<16> f23_rd18_res = f23_rd18_select(f22, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f23_rd18_res);
	hw_uint<16> f23_rd19_res = f23_rd19_select(f22, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f23_rd19_res);
	hw_uint<16> f23_rd20_res = f23_rd20_select(f22, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f23_rd20_res);
	hw_uint<16> f23_rd21_res = f23_rd21_select(f22, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f23_rd21_res);
	hw_uint<16> f23_rd22_res = f23_rd22_select(f22, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f23_rd22_res);
	hw_uint<16> f23_rd23_res = f23_rd23_select(f22, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f23_rd23_res);
	hw_uint<16> f23_rd24_res = f23_rd24_select(f22, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f23_rd24_res);
	hw_uint<16> f23_rd25_res = f23_rd25_select(f22, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f23_rd25_res);
	hw_uint<16> f23_rd26_res = f23_rd26_select(f22, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f23_rd26_res);
	hw_uint<16> f23_rd27_res = f23_rd27_select(f22, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f23_rd27_res);
	hw_uint<16> f23_rd28_res = f23_rd28_select(f22, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f23_rd28_res);
	hw_uint<16> f23_rd29_res = f23_rd29_select(f22, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f23_rd29_res);
	hw_uint<16> f23_rd30_res = f23_rd30_select(f22, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f23_rd30_res);
	hw_uint<16> f23_rd31_res = f23_rd31_select(f22, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f23_rd31_res);
	hw_uint<16> f23_rd32_res = f23_rd32_select(f22, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f23_rd32_res);
	hw_uint<16> f23_rd33_res = f23_rd33_select(f22, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f23_rd33_res);
	hw_uint<16> f23_rd34_res = f23_rd34_select(f22, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f23_rd34_res);
	hw_uint<16> f23_rd35_res = f23_rd35_select(f22, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f23_rd35_res);
	hw_uint<16> f23_rd36_res = f23_rd36_select(f22, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f23_rd36_res);
	hw_uint<16> f23_rd37_res = f23_rd37_select(f22, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f23_rd37_res);
	hw_uint<16> f23_rd38_res = f23_rd38_select(f22, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f23_rd38_res);
	hw_uint<16> f23_rd39_res = f23_rd39_select(f22, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f23_rd39_res);
	hw_uint<16> f23_rd40_res = f23_rd40_select(f22, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f23_rd40_res);
	hw_uint<16> f23_rd41_res = f23_rd41_select(f22, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f23_rd41_res);
	hw_uint<16> f23_rd42_res = f23_rd42_select(f22, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f23_rd42_res);
	hw_uint<16> f23_rd43_res = f23_rd43_select(f22, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f23_rd43_res);
	hw_uint<16> f23_rd44_res = f23_rd44_select(f22, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f23_rd44_res);
	hw_uint<16> f23_rd45_res = f23_rd45_select(f22, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f23_rd45_res);
	hw_uint<16> f23_rd46_res = f23_rd46_select(f22, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f23_rd46_res);
	hw_uint<16> f23_rd47_res = f23_rd47_select(f22, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f23_rd47_res);
	hw_uint<16> f23_rd48_res = f23_rd48_select(f22, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f23_rd48_res);
	hw_uint<16> f23_rd49_res = f23_rd49_select(f22, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f23_rd49_res);
	hw_uint<16> f23_rd50_res = f23_rd50_select(f22, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f23_rd50_res);
	hw_uint<16> f23_rd51_res = f23_rd51_select(f22, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f23_rd51_res);
	hw_uint<16> f23_rd52_res = f23_rd52_select(f22, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f23_rd52_res);
	hw_uint<16> f23_rd53_res = f23_rd53_select(f22, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f23_rd53_res);
	hw_uint<16> f23_rd54_res = f23_rd54_select(f22, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f23_rd54_res);
	hw_uint<16> f23_rd55_res = f23_rd55_select(f22, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f23_rd55_res);
	hw_uint<16> f23_rd56_res = f23_rd56_select(f22, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f23_rd56_res);
	hw_uint<16> f23_rd57_res = f23_rd57_select(f22, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f23_rd57_res);
	hw_uint<16> f23_rd58_res = f23_rd58_select(f22, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f23_rd58_res);
	hw_uint<16> f23_rd59_res = f23_rd59_select(f22, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f23_rd59_res);
	hw_uint<16> f23_rd60_res = f23_rd60_select(f22, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f23_rd60_res);
	hw_uint<16> f23_rd61_res = f23_rd61_select(f22, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f23_rd61_res);
	hw_uint<16> f23_rd62_res = f23_rd62_select(f22, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f23_rd62_res);
	hw_uint<16> f23_rd63_res = f23_rd63_select(f22, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f23_rd63_res);
	hw_uint<16> f23_rd64_res = f23_rd64_select(f22, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f23_rd64_res);
	hw_uint<16> f23_rd65_res = f23_rd65_select(f22, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f23_rd65_res);
	hw_uint<16> f23_rd66_res = f23_rd66_select(f22, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f23_rd66_res);
	hw_uint<16> f23_rd67_res = f23_rd67_select(f22, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f23_rd67_res);
	hw_uint<16> f23_rd68_res = f23_rd68_select(f22, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f23_rd68_res);
	hw_uint<16> f23_rd69_res = f23_rd69_select(f22, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f23_rd69_res);
	hw_uint<16> f23_rd70_res = f23_rd70_select(f22, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f23_rd70_res);
	hw_uint<16> f23_rd71_res = f23_rd71_select(f22, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f23_rd71_res);
	hw_uint<16> f23_rd72_res = f23_rd72_select(f22, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f23_rd72_res);
	hw_uint<16> f23_rd73_res = f23_rd73_select(f22, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f23_rd73_res);
	hw_uint<16> f23_rd74_res = f23_rd74_select(f22, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f23_rd74_res);
	hw_uint<16> f23_rd75_res = f23_rd75_select(f22, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f23_rd75_res);
	hw_uint<16> f23_rd76_res = f23_rd76_select(f22, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f23_rd76_res);
	hw_uint<16> f23_rd77_res = f23_rd77_select(f22, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f23_rd77_res);
	hw_uint<16> f23_rd78_res = f23_rd78_select(f22, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f23_rd78_res);
	hw_uint<16> f23_rd79_res = f23_rd79_select(f22, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f23_rd79_res);
	return result;
}

struct f23_f23_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[0, 1920], [-1, 1079]}
	// Capacity: 246
	// # of read delays: 5
  // 0, 1, 122, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 121> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}

	inline hw_uint<16> peek_123() {
		return f6;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_245() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[1, 1905], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[10, 1914], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[11, 1915], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[12, 1916], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[13, 1917], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[14, 1918], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-1, 1919], [0, 1080]}
	// Capacity: 246
	// # of read delays: 5
  // 0, 1, 123, 124, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 120> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
		return f6;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_245() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[2, 1906], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[3, 1907], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[4, 1908], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[5, 1909], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[6, 1910], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[7, 1911], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[8, 1912], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[9, 1913], [-1, 1080]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 121> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_245() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_cache {
  // # of banks: 16
  f23_f23_update_0_write0_merged_banks_5_cache f23_f23_update_0_write0_merged_banks_5;
  f23_f23_update_0_write1_merged_banks_5_cache f23_f23_update_0_write1_merged_banks_5;
  f23_f23_update_0_write10_merged_banks_5_cache f23_f23_update_0_write10_merged_banks_5;
  f23_f23_update_0_write11_merged_banks_5_cache f23_f23_update_0_write11_merged_banks_5;
  f23_f23_update_0_write12_merged_banks_5_cache f23_f23_update_0_write12_merged_banks_5;
  f23_f23_update_0_write13_merged_banks_5_cache f23_f23_update_0_write13_merged_banks_5;
  f23_f23_update_0_write14_merged_banks_5_cache f23_f23_update_0_write14_merged_banks_5;
  f23_f23_update_0_write15_merged_banks_5_cache f23_f23_update_0_write15_merged_banks_5;
  f23_f23_update_0_write2_merged_banks_5_cache f23_f23_update_0_write2_merged_banks_5;
  f23_f23_update_0_write3_merged_banks_5_cache f23_f23_update_0_write3_merged_banks_5;
  f23_f23_update_0_write4_merged_banks_5_cache f23_f23_update_0_write4_merged_banks_5;
  f23_f23_update_0_write5_merged_banks_5_cache f23_f23_update_0_write5_merged_banks_5;
  f23_f23_update_0_write6_merged_banks_5_cache f23_f23_update_0_write6_merged_banks_5;
  f23_f23_update_0_write7_merged_banks_5_cache f23_f23_update_0_write7_merged_banks_5;
  f23_f23_update_0_write8_merged_banks_5_cache f23_f23_update_0_write8_merged_banks_5;
  f23_f23_update_0_write9_merged_banks_5_cache f23_f23_update_0_write9_merged_banks_5;
};



inline void f23_f23_update_0_write0_write(hw_uint<16>& f23_f23_update_0_write0, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write0_merged_banks_5.push(f23_f23_update_0_write0);
}

inline void f23_f23_update_0_write1_write(hw_uint<16>& f23_f23_update_0_write1, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write1_merged_banks_5.push(f23_f23_update_0_write1);
}

inline void f23_f23_update_0_write10_write(hw_uint<16>& f23_f23_update_0_write10, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write10_merged_banks_5.push(f23_f23_update_0_write10);
}

inline void f23_f23_update_0_write11_write(hw_uint<16>& f23_f23_update_0_write11, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write11_merged_banks_5.push(f23_f23_update_0_write11);
}

inline void f23_f23_update_0_write12_write(hw_uint<16>& f23_f23_update_0_write12, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write12_merged_banks_5.push(f23_f23_update_0_write12);
}

inline void f23_f23_update_0_write13_write(hw_uint<16>& f23_f23_update_0_write13, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write13_merged_banks_5.push(f23_f23_update_0_write13);
}

inline void f23_f23_update_0_write14_write(hw_uint<16>& f23_f23_update_0_write14, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write14_merged_banks_5.push(f23_f23_update_0_write14);
}

inline void f23_f23_update_0_write15_write(hw_uint<16>& f23_f23_update_0_write15, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write15_merged_banks_5.push(f23_f23_update_0_write15);
}

inline void f23_f23_update_0_write2_write(hw_uint<16>& f23_f23_update_0_write2, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write2_merged_banks_5.push(f23_f23_update_0_write2);
}

inline void f23_f23_update_0_write3_write(hw_uint<16>& f23_f23_update_0_write3, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write3_merged_banks_5.push(f23_f23_update_0_write3);
}

inline void f23_f23_update_0_write4_write(hw_uint<16>& f23_f23_update_0_write4, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write4_merged_banks_5.push(f23_f23_update_0_write4);
}

inline void f23_f23_update_0_write5_write(hw_uint<16>& f23_f23_update_0_write5, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write5_merged_banks_5.push(f23_f23_update_0_write5);
}

inline void f23_f23_update_0_write6_write(hw_uint<16>& f23_f23_update_0_write6, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write6_merged_banks_5.push(f23_f23_update_0_write6);
}

inline void f23_f23_update_0_write7_write(hw_uint<16>& f23_f23_update_0_write7, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write7_merged_banks_5.push(f23_f23_update_0_write7);
}

inline void f23_f23_update_0_write8_write(hw_uint<16>& f23_f23_update_0_write8, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write8_merged_banks_5.push(f23_f23_update_0_write8);
}

inline void f23_f23_update_0_write9_write(hw_uint<16>& f23_f23_update_0_write9, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write9_merged_banks_5.push(f23_f23_update_0_write9);
}

inline hw_uint<16> f24_rd0_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd0 read pattern: { f24_update_0[d0, d1] -> f23[-1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write15 = f23.f23_f23_update_0_write15_merged_banks_5.peek_124();
  return value_f23_f23_update_0_write15;
  return 0;
}

inline hw_uint<16> f24_rd1_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd1 read pattern: { f24_update_0[d0, d1] -> f23[16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write0 = f23.f23_f23_update_0_write0_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write0;
  return 0;
}

inline hw_uint<16> f24_rd10_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd10 read pattern: { f24_update_0[d0, d1] -> f23[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write1 = f23.f23_f23_update_0_write1_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write1;
  return 0;
}

inline hw_uint<16> f24_rd11_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd11 read pattern: { f24_update_0[d0, d1] -> f23[2 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write2 = f23.f23_f23_update_0_write2_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write2;
  return 0;
}

inline hw_uint<16> f24_rd12_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd12 read pattern: { f24_update_0[d0, d1] -> f23[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write2 = f23.f23_f23_update_0_write2_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write2;
  return 0;
}

inline hw_uint<16> f24_rd13_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd13 read pattern: { f24_update_0[d0, d1] -> f23[2 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write2 = f23.f23_f23_update_0_write2_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write2;
  return 0;
}

inline hw_uint<16> f24_rd14_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd14 read pattern: { f24_update_0[d0, d1] -> f23[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write3 = f23.f23_f23_update_0_write3_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write3;
  return 0;
}

inline hw_uint<16> f24_rd15_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd15 read pattern: { f24_update_0[d0, d1] -> f23[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write2 = f23.f23_f23_update_0_write2_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write2;
  return 0;
}

inline hw_uint<16> f24_rd16_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd16 read pattern: { f24_update_0[d0, d1] -> f23[3 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write3 = f23.f23_f23_update_0_write3_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write3;
  return 0;
}

inline hw_uint<16> f24_rd17_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd17 read pattern: { f24_update_0[d0, d1] -> f23[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write3 = f23.f23_f23_update_0_write3_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write3;
  return 0;
}

inline hw_uint<16> f24_rd18_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd18 read pattern: { f24_update_0[d0, d1] -> f23[3 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write3 = f23.f23_f23_update_0_write3_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write3;
  return 0;
}

inline hw_uint<16> f24_rd19_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd19 read pattern: { f24_update_0[d0, d1] -> f23[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write4 = f23.f23_f23_update_0_write4_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write4;
  return 0;
}

inline hw_uint<16> f24_rd2_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd2 read pattern: { f24_update_0[d0, d1] -> f23[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write0 = f23.f23_f23_update_0_write0_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write0;
  return 0;
}

inline hw_uint<16> f24_rd20_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd20 read pattern: { f24_update_0[d0, d1] -> f23[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write3 = f23.f23_f23_update_0_write3_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write3;
  return 0;
}

inline hw_uint<16> f24_rd21_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd21 read pattern: { f24_update_0[d0, d1] -> f23[4 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write4 = f23.f23_f23_update_0_write4_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write4;
  return 0;
}

inline hw_uint<16> f24_rd22_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd22 read pattern: { f24_update_0[d0, d1] -> f23[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write4 = f23.f23_f23_update_0_write4_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write4;
  return 0;
}

inline hw_uint<16> f24_rd23_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd23 read pattern: { f24_update_0[d0, d1] -> f23[4 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write4 = f23.f23_f23_update_0_write4_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write4;
  return 0;
}

inline hw_uint<16> f24_rd24_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd24 read pattern: { f24_update_0[d0, d1] -> f23[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write5 = f23.f23_f23_update_0_write5_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write5;
  return 0;
}

inline hw_uint<16> f24_rd25_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd25 read pattern: { f24_update_0[d0, d1] -> f23[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write4 = f23.f23_f23_update_0_write4_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write4;
  return 0;
}

inline hw_uint<16> f24_rd26_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd26 read pattern: { f24_update_0[d0, d1] -> f23[5 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write5 = f23.f23_f23_update_0_write5_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write5;
  return 0;
}

inline hw_uint<16> f24_rd27_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd27 read pattern: { f24_update_0[d0, d1] -> f23[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write5 = f23.f23_f23_update_0_write5_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write5;
  return 0;
}

inline hw_uint<16> f24_rd28_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd28 read pattern: { f24_update_0[d0, d1] -> f23[5 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write5 = f23.f23_f23_update_0_write5_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write5;
  return 0;
}

inline hw_uint<16> f24_rd29_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd29 read pattern: { f24_update_0[d0, d1] -> f23[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write6 = f23.f23_f23_update_0_write6_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write6;
  return 0;
}

inline hw_uint<16> f24_rd3_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd3 read pattern: { f24_update_0[d0, d1] -> f23[16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write0 = f23.f23_f23_update_0_write0_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write0;
  return 0;
}

inline hw_uint<16> f24_rd30_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd30 read pattern: { f24_update_0[d0, d1] -> f23[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write5 = f23.f23_f23_update_0_write5_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write5;
  return 0;
}

inline hw_uint<16> f24_rd31_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd31 read pattern: { f24_update_0[d0, d1] -> f23[6 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write6 = f23.f23_f23_update_0_write6_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write6;
  return 0;
}

inline hw_uint<16> f24_rd32_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd32 read pattern: { f24_update_0[d0, d1] -> f23[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write6 = f23.f23_f23_update_0_write6_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write6;
  return 0;
}

inline hw_uint<16> f24_rd33_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd33 read pattern: { f24_update_0[d0, d1] -> f23[6 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write6 = f23.f23_f23_update_0_write6_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write6;
  return 0;
}

inline hw_uint<16> f24_rd34_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd34 read pattern: { f24_update_0[d0, d1] -> f23[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write7 = f23.f23_f23_update_0_write7_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write7;
  return 0;
}

inline hw_uint<16> f24_rd35_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd35 read pattern: { f24_update_0[d0, d1] -> f23[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write6 = f23.f23_f23_update_0_write6_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write6;
  return 0;
}

inline hw_uint<16> f24_rd36_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd36 read pattern: { f24_update_0[d0, d1] -> f23[7 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write7 = f23.f23_f23_update_0_write7_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write7;
  return 0;
}

inline hw_uint<16> f24_rd37_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd37 read pattern: { f24_update_0[d0, d1] -> f23[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write7 = f23.f23_f23_update_0_write7_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write7;
  return 0;
}

inline hw_uint<16> f24_rd38_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd38 read pattern: { f24_update_0[d0, d1] -> f23[7 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write7 = f23.f23_f23_update_0_write7_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write7;
  return 0;
}

inline hw_uint<16> f24_rd39_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd39 read pattern: { f24_update_0[d0, d1] -> f23[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write8 = f23.f23_f23_update_0_write8_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write8;
  return 0;
}

inline hw_uint<16> f24_rd4_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd4 read pattern: { f24_update_0[d0, d1] -> f23[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write1 = f23.f23_f23_update_0_write1_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write1;
  return 0;
}

inline hw_uint<16> f24_rd40_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd40 read pattern: { f24_update_0[d0, d1] -> f23[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write7 = f23.f23_f23_update_0_write7_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write7;
  return 0;
}

inline hw_uint<16> f24_rd41_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd41 read pattern: { f24_update_0[d0, d1] -> f23[8 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write8 = f23.f23_f23_update_0_write8_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write8;
  return 0;
}

inline hw_uint<16> f24_rd42_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd42 read pattern: { f24_update_0[d0, d1] -> f23[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write8 = f23.f23_f23_update_0_write8_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write8;
  return 0;
}

inline hw_uint<16> f24_rd43_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd43 read pattern: { f24_update_0[d0, d1] -> f23[8 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write8 = f23.f23_f23_update_0_write8_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write8;
  return 0;
}

inline hw_uint<16> f24_rd44_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd44 read pattern: { f24_update_0[d0, d1] -> f23[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write9 = f23.f23_f23_update_0_write9_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write9;
  return 0;
}

inline hw_uint<16> f24_rd45_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd45 read pattern: { f24_update_0[d0, d1] -> f23[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write8 = f23.f23_f23_update_0_write8_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write8;
  return 0;
}

inline hw_uint<16> f24_rd46_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd46 read pattern: { f24_update_0[d0, d1] -> f23[9 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write9 = f23.f23_f23_update_0_write9_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write9;
  return 0;
}

inline hw_uint<16> f24_rd47_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd47 read pattern: { f24_update_0[d0, d1] -> f23[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write9 = f23.f23_f23_update_0_write9_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write9;
  return 0;
}

inline hw_uint<16> f24_rd48_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd48 read pattern: { f24_update_0[d0, d1] -> f23[9 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write9 = f23.f23_f23_update_0_write9_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write9;
  return 0;
}

inline hw_uint<16> f24_rd49_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd49 read pattern: { f24_update_0[d0, d1] -> f23[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write10 = f23.f23_f23_update_0_write10_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write10;
  return 0;
}

inline hw_uint<16> f24_rd5_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd5 read pattern: { f24_update_0[d0, d1] -> f23[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write0 = f23.f23_f23_update_0_write0_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write0;
  return 0;
}

inline hw_uint<16> f24_rd50_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd50 read pattern: { f24_update_0[d0, d1] -> f23[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write9 = f23.f23_f23_update_0_write9_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write9;
  return 0;
}

inline hw_uint<16> f24_rd51_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd51 read pattern: { f24_update_0[d0, d1] -> f23[10 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write10 = f23.f23_f23_update_0_write10_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write10;
  return 0;
}

inline hw_uint<16> f24_rd52_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd52 read pattern: { f24_update_0[d0, d1] -> f23[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write10 = f23.f23_f23_update_0_write10_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write10;
  return 0;
}

inline hw_uint<16> f24_rd53_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd53 read pattern: { f24_update_0[d0, d1] -> f23[10 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write10 = f23.f23_f23_update_0_write10_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write10;
  return 0;
}

inline hw_uint<16> f24_rd54_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd54 read pattern: { f24_update_0[d0, d1] -> f23[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write11 = f23.f23_f23_update_0_write11_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write11;
  return 0;
}

inline hw_uint<16> f24_rd55_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd55 read pattern: { f24_update_0[d0, d1] -> f23[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write10 = f23.f23_f23_update_0_write10_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write10;
  return 0;
}

inline hw_uint<16> f24_rd56_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd56 read pattern: { f24_update_0[d0, d1] -> f23[11 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write11 = f23.f23_f23_update_0_write11_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write11;
  return 0;
}

inline hw_uint<16> f24_rd57_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd57 read pattern: { f24_update_0[d0, d1] -> f23[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write11 = f23.f23_f23_update_0_write11_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write11;
  return 0;
}

inline hw_uint<16> f24_rd58_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd58 read pattern: { f24_update_0[d0, d1] -> f23[11 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write11 = f23.f23_f23_update_0_write11_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write11;
  return 0;
}

inline hw_uint<16> f24_rd59_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd59 read pattern: { f24_update_0[d0, d1] -> f23[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write12 = f23.f23_f23_update_0_write12_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write12;
  return 0;
}

inline hw_uint<16> f24_rd6_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd6 read pattern: { f24_update_0[d0, d1] -> f23[1 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write1 = f23.f23_f23_update_0_write1_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write1;
  return 0;
}

inline hw_uint<16> f24_rd60_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd60 read pattern: { f24_update_0[d0, d1] -> f23[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write11 = f23.f23_f23_update_0_write11_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write11;
  return 0;
}

inline hw_uint<16> f24_rd61_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd61 read pattern: { f24_update_0[d0, d1] -> f23[12 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write12 = f23.f23_f23_update_0_write12_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write12;
  return 0;
}

inline hw_uint<16> f24_rd62_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd62 read pattern: { f24_update_0[d0, d1] -> f23[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write12 = f23.f23_f23_update_0_write12_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write12;
  return 0;
}

inline hw_uint<16> f24_rd63_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd63 read pattern: { f24_update_0[d0, d1] -> f23[12 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write12 = f23.f23_f23_update_0_write12_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write12;
  return 0;
}

inline hw_uint<16> f24_rd64_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd64 read pattern: { f24_update_0[d0, d1] -> f23[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write13 = f23.f23_f23_update_0_write13_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write13;
  return 0;
}

inline hw_uint<16> f24_rd65_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd65 read pattern: { f24_update_0[d0, d1] -> f23[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write12 = f23.f23_f23_update_0_write12_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write12;
  return 0;
}

inline hw_uint<16> f24_rd66_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd66 read pattern: { f24_update_0[d0, d1] -> f23[13 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write13 = f23.f23_f23_update_0_write13_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write13;
  return 0;
}

inline hw_uint<16> f24_rd67_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd67 read pattern: { f24_update_0[d0, d1] -> f23[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write13 = f23.f23_f23_update_0_write13_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write13;
  return 0;
}

inline hw_uint<16> f24_rd68_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd68 read pattern: { f24_update_0[d0, d1] -> f23[13 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write13 = f23.f23_f23_update_0_write13_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write13;
  return 0;
}

inline hw_uint<16> f24_rd69_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd69 read pattern: { f24_update_0[d0, d1] -> f23[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write14 = f23.f23_f23_update_0_write14_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write14;
  return 0;
}

inline hw_uint<16> f24_rd7_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd7 read pattern: { f24_update_0[d0, d1] -> f23[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write1 = f23.f23_f23_update_0_write1_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write1;
  return 0;
}

inline hw_uint<16> f24_rd70_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd70 read pattern: { f24_update_0[d0, d1] -> f23[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write13 = f23.f23_f23_update_0_write13_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write13;
  return 0;
}

inline hw_uint<16> f24_rd71_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd71 read pattern: { f24_update_0[d0, d1] -> f23[14 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write14 = f23.f23_f23_update_0_write14_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write14;
  return 0;
}

inline hw_uint<16> f24_rd72_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd72 read pattern: { f24_update_0[d0, d1] -> f23[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write14 = f23.f23_f23_update_0_write14_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write14;
  return 0;
}

inline hw_uint<16> f24_rd73_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd73 read pattern: { f24_update_0[d0, d1] -> f23[14 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write14 = f23.f23_f23_update_0_write14_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write14;
  return 0;
}

inline hw_uint<16> f24_rd74_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd74 read pattern: { f24_update_0[d0, d1] -> f23[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write15 = f23.f23_f23_update_0_write15_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write15;
  return 0;
}

inline hw_uint<16> f24_rd75_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd75 read pattern: { f24_update_0[d0, d1] -> f23[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write14 = f23.f23_f23_update_0_write14_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write14;
  return 0;
}

inline hw_uint<16> f24_rd76_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd76 read pattern: { f24_update_0[d0, d1] -> f23[15 + 16d0, -1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write15 = f23.f23_f23_update_0_write15_merged_banks_5.peek_245();
  return value_f23_f23_update_0_write15;
  return 0;
}

inline hw_uint<16> f24_rd77_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd77 read pattern: { f24_update_0[d0, d1] -> f23[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write15 = f23.f23_f23_update_0_write15_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write15;
  return 0;
}

inline hw_uint<16> f24_rd78_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd78 read pattern: { f24_update_0[d0, d1] -> f23[15 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write15 = f23.f23_f23_update_0_write15_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write15;
  return 0;
}

inline hw_uint<16> f24_rd79_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd79 read pattern: { f24_update_0[d0, d1] -> f23[16 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write0 = f23.f23_f23_update_0_write0_merged_banks_5.peek_122();
  return value_f23_f23_update_0_write0;
  return 0;
}

inline hw_uint<16> f24_rd8_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd8 read pattern: { f24_update_0[d0, d1] -> f23[1 + 16d0, 1 + d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write1 = f23.f23_f23_update_0_write1_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write1;
  return 0;
}

inline hw_uint<16> f24_rd9_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd9 read pattern: { f24_update_0[d0, d1] -> f23[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write2 = f23.f23_f23_update_0_write2_merged_banks_5.peek_123();
  return value_f23_f23_update_0_write2;
  return 0;
}

// # of bundles = 2
// f23_update_0_write
//	f23_f23_update_0_write0
//	f23_f23_update_0_write1
//	f23_f23_update_0_write2
//	f23_f23_update_0_write3
//	f23_f23_update_0_write4
//	f23_f23_update_0_write5
//	f23_f23_update_0_write6
//	f23_f23_update_0_write7
//	f23_f23_update_0_write8
//	f23_f23_update_0_write9
//	f23_f23_update_0_write10
//	f23_f23_update_0_write11
//	f23_f23_update_0_write12
//	f23_f23_update_0_write13
//	f23_f23_update_0_write14
//	f23_f23_update_0_write15
inline void f23_f23_update_0_write_bundle_write(hw_uint<256>& f23_update_0_write, f23_cache& f23, int d0, int d1, int dynamic_address) {
	hw_uint<16> f23_f23_update_0_write0_res = f23_update_0_write.extract<0, 15>();
	f23_f23_update_0_write0_write(f23_f23_update_0_write0_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write1_res = f23_update_0_write.extract<16, 31>();
	f23_f23_update_0_write1_write(f23_f23_update_0_write1_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write2_res = f23_update_0_write.extract<32, 47>();
	f23_f23_update_0_write2_write(f23_f23_update_0_write2_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write3_res = f23_update_0_write.extract<48, 63>();
	f23_f23_update_0_write3_write(f23_f23_update_0_write3_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write4_res = f23_update_0_write.extract<64, 79>();
	f23_f23_update_0_write4_write(f23_f23_update_0_write4_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write5_res = f23_update_0_write.extract<80, 95>();
	f23_f23_update_0_write5_write(f23_f23_update_0_write5_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write6_res = f23_update_0_write.extract<96, 111>();
	f23_f23_update_0_write6_write(f23_f23_update_0_write6_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write7_res = f23_update_0_write.extract<112, 127>();
	f23_f23_update_0_write7_write(f23_f23_update_0_write7_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write8_res = f23_update_0_write.extract<128, 143>();
	f23_f23_update_0_write8_write(f23_f23_update_0_write8_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write9_res = f23_update_0_write.extract<144, 159>();
	f23_f23_update_0_write9_write(f23_f23_update_0_write9_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write10_res = f23_update_0_write.extract<160, 175>();
	f23_f23_update_0_write10_write(f23_f23_update_0_write10_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write11_res = f23_update_0_write.extract<176, 191>();
	f23_f23_update_0_write11_write(f23_f23_update_0_write11_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write12_res = f23_update_0_write.extract<192, 207>();
	f23_f23_update_0_write12_write(f23_f23_update_0_write12_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write13_res = f23_update_0_write.extract<208, 223>();
	f23_f23_update_0_write13_write(f23_f23_update_0_write13_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write14_res = f23_update_0_write.extract<224, 239>();
	f23_f23_update_0_write14_write(f23_f23_update_0_write14_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write15_res = f23_update_0_write.extract<240, 255>();
	f23_f23_update_0_write15_write(f23_f23_update_0_write15_res, f23, d0, d1, dynamic_address);
}

// f24_update_0_read
//	f24_rd0
//	f24_rd1
//	f24_rd2
//	f24_rd3
//	f24_rd4
//	f24_rd5
//	f24_rd6
//	f24_rd7
//	f24_rd8
//	f24_rd9
//	f24_rd10
//	f24_rd11
//	f24_rd12
//	f24_rd13
//	f24_rd14
//	f24_rd15
//	f24_rd16
//	f24_rd17
//	f24_rd18
//	f24_rd19
//	f24_rd20
//	f24_rd21
//	f24_rd22
//	f24_rd23
//	f24_rd24
//	f24_rd25
//	f24_rd26
//	f24_rd27
//	f24_rd28
//	f24_rd29
//	f24_rd30
//	f24_rd31
//	f24_rd32
//	f24_rd33
//	f24_rd34
//	f24_rd35
//	f24_rd36
//	f24_rd37
//	f24_rd38
//	f24_rd39
//	f24_rd40
//	f24_rd41
//	f24_rd42
//	f24_rd43
//	f24_rd44
//	f24_rd45
//	f24_rd46
//	f24_rd47
//	f24_rd48
//	f24_rd49
//	f24_rd50
//	f24_rd51
//	f24_rd52
//	f24_rd53
//	f24_rd54
//	f24_rd55
//	f24_rd56
//	f24_rd57
//	f24_rd58
//	f24_rd59
//	f24_rd60
//	f24_rd61
//	f24_rd62
//	f24_rd63
//	f24_rd64
//	f24_rd65
//	f24_rd66
//	f24_rd67
//	f24_rd68
//	f24_rd69
//	f24_rd70
//	f24_rd71
//	f24_rd72
//	f24_rd73
//	f24_rd74
//	f24_rd75
//	f24_rd76
//	f24_rd77
//	f24_rd78
//	f24_rd79
inline hw_uint<1280> f23_f24_update_0_read_bundle_read(f23_cache& f23, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f24_rd0
    // f24_rd1
    // f24_rd2
    // f24_rd3
    // f24_rd4
    // f24_rd5
    // f24_rd6
    // f24_rd7
    // f24_rd8
    // f24_rd9
    // f24_rd10
    // f24_rd11
    // f24_rd12
    // f24_rd13
    // f24_rd14
    // f24_rd15
    // f24_rd16
    // f24_rd17
    // f24_rd18
    // f24_rd19
    // f24_rd20
    // f24_rd21
    // f24_rd22
    // f24_rd23
    // f24_rd24
    // f24_rd25
    // f24_rd26
    // f24_rd27
    // f24_rd28
    // f24_rd29
    // f24_rd30
    // f24_rd31
    // f24_rd32
    // f24_rd33
    // f24_rd34
    // f24_rd35
    // f24_rd36
    // f24_rd37
    // f24_rd38
    // f24_rd39
    // f24_rd40
    // f24_rd41
    // f24_rd42
    // f24_rd43
    // f24_rd44
    // f24_rd45
    // f24_rd46
    // f24_rd47
    // f24_rd48
    // f24_rd49
    // f24_rd50
    // f24_rd51
    // f24_rd52
    // f24_rd53
    // f24_rd54
    // f24_rd55
    // f24_rd56
    // f24_rd57
    // f24_rd58
    // f24_rd59
    // f24_rd60
    // f24_rd61
    // f24_rd62
    // f24_rd63
    // f24_rd64
    // f24_rd65
    // f24_rd66
    // f24_rd67
    // f24_rd68
    // f24_rd69
    // f24_rd70
    // f24_rd71
    // f24_rd72
    // f24_rd73
    // f24_rd74
    // f24_rd75
    // f24_rd76
    // f24_rd77
    // f24_rd78
    // f24_rd79

	hw_uint<1280> result;
	hw_uint<16> f24_rd0_res = f24_rd0_select(f23, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f24_rd0_res);
	hw_uint<16> f24_rd1_res = f24_rd1_select(f23, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f24_rd1_res);
	hw_uint<16> f24_rd2_res = f24_rd2_select(f23, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f24_rd2_res);
	hw_uint<16> f24_rd3_res = f24_rd3_select(f23, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f24_rd3_res);
	hw_uint<16> f24_rd4_res = f24_rd4_select(f23, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f24_rd4_res);
	hw_uint<16> f24_rd5_res = f24_rd5_select(f23, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f24_rd5_res);
	hw_uint<16> f24_rd6_res = f24_rd6_select(f23, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f24_rd6_res);
	hw_uint<16> f24_rd7_res = f24_rd7_select(f23, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f24_rd7_res);
	hw_uint<16> f24_rd8_res = f24_rd8_select(f23, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f24_rd8_res);
	hw_uint<16> f24_rd9_res = f24_rd9_select(f23, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f24_rd9_res);
	hw_uint<16> f24_rd10_res = f24_rd10_select(f23, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f24_rd10_res);
	hw_uint<16> f24_rd11_res = f24_rd11_select(f23, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f24_rd11_res);
	hw_uint<16> f24_rd12_res = f24_rd12_select(f23, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f24_rd12_res);
	hw_uint<16> f24_rd13_res = f24_rd13_select(f23, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f24_rd13_res);
	hw_uint<16> f24_rd14_res = f24_rd14_select(f23, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f24_rd14_res);
	hw_uint<16> f24_rd15_res = f24_rd15_select(f23, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f24_rd15_res);
	hw_uint<16> f24_rd16_res = f24_rd16_select(f23, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f24_rd16_res);
	hw_uint<16> f24_rd17_res = f24_rd17_select(f23, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f24_rd17_res);
	hw_uint<16> f24_rd18_res = f24_rd18_select(f23, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f24_rd18_res);
	hw_uint<16> f24_rd19_res = f24_rd19_select(f23, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f24_rd19_res);
	hw_uint<16> f24_rd20_res = f24_rd20_select(f23, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f24_rd20_res);
	hw_uint<16> f24_rd21_res = f24_rd21_select(f23, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f24_rd21_res);
	hw_uint<16> f24_rd22_res = f24_rd22_select(f23, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f24_rd22_res);
	hw_uint<16> f24_rd23_res = f24_rd23_select(f23, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f24_rd23_res);
	hw_uint<16> f24_rd24_res = f24_rd24_select(f23, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f24_rd24_res);
	hw_uint<16> f24_rd25_res = f24_rd25_select(f23, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f24_rd25_res);
	hw_uint<16> f24_rd26_res = f24_rd26_select(f23, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f24_rd26_res);
	hw_uint<16> f24_rd27_res = f24_rd27_select(f23, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f24_rd27_res);
	hw_uint<16> f24_rd28_res = f24_rd28_select(f23, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f24_rd28_res);
	hw_uint<16> f24_rd29_res = f24_rd29_select(f23, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f24_rd29_res);
	hw_uint<16> f24_rd30_res = f24_rd30_select(f23, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f24_rd30_res);
	hw_uint<16> f24_rd31_res = f24_rd31_select(f23, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f24_rd31_res);
	hw_uint<16> f24_rd32_res = f24_rd32_select(f23, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f24_rd32_res);
	hw_uint<16> f24_rd33_res = f24_rd33_select(f23, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f24_rd33_res);
	hw_uint<16> f24_rd34_res = f24_rd34_select(f23, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f24_rd34_res);
	hw_uint<16> f24_rd35_res = f24_rd35_select(f23, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f24_rd35_res);
	hw_uint<16> f24_rd36_res = f24_rd36_select(f23, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f24_rd36_res);
	hw_uint<16> f24_rd37_res = f24_rd37_select(f23, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f24_rd37_res);
	hw_uint<16> f24_rd38_res = f24_rd38_select(f23, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f24_rd38_res);
	hw_uint<16> f24_rd39_res = f24_rd39_select(f23, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f24_rd39_res);
	hw_uint<16> f24_rd40_res = f24_rd40_select(f23, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f24_rd40_res);
	hw_uint<16> f24_rd41_res = f24_rd41_select(f23, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f24_rd41_res);
	hw_uint<16> f24_rd42_res = f24_rd42_select(f23, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f24_rd42_res);
	hw_uint<16> f24_rd43_res = f24_rd43_select(f23, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f24_rd43_res);
	hw_uint<16> f24_rd44_res = f24_rd44_select(f23, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f24_rd44_res);
	hw_uint<16> f24_rd45_res = f24_rd45_select(f23, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f24_rd45_res);
	hw_uint<16> f24_rd46_res = f24_rd46_select(f23, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f24_rd46_res);
	hw_uint<16> f24_rd47_res = f24_rd47_select(f23, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f24_rd47_res);
	hw_uint<16> f24_rd48_res = f24_rd48_select(f23, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f24_rd48_res);
	hw_uint<16> f24_rd49_res = f24_rd49_select(f23, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f24_rd49_res);
	hw_uint<16> f24_rd50_res = f24_rd50_select(f23, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f24_rd50_res);
	hw_uint<16> f24_rd51_res = f24_rd51_select(f23, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f24_rd51_res);
	hw_uint<16> f24_rd52_res = f24_rd52_select(f23, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f24_rd52_res);
	hw_uint<16> f24_rd53_res = f24_rd53_select(f23, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f24_rd53_res);
	hw_uint<16> f24_rd54_res = f24_rd54_select(f23, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f24_rd54_res);
	hw_uint<16> f24_rd55_res = f24_rd55_select(f23, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f24_rd55_res);
	hw_uint<16> f24_rd56_res = f24_rd56_select(f23, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f24_rd56_res);
	hw_uint<16> f24_rd57_res = f24_rd57_select(f23, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f24_rd57_res);
	hw_uint<16> f24_rd58_res = f24_rd58_select(f23, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f24_rd58_res);
	hw_uint<16> f24_rd59_res = f24_rd59_select(f23, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f24_rd59_res);
	hw_uint<16> f24_rd60_res = f24_rd60_select(f23, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f24_rd60_res);
	hw_uint<16> f24_rd61_res = f24_rd61_select(f23, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f24_rd61_res);
	hw_uint<16> f24_rd62_res = f24_rd62_select(f23, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f24_rd62_res);
	hw_uint<16> f24_rd63_res = f24_rd63_select(f23, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f24_rd63_res);
	hw_uint<16> f24_rd64_res = f24_rd64_select(f23, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f24_rd64_res);
	hw_uint<16> f24_rd65_res = f24_rd65_select(f23, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f24_rd65_res);
	hw_uint<16> f24_rd66_res = f24_rd66_select(f23, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f24_rd66_res);
	hw_uint<16> f24_rd67_res = f24_rd67_select(f23, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f24_rd67_res);
	hw_uint<16> f24_rd68_res = f24_rd68_select(f23, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f24_rd68_res);
	hw_uint<16> f24_rd69_res = f24_rd69_select(f23, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f24_rd69_res);
	hw_uint<16> f24_rd70_res = f24_rd70_select(f23, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f24_rd70_res);
	hw_uint<16> f24_rd71_res = f24_rd71_select(f23, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f24_rd71_res);
	hw_uint<16> f24_rd72_res = f24_rd72_select(f23, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f24_rd72_res);
	hw_uint<16> f24_rd73_res = f24_rd73_select(f23, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f24_rd73_res);
	hw_uint<16> f24_rd74_res = f24_rd74_select(f23, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f24_rd74_res);
	hw_uint<16> f24_rd75_res = f24_rd75_select(f23, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f24_rd75_res);
	hw_uint<16> f24_rd76_res = f24_rd76_select(f23, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f24_rd76_res);
	hw_uint<16> f24_rd77_res = f24_rd77_select(f23, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f24_rd77_res);
	hw_uint<16> f24_rd78_res = f24_rd78_select(f23, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f24_rd78_res);
	hw_uint<16> f24_rd79_res = f24_rd79_select(f23, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f24_rd79_res);
	return result;
}

struct f24_f24_update_0_write0_to_final_rd0_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write1_to_final_rd1_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write10_to_final_rd10_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write11_to_final_rd11_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write12_to_final_rd12_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write13_to_final_rd13_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write14_to_final_rd14_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write15_to_final_rd15_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write2_to_final_rd2_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write3_to_final_rd3_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write4_to_final_rd4_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write5_to_final_rd5_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write6_to_final_rd6_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write7_to_final_rd7_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write8_to_final_rd8_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write9_to_final_rd9_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_cache {
  // # of banks: 16
  f24_f24_update_0_write0_to_final_rd0_cache f24_f24_update_0_write0_to_final_rd0;
  f24_f24_update_0_write1_to_final_rd1_cache f24_f24_update_0_write1_to_final_rd1;
  f24_f24_update_0_write10_to_final_rd10_cache f24_f24_update_0_write10_to_final_rd10;
  f24_f24_update_0_write11_to_final_rd11_cache f24_f24_update_0_write11_to_final_rd11;
  f24_f24_update_0_write12_to_final_rd12_cache f24_f24_update_0_write12_to_final_rd12;
  f24_f24_update_0_write13_to_final_rd13_cache f24_f24_update_0_write13_to_final_rd13;
  f24_f24_update_0_write14_to_final_rd14_cache f24_f24_update_0_write14_to_final_rd14;
  f24_f24_update_0_write15_to_final_rd15_cache f24_f24_update_0_write15_to_final_rd15;
  f24_f24_update_0_write2_to_final_rd2_cache f24_f24_update_0_write2_to_final_rd2;
  f24_f24_update_0_write3_to_final_rd3_cache f24_f24_update_0_write3_to_final_rd3;
  f24_f24_update_0_write4_to_final_rd4_cache f24_f24_update_0_write4_to_final_rd4;
  f24_f24_update_0_write5_to_final_rd5_cache f24_f24_update_0_write5_to_final_rd5;
  f24_f24_update_0_write6_to_final_rd6_cache f24_f24_update_0_write6_to_final_rd6;
  f24_f24_update_0_write7_to_final_rd7_cache f24_f24_update_0_write7_to_final_rd7;
  f24_f24_update_0_write8_to_final_rd8_cache f24_f24_update_0_write8_to_final_rd8;
  f24_f24_update_0_write9_to_final_rd9_cache f24_f24_update_0_write9_to_final_rd9;
};



inline void f24_f24_update_0_write0_write(hw_uint<16>& f24_f24_update_0_write0, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write0_to_final_rd0.push(f24_f24_update_0_write0);
}

inline void f24_f24_update_0_write1_write(hw_uint<16>& f24_f24_update_0_write1, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write1_to_final_rd1.push(f24_f24_update_0_write1);
}

inline void f24_f24_update_0_write10_write(hw_uint<16>& f24_f24_update_0_write10, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write10_to_final_rd10.push(f24_f24_update_0_write10);
}

inline void f24_f24_update_0_write11_write(hw_uint<16>& f24_f24_update_0_write11, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write11_to_final_rd11.push(f24_f24_update_0_write11);
}

inline void f24_f24_update_0_write12_write(hw_uint<16>& f24_f24_update_0_write12, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write12_to_final_rd12.push(f24_f24_update_0_write12);
}

inline void f24_f24_update_0_write13_write(hw_uint<16>& f24_f24_update_0_write13, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write13_to_final_rd13.push(f24_f24_update_0_write13);
}

inline void f24_f24_update_0_write14_write(hw_uint<16>& f24_f24_update_0_write14, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write14_to_final_rd14.push(f24_f24_update_0_write14);
}

inline void f24_f24_update_0_write15_write(hw_uint<16>& f24_f24_update_0_write15, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write15_to_final_rd15.push(f24_f24_update_0_write15);
}

inline void f24_f24_update_0_write2_write(hw_uint<16>& f24_f24_update_0_write2, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write2_to_final_rd2.push(f24_f24_update_0_write2);
}

inline void f24_f24_update_0_write3_write(hw_uint<16>& f24_f24_update_0_write3, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write3_to_final_rd3.push(f24_f24_update_0_write3);
}

inline void f24_f24_update_0_write4_write(hw_uint<16>& f24_f24_update_0_write4, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write4_to_final_rd4.push(f24_f24_update_0_write4);
}

inline void f24_f24_update_0_write5_write(hw_uint<16>& f24_f24_update_0_write5, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write5_to_final_rd5.push(f24_f24_update_0_write5);
}

inline void f24_f24_update_0_write6_write(hw_uint<16>& f24_f24_update_0_write6, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write6_to_final_rd6.push(f24_f24_update_0_write6);
}

inline void f24_f24_update_0_write7_write(hw_uint<16>& f24_f24_update_0_write7, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write7_to_final_rd7.push(f24_f24_update_0_write7);
}

inline void f24_f24_update_0_write8_write(hw_uint<16>& f24_f24_update_0_write8, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write8_to_final_rd8.push(f24_f24_update_0_write8);
}

inline void f24_f24_update_0_write9_write(hw_uint<16>& f24_f24_update_0_write9, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write9_to_final_rd9.push(f24_f24_update_0_write9);
}

inline hw_uint<16> final_rd0_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd0 read pattern: { final_update_0[d0, d1] -> f24[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write0 = f24.f24_f24_update_0_write0_to_final_rd0.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write0;
  return 0;
}

inline hw_uint<16> final_rd1_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd1 read pattern: { final_update_0[d0, d1] -> f24[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write1 = f24.f24_f24_update_0_write1_to_final_rd1.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write1;
  return 0;
}

inline hw_uint<16> final_rd10_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd10 read pattern: { final_update_0[d0, d1] -> f24[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write10 = f24.f24_f24_update_0_write10_to_final_rd10.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write10;
  return 0;
}

inline hw_uint<16> final_rd11_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd11 read pattern: { final_update_0[d0, d1] -> f24[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write11 = f24.f24_f24_update_0_write11_to_final_rd11.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write11;
  return 0;
}

inline hw_uint<16> final_rd12_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd12 read pattern: { final_update_0[d0, d1] -> f24[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write12 = f24.f24_f24_update_0_write12_to_final_rd12.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write12;
  return 0;
}

inline hw_uint<16> final_rd13_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd13 read pattern: { final_update_0[d0, d1] -> f24[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write13 = f24.f24_f24_update_0_write13_to_final_rd13.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write13;
  return 0;
}

inline hw_uint<16> final_rd14_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd14 read pattern: { final_update_0[d0, d1] -> f24[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write14 = f24.f24_f24_update_0_write14_to_final_rd14.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write14;
  return 0;
}

inline hw_uint<16> final_rd15_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd15 read pattern: { final_update_0[d0, d1] -> f24[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write15 = f24.f24_f24_update_0_write15_to_final_rd15.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write15;
  return 0;
}

inline hw_uint<16> final_rd2_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd2 read pattern: { final_update_0[d0, d1] -> f24[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write2 = f24.f24_f24_update_0_write2_to_final_rd2.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write2;
  return 0;
}

inline hw_uint<16> final_rd3_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd3 read pattern: { final_update_0[d0, d1] -> f24[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write3 = f24.f24_f24_update_0_write3_to_final_rd3.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write3;
  return 0;
}

inline hw_uint<16> final_rd4_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd4 read pattern: { final_update_0[d0, d1] -> f24[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write4 = f24.f24_f24_update_0_write4_to_final_rd4.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write4;
  return 0;
}

inline hw_uint<16> final_rd5_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd5 read pattern: { final_update_0[d0, d1] -> f24[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write5 = f24.f24_f24_update_0_write5_to_final_rd5.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write5;
  return 0;
}

inline hw_uint<16> final_rd6_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd6 read pattern: { final_update_0[d0, d1] -> f24[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write6 = f24.f24_f24_update_0_write6_to_final_rd6.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write6;
  return 0;
}

inline hw_uint<16> final_rd7_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd7 read pattern: { final_update_0[d0, d1] -> f24[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write7 = f24.f24_f24_update_0_write7_to_final_rd7.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write7;
  return 0;
}

inline hw_uint<16> final_rd8_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd8 read pattern: { final_update_0[d0, d1] -> f24[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write8 = f24.f24_f24_update_0_write8_to_final_rd8.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write8;
  return 0;
}

inline hw_uint<16> final_rd9_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd9 read pattern: { final_update_0[d0, d1] -> f24[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write9 = f24.f24_f24_update_0_write9_to_final_rd9.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write9;
  return 0;
}

// # of bundles = 2
// f24_update_0_write
//	f24_f24_update_0_write0
//	f24_f24_update_0_write1
//	f24_f24_update_0_write2
//	f24_f24_update_0_write3
//	f24_f24_update_0_write4
//	f24_f24_update_0_write5
//	f24_f24_update_0_write6
//	f24_f24_update_0_write7
//	f24_f24_update_0_write8
//	f24_f24_update_0_write9
//	f24_f24_update_0_write10
//	f24_f24_update_0_write11
//	f24_f24_update_0_write12
//	f24_f24_update_0_write13
//	f24_f24_update_0_write14
//	f24_f24_update_0_write15
inline void f24_f24_update_0_write_bundle_write(hw_uint<256>& f24_update_0_write, f24_cache& f24, int d0, int d1, int dynamic_address) {
	hw_uint<16> f24_f24_update_0_write0_res = f24_update_0_write.extract<0, 15>();
	f24_f24_update_0_write0_write(f24_f24_update_0_write0_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write1_res = f24_update_0_write.extract<16, 31>();
	f24_f24_update_0_write1_write(f24_f24_update_0_write1_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write2_res = f24_update_0_write.extract<32, 47>();
	f24_f24_update_0_write2_write(f24_f24_update_0_write2_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write3_res = f24_update_0_write.extract<48, 63>();
	f24_f24_update_0_write3_write(f24_f24_update_0_write3_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write4_res = f24_update_0_write.extract<64, 79>();
	f24_f24_update_0_write4_write(f24_f24_update_0_write4_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write5_res = f24_update_0_write.extract<80, 95>();
	f24_f24_update_0_write5_write(f24_f24_update_0_write5_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write6_res = f24_update_0_write.extract<96, 111>();
	f24_f24_update_0_write6_write(f24_f24_update_0_write6_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write7_res = f24_update_0_write.extract<112, 127>();
	f24_f24_update_0_write7_write(f24_f24_update_0_write7_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write8_res = f24_update_0_write.extract<128, 143>();
	f24_f24_update_0_write8_write(f24_f24_update_0_write8_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write9_res = f24_update_0_write.extract<144, 159>();
	f24_f24_update_0_write9_write(f24_f24_update_0_write9_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write10_res = f24_update_0_write.extract<160, 175>();
	f24_f24_update_0_write10_write(f24_f24_update_0_write10_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write11_res = f24_update_0_write.extract<176, 191>();
	f24_f24_update_0_write11_write(f24_f24_update_0_write11_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write12_res = f24_update_0_write.extract<192, 207>();
	f24_f24_update_0_write12_write(f24_f24_update_0_write12_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write13_res = f24_update_0_write.extract<208, 223>();
	f24_f24_update_0_write13_write(f24_f24_update_0_write13_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write14_res = f24_update_0_write.extract<224, 239>();
	f24_f24_update_0_write14_write(f24_f24_update_0_write14_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write15_res = f24_update_0_write.extract<240, 255>();
	f24_f24_update_0_write15_write(f24_f24_update_0_write15_res, f24, d0, d1, dynamic_address);
}

// final_update_0_read
//	final_rd0
//	final_rd1
//	final_rd2
//	final_rd3
//	final_rd4
//	final_rd5
//	final_rd6
//	final_rd7
//	final_rd8
//	final_rd9
//	final_rd10
//	final_rd11
//	final_rd12
//	final_rd13
//	final_rd14
//	final_rd15
inline hw_uint<256> f24_final_update_0_read_bundle_read(f24_cache& f24, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // final_rd0
    // final_rd1
    // final_rd2
    // final_rd3
    // final_rd4
    // final_rd5
    // final_rd6
    // final_rd7
    // final_rd8
    // final_rd9
    // final_rd10
    // final_rd11
    // final_rd12
    // final_rd13
    // final_rd14
    // final_rd15

	hw_uint<256> result;
	hw_uint<16> final_rd0_res = final_rd0_select(f24, d0, d1, dynamic_address);
	set_at<0, 256>(result, final_rd0_res);
	hw_uint<16> final_rd1_res = final_rd1_select(f24, d0, d1, dynamic_address);
	set_at<16, 256>(result, final_rd1_res);
	hw_uint<16> final_rd2_res = final_rd2_select(f24, d0, d1, dynamic_address);
	set_at<32, 256>(result, final_rd2_res);
	hw_uint<16> final_rd3_res = final_rd3_select(f24, d0, d1, dynamic_address);
	set_at<48, 256>(result, final_rd3_res);
	hw_uint<16> final_rd4_res = final_rd4_select(f24, d0, d1, dynamic_address);
	set_at<64, 256>(result, final_rd4_res);
	hw_uint<16> final_rd5_res = final_rd5_select(f24, d0, d1, dynamic_address);
	set_at<80, 256>(result, final_rd5_res);
	hw_uint<16> final_rd6_res = final_rd6_select(f24, d0, d1, dynamic_address);
	set_at<96, 256>(result, final_rd6_res);
	hw_uint<16> final_rd7_res = final_rd7_select(f24, d0, d1, dynamic_address);
	set_at<112, 256>(result, final_rd7_res);
	hw_uint<16> final_rd8_res = final_rd8_select(f24, d0, d1, dynamic_address);
	set_at<128, 256>(result, final_rd8_res);
	hw_uint<16> final_rd9_res = final_rd9_select(f24, d0, d1, dynamic_address);
	set_at<144, 256>(result, final_rd9_res);
	hw_uint<16> final_rd10_res = final_rd10_select(f24, d0, d1, dynamic_address);
	set_at<160, 256>(result, final_rd10_res);
	hw_uint<16> final_rd11_res = final_rd11_select(f24, d0, d1, dynamic_address);
	set_at<176, 256>(result, final_rd11_res);
	hw_uint<16> final_rd12_res = final_rd12_select(f24, d0, d1, dynamic_address);
	set_at<192, 256>(result, final_rd12_res);
	hw_uint<16> final_rd13_res = final_rd13_select(f24, d0, d1, dynamic_address);
	set_at<208, 256>(result, final_rd13_res);
	hw_uint<16> final_rd14_res = final_rd14_select(f24, d0, d1, dynamic_address);
	set_at<224, 256>(result, final_rd14_res);
	hw_uint<16> final_rd15_res = final_rd15_select(f24, d0, d1, dynamic_address);
	set_at<240, 256>(result, final_rd15_res);
	return result;
}

struct final_final_update_0_write0_to_icfo_16_rd0_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write1_to_icfo_16_rd1_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write10_to_icfo_16_rd10_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write11_to_icfo_16_rd11_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write12_to_icfo_16_rd12_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write13_to_icfo_16_rd13_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write14_to_icfo_16_rd14_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write15_to_icfo_16_rd15_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write2_to_icfo_16_rd2_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write3_to_icfo_16_rd3_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write4_to_icfo_16_rd4_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write5_to_icfo_16_rd5_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write6_to_icfo_16_rd6_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write7_to_icfo_16_rd7_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write8_to_icfo_16_rd8_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write9_to_icfo_16_rd9_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_cache {
  // # of banks: 16
  final_final_update_0_write0_to_icfo_16_rd0_cache final_final_update_0_write0_to_icfo_16_rd0;
  final_final_update_0_write1_to_icfo_16_rd1_cache final_final_update_0_write1_to_icfo_16_rd1;
  final_final_update_0_write10_to_icfo_16_rd10_cache final_final_update_0_write10_to_icfo_16_rd10;
  final_final_update_0_write11_to_icfo_16_rd11_cache final_final_update_0_write11_to_icfo_16_rd11;
  final_final_update_0_write12_to_icfo_16_rd12_cache final_final_update_0_write12_to_icfo_16_rd12;
  final_final_update_0_write13_to_icfo_16_rd13_cache final_final_update_0_write13_to_icfo_16_rd13;
  final_final_update_0_write14_to_icfo_16_rd14_cache final_final_update_0_write14_to_icfo_16_rd14;
  final_final_update_0_write15_to_icfo_16_rd15_cache final_final_update_0_write15_to_icfo_16_rd15;
  final_final_update_0_write2_to_icfo_16_rd2_cache final_final_update_0_write2_to_icfo_16_rd2;
  final_final_update_0_write3_to_icfo_16_rd3_cache final_final_update_0_write3_to_icfo_16_rd3;
  final_final_update_0_write4_to_icfo_16_rd4_cache final_final_update_0_write4_to_icfo_16_rd4;
  final_final_update_0_write5_to_icfo_16_rd5_cache final_final_update_0_write5_to_icfo_16_rd5;
  final_final_update_0_write6_to_icfo_16_rd6_cache final_final_update_0_write6_to_icfo_16_rd6;
  final_final_update_0_write7_to_icfo_16_rd7_cache final_final_update_0_write7_to_icfo_16_rd7;
  final_final_update_0_write8_to_icfo_16_rd8_cache final_final_update_0_write8_to_icfo_16_rd8;
  final_final_update_0_write9_to_icfo_16_rd9_cache final_final_update_0_write9_to_icfo_16_rd9;
};



inline void final_final_update_0_write0_write(hw_uint<16>& final_final_update_0_write0, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write0_to_icfo_16_rd0.push(final_final_update_0_write0);
}

inline void final_final_update_0_write1_write(hw_uint<16>& final_final_update_0_write1, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write1_to_icfo_16_rd1.push(final_final_update_0_write1);
}

inline void final_final_update_0_write10_write(hw_uint<16>& final_final_update_0_write10, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write10_to_icfo_16_rd10.push(final_final_update_0_write10);
}

inline void final_final_update_0_write11_write(hw_uint<16>& final_final_update_0_write11, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write11_to_icfo_16_rd11.push(final_final_update_0_write11);
}

inline void final_final_update_0_write12_write(hw_uint<16>& final_final_update_0_write12, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write12_to_icfo_16_rd12.push(final_final_update_0_write12);
}

inline void final_final_update_0_write13_write(hw_uint<16>& final_final_update_0_write13, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write13_to_icfo_16_rd13.push(final_final_update_0_write13);
}

inline void final_final_update_0_write14_write(hw_uint<16>& final_final_update_0_write14, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write14_to_icfo_16_rd14.push(final_final_update_0_write14);
}

inline void final_final_update_0_write15_write(hw_uint<16>& final_final_update_0_write15, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write15_to_icfo_16_rd15.push(final_final_update_0_write15);
}

inline void final_final_update_0_write2_write(hw_uint<16>& final_final_update_0_write2, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write2_to_icfo_16_rd2.push(final_final_update_0_write2);
}

inline void final_final_update_0_write3_write(hw_uint<16>& final_final_update_0_write3, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write3_to_icfo_16_rd3.push(final_final_update_0_write3);
}

inline void final_final_update_0_write4_write(hw_uint<16>& final_final_update_0_write4, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write4_to_icfo_16_rd4.push(final_final_update_0_write4);
}

inline void final_final_update_0_write5_write(hw_uint<16>& final_final_update_0_write5, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write5_to_icfo_16_rd5.push(final_final_update_0_write5);
}

inline void final_final_update_0_write6_write(hw_uint<16>& final_final_update_0_write6, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write6_to_icfo_16_rd6.push(final_final_update_0_write6);
}

inline void final_final_update_0_write7_write(hw_uint<16>& final_final_update_0_write7, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write7_to_icfo_16_rd7.push(final_final_update_0_write7);
}

inline void final_final_update_0_write8_write(hw_uint<16>& final_final_update_0_write8, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write8_to_icfo_16_rd8.push(final_final_update_0_write8);
}

inline void final_final_update_0_write9_write(hw_uint<16>& final_final_update_0_write9, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write9_to_icfo_16_rd9.push(final_final_update_0_write9);
}

inline hw_uint<16> icfo_16_rd0_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd0 read pattern: { icfo_16_update_0[d0, d1] -> final[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write0 = final.final_final_update_0_write0_to_icfo_16_rd0.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write0;
  return 0;
}

inline hw_uint<16> icfo_16_rd1_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd1 read pattern: { icfo_16_update_0[d0, d1] -> final[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write1 = final.final_final_update_0_write1_to_icfo_16_rd1.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write1;
  return 0;
}

inline hw_uint<16> icfo_16_rd10_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd10 read pattern: { icfo_16_update_0[d0, d1] -> final[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write10 = final.final_final_update_0_write10_to_icfo_16_rd10.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write10;
  return 0;
}

inline hw_uint<16> icfo_16_rd11_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd11 read pattern: { icfo_16_update_0[d0, d1] -> final[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write11 = final.final_final_update_0_write11_to_icfo_16_rd11.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write11;
  return 0;
}

inline hw_uint<16> icfo_16_rd12_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd12 read pattern: { icfo_16_update_0[d0, d1] -> final[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write12 = final.final_final_update_0_write12_to_icfo_16_rd12.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write12;
  return 0;
}

inline hw_uint<16> icfo_16_rd13_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd13 read pattern: { icfo_16_update_0[d0, d1] -> final[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write13 = final.final_final_update_0_write13_to_icfo_16_rd13.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write13;
  return 0;
}

inline hw_uint<16> icfo_16_rd14_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd14 read pattern: { icfo_16_update_0[d0, d1] -> final[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write14 = final.final_final_update_0_write14_to_icfo_16_rd14.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write14;
  return 0;
}

inline hw_uint<16> icfo_16_rd15_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd15 read pattern: { icfo_16_update_0[d0, d1] -> final[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write15 = final.final_final_update_0_write15_to_icfo_16_rd15.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write15;
  return 0;
}

inline hw_uint<16> icfo_16_rd2_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd2 read pattern: { icfo_16_update_0[d0, d1] -> final[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write2 = final.final_final_update_0_write2_to_icfo_16_rd2.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write2;
  return 0;
}

inline hw_uint<16> icfo_16_rd3_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd3 read pattern: { icfo_16_update_0[d0, d1] -> final[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write3 = final.final_final_update_0_write3_to_icfo_16_rd3.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write3;
  return 0;
}

inline hw_uint<16> icfo_16_rd4_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd4 read pattern: { icfo_16_update_0[d0, d1] -> final[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write4 = final.final_final_update_0_write4_to_icfo_16_rd4.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write4;
  return 0;
}

inline hw_uint<16> icfo_16_rd5_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd5 read pattern: { icfo_16_update_0[d0, d1] -> final[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write5 = final.final_final_update_0_write5_to_icfo_16_rd5.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write5;
  return 0;
}

inline hw_uint<16> icfo_16_rd6_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd6 read pattern: { icfo_16_update_0[d0, d1] -> final[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write6 = final.final_final_update_0_write6_to_icfo_16_rd6.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write6;
  return 0;
}

inline hw_uint<16> icfo_16_rd7_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd7 read pattern: { icfo_16_update_0[d0, d1] -> final[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write7 = final.final_final_update_0_write7_to_icfo_16_rd7.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write7;
  return 0;
}

inline hw_uint<16> icfo_16_rd8_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd8 read pattern: { icfo_16_update_0[d0, d1] -> final[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write8 = final.final_final_update_0_write8_to_icfo_16_rd8.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write8;
  return 0;
}

inline hw_uint<16> icfo_16_rd9_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_16_rd9 read pattern: { icfo_16_update_0[d0, d1] -> final[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write9 = final.final_final_update_0_write9_to_icfo_16_rd9.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write9;
  return 0;
}

// # of bundles = 2
// final_update_0_write
//	final_final_update_0_write0
//	final_final_update_0_write1
//	final_final_update_0_write2
//	final_final_update_0_write3
//	final_final_update_0_write4
//	final_final_update_0_write5
//	final_final_update_0_write6
//	final_final_update_0_write7
//	final_final_update_0_write8
//	final_final_update_0_write9
//	final_final_update_0_write10
//	final_final_update_0_write11
//	final_final_update_0_write12
//	final_final_update_0_write13
//	final_final_update_0_write14
//	final_final_update_0_write15
inline void final_final_update_0_write_bundle_write(hw_uint<256>& final_update_0_write, final_cache& final, int d0, int d1, int dynamic_address) {
	hw_uint<16> final_final_update_0_write0_res = final_update_0_write.extract<0, 15>();
	final_final_update_0_write0_write(final_final_update_0_write0_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write1_res = final_update_0_write.extract<16, 31>();
	final_final_update_0_write1_write(final_final_update_0_write1_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write2_res = final_update_0_write.extract<32, 47>();
	final_final_update_0_write2_write(final_final_update_0_write2_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write3_res = final_update_0_write.extract<48, 63>();
	final_final_update_0_write3_write(final_final_update_0_write3_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write4_res = final_update_0_write.extract<64, 79>();
	final_final_update_0_write4_write(final_final_update_0_write4_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write5_res = final_update_0_write.extract<80, 95>();
	final_final_update_0_write5_write(final_final_update_0_write5_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write6_res = final_update_0_write.extract<96, 111>();
	final_final_update_0_write6_write(final_final_update_0_write6_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write7_res = final_update_0_write.extract<112, 127>();
	final_final_update_0_write7_write(final_final_update_0_write7_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write8_res = final_update_0_write.extract<128, 143>();
	final_final_update_0_write8_write(final_final_update_0_write8_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write9_res = final_update_0_write.extract<144, 159>();
	final_final_update_0_write9_write(final_final_update_0_write9_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write10_res = final_update_0_write.extract<160, 175>();
	final_final_update_0_write10_write(final_final_update_0_write10_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write11_res = final_update_0_write.extract<176, 191>();
	final_final_update_0_write11_write(final_final_update_0_write11_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write12_res = final_update_0_write.extract<192, 207>();
	final_final_update_0_write12_write(final_final_update_0_write12_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write13_res = final_update_0_write.extract<208, 223>();
	final_final_update_0_write13_write(final_final_update_0_write13_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write14_res = final_update_0_write.extract<224, 239>();
	final_final_update_0_write14_write(final_final_update_0_write14_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write15_res = final_update_0_write.extract<240, 255>();
	final_final_update_0_write15_write(final_final_update_0_write15_res, final, d0, d1, dynamic_address);
}

// icfo_16_update_0_read
//	icfo_16_rd0
//	icfo_16_rd1
//	icfo_16_rd2
//	icfo_16_rd3
//	icfo_16_rd4
//	icfo_16_rd5
//	icfo_16_rd6
//	icfo_16_rd7
//	icfo_16_rd8
//	icfo_16_rd9
//	icfo_16_rd10
//	icfo_16_rd11
//	icfo_16_rd12
//	icfo_16_rd13
//	icfo_16_rd14
//	icfo_16_rd15
inline hw_uint<256> final_icfo_16_update_0_read_bundle_read(final_cache& final, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // icfo_16_rd0
    // icfo_16_rd1
    // icfo_16_rd2
    // icfo_16_rd3
    // icfo_16_rd4
    // icfo_16_rd5
    // icfo_16_rd6
    // icfo_16_rd7
    // icfo_16_rd8
    // icfo_16_rd9
    // icfo_16_rd10
    // icfo_16_rd11
    // icfo_16_rd12
    // icfo_16_rd13
    // icfo_16_rd14
    // icfo_16_rd15

	hw_uint<256> result;
	hw_uint<16> icfo_16_rd0_res = icfo_16_rd0_select(final, d0, d1, dynamic_address);
	set_at<0, 256>(result, icfo_16_rd0_res);
	hw_uint<16> icfo_16_rd1_res = icfo_16_rd1_select(final, d0, d1, dynamic_address);
	set_at<16, 256>(result, icfo_16_rd1_res);
	hw_uint<16> icfo_16_rd2_res = icfo_16_rd2_select(final, d0, d1, dynamic_address);
	set_at<32, 256>(result, icfo_16_rd2_res);
	hw_uint<16> icfo_16_rd3_res = icfo_16_rd3_select(final, d0, d1, dynamic_address);
	set_at<48, 256>(result, icfo_16_rd3_res);
	hw_uint<16> icfo_16_rd4_res = icfo_16_rd4_select(final, d0, d1, dynamic_address);
	set_at<64, 256>(result, icfo_16_rd4_res);
	hw_uint<16> icfo_16_rd5_res = icfo_16_rd5_select(final, d0, d1, dynamic_address);
	set_at<80, 256>(result, icfo_16_rd5_res);
	hw_uint<16> icfo_16_rd6_res = icfo_16_rd6_select(final, d0, d1, dynamic_address);
	set_at<96, 256>(result, icfo_16_rd6_res);
	hw_uint<16> icfo_16_rd7_res = icfo_16_rd7_select(final, d0, d1, dynamic_address);
	set_at<112, 256>(result, icfo_16_rd7_res);
	hw_uint<16> icfo_16_rd8_res = icfo_16_rd8_select(final, d0, d1, dynamic_address);
	set_at<128, 256>(result, icfo_16_rd8_res);
	hw_uint<16> icfo_16_rd9_res = icfo_16_rd9_select(final, d0, d1, dynamic_address);
	set_at<144, 256>(result, icfo_16_rd9_res);
	hw_uint<16> icfo_16_rd10_res = icfo_16_rd10_select(final, d0, d1, dynamic_address);
	set_at<160, 256>(result, icfo_16_rd10_res);
	hw_uint<16> icfo_16_rd11_res = icfo_16_rd11_select(final, d0, d1, dynamic_address);
	set_at<176, 256>(result, icfo_16_rd11_res);
	hw_uint<16> icfo_16_rd12_res = icfo_16_rd12_select(final, d0, d1, dynamic_address);
	set_at<192, 256>(result, icfo_16_rd12_res);
	hw_uint<16> icfo_16_rd13_res = icfo_16_rd13_select(final, d0, d1, dynamic_address);
	set_at<208, 256>(result, icfo_16_rd13_res);
	hw_uint<16> icfo_16_rd14_res = icfo_16_rd14_select(final, d0, d1, dynamic_address);
	set_at<224, 256>(result, icfo_16_rd14_res);
	hw_uint<16> icfo_16_rd15_res = icfo_16_rd15_select(final, d0, d1, dynamic_address);
	set_at<240, 256>(result, icfo_16_rd15_res);
	return result;
}

struct in_in_update_0_write0_merged_banks_15_cache {
	// RAM Box: {[-64, 1984], [-5, 1083]}
	// Capacity: 262
	// # of read delays: 5
  // 0, 1, 130, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 129> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_261() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write1_merged_banks_15_cache {
	// RAM Box: {[-63, 1969], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write10_merged_banks_15_cache {
	// RAM Box: {[-54, 1978], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write11_merged_banks_15_cache {
	// RAM Box: {[-53, 1979], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write12_merged_banks_15_cache {
	// RAM Box: {[-52, 1980], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write13_merged_banks_15_cache {
	// RAM Box: {[-51, 1981], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write14_merged_banks_15_cache {
	// RAM Box: {[-50, 1982], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write15_merged_banks_15_cache {
	// RAM Box: {[-65, 1983], [-4, 1084]}
	// Capacity: 262
	// # of read delays: 5
  // 0, 1, 131, 132, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 128> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
		return f6;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_261() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write2_merged_banks_15_cache {
	// RAM Box: {[-62, 1970], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write3_merged_banks_15_cache {
	// RAM Box: {[-61, 1971], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write4_merged_banks_15_cache {
	// RAM Box: {[-60, 1972], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write5_merged_banks_15_cache {
	// RAM Box: {[-59, 1973], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write6_merged_banks_15_cache {
	// RAM Box: {[-58, 1974], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write7_merged_banks_15_cache {
	// RAM Box: {[-57, 1975], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write8_merged_banks_15_cache {
	// RAM Box: {[-56, 1976], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write9_merged_banks_15_cache {
	// RAM Box: {[-55, 1977], [-5, 1084]}
	// Capacity: 262
	// # of read delays: 4
  // 0, 1, 131, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 129> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_261() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cache {
  // # of banks: 16
  in_in_update_0_write0_merged_banks_15_cache in_in_update_0_write0_merged_banks_15;
  in_in_update_0_write1_merged_banks_15_cache in_in_update_0_write1_merged_banks_15;
  in_in_update_0_write10_merged_banks_15_cache in_in_update_0_write10_merged_banks_15;
  in_in_update_0_write11_merged_banks_15_cache in_in_update_0_write11_merged_banks_15;
  in_in_update_0_write12_merged_banks_15_cache in_in_update_0_write12_merged_banks_15;
  in_in_update_0_write13_merged_banks_15_cache in_in_update_0_write13_merged_banks_15;
  in_in_update_0_write14_merged_banks_15_cache in_in_update_0_write14_merged_banks_15;
  in_in_update_0_write15_merged_banks_15_cache in_in_update_0_write15_merged_banks_15;
  in_in_update_0_write2_merged_banks_15_cache in_in_update_0_write2_merged_banks_15;
  in_in_update_0_write3_merged_banks_15_cache in_in_update_0_write3_merged_banks_15;
  in_in_update_0_write4_merged_banks_15_cache in_in_update_0_write4_merged_banks_15;
  in_in_update_0_write5_merged_banks_15_cache in_in_update_0_write5_merged_banks_15;
  in_in_update_0_write6_merged_banks_15_cache in_in_update_0_write6_merged_banks_15;
  in_in_update_0_write7_merged_banks_15_cache in_in_update_0_write7_merged_banks_15;
  in_in_update_0_write8_merged_banks_15_cache in_in_update_0_write8_merged_banks_15;
  in_in_update_0_write9_merged_banks_15_cache in_in_update_0_write9_merged_banks_15;
};



inline void in_in_update_0_write0_write(hw_uint<16>& in_in_update_0_write0, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write0_merged_banks_15.push(in_in_update_0_write0);
}

inline void in_in_update_0_write1_write(hw_uint<16>& in_in_update_0_write1, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write1_merged_banks_15.push(in_in_update_0_write1);
}

inline void in_in_update_0_write10_write(hw_uint<16>& in_in_update_0_write10, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write10_merged_banks_15.push(in_in_update_0_write10);
}

inline void in_in_update_0_write11_write(hw_uint<16>& in_in_update_0_write11, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write11_merged_banks_15.push(in_in_update_0_write11);
}

inline void in_in_update_0_write12_write(hw_uint<16>& in_in_update_0_write12, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write12_merged_banks_15.push(in_in_update_0_write12);
}

inline void in_in_update_0_write13_write(hw_uint<16>& in_in_update_0_write13, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write13_merged_banks_15.push(in_in_update_0_write13);
}

inline void in_in_update_0_write14_write(hw_uint<16>& in_in_update_0_write14, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write14_merged_banks_15.push(in_in_update_0_write14);
}

inline void in_in_update_0_write15_write(hw_uint<16>& in_in_update_0_write15, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write15_merged_banks_15.push(in_in_update_0_write15);
}

inline void in_in_update_0_write2_write(hw_uint<16>& in_in_update_0_write2, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write2_merged_banks_15.push(in_in_update_0_write2);
}

inline void in_in_update_0_write3_write(hw_uint<16>& in_in_update_0_write3, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write3_merged_banks_15.push(in_in_update_0_write3);
}

inline void in_in_update_0_write4_write(hw_uint<16>& in_in_update_0_write4, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write4_merged_banks_15.push(in_in_update_0_write4);
}

inline void in_in_update_0_write5_write(hw_uint<16>& in_in_update_0_write5, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write5_merged_banks_15.push(in_in_update_0_write5);
}

inline void in_in_update_0_write6_write(hw_uint<16>& in_in_update_0_write6, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write6_merged_banks_15.push(in_in_update_0_write6);
}

inline void in_in_update_0_write7_write(hw_uint<16>& in_in_update_0_write7, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write7_merged_banks_15.push(in_in_update_0_write7);
}

inline void in_in_update_0_write8_write(hw_uint<16>& in_in_update_0_write8, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write8_merged_banks_15.push(in_in_update_0_write8);
}

inline void in_in_update_0_write9_write(hw_uint<16>& in_in_update_0_write9, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write9_merged_banks_15.push(in_in_update_0_write9);
}

inline hw_uint<16> f00_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd0 read pattern: { f00_update_0[d0, d1] -> in[-1 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_132();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f00_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd1 read pattern: { f00_update_0[d0, d1] -> in[16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_261();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f00_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd10 read pattern: { f00_update_0[d0, d1] -> in[1 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_131();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f00_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd11 read pattern: { f00_update_0[d0, d1] -> in[2 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_261();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f00_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd12 read pattern: { f00_update_0[d0, d1] -> in[2 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_131();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f00_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd13 read pattern: { f00_update_0[d0, d1] -> in[2 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_1();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f00_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd14 read pattern: { f00_update_0[d0, d1] -> in[3 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_131();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f00_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd15 read pattern: { f00_update_0[d0, d1] -> in[2 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_131();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f00_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd16 read pattern: { f00_update_0[d0, d1] -> in[3 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_261();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f00_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd17 read pattern: { f00_update_0[d0, d1] -> in[3 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_131();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f00_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd18 read pattern: { f00_update_0[d0, d1] -> in[3 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_1();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f00_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd19 read pattern: { f00_update_0[d0, d1] -> in[4 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_131();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f00_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd2 read pattern: { f00_update_0[d0, d1] -> in[16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_131();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f00_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd20 read pattern: { f00_update_0[d0, d1] -> in[3 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_131();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f00_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd21 read pattern: { f00_update_0[d0, d1] -> in[4 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_261();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f00_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd22 read pattern: { f00_update_0[d0, d1] -> in[4 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_131();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f00_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd23 read pattern: { f00_update_0[d0, d1] -> in[4 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_1();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f00_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd24 read pattern: { f00_update_0[d0, d1] -> in[5 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_131();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f00_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd25 read pattern: { f00_update_0[d0, d1] -> in[4 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_131();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f00_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd26 read pattern: { f00_update_0[d0, d1] -> in[5 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_261();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f00_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd27 read pattern: { f00_update_0[d0, d1] -> in[5 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_131();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f00_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd28 read pattern: { f00_update_0[d0, d1] -> in[5 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_1();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f00_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd29 read pattern: { f00_update_0[d0, d1] -> in[6 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_131();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f00_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd3 read pattern: { f00_update_0[d0, d1] -> in[16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_1();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f00_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd30 read pattern: { f00_update_0[d0, d1] -> in[5 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_131();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f00_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd31 read pattern: { f00_update_0[d0, d1] -> in[6 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_261();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f00_rd32_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd32 read pattern: { f00_update_0[d0, d1] -> in[6 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_131();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f00_rd33_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd33 read pattern: { f00_update_0[d0, d1] -> in[6 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_1();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f00_rd34_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd34 read pattern: { f00_update_0[d0, d1] -> in[7 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_131();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f00_rd35_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd35 read pattern: { f00_update_0[d0, d1] -> in[6 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_131();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f00_rd36_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd36 read pattern: { f00_update_0[d0, d1] -> in[7 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_261();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f00_rd37_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd37 read pattern: { f00_update_0[d0, d1] -> in[7 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_131();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f00_rd38_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd38 read pattern: { f00_update_0[d0, d1] -> in[7 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_1();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f00_rd39_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd39 read pattern: { f00_update_0[d0, d1] -> in[8 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_131();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f00_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd4 read pattern: { f00_update_0[d0, d1] -> in[1 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_131();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f00_rd40_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd40 read pattern: { f00_update_0[d0, d1] -> in[7 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_131();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f00_rd41_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd41 read pattern: { f00_update_0[d0, d1] -> in[8 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_261();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f00_rd42_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd42 read pattern: { f00_update_0[d0, d1] -> in[8 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_131();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f00_rd43_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd43 read pattern: { f00_update_0[d0, d1] -> in[8 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_1();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f00_rd44_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd44 read pattern: { f00_update_0[d0, d1] -> in[9 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_131();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f00_rd45_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd45 read pattern: { f00_update_0[d0, d1] -> in[8 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_131();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f00_rd46_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd46 read pattern: { f00_update_0[d0, d1] -> in[9 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_261();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f00_rd47_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd47 read pattern: { f00_update_0[d0, d1] -> in[9 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_131();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f00_rd48_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd48 read pattern: { f00_update_0[d0, d1] -> in[9 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_1();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f00_rd49_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd49 read pattern: { f00_update_0[d0, d1] -> in[10 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_131();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f00_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd5 read pattern: { f00_update_0[d0, d1] -> in[16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_131();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f00_rd50_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd50 read pattern: { f00_update_0[d0, d1] -> in[9 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_131();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f00_rd51_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd51 read pattern: { f00_update_0[d0, d1] -> in[10 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_261();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f00_rd52_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd52 read pattern: { f00_update_0[d0, d1] -> in[10 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_131();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f00_rd53_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd53 read pattern: { f00_update_0[d0, d1] -> in[10 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_1();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f00_rd54_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd54 read pattern: { f00_update_0[d0, d1] -> in[11 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_131();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f00_rd55_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd55 read pattern: { f00_update_0[d0, d1] -> in[10 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_131();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f00_rd56_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd56 read pattern: { f00_update_0[d0, d1] -> in[11 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_261();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f00_rd57_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd57 read pattern: { f00_update_0[d0, d1] -> in[11 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_131();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f00_rd58_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd58 read pattern: { f00_update_0[d0, d1] -> in[11 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_1();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f00_rd59_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd59 read pattern: { f00_update_0[d0, d1] -> in[12 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_131();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f00_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd6 read pattern: { f00_update_0[d0, d1] -> in[1 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_261();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f00_rd60_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd60 read pattern: { f00_update_0[d0, d1] -> in[11 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_131();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f00_rd61_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd61 read pattern: { f00_update_0[d0, d1] -> in[12 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_261();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f00_rd62_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd62 read pattern: { f00_update_0[d0, d1] -> in[12 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_131();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f00_rd63_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd63 read pattern: { f00_update_0[d0, d1] -> in[12 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_1();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f00_rd64_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd64 read pattern: { f00_update_0[d0, d1] -> in[13 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_131();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f00_rd65_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd65 read pattern: { f00_update_0[d0, d1] -> in[12 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_131();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f00_rd66_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd66 read pattern: { f00_update_0[d0, d1] -> in[13 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_261();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f00_rd67_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd67 read pattern: { f00_update_0[d0, d1] -> in[13 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_131();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f00_rd68_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd68 read pattern: { f00_update_0[d0, d1] -> in[13 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_1();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f00_rd69_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd69 read pattern: { f00_update_0[d0, d1] -> in[14 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_131();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f00_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd7 read pattern: { f00_update_0[d0, d1] -> in[1 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_131();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f00_rd70_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd70 read pattern: { f00_update_0[d0, d1] -> in[13 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_131();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f00_rd71_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd71 read pattern: { f00_update_0[d0, d1] -> in[14 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_261();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f00_rd72_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd72 read pattern: { f00_update_0[d0, d1] -> in[14 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_131();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f00_rd73_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd73 read pattern: { f00_update_0[d0, d1] -> in[14 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_1();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f00_rd74_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd74 read pattern: { f00_update_0[d0, d1] -> in[15 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_131();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f00_rd75_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd75 read pattern: { f00_update_0[d0, d1] -> in[14 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_131();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f00_rd76_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd76 read pattern: { f00_update_0[d0, d1] -> in[15 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_261();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f00_rd77_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd77 read pattern: { f00_update_0[d0, d1] -> in[15 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_131();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f00_rd78_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd78 read pattern: { f00_update_0[d0, d1] -> in[15 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_1();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f00_rd79_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd79 read pattern: { f00_update_0[d0, d1] -> in[16 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_130();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f00_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd8 read pattern: { f00_update_0[d0, d1] -> in[1 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_1();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f00_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd9 read pattern: { f00_update_0[d0, d1] -> in[2 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_131();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f10_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd0 read pattern: { f10_update_0[d0, d1] -> in[-1 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_132();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f10_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd1 read pattern: { f10_update_0[d0, d1] -> in[16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_261();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f10_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd10 read pattern: { f10_update_0[d0, d1] -> in[1 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_131();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f10_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd11 read pattern: { f10_update_0[d0, d1] -> in[2 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_261();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f10_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd12 read pattern: { f10_update_0[d0, d1] -> in[2 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_131();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f10_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd13 read pattern: { f10_update_0[d0, d1] -> in[2 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_1();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f10_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd14 read pattern: { f10_update_0[d0, d1] -> in[3 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_131();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f10_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd15 read pattern: { f10_update_0[d0, d1] -> in[2 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_131();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f10_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd16 read pattern: { f10_update_0[d0, d1] -> in[3 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_261();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f10_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd17 read pattern: { f10_update_0[d0, d1] -> in[3 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_131();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f10_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd18 read pattern: { f10_update_0[d0, d1] -> in[3 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_1();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f10_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd19 read pattern: { f10_update_0[d0, d1] -> in[4 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_131();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f10_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd2 read pattern: { f10_update_0[d0, d1] -> in[16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_131();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f10_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd20 read pattern: { f10_update_0[d0, d1] -> in[3 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_131();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f10_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd21 read pattern: { f10_update_0[d0, d1] -> in[4 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_261();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f10_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd22 read pattern: { f10_update_0[d0, d1] -> in[4 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_131();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f10_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd23 read pattern: { f10_update_0[d0, d1] -> in[4 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_1();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f10_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd24 read pattern: { f10_update_0[d0, d1] -> in[5 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_131();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f10_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd25 read pattern: { f10_update_0[d0, d1] -> in[4 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_131();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f10_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd26 read pattern: { f10_update_0[d0, d1] -> in[5 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_261();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f10_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd27 read pattern: { f10_update_0[d0, d1] -> in[5 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_131();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f10_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd28 read pattern: { f10_update_0[d0, d1] -> in[5 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_1();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f10_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd29 read pattern: { f10_update_0[d0, d1] -> in[6 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_131();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f10_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd3 read pattern: { f10_update_0[d0, d1] -> in[16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_1();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f10_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd30 read pattern: { f10_update_0[d0, d1] -> in[5 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_131();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f10_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd31 read pattern: { f10_update_0[d0, d1] -> in[6 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_261();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f10_rd32_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd32 read pattern: { f10_update_0[d0, d1] -> in[6 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_131();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f10_rd33_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd33 read pattern: { f10_update_0[d0, d1] -> in[6 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_1();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f10_rd34_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd34 read pattern: { f10_update_0[d0, d1] -> in[7 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_131();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f10_rd35_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd35 read pattern: { f10_update_0[d0, d1] -> in[6 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_131();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f10_rd36_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd36 read pattern: { f10_update_0[d0, d1] -> in[7 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_261();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f10_rd37_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd37 read pattern: { f10_update_0[d0, d1] -> in[7 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_131();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f10_rd38_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd38 read pattern: { f10_update_0[d0, d1] -> in[7 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_1();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f10_rd39_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd39 read pattern: { f10_update_0[d0, d1] -> in[8 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_131();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f10_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd4 read pattern: { f10_update_0[d0, d1] -> in[1 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_131();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f10_rd40_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd40 read pattern: { f10_update_0[d0, d1] -> in[7 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_131();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f10_rd41_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd41 read pattern: { f10_update_0[d0, d1] -> in[8 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_261();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f10_rd42_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd42 read pattern: { f10_update_0[d0, d1] -> in[8 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_131();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f10_rd43_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd43 read pattern: { f10_update_0[d0, d1] -> in[8 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_1();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f10_rd44_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd44 read pattern: { f10_update_0[d0, d1] -> in[9 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_131();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f10_rd45_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd45 read pattern: { f10_update_0[d0, d1] -> in[8 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_131();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f10_rd46_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd46 read pattern: { f10_update_0[d0, d1] -> in[9 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_261();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f10_rd47_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd47 read pattern: { f10_update_0[d0, d1] -> in[9 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_131();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f10_rd48_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd48 read pattern: { f10_update_0[d0, d1] -> in[9 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_1();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f10_rd49_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd49 read pattern: { f10_update_0[d0, d1] -> in[10 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_131();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f10_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd5 read pattern: { f10_update_0[d0, d1] -> in[16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_131();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f10_rd50_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd50 read pattern: { f10_update_0[d0, d1] -> in[9 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_131();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f10_rd51_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd51 read pattern: { f10_update_0[d0, d1] -> in[10 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_261();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f10_rd52_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd52 read pattern: { f10_update_0[d0, d1] -> in[10 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_131();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f10_rd53_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd53 read pattern: { f10_update_0[d0, d1] -> in[10 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_1();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f10_rd54_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd54 read pattern: { f10_update_0[d0, d1] -> in[11 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_131();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f10_rd55_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd55 read pattern: { f10_update_0[d0, d1] -> in[10 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_131();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f10_rd56_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd56 read pattern: { f10_update_0[d0, d1] -> in[11 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_261();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f10_rd57_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd57 read pattern: { f10_update_0[d0, d1] -> in[11 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_131();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f10_rd58_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd58 read pattern: { f10_update_0[d0, d1] -> in[11 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_1();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f10_rd59_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd59 read pattern: { f10_update_0[d0, d1] -> in[12 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_131();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f10_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd6 read pattern: { f10_update_0[d0, d1] -> in[1 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_261();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f10_rd60_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd60 read pattern: { f10_update_0[d0, d1] -> in[11 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_131();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f10_rd61_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd61 read pattern: { f10_update_0[d0, d1] -> in[12 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_261();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f10_rd62_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd62 read pattern: { f10_update_0[d0, d1] -> in[12 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_131();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f10_rd63_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd63 read pattern: { f10_update_0[d0, d1] -> in[12 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_1();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f10_rd64_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd64 read pattern: { f10_update_0[d0, d1] -> in[13 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_131();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f10_rd65_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd65 read pattern: { f10_update_0[d0, d1] -> in[12 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_131();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f10_rd66_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd66 read pattern: { f10_update_0[d0, d1] -> in[13 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_261();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f10_rd67_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd67 read pattern: { f10_update_0[d0, d1] -> in[13 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_131();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f10_rd68_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd68 read pattern: { f10_update_0[d0, d1] -> in[13 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_1();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f10_rd69_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd69 read pattern: { f10_update_0[d0, d1] -> in[14 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_131();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f10_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd7 read pattern: { f10_update_0[d0, d1] -> in[1 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_131();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f10_rd70_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd70 read pattern: { f10_update_0[d0, d1] -> in[13 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_131();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f10_rd71_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd71 read pattern: { f10_update_0[d0, d1] -> in[14 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_261();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f10_rd72_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd72 read pattern: { f10_update_0[d0, d1] -> in[14 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_131();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f10_rd73_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd73 read pattern: { f10_update_0[d0, d1] -> in[14 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_1();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f10_rd74_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd74 read pattern: { f10_update_0[d0, d1] -> in[15 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_131();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f10_rd75_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd75 read pattern: { f10_update_0[d0, d1] -> in[14 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_131();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f10_rd76_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd76 read pattern: { f10_update_0[d0, d1] -> in[15 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_261();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f10_rd77_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd77 read pattern: { f10_update_0[d0, d1] -> in[15 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_131();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f10_rd78_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd78 read pattern: { f10_update_0[d0, d1] -> in[15 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_1();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f10_rd79_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd79 read pattern: { f10_update_0[d0, d1] -> in[16 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_130();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f10_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd8 read pattern: { f10_update_0[d0, d1] -> in[1 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_1();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f10_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd9 read pattern: { f10_update_0[d0, d1] -> in[2 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_131();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f20_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd0 read pattern: { f20_update_0[d0, d1] -> in[-1 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_132();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f20_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd1 read pattern: { f20_update_0[d0, d1] -> in[16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_261();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f20_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd10 read pattern: { f20_update_0[d0, d1] -> in[1 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_131();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f20_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd11 read pattern: { f20_update_0[d0, d1] -> in[2 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_261();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f20_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd12 read pattern: { f20_update_0[d0, d1] -> in[2 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_131();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f20_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd13 read pattern: { f20_update_0[d0, d1] -> in[2 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_1();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f20_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd14 read pattern: { f20_update_0[d0, d1] -> in[3 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_131();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f20_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd15 read pattern: { f20_update_0[d0, d1] -> in[2 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_131();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f20_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd16 read pattern: { f20_update_0[d0, d1] -> in[3 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_261();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f20_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd17 read pattern: { f20_update_0[d0, d1] -> in[3 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_131();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f20_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd18 read pattern: { f20_update_0[d0, d1] -> in[3 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_1();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f20_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd19 read pattern: { f20_update_0[d0, d1] -> in[4 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_131();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f20_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd2 read pattern: { f20_update_0[d0, d1] -> in[16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_131();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f20_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd20 read pattern: { f20_update_0[d0, d1] -> in[3 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_131();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f20_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd21 read pattern: { f20_update_0[d0, d1] -> in[4 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_261();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f20_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd22 read pattern: { f20_update_0[d0, d1] -> in[4 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_131();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f20_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd23 read pattern: { f20_update_0[d0, d1] -> in[4 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_1();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f20_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd24 read pattern: { f20_update_0[d0, d1] -> in[5 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_131();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f20_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd25 read pattern: { f20_update_0[d0, d1] -> in[4 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_131();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f20_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd26 read pattern: { f20_update_0[d0, d1] -> in[5 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_261();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f20_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd27 read pattern: { f20_update_0[d0, d1] -> in[5 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_131();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f20_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd28 read pattern: { f20_update_0[d0, d1] -> in[5 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_1();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f20_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd29 read pattern: { f20_update_0[d0, d1] -> in[6 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_131();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f20_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd3 read pattern: { f20_update_0[d0, d1] -> in[16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_1();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f20_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd30 read pattern: { f20_update_0[d0, d1] -> in[5 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_131();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f20_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd31 read pattern: { f20_update_0[d0, d1] -> in[6 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_261();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f20_rd32_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd32 read pattern: { f20_update_0[d0, d1] -> in[6 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_131();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f20_rd33_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd33 read pattern: { f20_update_0[d0, d1] -> in[6 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_1();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f20_rd34_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd34 read pattern: { f20_update_0[d0, d1] -> in[7 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_131();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f20_rd35_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd35 read pattern: { f20_update_0[d0, d1] -> in[6 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_131();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f20_rd36_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd36 read pattern: { f20_update_0[d0, d1] -> in[7 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_261();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f20_rd37_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd37 read pattern: { f20_update_0[d0, d1] -> in[7 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_131();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f20_rd38_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd38 read pattern: { f20_update_0[d0, d1] -> in[7 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_1();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f20_rd39_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd39 read pattern: { f20_update_0[d0, d1] -> in[8 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_131();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f20_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd4 read pattern: { f20_update_0[d0, d1] -> in[1 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_131();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f20_rd40_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd40 read pattern: { f20_update_0[d0, d1] -> in[7 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_131();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f20_rd41_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd41 read pattern: { f20_update_0[d0, d1] -> in[8 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_261();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f20_rd42_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd42 read pattern: { f20_update_0[d0, d1] -> in[8 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_131();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f20_rd43_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd43 read pattern: { f20_update_0[d0, d1] -> in[8 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_1();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f20_rd44_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd44 read pattern: { f20_update_0[d0, d1] -> in[9 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_131();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f20_rd45_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd45 read pattern: { f20_update_0[d0, d1] -> in[8 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_131();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f20_rd46_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd46 read pattern: { f20_update_0[d0, d1] -> in[9 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_261();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f20_rd47_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd47 read pattern: { f20_update_0[d0, d1] -> in[9 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_131();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f20_rd48_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd48 read pattern: { f20_update_0[d0, d1] -> in[9 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_1();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f20_rd49_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd49 read pattern: { f20_update_0[d0, d1] -> in[10 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_131();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f20_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd5 read pattern: { f20_update_0[d0, d1] -> in[16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_131();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f20_rd50_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd50 read pattern: { f20_update_0[d0, d1] -> in[9 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_131();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f20_rd51_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd51 read pattern: { f20_update_0[d0, d1] -> in[10 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_261();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f20_rd52_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd52 read pattern: { f20_update_0[d0, d1] -> in[10 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_131();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f20_rd53_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd53 read pattern: { f20_update_0[d0, d1] -> in[10 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_1();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f20_rd54_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd54 read pattern: { f20_update_0[d0, d1] -> in[11 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_131();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f20_rd55_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd55 read pattern: { f20_update_0[d0, d1] -> in[10 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_131();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f20_rd56_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd56 read pattern: { f20_update_0[d0, d1] -> in[11 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_261();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f20_rd57_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd57 read pattern: { f20_update_0[d0, d1] -> in[11 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_131();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f20_rd58_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd58 read pattern: { f20_update_0[d0, d1] -> in[11 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_1();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f20_rd59_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd59 read pattern: { f20_update_0[d0, d1] -> in[12 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_131();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f20_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd6 read pattern: { f20_update_0[d0, d1] -> in[1 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_261();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f20_rd60_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd60 read pattern: { f20_update_0[d0, d1] -> in[11 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_131();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f20_rd61_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd61 read pattern: { f20_update_0[d0, d1] -> in[12 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_261();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f20_rd62_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd62 read pattern: { f20_update_0[d0, d1] -> in[12 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_131();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f20_rd63_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd63 read pattern: { f20_update_0[d0, d1] -> in[12 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_1();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f20_rd64_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd64 read pattern: { f20_update_0[d0, d1] -> in[13 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_131();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f20_rd65_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd65 read pattern: { f20_update_0[d0, d1] -> in[12 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_131();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f20_rd66_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd66 read pattern: { f20_update_0[d0, d1] -> in[13 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_261();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f20_rd67_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd67 read pattern: { f20_update_0[d0, d1] -> in[13 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_131();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f20_rd68_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd68 read pattern: { f20_update_0[d0, d1] -> in[13 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_1();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f20_rd69_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd69 read pattern: { f20_update_0[d0, d1] -> in[14 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_131();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f20_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd7 read pattern: { f20_update_0[d0, d1] -> in[1 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_131();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f20_rd70_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd70 read pattern: { f20_update_0[d0, d1] -> in[13 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_131();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f20_rd71_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd71 read pattern: { f20_update_0[d0, d1] -> in[14 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_261();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f20_rd72_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd72 read pattern: { f20_update_0[d0, d1] -> in[14 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_131();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f20_rd73_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd73 read pattern: { f20_update_0[d0, d1] -> in[14 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_1();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f20_rd74_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd74 read pattern: { f20_update_0[d0, d1] -> in[15 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_131();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f20_rd75_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd75 read pattern: { f20_update_0[d0, d1] -> in[14 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_131();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f20_rd76_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd76 read pattern: { f20_update_0[d0, d1] -> in[15 + 16d0, -1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_261();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f20_rd77_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd77 read pattern: { f20_update_0[d0, d1] -> in[15 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_131();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f20_rd78_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd78 read pattern: { f20_update_0[d0, d1] -> in[15 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_1();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f20_rd79_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd79 read pattern: { f20_update_0[d0, d1] -> in[16 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_130();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f20_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd8 read pattern: { f20_update_0[d0, d1] -> in[1 + 16d0, 1 + d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_1();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f20_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd9 read pattern: { f20_update_0[d0, d1] -> in[2 + 16d0, d1] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_131();
  return value_in_in_update_0_write2;
  return 0;
}

// # of bundles = 4
// f00_update_0_read
//	f00_rd0
//	f00_rd1
//	f00_rd2
//	f00_rd3
//	f00_rd4
//	f00_rd5
//	f00_rd6
//	f00_rd7
//	f00_rd8
//	f00_rd9
//	f00_rd10
//	f00_rd11
//	f00_rd12
//	f00_rd13
//	f00_rd14
//	f00_rd15
//	f00_rd16
//	f00_rd17
//	f00_rd18
//	f00_rd19
//	f00_rd20
//	f00_rd21
//	f00_rd22
//	f00_rd23
//	f00_rd24
//	f00_rd25
//	f00_rd26
//	f00_rd27
//	f00_rd28
//	f00_rd29
//	f00_rd30
//	f00_rd31
//	f00_rd32
//	f00_rd33
//	f00_rd34
//	f00_rd35
//	f00_rd36
//	f00_rd37
//	f00_rd38
//	f00_rd39
//	f00_rd40
//	f00_rd41
//	f00_rd42
//	f00_rd43
//	f00_rd44
//	f00_rd45
//	f00_rd46
//	f00_rd47
//	f00_rd48
//	f00_rd49
//	f00_rd50
//	f00_rd51
//	f00_rd52
//	f00_rd53
//	f00_rd54
//	f00_rd55
//	f00_rd56
//	f00_rd57
//	f00_rd58
//	f00_rd59
//	f00_rd60
//	f00_rd61
//	f00_rd62
//	f00_rd63
//	f00_rd64
//	f00_rd65
//	f00_rd66
//	f00_rd67
//	f00_rd68
//	f00_rd69
//	f00_rd70
//	f00_rd71
//	f00_rd72
//	f00_rd73
//	f00_rd74
//	f00_rd75
//	f00_rd76
//	f00_rd77
//	f00_rd78
//	f00_rd79
inline hw_uint<1280> in_f00_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f00_rd0
    // f00_rd1
    // f00_rd2
    // f00_rd3
    // f00_rd4
    // f00_rd5
    // f00_rd6
    // f00_rd7
    // f00_rd8
    // f00_rd9
    // f00_rd10
    // f00_rd11
    // f00_rd12
    // f00_rd13
    // f00_rd14
    // f00_rd15
    // f00_rd16
    // f00_rd17
    // f00_rd18
    // f00_rd19
    // f00_rd20
    // f00_rd21
    // f00_rd22
    // f00_rd23
    // f00_rd24
    // f00_rd25
    // f00_rd26
    // f00_rd27
    // f00_rd28
    // f00_rd29
    // f00_rd30
    // f00_rd31
    // f00_rd32
    // f00_rd33
    // f00_rd34
    // f00_rd35
    // f00_rd36
    // f00_rd37
    // f00_rd38
    // f00_rd39
    // f00_rd40
    // f00_rd41
    // f00_rd42
    // f00_rd43
    // f00_rd44
    // f00_rd45
    // f00_rd46
    // f00_rd47
    // f00_rd48
    // f00_rd49
    // f00_rd50
    // f00_rd51
    // f00_rd52
    // f00_rd53
    // f00_rd54
    // f00_rd55
    // f00_rd56
    // f00_rd57
    // f00_rd58
    // f00_rd59
    // f00_rd60
    // f00_rd61
    // f00_rd62
    // f00_rd63
    // f00_rd64
    // f00_rd65
    // f00_rd66
    // f00_rd67
    // f00_rd68
    // f00_rd69
    // f00_rd70
    // f00_rd71
    // f00_rd72
    // f00_rd73
    // f00_rd74
    // f00_rd75
    // f00_rd76
    // f00_rd77
    // f00_rd78
    // f00_rd79

	hw_uint<1280> result;
	hw_uint<16> f00_rd0_res = f00_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f00_rd0_res);
	hw_uint<16> f00_rd1_res = f00_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f00_rd1_res);
	hw_uint<16> f00_rd2_res = f00_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f00_rd2_res);
	hw_uint<16> f00_rd3_res = f00_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f00_rd3_res);
	hw_uint<16> f00_rd4_res = f00_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f00_rd4_res);
	hw_uint<16> f00_rd5_res = f00_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f00_rd5_res);
	hw_uint<16> f00_rd6_res = f00_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f00_rd6_res);
	hw_uint<16> f00_rd7_res = f00_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f00_rd7_res);
	hw_uint<16> f00_rd8_res = f00_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f00_rd8_res);
	hw_uint<16> f00_rd9_res = f00_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f00_rd9_res);
	hw_uint<16> f00_rd10_res = f00_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f00_rd10_res);
	hw_uint<16> f00_rd11_res = f00_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f00_rd11_res);
	hw_uint<16> f00_rd12_res = f00_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f00_rd12_res);
	hw_uint<16> f00_rd13_res = f00_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f00_rd13_res);
	hw_uint<16> f00_rd14_res = f00_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f00_rd14_res);
	hw_uint<16> f00_rd15_res = f00_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f00_rd15_res);
	hw_uint<16> f00_rd16_res = f00_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f00_rd16_res);
	hw_uint<16> f00_rd17_res = f00_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f00_rd17_res);
	hw_uint<16> f00_rd18_res = f00_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f00_rd18_res);
	hw_uint<16> f00_rd19_res = f00_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f00_rd19_res);
	hw_uint<16> f00_rd20_res = f00_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f00_rd20_res);
	hw_uint<16> f00_rd21_res = f00_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f00_rd21_res);
	hw_uint<16> f00_rd22_res = f00_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f00_rd22_res);
	hw_uint<16> f00_rd23_res = f00_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f00_rd23_res);
	hw_uint<16> f00_rd24_res = f00_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f00_rd24_res);
	hw_uint<16> f00_rd25_res = f00_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f00_rd25_res);
	hw_uint<16> f00_rd26_res = f00_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f00_rd26_res);
	hw_uint<16> f00_rd27_res = f00_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f00_rd27_res);
	hw_uint<16> f00_rd28_res = f00_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f00_rd28_res);
	hw_uint<16> f00_rd29_res = f00_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f00_rd29_res);
	hw_uint<16> f00_rd30_res = f00_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f00_rd30_res);
	hw_uint<16> f00_rd31_res = f00_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f00_rd31_res);
	hw_uint<16> f00_rd32_res = f00_rd32_select(in, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f00_rd32_res);
	hw_uint<16> f00_rd33_res = f00_rd33_select(in, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f00_rd33_res);
	hw_uint<16> f00_rd34_res = f00_rd34_select(in, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f00_rd34_res);
	hw_uint<16> f00_rd35_res = f00_rd35_select(in, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f00_rd35_res);
	hw_uint<16> f00_rd36_res = f00_rd36_select(in, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f00_rd36_res);
	hw_uint<16> f00_rd37_res = f00_rd37_select(in, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f00_rd37_res);
	hw_uint<16> f00_rd38_res = f00_rd38_select(in, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f00_rd38_res);
	hw_uint<16> f00_rd39_res = f00_rd39_select(in, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f00_rd39_res);
	hw_uint<16> f00_rd40_res = f00_rd40_select(in, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f00_rd40_res);
	hw_uint<16> f00_rd41_res = f00_rd41_select(in, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f00_rd41_res);
	hw_uint<16> f00_rd42_res = f00_rd42_select(in, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f00_rd42_res);
	hw_uint<16> f00_rd43_res = f00_rd43_select(in, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f00_rd43_res);
	hw_uint<16> f00_rd44_res = f00_rd44_select(in, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f00_rd44_res);
	hw_uint<16> f00_rd45_res = f00_rd45_select(in, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f00_rd45_res);
	hw_uint<16> f00_rd46_res = f00_rd46_select(in, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f00_rd46_res);
	hw_uint<16> f00_rd47_res = f00_rd47_select(in, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f00_rd47_res);
	hw_uint<16> f00_rd48_res = f00_rd48_select(in, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f00_rd48_res);
	hw_uint<16> f00_rd49_res = f00_rd49_select(in, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f00_rd49_res);
	hw_uint<16> f00_rd50_res = f00_rd50_select(in, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f00_rd50_res);
	hw_uint<16> f00_rd51_res = f00_rd51_select(in, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f00_rd51_res);
	hw_uint<16> f00_rd52_res = f00_rd52_select(in, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f00_rd52_res);
	hw_uint<16> f00_rd53_res = f00_rd53_select(in, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f00_rd53_res);
	hw_uint<16> f00_rd54_res = f00_rd54_select(in, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f00_rd54_res);
	hw_uint<16> f00_rd55_res = f00_rd55_select(in, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f00_rd55_res);
	hw_uint<16> f00_rd56_res = f00_rd56_select(in, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f00_rd56_res);
	hw_uint<16> f00_rd57_res = f00_rd57_select(in, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f00_rd57_res);
	hw_uint<16> f00_rd58_res = f00_rd58_select(in, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f00_rd58_res);
	hw_uint<16> f00_rd59_res = f00_rd59_select(in, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f00_rd59_res);
	hw_uint<16> f00_rd60_res = f00_rd60_select(in, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f00_rd60_res);
	hw_uint<16> f00_rd61_res = f00_rd61_select(in, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f00_rd61_res);
	hw_uint<16> f00_rd62_res = f00_rd62_select(in, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f00_rd62_res);
	hw_uint<16> f00_rd63_res = f00_rd63_select(in, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f00_rd63_res);
	hw_uint<16> f00_rd64_res = f00_rd64_select(in, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f00_rd64_res);
	hw_uint<16> f00_rd65_res = f00_rd65_select(in, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f00_rd65_res);
	hw_uint<16> f00_rd66_res = f00_rd66_select(in, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f00_rd66_res);
	hw_uint<16> f00_rd67_res = f00_rd67_select(in, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f00_rd67_res);
	hw_uint<16> f00_rd68_res = f00_rd68_select(in, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f00_rd68_res);
	hw_uint<16> f00_rd69_res = f00_rd69_select(in, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f00_rd69_res);
	hw_uint<16> f00_rd70_res = f00_rd70_select(in, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f00_rd70_res);
	hw_uint<16> f00_rd71_res = f00_rd71_select(in, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f00_rd71_res);
	hw_uint<16> f00_rd72_res = f00_rd72_select(in, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f00_rd72_res);
	hw_uint<16> f00_rd73_res = f00_rd73_select(in, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f00_rd73_res);
	hw_uint<16> f00_rd74_res = f00_rd74_select(in, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f00_rd74_res);
	hw_uint<16> f00_rd75_res = f00_rd75_select(in, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f00_rd75_res);
	hw_uint<16> f00_rd76_res = f00_rd76_select(in, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f00_rd76_res);
	hw_uint<16> f00_rd77_res = f00_rd77_select(in, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f00_rd77_res);
	hw_uint<16> f00_rd78_res = f00_rd78_select(in, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f00_rd78_res);
	hw_uint<16> f00_rd79_res = f00_rd79_select(in, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f00_rd79_res);
	return result;
}

// f10_update_0_read
//	f10_rd0
//	f10_rd1
//	f10_rd2
//	f10_rd3
//	f10_rd4
//	f10_rd5
//	f10_rd6
//	f10_rd7
//	f10_rd8
//	f10_rd9
//	f10_rd10
//	f10_rd11
//	f10_rd12
//	f10_rd13
//	f10_rd14
//	f10_rd15
//	f10_rd16
//	f10_rd17
//	f10_rd18
//	f10_rd19
//	f10_rd20
//	f10_rd21
//	f10_rd22
//	f10_rd23
//	f10_rd24
//	f10_rd25
//	f10_rd26
//	f10_rd27
//	f10_rd28
//	f10_rd29
//	f10_rd30
//	f10_rd31
//	f10_rd32
//	f10_rd33
//	f10_rd34
//	f10_rd35
//	f10_rd36
//	f10_rd37
//	f10_rd38
//	f10_rd39
//	f10_rd40
//	f10_rd41
//	f10_rd42
//	f10_rd43
//	f10_rd44
//	f10_rd45
//	f10_rd46
//	f10_rd47
//	f10_rd48
//	f10_rd49
//	f10_rd50
//	f10_rd51
//	f10_rd52
//	f10_rd53
//	f10_rd54
//	f10_rd55
//	f10_rd56
//	f10_rd57
//	f10_rd58
//	f10_rd59
//	f10_rd60
//	f10_rd61
//	f10_rd62
//	f10_rd63
//	f10_rd64
//	f10_rd65
//	f10_rd66
//	f10_rd67
//	f10_rd68
//	f10_rd69
//	f10_rd70
//	f10_rd71
//	f10_rd72
//	f10_rd73
//	f10_rd74
//	f10_rd75
//	f10_rd76
//	f10_rd77
//	f10_rd78
//	f10_rd79
inline hw_uint<1280> in_f10_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f10_rd0
    // f10_rd1
    // f10_rd2
    // f10_rd3
    // f10_rd4
    // f10_rd5
    // f10_rd6
    // f10_rd7
    // f10_rd8
    // f10_rd9
    // f10_rd10
    // f10_rd11
    // f10_rd12
    // f10_rd13
    // f10_rd14
    // f10_rd15
    // f10_rd16
    // f10_rd17
    // f10_rd18
    // f10_rd19
    // f10_rd20
    // f10_rd21
    // f10_rd22
    // f10_rd23
    // f10_rd24
    // f10_rd25
    // f10_rd26
    // f10_rd27
    // f10_rd28
    // f10_rd29
    // f10_rd30
    // f10_rd31
    // f10_rd32
    // f10_rd33
    // f10_rd34
    // f10_rd35
    // f10_rd36
    // f10_rd37
    // f10_rd38
    // f10_rd39
    // f10_rd40
    // f10_rd41
    // f10_rd42
    // f10_rd43
    // f10_rd44
    // f10_rd45
    // f10_rd46
    // f10_rd47
    // f10_rd48
    // f10_rd49
    // f10_rd50
    // f10_rd51
    // f10_rd52
    // f10_rd53
    // f10_rd54
    // f10_rd55
    // f10_rd56
    // f10_rd57
    // f10_rd58
    // f10_rd59
    // f10_rd60
    // f10_rd61
    // f10_rd62
    // f10_rd63
    // f10_rd64
    // f10_rd65
    // f10_rd66
    // f10_rd67
    // f10_rd68
    // f10_rd69
    // f10_rd70
    // f10_rd71
    // f10_rd72
    // f10_rd73
    // f10_rd74
    // f10_rd75
    // f10_rd76
    // f10_rd77
    // f10_rd78
    // f10_rd79

	hw_uint<1280> result;
	hw_uint<16> f10_rd0_res = f10_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f10_rd0_res);
	hw_uint<16> f10_rd1_res = f10_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f10_rd1_res);
	hw_uint<16> f10_rd2_res = f10_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f10_rd2_res);
	hw_uint<16> f10_rd3_res = f10_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f10_rd3_res);
	hw_uint<16> f10_rd4_res = f10_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f10_rd4_res);
	hw_uint<16> f10_rd5_res = f10_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f10_rd5_res);
	hw_uint<16> f10_rd6_res = f10_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f10_rd6_res);
	hw_uint<16> f10_rd7_res = f10_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f10_rd7_res);
	hw_uint<16> f10_rd8_res = f10_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f10_rd8_res);
	hw_uint<16> f10_rd9_res = f10_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f10_rd9_res);
	hw_uint<16> f10_rd10_res = f10_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f10_rd10_res);
	hw_uint<16> f10_rd11_res = f10_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f10_rd11_res);
	hw_uint<16> f10_rd12_res = f10_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f10_rd12_res);
	hw_uint<16> f10_rd13_res = f10_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f10_rd13_res);
	hw_uint<16> f10_rd14_res = f10_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f10_rd14_res);
	hw_uint<16> f10_rd15_res = f10_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f10_rd15_res);
	hw_uint<16> f10_rd16_res = f10_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f10_rd16_res);
	hw_uint<16> f10_rd17_res = f10_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f10_rd17_res);
	hw_uint<16> f10_rd18_res = f10_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f10_rd18_res);
	hw_uint<16> f10_rd19_res = f10_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f10_rd19_res);
	hw_uint<16> f10_rd20_res = f10_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f10_rd20_res);
	hw_uint<16> f10_rd21_res = f10_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f10_rd21_res);
	hw_uint<16> f10_rd22_res = f10_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f10_rd22_res);
	hw_uint<16> f10_rd23_res = f10_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f10_rd23_res);
	hw_uint<16> f10_rd24_res = f10_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f10_rd24_res);
	hw_uint<16> f10_rd25_res = f10_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f10_rd25_res);
	hw_uint<16> f10_rd26_res = f10_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f10_rd26_res);
	hw_uint<16> f10_rd27_res = f10_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f10_rd27_res);
	hw_uint<16> f10_rd28_res = f10_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f10_rd28_res);
	hw_uint<16> f10_rd29_res = f10_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f10_rd29_res);
	hw_uint<16> f10_rd30_res = f10_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f10_rd30_res);
	hw_uint<16> f10_rd31_res = f10_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f10_rd31_res);
	hw_uint<16> f10_rd32_res = f10_rd32_select(in, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f10_rd32_res);
	hw_uint<16> f10_rd33_res = f10_rd33_select(in, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f10_rd33_res);
	hw_uint<16> f10_rd34_res = f10_rd34_select(in, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f10_rd34_res);
	hw_uint<16> f10_rd35_res = f10_rd35_select(in, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f10_rd35_res);
	hw_uint<16> f10_rd36_res = f10_rd36_select(in, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f10_rd36_res);
	hw_uint<16> f10_rd37_res = f10_rd37_select(in, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f10_rd37_res);
	hw_uint<16> f10_rd38_res = f10_rd38_select(in, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f10_rd38_res);
	hw_uint<16> f10_rd39_res = f10_rd39_select(in, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f10_rd39_res);
	hw_uint<16> f10_rd40_res = f10_rd40_select(in, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f10_rd40_res);
	hw_uint<16> f10_rd41_res = f10_rd41_select(in, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f10_rd41_res);
	hw_uint<16> f10_rd42_res = f10_rd42_select(in, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f10_rd42_res);
	hw_uint<16> f10_rd43_res = f10_rd43_select(in, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f10_rd43_res);
	hw_uint<16> f10_rd44_res = f10_rd44_select(in, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f10_rd44_res);
	hw_uint<16> f10_rd45_res = f10_rd45_select(in, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f10_rd45_res);
	hw_uint<16> f10_rd46_res = f10_rd46_select(in, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f10_rd46_res);
	hw_uint<16> f10_rd47_res = f10_rd47_select(in, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f10_rd47_res);
	hw_uint<16> f10_rd48_res = f10_rd48_select(in, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f10_rd48_res);
	hw_uint<16> f10_rd49_res = f10_rd49_select(in, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f10_rd49_res);
	hw_uint<16> f10_rd50_res = f10_rd50_select(in, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f10_rd50_res);
	hw_uint<16> f10_rd51_res = f10_rd51_select(in, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f10_rd51_res);
	hw_uint<16> f10_rd52_res = f10_rd52_select(in, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f10_rd52_res);
	hw_uint<16> f10_rd53_res = f10_rd53_select(in, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f10_rd53_res);
	hw_uint<16> f10_rd54_res = f10_rd54_select(in, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f10_rd54_res);
	hw_uint<16> f10_rd55_res = f10_rd55_select(in, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f10_rd55_res);
	hw_uint<16> f10_rd56_res = f10_rd56_select(in, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f10_rd56_res);
	hw_uint<16> f10_rd57_res = f10_rd57_select(in, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f10_rd57_res);
	hw_uint<16> f10_rd58_res = f10_rd58_select(in, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f10_rd58_res);
	hw_uint<16> f10_rd59_res = f10_rd59_select(in, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f10_rd59_res);
	hw_uint<16> f10_rd60_res = f10_rd60_select(in, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f10_rd60_res);
	hw_uint<16> f10_rd61_res = f10_rd61_select(in, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f10_rd61_res);
	hw_uint<16> f10_rd62_res = f10_rd62_select(in, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f10_rd62_res);
	hw_uint<16> f10_rd63_res = f10_rd63_select(in, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f10_rd63_res);
	hw_uint<16> f10_rd64_res = f10_rd64_select(in, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f10_rd64_res);
	hw_uint<16> f10_rd65_res = f10_rd65_select(in, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f10_rd65_res);
	hw_uint<16> f10_rd66_res = f10_rd66_select(in, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f10_rd66_res);
	hw_uint<16> f10_rd67_res = f10_rd67_select(in, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f10_rd67_res);
	hw_uint<16> f10_rd68_res = f10_rd68_select(in, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f10_rd68_res);
	hw_uint<16> f10_rd69_res = f10_rd69_select(in, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f10_rd69_res);
	hw_uint<16> f10_rd70_res = f10_rd70_select(in, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f10_rd70_res);
	hw_uint<16> f10_rd71_res = f10_rd71_select(in, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f10_rd71_res);
	hw_uint<16> f10_rd72_res = f10_rd72_select(in, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f10_rd72_res);
	hw_uint<16> f10_rd73_res = f10_rd73_select(in, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f10_rd73_res);
	hw_uint<16> f10_rd74_res = f10_rd74_select(in, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f10_rd74_res);
	hw_uint<16> f10_rd75_res = f10_rd75_select(in, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f10_rd75_res);
	hw_uint<16> f10_rd76_res = f10_rd76_select(in, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f10_rd76_res);
	hw_uint<16> f10_rd77_res = f10_rd77_select(in, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f10_rd77_res);
	hw_uint<16> f10_rd78_res = f10_rd78_select(in, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f10_rd78_res);
	hw_uint<16> f10_rd79_res = f10_rd79_select(in, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f10_rd79_res);
	return result;
}

// f20_update_0_read
//	f20_rd0
//	f20_rd1
//	f20_rd2
//	f20_rd3
//	f20_rd4
//	f20_rd5
//	f20_rd6
//	f20_rd7
//	f20_rd8
//	f20_rd9
//	f20_rd10
//	f20_rd11
//	f20_rd12
//	f20_rd13
//	f20_rd14
//	f20_rd15
//	f20_rd16
//	f20_rd17
//	f20_rd18
//	f20_rd19
//	f20_rd20
//	f20_rd21
//	f20_rd22
//	f20_rd23
//	f20_rd24
//	f20_rd25
//	f20_rd26
//	f20_rd27
//	f20_rd28
//	f20_rd29
//	f20_rd30
//	f20_rd31
//	f20_rd32
//	f20_rd33
//	f20_rd34
//	f20_rd35
//	f20_rd36
//	f20_rd37
//	f20_rd38
//	f20_rd39
//	f20_rd40
//	f20_rd41
//	f20_rd42
//	f20_rd43
//	f20_rd44
//	f20_rd45
//	f20_rd46
//	f20_rd47
//	f20_rd48
//	f20_rd49
//	f20_rd50
//	f20_rd51
//	f20_rd52
//	f20_rd53
//	f20_rd54
//	f20_rd55
//	f20_rd56
//	f20_rd57
//	f20_rd58
//	f20_rd59
//	f20_rd60
//	f20_rd61
//	f20_rd62
//	f20_rd63
//	f20_rd64
//	f20_rd65
//	f20_rd66
//	f20_rd67
//	f20_rd68
//	f20_rd69
//	f20_rd70
//	f20_rd71
//	f20_rd72
//	f20_rd73
//	f20_rd74
//	f20_rd75
//	f20_rd76
//	f20_rd77
//	f20_rd78
//	f20_rd79
inline hw_uint<1280> in_f20_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 80
    // f20_rd0
    // f20_rd1
    // f20_rd2
    // f20_rd3
    // f20_rd4
    // f20_rd5
    // f20_rd6
    // f20_rd7
    // f20_rd8
    // f20_rd9
    // f20_rd10
    // f20_rd11
    // f20_rd12
    // f20_rd13
    // f20_rd14
    // f20_rd15
    // f20_rd16
    // f20_rd17
    // f20_rd18
    // f20_rd19
    // f20_rd20
    // f20_rd21
    // f20_rd22
    // f20_rd23
    // f20_rd24
    // f20_rd25
    // f20_rd26
    // f20_rd27
    // f20_rd28
    // f20_rd29
    // f20_rd30
    // f20_rd31
    // f20_rd32
    // f20_rd33
    // f20_rd34
    // f20_rd35
    // f20_rd36
    // f20_rd37
    // f20_rd38
    // f20_rd39
    // f20_rd40
    // f20_rd41
    // f20_rd42
    // f20_rd43
    // f20_rd44
    // f20_rd45
    // f20_rd46
    // f20_rd47
    // f20_rd48
    // f20_rd49
    // f20_rd50
    // f20_rd51
    // f20_rd52
    // f20_rd53
    // f20_rd54
    // f20_rd55
    // f20_rd56
    // f20_rd57
    // f20_rd58
    // f20_rd59
    // f20_rd60
    // f20_rd61
    // f20_rd62
    // f20_rd63
    // f20_rd64
    // f20_rd65
    // f20_rd66
    // f20_rd67
    // f20_rd68
    // f20_rd69
    // f20_rd70
    // f20_rd71
    // f20_rd72
    // f20_rd73
    // f20_rd74
    // f20_rd75
    // f20_rd76
    // f20_rd77
    // f20_rd78
    // f20_rd79

	hw_uint<1280> result;
	hw_uint<16> f20_rd0_res = f20_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 1280>(result, f20_rd0_res);
	hw_uint<16> f20_rd1_res = f20_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 1280>(result, f20_rd1_res);
	hw_uint<16> f20_rd2_res = f20_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 1280>(result, f20_rd2_res);
	hw_uint<16> f20_rd3_res = f20_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 1280>(result, f20_rd3_res);
	hw_uint<16> f20_rd4_res = f20_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 1280>(result, f20_rd4_res);
	hw_uint<16> f20_rd5_res = f20_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 1280>(result, f20_rd5_res);
	hw_uint<16> f20_rd6_res = f20_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 1280>(result, f20_rd6_res);
	hw_uint<16> f20_rd7_res = f20_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 1280>(result, f20_rd7_res);
	hw_uint<16> f20_rd8_res = f20_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 1280>(result, f20_rd8_res);
	hw_uint<16> f20_rd9_res = f20_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 1280>(result, f20_rd9_res);
	hw_uint<16> f20_rd10_res = f20_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 1280>(result, f20_rd10_res);
	hw_uint<16> f20_rd11_res = f20_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 1280>(result, f20_rd11_res);
	hw_uint<16> f20_rd12_res = f20_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 1280>(result, f20_rd12_res);
	hw_uint<16> f20_rd13_res = f20_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 1280>(result, f20_rd13_res);
	hw_uint<16> f20_rd14_res = f20_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 1280>(result, f20_rd14_res);
	hw_uint<16> f20_rd15_res = f20_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 1280>(result, f20_rd15_res);
	hw_uint<16> f20_rd16_res = f20_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 1280>(result, f20_rd16_res);
	hw_uint<16> f20_rd17_res = f20_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 1280>(result, f20_rd17_res);
	hw_uint<16> f20_rd18_res = f20_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 1280>(result, f20_rd18_res);
	hw_uint<16> f20_rd19_res = f20_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 1280>(result, f20_rd19_res);
	hw_uint<16> f20_rd20_res = f20_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 1280>(result, f20_rd20_res);
	hw_uint<16> f20_rd21_res = f20_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 1280>(result, f20_rd21_res);
	hw_uint<16> f20_rd22_res = f20_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 1280>(result, f20_rd22_res);
	hw_uint<16> f20_rd23_res = f20_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 1280>(result, f20_rd23_res);
	hw_uint<16> f20_rd24_res = f20_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 1280>(result, f20_rd24_res);
	hw_uint<16> f20_rd25_res = f20_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 1280>(result, f20_rd25_res);
	hw_uint<16> f20_rd26_res = f20_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 1280>(result, f20_rd26_res);
	hw_uint<16> f20_rd27_res = f20_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 1280>(result, f20_rd27_res);
	hw_uint<16> f20_rd28_res = f20_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 1280>(result, f20_rd28_res);
	hw_uint<16> f20_rd29_res = f20_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 1280>(result, f20_rd29_res);
	hw_uint<16> f20_rd30_res = f20_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 1280>(result, f20_rd30_res);
	hw_uint<16> f20_rd31_res = f20_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 1280>(result, f20_rd31_res);
	hw_uint<16> f20_rd32_res = f20_rd32_select(in, d0, d1, dynamic_address);
	set_at<512, 1280>(result, f20_rd32_res);
	hw_uint<16> f20_rd33_res = f20_rd33_select(in, d0, d1, dynamic_address);
	set_at<528, 1280>(result, f20_rd33_res);
	hw_uint<16> f20_rd34_res = f20_rd34_select(in, d0, d1, dynamic_address);
	set_at<544, 1280>(result, f20_rd34_res);
	hw_uint<16> f20_rd35_res = f20_rd35_select(in, d0, d1, dynamic_address);
	set_at<560, 1280>(result, f20_rd35_res);
	hw_uint<16> f20_rd36_res = f20_rd36_select(in, d0, d1, dynamic_address);
	set_at<576, 1280>(result, f20_rd36_res);
	hw_uint<16> f20_rd37_res = f20_rd37_select(in, d0, d1, dynamic_address);
	set_at<592, 1280>(result, f20_rd37_res);
	hw_uint<16> f20_rd38_res = f20_rd38_select(in, d0, d1, dynamic_address);
	set_at<608, 1280>(result, f20_rd38_res);
	hw_uint<16> f20_rd39_res = f20_rd39_select(in, d0, d1, dynamic_address);
	set_at<624, 1280>(result, f20_rd39_res);
	hw_uint<16> f20_rd40_res = f20_rd40_select(in, d0, d1, dynamic_address);
	set_at<640, 1280>(result, f20_rd40_res);
	hw_uint<16> f20_rd41_res = f20_rd41_select(in, d0, d1, dynamic_address);
	set_at<656, 1280>(result, f20_rd41_res);
	hw_uint<16> f20_rd42_res = f20_rd42_select(in, d0, d1, dynamic_address);
	set_at<672, 1280>(result, f20_rd42_res);
	hw_uint<16> f20_rd43_res = f20_rd43_select(in, d0, d1, dynamic_address);
	set_at<688, 1280>(result, f20_rd43_res);
	hw_uint<16> f20_rd44_res = f20_rd44_select(in, d0, d1, dynamic_address);
	set_at<704, 1280>(result, f20_rd44_res);
	hw_uint<16> f20_rd45_res = f20_rd45_select(in, d0, d1, dynamic_address);
	set_at<720, 1280>(result, f20_rd45_res);
	hw_uint<16> f20_rd46_res = f20_rd46_select(in, d0, d1, dynamic_address);
	set_at<736, 1280>(result, f20_rd46_res);
	hw_uint<16> f20_rd47_res = f20_rd47_select(in, d0, d1, dynamic_address);
	set_at<752, 1280>(result, f20_rd47_res);
	hw_uint<16> f20_rd48_res = f20_rd48_select(in, d0, d1, dynamic_address);
	set_at<768, 1280>(result, f20_rd48_res);
	hw_uint<16> f20_rd49_res = f20_rd49_select(in, d0, d1, dynamic_address);
	set_at<784, 1280>(result, f20_rd49_res);
	hw_uint<16> f20_rd50_res = f20_rd50_select(in, d0, d1, dynamic_address);
	set_at<800, 1280>(result, f20_rd50_res);
	hw_uint<16> f20_rd51_res = f20_rd51_select(in, d0, d1, dynamic_address);
	set_at<816, 1280>(result, f20_rd51_res);
	hw_uint<16> f20_rd52_res = f20_rd52_select(in, d0, d1, dynamic_address);
	set_at<832, 1280>(result, f20_rd52_res);
	hw_uint<16> f20_rd53_res = f20_rd53_select(in, d0, d1, dynamic_address);
	set_at<848, 1280>(result, f20_rd53_res);
	hw_uint<16> f20_rd54_res = f20_rd54_select(in, d0, d1, dynamic_address);
	set_at<864, 1280>(result, f20_rd54_res);
	hw_uint<16> f20_rd55_res = f20_rd55_select(in, d0, d1, dynamic_address);
	set_at<880, 1280>(result, f20_rd55_res);
	hw_uint<16> f20_rd56_res = f20_rd56_select(in, d0, d1, dynamic_address);
	set_at<896, 1280>(result, f20_rd56_res);
	hw_uint<16> f20_rd57_res = f20_rd57_select(in, d0, d1, dynamic_address);
	set_at<912, 1280>(result, f20_rd57_res);
	hw_uint<16> f20_rd58_res = f20_rd58_select(in, d0, d1, dynamic_address);
	set_at<928, 1280>(result, f20_rd58_res);
	hw_uint<16> f20_rd59_res = f20_rd59_select(in, d0, d1, dynamic_address);
	set_at<944, 1280>(result, f20_rd59_res);
	hw_uint<16> f20_rd60_res = f20_rd60_select(in, d0, d1, dynamic_address);
	set_at<960, 1280>(result, f20_rd60_res);
	hw_uint<16> f20_rd61_res = f20_rd61_select(in, d0, d1, dynamic_address);
	set_at<976, 1280>(result, f20_rd61_res);
	hw_uint<16> f20_rd62_res = f20_rd62_select(in, d0, d1, dynamic_address);
	set_at<992, 1280>(result, f20_rd62_res);
	hw_uint<16> f20_rd63_res = f20_rd63_select(in, d0, d1, dynamic_address);
	set_at<1008, 1280>(result, f20_rd63_res);
	hw_uint<16> f20_rd64_res = f20_rd64_select(in, d0, d1, dynamic_address);
	set_at<1024, 1280>(result, f20_rd64_res);
	hw_uint<16> f20_rd65_res = f20_rd65_select(in, d0, d1, dynamic_address);
	set_at<1040, 1280>(result, f20_rd65_res);
	hw_uint<16> f20_rd66_res = f20_rd66_select(in, d0, d1, dynamic_address);
	set_at<1056, 1280>(result, f20_rd66_res);
	hw_uint<16> f20_rd67_res = f20_rd67_select(in, d0, d1, dynamic_address);
	set_at<1072, 1280>(result, f20_rd67_res);
	hw_uint<16> f20_rd68_res = f20_rd68_select(in, d0, d1, dynamic_address);
	set_at<1088, 1280>(result, f20_rd68_res);
	hw_uint<16> f20_rd69_res = f20_rd69_select(in, d0, d1, dynamic_address);
	set_at<1104, 1280>(result, f20_rd69_res);
	hw_uint<16> f20_rd70_res = f20_rd70_select(in, d0, d1, dynamic_address);
	set_at<1120, 1280>(result, f20_rd70_res);
	hw_uint<16> f20_rd71_res = f20_rd71_select(in, d0, d1, dynamic_address);
	set_at<1136, 1280>(result, f20_rd71_res);
	hw_uint<16> f20_rd72_res = f20_rd72_select(in, d0, d1, dynamic_address);
	set_at<1152, 1280>(result, f20_rd72_res);
	hw_uint<16> f20_rd73_res = f20_rd73_select(in, d0, d1, dynamic_address);
	set_at<1168, 1280>(result, f20_rd73_res);
	hw_uint<16> f20_rd74_res = f20_rd74_select(in, d0, d1, dynamic_address);
	set_at<1184, 1280>(result, f20_rd74_res);
	hw_uint<16> f20_rd75_res = f20_rd75_select(in, d0, d1, dynamic_address);
	set_at<1200, 1280>(result, f20_rd75_res);
	hw_uint<16> f20_rd76_res = f20_rd76_select(in, d0, d1, dynamic_address);
	set_at<1216, 1280>(result, f20_rd76_res);
	hw_uint<16> f20_rd77_res = f20_rd77_select(in, d0, d1, dynamic_address);
	set_at<1232, 1280>(result, f20_rd77_res);
	hw_uint<16> f20_rd78_res = f20_rd78_select(in, d0, d1, dynamic_address);
	set_at<1248, 1280>(result, f20_rd78_res);
	hw_uint<16> f20_rd79_res = f20_rd79_select(in, d0, d1, dynamic_address);
	set_at<1264, 1280>(result, f20_rd79_res);
	return result;
}

// in_update_0_write
//	in_in_update_0_write0
//	in_in_update_0_write1
//	in_in_update_0_write2
//	in_in_update_0_write3
//	in_in_update_0_write4
//	in_in_update_0_write5
//	in_in_update_0_write6
//	in_in_update_0_write7
//	in_in_update_0_write8
//	in_in_update_0_write9
//	in_in_update_0_write10
//	in_in_update_0_write11
//	in_in_update_0_write12
//	in_in_update_0_write13
//	in_in_update_0_write14
//	in_in_update_0_write15
inline void in_in_update_0_write_bundle_write(hw_uint<256>& in_update_0_write, in_cache& in, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_in_update_0_write0_res = in_update_0_write.extract<0, 15>();
	in_in_update_0_write0_write(in_in_update_0_write0_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write1_res = in_update_0_write.extract<16, 31>();
	in_in_update_0_write1_write(in_in_update_0_write1_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write2_res = in_update_0_write.extract<32, 47>();
	in_in_update_0_write2_write(in_in_update_0_write2_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write3_res = in_update_0_write.extract<48, 63>();
	in_in_update_0_write3_write(in_in_update_0_write3_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write4_res = in_update_0_write.extract<64, 79>();
	in_in_update_0_write4_write(in_in_update_0_write4_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write5_res = in_update_0_write.extract<80, 95>();
	in_in_update_0_write5_write(in_in_update_0_write5_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write6_res = in_update_0_write.extract<96, 111>();
	in_in_update_0_write6_write(in_in_update_0_write6_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write7_res = in_update_0_write.extract<112, 127>();
	in_in_update_0_write7_write(in_in_update_0_write7_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write8_res = in_update_0_write.extract<128, 143>();
	in_in_update_0_write8_write(in_in_update_0_write8_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write9_res = in_update_0_write.extract<144, 159>();
	in_in_update_0_write9_write(in_in_update_0_write9_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write10_res = in_update_0_write.extract<160, 175>();
	in_in_update_0_write10_write(in_in_update_0_write10_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write11_res = in_update_0_write.extract<176, 191>();
	in_in_update_0_write11_write(in_in_update_0_write11_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write12_res = in_update_0_write.extract<192, 207>();
	in_in_update_0_write12_write(in_in_update_0_write12_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write13_res = in_update_0_write.extract<208, 223>();
	in_in_update_0_write13_write(in_in_update_0_write13_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write14_res = in_update_0_write.extract<224, 239>();
	in_in_update_0_write14_write(in_in_update_0_write14_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write15_res = in_update_0_write.extract<240, 255>();
	in_in_update_0_write15_write(in_in_update_0_write15_res, in, d0, d1, dynamic_address);
}

// Total re-use buffer capacity: 837888 bits


// Operation logic
inline void f20_update_0(in_cache& in, f20_cache& f20, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_f20_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f20_generated_compute_unrolled_16(in_0_c__0_value);
	// Produce: f20
	f20_f20_update_0_write_bundle_write(/* arg names */compute_result, f20, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f10_update_0(in_cache& in, f10_cache& f10, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_f10_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f10_generated_compute_unrolled_16(in_0_c__0_value);
	// Produce: f10
	f10_f10_update_0_write_bundle_write(/* arg names */compute_result, f10, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f00_update_0(in_cache& in, f00_cache& f00, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_f00_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f00_generated_compute_unrolled_16(in_0_c__0_value);
	// Produce: f00
	f00_f00_update_0_write_bundle_write(/* arg names */compute_result, f00, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f04_update_0(f03_cache& f03, f04_cache& f04, int d0, int d1) {
  // Dynamic address computation

	// Consume: f03
	auto f03_0_c__0_value = f03_f04_update_0_read_bundle_read(f03/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f04_generated_compute_unrolled_16(f03_0_c__0_value);
	// Produce: f04
	f04_f04_update_0_write_bundle_write(/* arg names */compute_result, f04, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void final_update_0(f04_cache& f04, f14_cache& f14, f24_cache& f24, final_cache& final, int d0, int d1) {
  // Dynamic address computation

	// Consume: f04
	auto f04_0_c__0_value = f04_final_update_0_read_bundle_read(f04/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: f14
	auto f14_0_c__0_value = f14_final_update_0_read_bundle_read(f14/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: f24
	auto f24_0_c__0_value = f24_final_update_0_read_bundle_read(f24/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = final_generated_compute_unrolled_16(f04_0_c__0_value, f14_0_c__0_value, f24_0_c__0_value);
	// Produce: final
	final_final_update_0_write_bundle_write(/* arg names */compute_result, final, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void icfo_16_update_0(final_cache& final, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */icfo_16, int d0, int d1) {
  // Dynamic address computation

	// Consume: final
	auto final_0_c__0_value = final_icfo_16_update_0_read_bundle_read(final/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = icfo_16_generated_compute_unrolled_16(final_0_c__0_value);
	// Produce: icfo_16
	icfo_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f21_update_0(f20_cache& f20, f21_cache& f21, int d0, int d1) {
  // Dynamic address computation

	// Consume: f20
	auto f20_0_c__0_value = f20_f21_update_0_read_bundle_read(f20/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f21_generated_compute_unrolled_16(f20_0_c__0_value);
	// Produce: f21
	f21_f21_update_0_write_bundle_write(/* arg names */compute_result, f21, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f11_update_0(f10_cache& f10, f11_cache& f11, int d0, int d1) {
  // Dynamic address computation

	// Consume: f10
	auto f10_0_c__0_value = f10_f11_update_0_read_bundle_read(f10/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f11_generated_compute_unrolled_16(f10_0_c__0_value);
	// Produce: f11
	f11_f11_update_0_write_bundle_write(/* arg names */compute_result, f11, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f01_update_0(f00_cache& f00, f01_cache& f01, int d0, int d1) {
  // Dynamic address computation

	// Consume: f00
	auto f00_0_c__0_value = f00_f01_update_0_read_bundle_read(f00/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f01_generated_compute_unrolled_16(f00_0_c__0_value);
	// Produce: f01
	f01_f01_update_0_write_bundle_write(/* arg names */compute_result, f01, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f22_update_0(f21_cache& f21, f22_cache& f22, int d0, int d1) {
  // Dynamic address computation

	// Consume: f21
	auto f21_0_c__0_value = f21_f22_update_0_read_bundle_read(f21/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f22_generated_compute_unrolled_16(f21_0_c__0_value);
	// Produce: f22
	f22_f22_update_0_write_bundle_write(/* arg names */compute_result, f22, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f12_update_0(f11_cache& f11, f12_cache& f12, int d0, int d1) {
  // Dynamic address computation

	// Consume: f11
	auto f11_0_c__0_value = f11_f12_update_0_read_bundle_read(f11/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f12_generated_compute_unrolled_16(f11_0_c__0_value);
	// Produce: f12
	f12_f12_update_0_write_bundle_write(/* arg names */compute_result, f12, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f02_update_0(f01_cache& f01, f02_cache& f02, int d0, int d1) {
  // Dynamic address computation

	// Consume: f01
	auto f01_0_c__0_value = f01_f02_update_0_read_bundle_read(f01/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f02_generated_compute_unrolled_16(f01_0_c__0_value);
	// Produce: f02
	f02_f02_update_0_write_bundle_write(/* arg names */compute_result, f02, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f23_update_0(f22_cache& f22, f23_cache& f23, int d0, int d1) {
  // Dynamic address computation

	// Consume: f22
	auto f22_0_c__0_value = f22_f23_update_0_read_bundle_read(f22/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f23_generated_compute_unrolled_16(f22_0_c__0_value);
	// Produce: f23
	f23_f23_update_0_write_bundle_write(/* arg names */compute_result, f23, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_update_0(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_off_chip, in_cache& in, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip
	auto in_off_chip_0_c__0_value = in_off_chip.read();
	auto compute_result = in_generated_compute_unrolled_16(in_off_chip_0_c__0_value);
	// Produce: in
	in_in_update_0_write_bundle_write(/* arg names */compute_result, in, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f13_update_0(f12_cache& f12, f13_cache& f13, int d0, int d1) {
  // Dynamic address computation

	// Consume: f12
	auto f12_0_c__0_value = f12_f13_update_0_read_bundle_read(f12/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f13_generated_compute_unrolled_16(f12_0_c__0_value);
	// Produce: f13
	f13_f13_update_0_write_bundle_write(/* arg names */compute_result, f13, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f03_update_0(f02_cache& f02, f03_cache& f03, int d0, int d1) {
  // Dynamic address computation

	// Consume: f02
	auto f02_0_c__0_value = f02_f03_update_0_read_bundle_read(f02/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f03_generated_compute_unrolled_16(f02_0_c__0_value);
	// Produce: f03
	f03_f03_update_0_write_bundle_write(/* arg names */compute_result, f03, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f24_update_0(f23_cache& f23, f24_cache& f24, int d0, int d1) {
  // Dynamic address computation

	// Consume: f23
	auto f23_0_c__0_value = f23_f24_update_0_read_bundle_read(f23/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f24_generated_compute_unrolled_16(f23_0_c__0_value);
	// Produce: f24
	f24_f24_update_0_write_bundle_write(/* arg names */compute_result, f24, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f14_update_0(f13_cache& f13, f14_cache& f14, int d0, int d1) {
  // Dynamic address computation

	// Consume: f13
	auto f13_0_c__0_value = f13_f14_update_0_read_bundle_read(f13/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f14_generated_compute_unrolled_16(f13_0_c__0_value);
	// Produce: f14
	f14_f14_update_0_write_bundle_write(/* arg names */compute_result, f14, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void icfo_16_opt(HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_off_chip, HWStream<hw_uint<256> >& /* get_args num ports = 16 */icfo_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("icfo_16_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  f00_cache f00;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f01_cache f01;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f02_cache f02;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f03_cache f03;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f04_cache f04;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f10_cache f10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f11_cache f11;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f12_cache f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f13_cache f13;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f14_cache f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f20_cache f20;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f21_cache f21;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f22_cache f22;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f23_cache f23;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f24_cache f24;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  final_cache final;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081; f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082; icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079; f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083; f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079; f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080; f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082; f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081; f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080; f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082; f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083; f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079; f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083; f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081; f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079; final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079; f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080; in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
//   { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
// Condition for f02_update_0(((-10 + i2 == 0) && (-1 + i1 >= 0) && (124 - i1 >= 0) && (-1 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
// Condition for f11_update_0(((-6 + i2 == 0) && (1 + i1 >= 0) && (124 - i1 >= 0) && (1 + i0 >= 0) && (1084 - i0 >= 0)))
//   { icfo_16_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
// Condition for icfo_16_update_0(((-18 + i2 == 0) && (-5 + i1 >= 0) && (124 - i1 >= 0) && (-5 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
// Condition for f10_update_0(((-3 + i2 == 0) && (3 + i1 >= 0) && (124 - i1 >= 0) && (3 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
// Condition for f04_update_0(((-16 + i2 == 0) && (-5 + i1 >= 0) && (124 - i1 >= 0) && (-5 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
// Condition for f03_update_0(((-13 + i2 == 0) && (-3 + i1 >= 0) && (124 - i1 >= 0) && (-3 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
// Condition for f01_update_0(((-7 + i2 == 0) && (1 + i1 >= 0) && (124 - i1 >= 0) && (1 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
// Condition for f12_update_0(((-9 + i2 == 0) && (-1 + i1 >= 0) && (124 - i1 >= 0) && (-1 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
// Condition for f23_update_0(((-11 + i2 == 0) && (-3 + i1 >= 0) && (124 - i1 >= 0) && (-3 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 122 and -3 <= d1 <= 1082 }
// Condition for f21_update_0(((-5 + i2 == 0) && (1 + i1 >= 0) && (124 - i1 >= 0) && (1 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
// Condition for f00_update_0(((-4 + i2 == 0) && (3 + i1 >= 0) && (124 - i1 >= 0) && (3 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
// Condition for f14_update_0(((-15 + i2 == 0) && (-5 + i1 >= 0) && (124 - i1 >= 0) && (-5 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 123 and -4 <= d1 <= 1083 }
// Condition for f20_update_0(((-2 + i2 == 0) && (3 + i1 >= 0) && (124 - i1 >= 0) && (3 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 121 and -2 <= d1 <= 1081 }
// Condition for f22_update_0(((-8 + i2 == 0) && (-1 + i1 >= 0) && (124 - i1 >= 0) && (-1 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
// Condition for f24_update_0(((-14 + i2 == 0) && (-5 + i1 >= 0) && (124 - i1 >= 0) && (-5 + i0 >= 0) && (1084 - i0 >= 0)))
//   { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
// Condition for final_update_0(((-17 + i2 == 0) && (-5 + i1 >= 0) && (124 - i1 >= 0) && (-5 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 120 and -1 <= d1 <= 1080 }
// Condition for f13_update_0(((-12 + i2 == 0) && (-3 + i1 >= 0) && (124 - i1 >= 0) && (-3 + i0 >= 0) && (1084 - i0 >= 0)))
//   { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 124 and -5 <= d1 <= 1084 }
// Condition for in_update_0(((-1 + i2 == 0) && (5 + i1 >= 0) && (124 - i1 >= 0) && (5 + i0 >= 0) && (1084 - i0 >= 0)))

  /*
  // Schedules...
    // f00_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*4]
    // f01_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*7]
    // f02_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*10]
    // f03_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*13]
    // f04_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*16]
    // f10_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*3]
    // f11_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*6]
    // f12_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*9]
    // f13_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*12]
    // f14_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*15]
    // f20_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
    // f21_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*5]
    // f22_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*8]
    // f23_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*11]
    // f24_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*14]
    // final_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*17]
    // icfo_16_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*18]
    // in_off_chip_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
for (int c0 = -5; c0 <= 1084; c0++) {
  for (int c1 = -5; c1 <= 124; c1++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

    if ((-5 <= c1 && c1 <= 124) && ((c1 - 0) % 1 == 0) && (-5 <= c0 && c0 <= 1084) && ((c0 - 0) % 1 == 0)) {
      in_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-3 <= c1 && c1 <= 124) && ((c1 - 1) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 1) % 1 == 0)) {
      f20_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((-3 <= c1 && c1 <= 124) && ((c1 - 1) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 1) % 1 == 0)) {
      f10_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((-3 <= c1 && c1 <= 124) && ((c1 - 1) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 1) % 1 == 0)) {
      f00_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((-1 <= c1 && c1 <= 124) && ((c1 - 2) % 1 == 0) && (-1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
      f21_update_0((c1 - 2) / 1, (c0 - 2) / 1);
    }

    if ((-1 <= c1 && c1 <= 124) && ((c1 - 2) % 1 == 0) && (-1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
      f11_update_0((c1 - 2) / 1, (c0 - 2) / 1);
    }

    if ((-1 <= c1 && c1 <= 124) && ((c1 - 2) % 1 == 0) && (-1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
      f01_update_0((c1 - 2) / 1, (c0 - 2) / 1);
    }

    if ((1 <= c1 && c1 <= 124) && ((c1 - 3) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
      f22_update_0((c1 - 3) / 1, (c0 - 3) / 1);
    }

    if ((1 <= c1 && c1 <= 124) && ((c1 - 3) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
      f12_update_0((c1 - 3) / 1, (c0 - 3) / 1);
    }

    if ((1 <= c1 && c1 <= 124) && ((c1 - 3) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
      f02_update_0((c1 - 3) / 1, (c0 - 3) / 1);
    }

    if ((3 <= c1 && c1 <= 124) && ((c1 - 4) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 4) % 1 == 0)) {
      f23_update_0((c1 - 4) / 1, (c0 - 4) / 1);
    }

    if ((3 <= c1 && c1 <= 124) && ((c1 - 4) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 4) % 1 == 0)) {
      f13_update_0((c1 - 4) / 1, (c0 - 4) / 1);
    }

    if ((3 <= c1 && c1 <= 124) && ((c1 - 4) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 4) % 1 == 0)) {
      f03_update_0((c1 - 4) / 1, (c0 - 4) / 1);
    }

    if ((5 <= c1 && c1 <= 124) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
      f24_update_0((c1 - 5) / 1, (c0 - 5) / 1);
    }

    if ((5 <= c1 && c1 <= 124) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
      f14_update_0((c1 - 5) / 1, (c0 - 5) / 1);
    }

    if ((5 <= c1 && c1 <= 124) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
      f04_update_0((c1 - 5) / 1, (c0 - 5) / 1);
    }

    if ((5 <= c1 && c1 <= 124) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
      final_update_0((c1 - 5) / 1, (c0 - 5) / 1);
    }

    if ((5 <= c1 && c1 <= 124) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
      icfo_16_update_0((c1 - 5) / 1, (c0 - 5) / 1);
    }

  }
}

  */
	  // Schedules...
	    // f00_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*4]
	    // f01_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*7]
	    // f02_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*10]
	    // f03_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*13]
	    // f04_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*16]
	    // f10_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*3]
	    // f11_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*6]
	    // f12_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*9]
	    // f13_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*12]
	    // f14_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*15]
	    // f20_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
	    // f21_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*5]
	    // f22_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*8]
	    // f23_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*11]
	    // f24_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*14]
	    // final_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*17]
	    // icfo_16_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*18]
	    // in_off_chip_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	for (int c0 = -5; c0 <= 1084; c0++) {
	  for (int c1 = -5; c1 <= 124; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((-5 <= c1 && c1 <= 124) && ((c1 - 0) % 1 == 0) && (-5 <= c0 && c0 <= 1084) && ((c0 - 0) % 1 == 0)) {
	      in_update_0(in_off_chip /* buf name */, in, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-3 <= c1 && c1 <= 124) && ((c1 - 1) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 1) % 1 == 0)) {
	      f20_update_0(in /* buf name */, f20, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((-3 <= c1 && c1 <= 124) && ((c1 - 1) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 1) % 1 == 0)) {
	      f10_update_0(in /* buf name */, f10, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((-3 <= c1 && c1 <= 124) && ((c1 - 1) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 1) % 1 == 0)) {
	      f00_update_0(in /* buf name */, f00, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 124) && ((c1 - 2) % 1 == 0) && (-1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
	      f21_update_0(f20 /* buf name */, f21, (c1 - 2) / 1, (c0 - 2) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 124) && ((c1 - 2) % 1 == 0) && (-1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
	      f11_update_0(f10 /* buf name */, f11, (c1 - 2) / 1, (c0 - 2) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 124) && ((c1 - 2) % 1 == 0) && (-1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
	      f01_update_0(f00 /* buf name */, f01, (c1 - 2) / 1, (c0 - 2) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 124) && ((c1 - 3) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
	      f22_update_0(f21 /* buf name */, f22, (c1 - 3) / 1, (c0 - 3) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 124) && ((c1 - 3) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
	      f12_update_0(f11 /* buf name */, f12, (c1 - 3) / 1, (c0 - 3) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 124) && ((c1 - 3) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
	      f02_update_0(f01 /* buf name */, f02, (c1 - 3) / 1, (c0 - 3) / 1);
	    }
	
	    if ((3 <= c1 && c1 <= 124) && ((c1 - 4) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 4) % 1 == 0)) {
	      f23_update_0(f22 /* buf name */, f23, (c1 - 4) / 1, (c0 - 4) / 1);
	    }
	
	    if ((3 <= c1 && c1 <= 124) && ((c1 - 4) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 4) % 1 == 0)) {
	      f13_update_0(f12 /* buf name */, f13, (c1 - 4) / 1, (c0 - 4) / 1);
	    }
	
	    if ((3 <= c1 && c1 <= 124) && ((c1 - 4) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 4) % 1 == 0)) {
	      f03_update_0(f02 /* buf name */, f03, (c1 - 4) / 1, (c0 - 4) / 1);
	    }
	
	    if ((5 <= c1 && c1 <= 124) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      f24_update_0(f23 /* buf name */, f24, (c1 - 5) / 1, (c0 - 5) / 1);
	    }
	
	    if ((5 <= c1 && c1 <= 124) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      f14_update_0(f13 /* buf name */, f14, (c1 - 5) / 1, (c0 - 5) / 1);
	    }
	
	    if ((5 <= c1 && c1 <= 124) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      f04_update_0(f03 /* buf name */, f04, (c1 - 5) / 1, (c0 - 5) / 1);
	    }
	
	    if ((5 <= c1 && c1 <= 124) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      final_update_0(f04 /* buf name */, f14 /* buf name */, f24 /* buf name */, final, (c1 - 5) / 1, (c0 - 5) / 1);
	    }
	
	    if ((5 <= c1 && c1 <= 124) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      icfo_16_update_0(final /* buf name */, icfo_16, (c1 - 5) / 1, (c0 - 5) / 1);
	    }
	
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void icfo_16_opt_wrapper(HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_off_chip, HWStream<hw_uint<256> >& /* get_args num ports = 16 */icfo_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    icfo_16_opt(in_off_chip, icfo_16);
  }
}
#ifdef __VIVADO_SYNTH__
  // { icfo_16_update_0[root = 0, icfo_16_0, icfo_16_1] -> icfo_16[0, 0] : 0 <= icfo_16_0 <= 119 and 0 <= icfo_16_1 <= 1079 }
const int icfo_16_update_0_write_pipe0_num_transfers = 129600;
  // { in_update_0[root = 0, in_0, in_1] -> in_off_chip[0, 0] : -5 <= in_0 <= 124 and -5 <= in_1 <= 1084 }
const int in_update_0_read_pipe0_num_transfers = 141700;


extern "C" {

void icfo_16_opt_accel(hw_uint<256>* in_update_0_read_pipe0, hw_uint<256>* icfo_16_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = icfo_16_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = icfo_16_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > in_update_0_read_pipe0_channel;
  static HWStream<hw_uint<256> > icfo_16_update_0_write_pipe0_channel;

  burst_read<256>(in_update_0_read_pipe0, in_update_0_read_pipe0_channel, in_update_0_read_pipe0_num_transfers*size);

  icfo_16_opt_wrapper(in_update_0_read_pipe0_channel, icfo_16_update_0_write_pipe0_channel, size);

  burst_write<256>(icfo_16_update_0_write_pipe0, icfo_16_update_0_write_pipe0_channel, icfo_16_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void icfo_16_opt_rdai(HWStream<hw_uint<256> >& in_update_0_read_pipe0, HWStream<hw_uint<256> >&  icfo_16_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = icfo_16_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  icfo_16_opt(in_update_0_read_pipe0, icfo_16_update_0_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

