digraph G {
"LeiWang1999/FPGA" -> "pConst/basic_verilog"
"LeiWang1999/FPGA" -> "sin-x/FPGA"
"LeiWang1999/FPGA" -> "xiaop1/Verilog-Practice"
"LeiWang1999/FPGA" -> "xupsh/pp4fpgas-cn" ["e"=1]
"LeiWang1999/FPGA" -> "OpenXiangShan/XiangShan"
"LeiWang1999/FPGA" -> "dhm2013724/yolov2_xilinx_fpga" ["e"=1]
"LeiWang1999/FPGA" -> "riscv-mcu/e203_hbirdv2"
"LeiWang1999/FPGA" -> "alexforencich/verilog-ethernet"
"LeiWang1999/FPGA" -> "T-head-Semi/wujian100_open"
"LeiWang1999/FPGA" -> "QShen3/CNN-FPGA" ["e"=1]
"LeiWang1999/FPGA" -> "viduraakalanka/HDL-Bits-Solutions"
"LeiWang1999/FPGA" -> "LeiWang1999/ZYNQ-NVDLA"
"LeiWang1999/FPGA" -> "WalkerLau/Accelerating-CNN-with-FPGA" ["e"=1]
"LeiWang1999/FPGA" -> "SI-RISCV/e200_opensource"
"LeiWang1999/FPGA" -> "analogdevicesinc/hdl"
"alexforencich/verilog-axi" -> "pulp-platform/axi"
"alexforencich/verilog-axi" -> "alexforencich/verilog-axis"
"alexforencich/verilog-axi" -> "alexforencich/verilog-pcie"
"alexforencich/verilog-axi" -> "alexforencich/verilog-ethernet"
"alexforencich/verilog-axi" -> "pConst/basic_verilog"
"alexforencich/verilog-axi" -> "ZipCPU/wb2axip"
"alexforencich/verilog-axi" -> "cocotb/cocotb"
"alexforencich/verilog-axi" -> "alexforencich/verilog-uart"
"alexforencich/verilog-axi" -> "aolofsson/oh"
"alexforencich/verilog-axi" -> "KastnerRG/riffa"
"alexforencich/verilog-axi" -> "corundum/corundum"
"alexforencich/verilog-axi" -> "analogdevicesinc/hdl"
"alexforencich/verilog-axi" -> "darklife/darkriscv"
"alexforencich/verilog-axi" -> "alexforencich/verilog-i2c"
"alexforencich/verilog-axi" -> "adki/AMBA_AXI_AHB_APB"
"alexforencich/verilog-ethernet" -> "alexforencich/verilog-pcie"
"alexforencich/verilog-ethernet" -> "alexforencich/verilog-axi"
"alexforencich/verilog-ethernet" -> "alexforencich/verilog-axis"
"alexforencich/verilog-ethernet" -> "pConst/basic_verilog"
"alexforencich/verilog-ethernet" -> "corundum/corundum"
"alexforencich/verilog-ethernet" -> "KastnerRG/riffa"
"alexforencich/verilog-ethernet" -> "ucsdsysnet/corundum"
"alexforencich/verilog-ethernet" -> "analogdevicesinc/hdl"
"alexforencich/verilog-ethernet" -> "ultraembedded/cores"
"alexforencich/verilog-ethernet" -> "fpgasystems/fpga-network-stack"
"alexforencich/verilog-ethernet" -> "alexforencich/verilog-uart"
"alexforencich/verilog-ethernet" -> "alexforencich/verilog-i2c"
"alexforencich/verilog-ethernet" -> "pulp-platform/axi"
"alexforencich/verilog-ethernet" -> "aolofsson/oh"
"alexforencich/verilog-ethernet" -> "cocotb/cocotb"
"open-sdr/openwifi" -> "open-sdr/openwifi-hw"
"open-sdr/openwifi" -> "jhshi/openofdm"
"open-sdr/openwifi" -> "T-head-Semi/wujian100_open"
"open-sdr/openwifi" -> "bastibl/gr-ieee802-11" ["e"=1]
"open-sdr/openwifi" -> "analogdevicesinc/hdl"
"open-sdr/openwifi" -> "pConst/basic_verilog"
"open-sdr/openwifi" -> "alexforencich/verilog-ethernet"
"open-sdr/openwifi" -> "kangyuzhe666/ZYNQ7010-7020_AD9363"
"open-sdr/openwifi" -> "srsLTE/srsLTE" ["e"=1]
"open-sdr/openwifi" -> "OpenXiangShan/XiangShan"
"open-sdr/openwifi" -> "lowRISC/opentitan"
"open-sdr/openwifi" -> "SI-RISCV/e200_opensource"
"open-sdr/openwifi" -> "jbush001/NyuziProcessor"
"open-sdr/openwifi" -> "enjoy-digital/litex"
"open-sdr/openwifi" -> "alexforencich/verilog-axi"
"pConst/basic_verilog" -> "viduraakalanka/HDL-Bits-Solutions"
"pConst/basic_verilog" -> "alexforencich/verilog-ethernet"
"pConst/basic_verilog" -> "alexforencich/verilog-axi"
"pConst/basic_verilog" -> "KastnerRG/riffa"
"pConst/basic_verilog" -> "LeiWang1999/FPGA"
"pConst/basic_verilog" -> "seldridge/verilog"
"pConst/basic_verilog" -> "ultraembedded/cores"
"pConst/basic_verilog" -> "alexforencich/verilog-pcie"
"pConst/basic_verilog" -> "aolofsson/oh"
"pConst/basic_verilog" -> "T-head-Semi/wujian100_open"
"pConst/basic_verilog" -> "analogdevicesinc/hdl"
"pConst/basic_verilog" -> "jbush001/NyuziProcessor"
"pConst/basic_verilog" -> "ZipCPU/zipcpu"
"pConst/basic_verilog" -> "riscv-mcu/e203_hbirdv2"
"pConst/basic_verilog" -> "pulp-platform/axi"
"xiaop1/Verilog-Practice" -> "pConst/basic_verilog"
"xiaop1/Verilog-Practice" -> "sin-x/FPGA"
"xiaop1/Verilog-Practice" -> "LeiWang1999/FPGA"
"xiaop1/Verilog-Practice" -> "viduraakalanka/HDL-Bits-Solutions"
"xiaop1/Verilog-Practice" -> "ljgibbslf/SM3_core"
"xiaop1/Verilog-Practice" -> "WalkerLau/Accelerating-CNN-with-FPGA" ["e"=1]
"xiaop1/Verilog-Practice" -> "sudhamshu091/32-Verilog-Mini-Projects"
"xiaop1/Verilog-Practice" -> "seldridge/verilog"
"xiaop1/Verilog-Practice" -> "xupsh/pp4fpgas-cn-hls" ["e"=1]
"xiaop1/Verilog-Practice" -> "SI-RISCV/e200_opensource"
"xiaop1/Verilog-Practice" -> "awai54st/PYNQ-Classification" ["e"=1]
"xiaop1/Verilog-Practice" -> "xupsh/pp4fpgas-cn" ["e"=1]
"xiaop1/Verilog-Practice" -> "adki/AMBA_AXI_AHB_APB"
"xiaop1/Verilog-Practice" -> "LeiWang1999/ZYNQ-NVDLA"
"xiaop1/Verilog-Practice" -> "riscv-mcu/e203_hbirdv2"
"wavedrom/wavedrom" -> "wavedrom/wavedrom.github.io"
"wavedrom/wavedrom" -> "verilator/verilator"
"wavedrom/wavedrom" -> "YosysHQ/yosys"
"wavedrom/wavedrom" -> "wavedrom/bitfield"
"wavedrom/wavedrom" -> "cocotb/cocotb"
"wavedrom/wavedrom" -> "steveicarus/iverilog"
"wavedrom/wavedrom" -> "ghdl/ghdl"
"wavedrom/wavedrom" -> "olofk/fusesoc"
"wavedrom/wavedrom" -> "alexforencich/verilog-axi"
"wavedrom/wavedrom" -> "YosysHQ/nextpnr"
"wavedrom/wavedrom" -> "olofk/edalize"
"wavedrom/wavedrom" -> "drom/awesome-hdl"
"wavedrom/wavedrom" -> "pulp-platform/axi"
"wavedrom/wavedrom" -> "SpinalHDL/SpinalHDL"
"wavedrom/wavedrom" -> "cliffordwolf/picorv32"
"ShawnHymel/introduction-to-rtos" -> "ShawnHymel/introduction-to-fpga"
"ShawnHymel/introduction-to-rtos" -> "MaJerle/stm32-cube-cmake-vscode" ["e"=1]
"ShawnHymel/introduction-to-rtos" -> "ExploreEmbedded/Arduino_FreeRTOS" ["e"=1]
"fzxy002763/Wi-Fi_Study_Public" -> "open-sdr/openwifi"
"fzxy002763/Wi-Fi_Study_Public" -> "open-sdr/openwifi-hw"
"fzxy002763/Wi-Fi_Study_Public" -> "kangyuzhe666/ZYNQ7010-7020_AD9363"
"fzxy002763/Wi-Fi_Study_Public" -> "jhshi/openofdm"
"lowRISC/lowrisc-chip" -> "ucb-bar/riscv-boom"
"lowRISC/lowrisc-chip" -> "pulp-platform/pulpino"
"lowRISC/lowrisc-chip" -> "sifive/freedom"
"lowRISC/lowrisc-chip" -> "freechipsproject/rocket-chip"
"lowRISC/lowrisc-chip" -> "ucb-bar/rocket-chip"
"lowRISC/lowrisc-chip" -> "pulp-platform/ariane"
"lowRISC/lowrisc-chip" -> "ucb-bar/riscv-sodor"
"lowRISC/lowrisc-chip" -> "ucb-bar/fpga-zynq"
"lowRISC/lowrisc-chip" -> "pulp-platform/riscv"
"lowRISC/lowrisc-chip" -> "syntacore/scr1"
"lowRISC/lowrisc-chip" -> "cliffordwolf/picorv32"
"lowRISC/lowrisc-chip" -> "westerndigitalcorporation/swerv_eh1"
"lowRISC/lowrisc-chip" -> "freechipsproject/chisel3"
"lowRISC/lowrisc-chip" -> "sergeykhbr/riscv_vhdl"
"lowRISC/lowrisc-chip" -> "lowRISC/ibex"
"riscv/riscv-gnu-toolchain" -> "riscv/riscv-tools"
"riscv/riscv-gnu-toolchain" -> "riscv/riscv-isa-sim"
"riscv/riscv-gnu-toolchain" -> "riscv/riscv-asm-manual"
"riscv/riscv-gnu-toolchain" -> "riscv/riscv-tests"
"riscv/riscv-gnu-toolchain" -> "riscv/riscv-gcc"
"riscv/riscv-gnu-toolchain" -> "riscv/riscv-isa-manual"
"riscv/riscv-gnu-toolchain" -> "riscv/riscv-linux"
"riscv/riscv-gnu-toolchain" -> "sifive/freedom"
"riscv/riscv-gnu-toolchain" -> "cliffordwolf/picorv32"
"riscv/riscv-gnu-toolchain" -> "sifive/freedom-e-sdk"
"riscv/riscv-gnu-toolchain" -> "riscv/riscv-pk"
"riscv/riscv-gnu-toolchain" -> "riscv/riscv-qemu"
"riscv/riscv-gnu-toolchain" -> "chipsalliance/rocket-chip"
"riscv/riscv-gnu-toolchain" -> "freechipsproject/chisel3"
"riscv/riscv-gnu-toolchain" -> "riscv/riscv-v-spec"
"raysalemi/uvmprimer" -> "VerificationExcellence/UVMReference"
"raysalemi/uvmprimer" -> "cluelogic/uvm-tutorial-for-candy-lovers"
"raysalemi/uvmprimer" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"raysalemi/uvmprimer" -> "courageheart/AMBA_APB_SRAM"
"raysalemi/uvmprimer" -> "dadongshangu/async_FIFO"
"raysalemi/uvmprimer" -> "troyguo/awesome-dv"
"raysalemi/uvmprimer" -> "marcoz001/axi-uvm"
"FPGAwars/apio" -> "FPGAwars/icestudio"
"FPGAwars/apio" -> "FPGAwars/icezum"
"FPGAwars/apio" -> "YosysHQ/nextpnr"
"FPGAwars/apio" -> "cliffordwolf/icestorm"
"FPGAwars/apio" -> "tinyfpga/TinyFPGA-Bootloader"
"FPGAwars/apio" -> "YosysHQ/icestorm"
"FPGAwars/apio" -> "trabucayre/openFPGALoader"
"FPGAwars/apio" -> "icebreaker-fpga/icebreaker"
"FPGAwars/apio" -> "tinyfpga/TinyFPGA-BX"
"FPGAwars/apio" -> "ShawnHymel/introduction-to-fpga"
"FPGAwars/apio" -> "olofk/fusesoc"
"FPGAwars/apio" -> "enjoy-digital/litex"
"FPGAwars/apio" -> "grahamedgecombe/icicle"
"FPGAwars/apio" -> "YosysHQ/apicula"
"FPGAwars/apio" -> "FPGAwars/FPGA-peripherals"
"Obijuan/open-fpga-verilog-tutorial" -> "seldridge/verilog"
"Obijuan/open-fpga-verilog-tutorial" -> "Obijuan/digital-electronics-with-open-FPGAs-tutorial"
"Obijuan/open-fpga-verilog-tutorial" -> "FPGAwars/icestudio"
"Obijuan/open-fpga-verilog-tutorial" -> "aolofsson/oh"
"Obijuan/open-fpga-verilog-tutorial" -> "FPGAwars/icezum"
"Obijuan/open-fpga-verilog-tutorial" -> "cliffordwolf/icestorm"
"Obijuan/open-fpga-verilog-tutorial" -> "wuxx/icesugar"
"Obijuan/open-fpga-verilog-tutorial" -> "YosysHQ/nextpnr"
"Obijuan/open-fpga-verilog-tutorial" -> "ultraembedded/cores"
"Obijuan/open-fpga-verilog-tutorial" -> "pConst/basic_verilog"
"Obijuan/open-fpga-verilog-tutorial" -> "FPGAwars/apio"
"Obijuan/open-fpga-verilog-tutorial" -> "darklife/darkriscv"
"Obijuan/open-fpga-verilog-tutorial" -> "alexforencich/verilog-i2c"
"Obijuan/open-fpga-verilog-tutorial" -> "cliffordwolf/picorv32"
"Obijuan/open-fpga-verilog-tutorial" -> "alexforencich/verilog-ethernet"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-uart"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-pcie"
"alexforencich/verilog-i2c" -> "ultraembedded/cores"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-axis"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-axi"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-ethernet"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-lfsr"
"alexforencich/verilog-i2c" -> "stffrdhrn/sdram-controller"
"alexforencich/verilog-i2c" -> "benreynwar/fft-dit-fpga"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-cam"
"alexforencich/verilog-i2c" -> "aolofsson/oh"
"alexforencich/verilog-i2c" -> "seldridge/verilog"
"alexforencich/verilog-i2c" -> "pConst/basic_verilog"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-dsp"
"alexforencich/verilog-i2c" -> "alexforencich/verilog-wishbone"
"damdoy/ice40_ultraplus_examples" -> "smunaut/ice40-playground"
"damdoy/ice40_ultraplus_examples" -> "wuxx/icesugar"
"hdl-util/hdmi" -> "hamsternz/DisplayPort_Verilog"
"hdl-util/hdmi" -> "trabucayre/openFPGALoader"
"hdl-util/hdmi" -> "hamsternz/FPGA_DisplayPort"
"hdl-util/hdmi" -> "sylefeb/Silice"
"hdl-util/hdmi" -> "hamsternz/Artix-7-HDMI-processing"
"hdl-util/hdmi" -> "olofk/fusesoc"
"hdl-util/hdmi" -> "enjoy-digital/litex"
"hdl-util/hdmi" -> "cliffordwolf/SimpleVOut"
"hdl-util/hdmi" -> "m-labs/migen"
"hdl-util/hdmi" -> "laforest/FPGADesignElements"
"hdl-util/hdmi" -> "pulp-platform/axi"
"hdl-util/hdmi" -> "daveshah1/CSI2Rx" ["e"=1]
"hdl-util/hdmi" -> "olofk/serv"
"hdl-util/hdmi" -> "projf/projf-explore"
"hdl-util/hdmi" -> "stnolting/neorv32"
"Xilinx/embeddedsw" -> "Xilinx/linux-xlnx"
"Xilinx/embeddedsw" -> "Xilinx/u-boot-xlnx"
"Xilinx/embeddedsw" -> "Digilent/vivado-library"
"Xilinx/embeddedsw" -> "Xilinx/device-tree-xlnx"
"Xilinx/embeddedsw" -> "bperez77/xilinx_axidma"
"Xilinx/embeddedsw" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Xilinx/embeddedsw" -> "analogdevicesinc/hdl"
"Xilinx/embeddedsw" -> "OpenAMP/open-amp" ["e"=1]
"Xilinx/embeddedsw" -> "ATaylorCEngFIET/MicroZed-Chronicles"
"Xilinx/embeddedsw" -> "alexforencich/verilog-axi"
"Xilinx/embeddedsw" -> "Xilinx/HLx_Examples" ["e"=1]
"Xilinx/embeddedsw" -> "alexforencich/verilog-axis"
"Xilinx/embeddedsw" -> "pulp-platform/axi"
"Xilinx/embeddedsw" -> "Xilinx/PYNQ" ["e"=1]
"Xilinx/embeddedsw" -> "Xilinx/Vitis_Libraries" ["e"=1]
"SpinalHDL/VexRiscv" -> "SpinalHDL/SpinalHDL"
"SpinalHDL/VexRiscv" -> "cliffordwolf/picorv32"
"SpinalHDL/VexRiscv" -> "darklife/darkriscv"
"SpinalHDL/VexRiscv" -> "enjoy-digital/litex"
"SpinalHDL/VexRiscv" -> "litex-hub/linux-on-litex-vexriscv"
"SpinalHDL/VexRiscv" -> "stnolting/neorv32"
"SpinalHDL/VexRiscv" -> "lowRISC/ibex"
"SpinalHDL/VexRiscv" -> "olofk/serv"
"SpinalHDL/VexRiscv" -> "chipsalliance/rocket-chip"
"SpinalHDL/VexRiscv" -> "openhwgroup/cva6"
"SpinalHDL/VexRiscv" -> "ZipCPU/zipcpu"
"SpinalHDL/VexRiscv" -> "ultraembedded/riscv"
"SpinalHDL/VexRiscv" -> "pulp-platform/ariane"
"SpinalHDL/VexRiscv" -> "jbush001/NyuziProcessor"
"SpinalHDL/VexRiscv" -> "YosysHQ/yosys"
"riscv/riscv-linux" -> "riscv/riscv-qemu"
"riscv/riscv-linux" -> "riscv/riscv-tools"
"riscv/riscv-linux" -> "riscv/riscv-gnu-toolchain"
"riscv/riscv-linux" -> "riscv/riscv-isa-sim"
"riscv/riscv-linux" -> "riscv/riscv-wiki"
"riscv/riscv-linux" -> "riscv/riscv-gcc"
"riscv/riscv-linux" -> "riscv/riscv-isa-manual"
"riscv/riscv-linux" -> "sifive/freedom"
"riscv/riscv-linux" -> "riscv/riscv-angel"
"riscv/riscv-linux" -> "riscv/riscv-asm-manual"
"riscv/riscv-linux" -> "freechipsproject/rocket-chip"
"riscv/riscv-linux" -> "lowRISC/lowrisc-chip"
"riscv/riscv-linux" -> "riscv/riscv-pk"
"riscv/riscv-linux" -> "ucb-bar/fpga-zynq"
"riscv/riscv-linux" -> "riscv/riscv-fesvr"
"bespoke-silicon-group/basejump_stl" -> "black-parrot/black-parrot"
"bespoke-silicon-group/basejump_stl" -> "bespoke-silicon-group/bsg_manycore"
"bespoke-silicon-group/basejump_stl" -> "pulp-platform/common_cells"
"bespoke-silicon-group/basejump_stl" -> "pulp-platform/axi"
"bespoke-silicon-group/basejump_stl" -> "google/verible"
"bespoke-silicon-group/basejump_stl" -> "dalance/sv-parser"
"bespoke-silicon-group/basejump_stl" -> "aolofsson/oh"
"bespoke-silicon-group/basejump_stl" -> "zachjs/sv2v"
"bespoke-silicon-group/basejump_stl" -> "olofk/edalize"
"bespoke-silicon-group/basejump_stl" -> "PrincetonUniversity/openpiton"
"bespoke-silicon-group/basejump_stl" -> "drom/awesome-hdl"
"bespoke-silicon-group/basejump_stl" -> "ben-marshall/awesome-open-hardware-verification"
"bespoke-silicon-group/basejump_stl" -> "dalance/svlint"
"bespoke-silicon-group/basejump_stl" -> "NVlabs/matchlib" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "sld-columbia/esp"
"NJU-ProjectN/nvboard" -> "OSCPU/ysyxSoC"
"OSCPU/NutShell" -> "OpenXiangShan/XiangShan"
"OSCPU/NutShell" -> "freechipsproject/chisel-bootcamp"
"OSCPU/NutShell" -> "OSCPU/NutShell-doc"
"OSCPU/NutShell" -> "chipsalliance/rocket-chip"
"OSCPU/NutShell" -> "SI-RISCV/e200_opensource"
"OSCPU/NutShell" -> "riscv-boom/riscv-boom"
"OSCPU/NutShell" -> "schoeberl/chisel-book"
"OSCPU/NutShell" -> "ucb-bar/chipyard"
"OSCPU/NutShell" -> "riscv-mcu/e203_hbirdv2"
"OSCPU/NutShell" -> "chipsalliance/chisel3"
"OSCPU/NutShell" -> "NJU-ProjectN/nemu"
"OSCPU/NutShell" -> "openhwgroup/cva6"
"OSCPU/NutShell" -> "verilator/verilator"
"OSCPU/NutShell" -> "trivialmips/nontrivial-mips" ["e"=1]
"OSCPU/NutShell" -> "ucb-bar/riscv-sodor"
"OSCPU/ysyx" -> "OSCPU/oscpu-framework"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-non-isa/riscv-asm-manual"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-software-src/opensbi"
"riscv-non-isa/riscv-elf-psabi-doc" -> "NJU-ProjectN/nvboard"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-software-src/riscv-tests"
"riscv-non-isa/riscv-elf-psabi-doc" -> "NJU-ProjectN/fceux-am"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-non-isa/riscv-sbi-doc"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-non-isa/riscv-elf-psabi-doc" -> "NJU-ProjectN/nemu"
"riscv-non-isa/riscv-elf-psabi-doc" -> "sunshaoce/rvcc" ["e"=1]
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-software-src/riscv-pk"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv/riscv-code-size-reduction"
"riscv-non-isa/riscv-elf-psabi-doc" -> "jameslzhu/riscv-card"
"verilator/verilator" -> "YosysHQ/yosys"
"verilator/verilator" -> "steveicarus/iverilog"
"verilator/verilator" -> "cocotb/cocotb"
"verilator/verilator" -> "chipsalliance/chisel3"
"verilator/verilator" -> "google/verible"
"verilator/verilator" -> "lowRISC/ibex"
"verilator/verilator" -> "MikePopoloski/slang"
"verilator/verilator" -> "SpinalHDL/SpinalHDL"
"verilator/verilator" -> "chipsalliance/rocket-chip"
"verilator/verilator" -> "google/riscv-dv"
"verilator/verilator" -> "olofk/edalize"
"verilator/verilator" -> "olofk/fusesoc"
"verilator/verilator" -> "riscv-boom/riscv-boom"
"verilator/verilator" -> "YosysHQ/nextpnr"
"verilator/verilator" -> "chipsalliance/verible"
"splinedrive/kianRiscV" -> "smunaut/iCE40linux"
"splinedrive/kianRiscV" -> "Wren6991/Hazard3"
"hamsternz/FPGA_DisplayPort" -> "hamsternz/DisplayPort_Verilog"
"hamsternz/FPGA_DisplayPort" -> "hamsternz/Artix-7-HDMI-processing"
"hamsternz/FPGA_DisplayPort" -> "hdl-util/hdmi"
"hamsternz/FPGA_DisplayPort" -> "cliffordwolf/SimpleVOut"
"hamsternz/FPGA_DisplayPort" -> "timvideos/HDMI2USB" ["e"=1]
"chadyuu/riscv-chisel-book" -> "freechipsproject/chisel-template"
"NJU-ProjectN/ics-pa" -> "NJU-ProjectN/nemu"
"NJU-ProjectN/ics-pa" -> "NJU-ProjectN/ics-pa-gitbook"
"NJU-ProjectN/ics-pa" -> "NJU-ProjectN/abstract-machine"
"NJU-ProjectN/ics-pa" -> "NJU-ProjectN/i386-manual"
"NJU-ProjectN/ics-pa" -> "sleepycoke/Mathematical_Logic_NJUCS" ["e"=1]
"NJU-ProjectN/ics-pa" -> "gitccl/NJU-ICS2019-PA"
"NJU-ProjectN/ics-pa" -> "NJU-ProjectN/LiteNES"
"NJU-ProjectN/ics-pa" -> "zweix123/jyyslide-md"
"schoeberl/chisel-book" -> "freechipsproject/chisel-bootcamp"
"schoeberl/chisel-book" -> "freechipsproject/chisel-template"
"schoeberl/chisel-book" -> "ucb-bar/riscv-mini"
"schoeberl/chisel-book" -> "schoeberl/chisel-examples"
"schoeberl/chisel-book" -> "ucb-bar/chisel-tutorial"
"schoeberl/chisel-book" -> "chipsalliance/chisel3"
"schoeberl/chisel-book" -> "ucb-bar/chipyard"
"schoeberl/chisel-book" -> "chipsalliance/firrtl"
"schoeberl/chisel-book" -> "ucb-bar/dsptools"
"schoeberl/chisel-book" -> "freechipsproject/chisel3"
"schoeberl/chisel-book" -> "ucb-bar/riscv-sodor"
"schoeberl/chisel-book" -> "schoeberl/chisel-lab"
"schoeberl/chisel-book" -> "chipsalliance/rocket-chip"
"schoeberl/chisel-book" -> "ucb-bar/gemmini"
"schoeberl/chisel-book" -> "riscv-boom/riscv-boom"
"B-Lang-org/bsc" -> "BSVLang/Main"
"B-Lang-org/bsc" -> "bluespec/Piccolo"
"B-Lang-org/bsc" -> "bluespec/Flute"
"B-Lang-org/bsc" -> "google/xls" ["e"=1]
"B-Lang-org/bsc" -> "zachjs/sv2v"
"B-Lang-org/bsc" -> "rsnikhil/Bluespec_BSV_Tutorial"
"B-Lang-org/bsc" -> "Xilinx/RapidWright" ["e"=1]
"B-Lang-org/bsc" -> "bluespec/Toooba"
"B-Lang-org/bsc" -> "clash-lang/clash-compiler" ["e"=1]
"B-Lang-org/bsc" -> "sifive/Kami" ["e"=1]
"B-Lang-org/bsc" -> "drom/awesome-hdl"
"B-Lang-org/bsc" -> "google/verible"
"B-Lang-org/bsc" -> "google/riscv-dv"
"B-Lang-org/bsc" -> "JulianKemmerer/PipelineC"
"B-Lang-org/bsc" -> "lowRISC/ibex"
"MikePopoloski/slang" -> "dalance/sv-parser"
"MikePopoloski/slang" -> "google/verible"
"MikePopoloski/slang" -> "alainmarcel/Surelog"
"MikePopoloski/slang" -> "Nic30/hdlConvertor"
"MikePopoloski/slang" -> "zachjs/sv2v"
"MikePopoloski/slang" -> "olofk/edalize"
"MikePopoloski/slang" -> "dalance/svls"
"MikePopoloski/slang" -> "dalance/svlint"
"MikePopoloski/slang" -> "chipsalliance/Surelog"
"MikePopoloski/slang" -> "chipsalliance/sv-tests"
"MikePopoloski/slang" -> "chipsalliance/verible"
"MikePopoloski/slang" -> "YosysHQ/SymbiYosys"
"MikePopoloski/slang" -> "vivekmalneedi/veridian"
"MikePopoloski/slang" -> "verilator/verilator"
"MikePopoloski/slang" -> "alainmarcel/UHDM"
"RTimothyEdwards/open_pdks" -> "RTimothyEdwards/netgen"
"RTimothyEdwards/open_pdks" -> "RTimothyEdwards/magic"
"RTimothyEdwards/open_pdks" -> "efabless/caravel"
"RTimothyEdwards/open_pdks" -> "efabless/caravel_user_project"
"RTimothyEdwards/open_pdks" -> "efabless/openlane"
"RTimothyEdwards/open_pdks" -> "StefanSchippers/xschem"
"RTimothyEdwards/open_pdks" -> "sscs-ose/sscs-ose-code-a-chip.github.io"
"RTimothyEdwards/open_pdks" -> "The-OpenROAD-Project/OpenLane"
"RTimothyEdwards/open_pdks" -> "RTimothyEdwards/qflow"
"RTimothyEdwards/open_pdks" -> "StefanSchippers/xschem_sky130"
"RTimothyEdwards/open_pdks" -> "efabless/skywater-pdk-central"
"SpinalHDL/SpinalHDL" -> "SpinalHDL/VexRiscv"
"SpinalHDL/SpinalHDL" -> "freechipsproject/chisel3"
"SpinalHDL/SpinalHDL" -> "chipsalliance/chisel3"
"SpinalHDL/SpinalHDL" -> "verilator/verilator"
"SpinalHDL/SpinalHDL" -> "chipsalliance/rocket-chip"
"SpinalHDL/SpinalHDL" -> "enjoy-digital/litex"
"SpinalHDL/SpinalHDL" -> "YosysHQ/yosys"
"SpinalHDL/SpinalHDL" -> "cocotb/cocotb"
"SpinalHDL/SpinalHDL" -> "jijingg/Spinal-bootcamp"
"SpinalHDL/SpinalHDL" -> "cliffordwolf/picorv32"
"SpinalHDL/SpinalHDL" -> "SpinalHDL/SpinalWorkshop"
"SpinalHDL/SpinalHDL" -> "ucb-bar/chipyard"
"SpinalHDL/SpinalHDL" -> "drom/awesome-hdl"
"SpinalHDL/SpinalHDL" -> "olofk/fusesoc"
"SpinalHDL/SpinalHDL" -> "m-labs/migen"
"TerosTechnology/vscode-terosHDL" -> "TerosTechnology/terosHDL"
"TerosTechnology/vscode-terosHDL" -> "olofk/edalize"
"TerosTechnology/vscode-terosHDL" -> "jeremiah-c-leary/vhdl-style-guide"
"TerosTechnology/vscode-terosHDL" -> "mshr-h/vscode-verilog-hdl-support"
"TerosTechnology/vscode-terosHDL" -> "gtkwave/gtkwave"
"TerosTechnology/vscode-terosHDL" -> "cocotb/cocotb"
"TerosTechnology/vscode-terosHDL" -> "MikePopoloski/slang"
"TerosTechnology/vscode-terosHDL" -> "slaclab/surf"
"TerosTechnology/vscode-terosHDL" -> "dalance/svls"
"TerosTechnology/vscode-terosHDL" -> "kevinpt/symbolator"
"TerosTechnology/vscode-terosHDL" -> "laforest/FPGADesignElements"
"TerosTechnology/vscode-terosHDL" -> "pulp-platform/axi"
"TerosTechnology/vscode-terosHDL" -> "pulp-platform/common_cells"
"TerosTechnology/vscode-terosHDL" -> "dalance/sv-parser"
"TerosTechnology/vscode-terosHDL" -> "alainmarcel/Surelog"
"The-OpenROAD-Project/OpenROAD-flow-scripts" -> "The-OpenROAD-Project/OpenROAD"
"The-OpenROAD-Project/OpenROAD-flow-scripts" -> "The-OpenROAD-Project/OpenSTA"
"The-OpenROAD-Project/OpenROAD-flow-scripts" -> "RTimothyEdwards/open_pdks"
"The-OpenROAD-Project/OpenROAD-flow-scripts" -> "The-OpenROAD-Project/OpenLane"
"The-OpenROAD-Project/OpenROAD-flow-scripts" -> "The-OpenROAD-Project/OPENROAD_USERS_READ_ME_FIRST"
"The-OpenROAD-Project/OpenROAD-flow-scripts" -> "The-OpenROAD-Project/DAC-2020-Tutorial"
"The-OpenROAD-Project/OpenSTA" -> "OpenTimer/OpenTimer"
"The-OpenROAD-Project/OpenSTA" -> "The-OpenROAD-Project/OpenROAD"
"The-OpenROAD-Project/OpenSTA" -> "The-OpenROAD-Project/OpenROAD-flow-scripts"
"The-OpenROAD-Project/OpenSTA" -> "berkeley-abc/abc"
"The-OpenROAD-Project/OpenSTA" -> "olofk/edalize"
"The-OpenROAD-Project/OpenSTA" -> "The-OpenROAD-Project/OpenLane"
"The-OpenROAD-Project/OpenSTA" -> "The-OpenROAD-Project/OpenDB"
"The-OpenROAD-Project/OpenSTA" -> "RTimothyEdwards/magic"
"The-OpenROAD-Project/OpenSTA" -> "RTimothyEdwards/open_pdks"
"The-OpenROAD-Project/OpenSTA" -> "RTimothyEdwards/qflow"
"The-OpenROAD-Project/OpenSTA" -> "zachjs/sv2v"
"The-OpenROAD-Project/OpenSTA" -> "RTimothyEdwards/netgen"
"The-OpenROAD-Project/OpenSTA" -> "alainmarcel/UHDM"
"The-OpenROAD-Project/OpenSTA" -> "efabless/openlane"
"The-OpenROAD-Project/OpenSTA" -> "StefanSchippers/xschem"
"The-OpenROAD-Project/asap7" -> "ncsu-eda/FreePDK3"
"The-OpenROAD-Project/asap7" -> "VLSIDA/OpenRAM"
"VLSIDA/OpenRAM" -> "efabless/openlane"
"VLSIDA/OpenRAM" -> "The-OpenROAD-Project/OpenROAD"
"VLSIDA/OpenRAM" -> "efabless/caravel"
"VLSIDA/OpenRAM" -> "RTimothyEdwards/magic"
"VLSIDA/OpenRAM" -> "zachjs/sv2v"
"VLSIDA/OpenRAM" -> "google/skywater-pdk"
"VLSIDA/OpenRAM" -> "The-OpenROAD-Project/OpenLane"
"VLSIDA/OpenRAM" -> "siliconcompiler/siliconcompiler"
"VLSIDA/OpenRAM" -> "RTimothyEdwards/open_pdks"
"VLSIDA/OpenRAM" -> "lnis-uofu/OpenFPGA"
"VLSIDA/OpenRAM" -> "efabless/caravel_user_project"
"VLSIDA/OpenRAM" -> "bespoke-silicon-group/basejump_stl"
"VLSIDA/OpenRAM" -> "The-OpenROAD-Project/asap7"
"VLSIDA/OpenRAM" -> "The-OpenROAD-Project/OpenSTA"
"VLSIDA/OpenRAM" -> "olofk/edalize"
"YosysHQ/icestorm" -> "YosysHQ/prjtrellis"
"YosysHQ/icestorm" -> "YosysHQ/nextpnr"
"YosysHQ/icestorm" -> "YosysHQ/arachne-pnr"
"YosysHQ/icestorm" -> "YosysHQ/oss-cad-suite-build"
"YosysHQ/icestorm" -> "grahamedgecombe/icicle"
"YosysHQ/icestorm" -> "wuxx/icesugar"
"YosysHQ/icestorm" -> "FPGAwars/apio"
"YosysHQ/icestorm" -> "YosysHQ/fpga-toolchain"
"YosysHQ/icestorm" -> "tinyvision-ai-inc/UPduino-v3.0"
"YosysHQ/icestorm" -> "damdoy/ice40_ultraplus_examples"
"YosysHQ/nextpnr" -> "YosysHQ/yosys"
"YosysHQ/nextpnr" -> "YosysHQ/icestorm"
"YosysHQ/nextpnr" -> "SymbiFlow/prjxray"
"YosysHQ/nextpnr" -> "YosysHQ/prjtrellis"
"YosysHQ/nextpnr" -> "verilog-to-routing/vtr-verilog-to-routing"
"YosysHQ/nextpnr" -> "SymbiFlow/prjtrellis"
"YosysHQ/nextpnr" -> "cliffordwolf/icestorm"
"YosysHQ/nextpnr" -> "trabucayre/openFPGALoader"
"YosysHQ/nextpnr" -> "YosysHQ/arachne-pnr"
"YosysHQ/nextpnr" -> "FPGAwars/icestudio"
"YosysHQ/nextpnr" -> "enjoy-digital/litex"
"YosysHQ/nextpnr" -> "m-labs/nmigen"
"YosysHQ/nextpnr" -> "cliffordwolf/picorv32"
"YosysHQ/nextpnr" -> "YosysHQ/SymbiYosys"
"YosysHQ/nextpnr" -> "nmigen/nmigen"
"YosysHQ/oss-cad-suite-build" -> "trabucayre/openFPGALoader"
"YosysHQ/oss-cad-suite-build" -> "projf/projf-explore"
"YosysHQ/oss-cad-suite-build" -> "YosysHQ/yosys"
"YosysHQ/oss-cad-suite-build" -> "YosysHQ/nextpnr"
"YosysHQ/oss-cad-suite-build" -> "lnis-uofu/OpenFPGA"
"YosysHQ/oss-cad-suite-build" -> "YosysHQ/icestorm"
"YosysHQ/oss-cad-suite-build" -> "JulianKemmerer/PipelineC"
"YosysHQ/oss-cad-suite-build" -> "zachjs/sv2v"
"YosysHQ/oss-cad-suite-build" -> "chipsalliance/f4pga"
"YosysHQ/oss-cad-suite-build" -> "olofk/edalize"
"YosysHQ/oss-cad-suite-build" -> "YosysHQ/apicula"
"YosysHQ/oss-cad-suite-build" -> "laforest/FPGADesignElements"
"YosysHQ/oss-cad-suite-build" -> "gtkwave/gtkwave"
"YosysHQ/oss-cad-suite-build" -> "YosysHQ/fpga-toolchain"
"YosysHQ/oss-cad-suite-build" -> "amaranth-lang/amaranth"
"YosysHQ/yosys" -> "YosysHQ/nextpnr"
"YosysHQ/yosys" -> "verilator/verilator"
"YosysHQ/yosys" -> "steveicarus/iverilog"
"YosysHQ/yosys" -> "berkeley-abc/abc"
"YosysHQ/yosys" -> "verilog-to-routing/vtr-verilog-to-routing"
"YosysHQ/yosys" -> "cliffordwolf/picorv32"
"YosysHQ/yosys" -> "enjoy-digital/litex"
"YosysHQ/yosys" -> "olofk/fusesoc"
"YosysHQ/yosys" -> "The-OpenROAD-Project/OpenROAD"
"YosysHQ/yosys" -> "google/skywater-pdk"
"YosysHQ/yosys" -> "ghdl/ghdl"
"YosysHQ/yosys" -> "SpinalHDL/VexRiscv"
"YosysHQ/yosys" -> "cocotb/cocotb"
"YosysHQ/yosys" -> "olofk/serv"
"YosysHQ/yosys" -> "SpinalHDL/SpinalHDL"
"aolofsson/awesome-opensource-hardware" -> "aolofsson/awesome-semiconductor-startups"
"aolofsson/awesome-opensource-hardware" -> "aolofsson/awesome-hardware-tools"
"aolofsson/awesome-opensource-hardware" -> "sfmth/OpenSpike"
"aolofsson/awesome-opensource-hardware" -> "siliconcompiler/siliconcompiler"
"aolofsson/awesome-opensource-hardware" -> "google/globalfoundries-pdks"
"aolofsson/awesome-opensource-hardware" -> "ben-marshall/awesome-open-hardware-verification"
"aolofsson/awesome-opensource-hardware" -> "RTimothyEdwards/open_pdks"
"aolofsson/awesome-opensource-hardware" -> "pulp-platform/common_cells"
"aolofsson/awesome-opensource-hardware" -> "mattvenn/awesome-opensource-asic-resources"
"aolofsson/awesome-opensource-hardware" -> "mflowgen/mflowgen"
"berkeley-abc/abc" -> "lsils/mockturtle"
"berkeley-abc/abc" -> "YosysHQ/yosys"
"berkeley-abc/abc" -> "lsils/benchmarks"
"berkeley-abc/abc" -> "verilog-to-routing/vtr-verilog-to-routing"
"berkeley-abc/abc" -> "lsils/lstools-showcase"
"berkeley-abc/abc" -> "The-OpenROAD-Project/OpenSTA"
"berkeley-abc/abc" -> "The-OpenROAD-Project/OpenROAD"
"berkeley-abc/abc" -> "MikePopoloski/slang"
"berkeley-abc/abc" -> "OpenTimer/OpenTimer"
"berkeley-abc/abc" -> "nbulsi/also"
"berkeley-abc/abc" -> "limbo018/DREAMPlace"
"berkeley-abc/abc" -> "zachjs/sv2v"
"berkeley-abc/abc" -> "YosysHQ/nextpnr"
"berkeley-abc/abc" -> "nturley/netlistsvg"
"berkeley-abc/abc" -> "steveicarus/iverilog"
"bespoke-silicon-group/bsg_manycore" -> "bespoke-silicon-group/basejump_stl"
"bespoke-silicon-group/bsg_manycore" -> "pulp-platform/mempool"
"bespoke-silicon-group/bsg_manycore" -> "black-parrot/black-parrot"
"bespoke-silicon-group/bsg_manycore" -> "bespoke-silicon-group/bsg_bladerunner"
"black-parrot/black-parrot" -> "bespoke-silicon-group/basejump_stl"
"black-parrot/black-parrot" -> "bespoke-silicon-group/bsg_manycore"
"black-parrot/black-parrot" -> "rsd-devel/rsd"
"black-parrot/black-parrot" -> "PrincetonUniversity/openpiton"
"black-parrot/black-parrot" -> "olofk/edalize"
"black-parrot/black-parrot" -> "olofk/serv"
"black-parrot/black-parrot" -> "sld-columbia/esp"
"black-parrot/black-parrot" -> "pulp-platform/axi"
"black-parrot/black-parrot" -> "pulp-platform/common_cells"
"black-parrot/black-parrot" -> "chipsalliance/Cores-SweRV"
"black-parrot/black-parrot" -> "pymtl/pymtl3"
"black-parrot/black-parrot" -> "vortexgpgpu/vortex"
"black-parrot/black-parrot" -> "bluespec/Flute"
"black-parrot/black-parrot" -> "lowRISC/ibex"
"black-parrot/black-parrot" -> "openhwgroup/force-riscv"
"chipsalliance/Cores-SweRVolf" -> "chipsalliance/Cores-SweRV-EL2"
"chipsalliance/Cores-SweRVolf" -> "chipsalliance/Cores-SweRV"
"chipsalliance/Cores-SweRVolf" -> "openhwgroup/core-v-docs"
"chipsalliance/Cores-SweRVolf" -> "pulp-platform/fpnew"
"chipsalliance/Surelog" -> "chipsalliance/UHDM"
"chipsalliance/Surelog" -> "chipsalliance/sv-tests"
"chipsalliance/Surelog" -> "chipsalliance/verible"
"chipsalliance/Surelog" -> "MikePopoloski/slang"
"chipsalliance/Surelog" -> "dalance/svls"
"chipsalliance/Surelog" -> "dalance/sv-parser"
"chipsalliance/UHDM" -> "chipsalliance/Surelog"
"chipsalliance/UHDM" -> "chipsalliance/sv-tests"
"chipsalliance/firrtl" -> "chipsalliance/treadle"
"chipsalliance/firrtl" -> "schoeberl/chisel-book"
"chipsalliance/firrtl" -> "freechipsproject/chisel-template"
"chipsalliance/firrtl" -> "chipsalliance/chisel3"
"chipsalliance/firrtl" -> "llvm/circt"
"chipsalliance/firrtl" -> "ucb-bar/chiseltest"
"chipsalliance/firrtl" -> "freechipsproject/diagrammer"
"chipsalliance/firrtl" -> "ucb-bar/dsptools"
"chipsalliance/firrtl" -> "ucb-bar/chipyard"
"chipsalliance/firrtl" -> "freechipsproject/chisel-bootcamp"
"chipsalliance/firrtl" -> "ucb-bar/riscv-torture"
"chipsalliance/firrtl" -> "ovh/sv2chisel"
"chipsalliance/firrtl" -> "chiselverify/chiselverify"
"chipsalliance/firrtl" -> "ucb-bar/chisel-tutorial"
"chipsalliance/verible" -> "dalance/svls"
"chipsalliance/verible" -> "chipsalliance/Surelog"
"chipsalliance/verible" -> "MikePopoloski/slang"
"chipsalliance/verible" -> "cocotb/cocotb"
"chipsalliance/verible" -> "dalance/sv-parser"
"chipsalliance/verible" -> "dalance/svlint"
"chipsalliance/verible" -> "verilator/verilator"
"chipsalliance/verible" -> "imc-trading/svlangserver"
"chipsalliance/verible" -> "vivekmalneedi/veridian"
"chipsalliance/verible" -> "olofk/edalize"
"chipsalliance/verible" -> "zachjs/sv2v"
"chipsalliance/verible" -> "pulp-platform/common_cells"
"chipsalliance/verible" -> "pulp-platform/axi"
"chipsalliance/verible" -> "chipsalliance/UHDM"
"chipsalliance/verible" -> "chipsalliance/sv-tests"
"dalance/svls" -> "dalance/svlint"
"dalance/svls" -> "dalance/sv-parser"
"dalance/svls" -> "chipsalliance/verible"
"dalance/svls" -> "google/verible"
"dalance/svls" -> "MikePopoloski/slang"
"dalance/svls" -> "chipsalliance/Surelog"
"dalance/svls" -> "imc-trading/svlangserver"
"dalance/svls" -> "vhda/verilog_systemverilog.vim"
"dalance/svls" -> "vivekmalneedi/veridian"
"dalance/svls" -> "suoto/hdl_checker"
"dalance/svls" -> "alainmarcel/Surelog"
"dalance/svls" -> "mshr-h/vscode-verilog-hdl-support"
"dalance/svls" -> "zachjs/sv2v"
"dalance/svls" -> "thomasrussellmurphy/istyle-verilog-formatter"
"dalance/svls" -> "SymbiFlow/sv-tests"
"efabless/raven-picorv32" -> "mballance/clusterv-soc"
"efabless/raven-picorv32" -> "chipsalliance/Cores-SweRVolf"
"efabless/raven-picorv32" -> "efabless/caravel"
"efabless/raven-picorv32" -> "efabless/openlane"
"enjoy-digital/litex" -> "m-labs/migen"
"enjoy-digital/litex" -> "SpinalHDL/VexRiscv"
"enjoy-digital/litex" -> "litex-hub/linux-on-litex-vexriscv"
"enjoy-digital/litex" -> "olofk/fusesoc"
"enjoy-digital/litex" -> "YosysHQ/yosys"
"enjoy-digital/litex" -> "cliffordwolf/picorv32"
"enjoy-digital/litex" -> "olofk/serv"
"enjoy-digital/litex" -> "m-labs/nmigen"
"enjoy-digital/litex" -> "litex-hub/litex-boards"
"enjoy-digital/litex" -> "YosysHQ/nextpnr"
"enjoy-digital/litex" -> "amaranth-lang/amaranth"
"enjoy-digital/litex" -> "BrunoLevy/learn-fpga"
"enjoy-digital/litex" -> "trabucayre/openFPGALoader"
"enjoy-digital/litex" -> "sylefeb/Silice"
"enjoy-digital/litex" -> "cocotb/cocotb"
"google/skywater-pdk" -> "The-OpenROAD-Project/OpenROAD"
"google/skywater-pdk" -> "efabless/openlane"
"google/skywater-pdk" -> "VLSIDA/OpenRAM"
"google/skywater-pdk" -> "YosysHQ/yosys"
"google/skywater-pdk" -> "The-OpenROAD-Project/OpenLane"
"google/skywater-pdk" -> "RTimothyEdwards/magic"
"google/skywater-pdk" -> "RTimothyEdwards/open_pdks"
"google/skywater-pdk" -> "enjoy-digital/litex"
"google/skywater-pdk" -> "olofk/fusesoc"
"google/skywater-pdk" -> "efabless/caravel"
"google/skywater-pdk" -> "siliconcompiler/siliconcompiler"
"google/skywater-pdk" -> "google/gf180mcu-pdk"
"google/skywater-pdk" -> "verilator/verilator"
"google/skywater-pdk" -> "cliffordwolf/picorv32"
"google/skywater-pdk" -> "olofk/edalize"
"llvm/circt" -> "google/xls" ["e"=1]
"llvm/circt" -> "fabianschuiki/llhd"
"llvm/circt" -> "chipsalliance/firrtl"
"llvm/circt" -> "fabianschuiki/moore"
"llvm/circt" -> "cucapra/calyx"
"llvm/circt" -> "Xilinx/HLS" ["e"=1]
"llvm/circt" -> "chipsalliance/chisel3"
"llvm/circt" -> "schoeberl/chisel-book"
"llvm/circt" -> "ucb-bar/chipyard"
"llvm/circt" -> "verilator/verilator"
"llvm/circt" -> "google/iree" ["e"=1]
"llvm/circt" -> "hanchenye/scalehls" ["e"=1]
"llvm/circt" -> "ucb-bar/gemmini"
"llvm/circt" -> "YosysHQ/yosys"
"llvm/circt" -> "sifive/chisel-circt"
"lnis-uofu/OpenFPGA" -> "lnis-uofu/SOFA"
"lnis-uofu/OpenFPGA" -> "os-fpga/open-source-fpga-resource"
"lnis-uofu/OpenFPGA" -> "FPGA-Research-Manchester/FABulous"
"lnis-uofu/OpenFPGA" -> "The-OpenROAD-Project/OpenLane"
"lnis-uofu/OpenFPGA" -> "verilog-to-routing/vtr-verilog-to-routing"
"lnis-uofu/OpenFPGA" -> "PrincetonUniversity/prga"
"lnis-uofu/OpenFPGA" -> "VLSIDA/OpenRAM"
"lnis-uofu/OpenFPGA" -> "olofk/edalize"
"lnis-uofu/OpenFPGA" -> "olofk/fusesoc"
"lnis-uofu/OpenFPGA" -> "trabucayre/openFPGALoader"
"lnis-uofu/OpenFPGA" -> "pulp-platform/common_cells"
"lnis-uofu/OpenFPGA" -> "The-OpenROAD-Project/OpenROAD"
"lnis-uofu/OpenFPGA" -> "cocotb/cocotb"
"lnis-uofu/OpenFPGA" -> "laforest/FPGADesignElements"
"lnis-uofu/OpenFPGA" -> "YosysHQ/oss-cad-suite-build"
"lowRISC/ibex" -> "google/riscv-dv"
"lowRISC/ibex" -> "openhwgroup/cv32e40p"
"lowRISC/ibex" -> "openhwgroup/cva6"
"lowRISC/ibex" -> "lowRISC/opentitan"
"lowRISC/ibex" -> "olofk/serv"
"lowRISC/ibex" -> "chipsalliance/Cores-SweRV"
"lowRISC/ibex" -> "syntacore/scr1"
"lowRISC/ibex" -> "pulp-platform/axi"
"lowRISC/ibex" -> "cliffordwolf/picorv32"
"lowRISC/ibex" -> "pulp-platform/pulp"
"lowRISC/ibex" -> "SpinalHDL/VexRiscv"
"lowRISC/ibex" -> "olofk/fusesoc"
"lowRISC/ibex" -> "olofk/edalize"
"lowRISC/ibex" -> "chipsalliance/rocket-chip"
"lowRISC/ibex" -> "openhwgroup/core-v-verif"
"lowRISC/style-guides" -> "pulp-platform/common_cells"
"lowRISC/style-guides" -> "openhwgroup/cv32e40p"
"lowRISC/style-guides" -> "dalance/sv-parser"
"lowRISC/style-guides" -> "taichi-ishitani/tvip-axi"
"lowRISC/style-guides" -> "pulp-platform/pulpissimo"
"lowRISC/style-guides" -> "bespoke-silicon-group/basejump_stl"
"lowRISC/style-guides" -> "lowRISC/ibex"
"lowRISC/style-guides" -> "pulp-platform/axi"
"lowRISC/style-guides" -> "google/riscv-dv"
"lowRISC/style-guides" -> "ben-marshall/awesome-open-hardware-verification"
"lsils/mockturtle" -> "lsils/lstools-showcase"
"lsils/mockturtle" -> "hriener/lorina"
"lsils/mockturtle" -> "lsils/benchmarks"
"lsils/mockturtle" -> "nbulsi/also"
"lsils/mockturtle" -> "msoeken/kitty"
"lsils/mockturtle" -> "lsils/bill"
"lsils/mockturtle" -> "alanminko/iwls2022-ls-contest"
"lsils/mockturtle" -> "lnis-uofu/LSOracle"
"lsils/mockturtle" -> "msoeken/cirkit"
"lsils/mockturtle" -> "lsils/percy"
"lsils/mockturtle" -> "gmeuli/caterpillar" ["e"=1]
"lsils/mockturtle" -> "berkeley-abc/abc"
"lsils/mockturtle" -> "msoeken/alice"
"lsils/mockturtle" -> "whaaswijk/percy"
"nvdla/hw" -> "nvdla/sw"
"nvdla/hw" -> "nvdla/doc"
"nvdla/hw" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"nvdla/hw" -> "google/riscv-dv"
"nvdla/hw" -> "jbush001/NyuziProcessor"
"nvdla/hw" -> "T-head-Semi/wujian100_open"
"nvdla/hw" -> "SI-RISCV/e200_opensource"
"nvdla/hw" -> "JunningWu/Learning-NVDLA-Notes"
"nvdla/hw" -> "OpenDLA/OpenDLA"
"nvdla/hw" -> "nvdla/vp"
"nvdla/hw" -> "lowRISC/opentitan"
"nvdla/hw" -> "freechipsproject/chisel3"
"nvdla/hw" -> "alexforencich/verilog-axi"
"nvdla/hw" -> "VerticalResearchGroup/miaow"
"nvdla/hw" -> "cliffordwolf/picorv32"
"olofk/fusesoc" -> "olofk/edalize"
"olofk/fusesoc" -> "olofk/serv"
"olofk/fusesoc" -> "enjoy-digital/litex"
"olofk/fusesoc" -> "cocotb/cocotb"
"olofk/fusesoc" -> "m-labs/migen"
"olofk/fusesoc" -> "VUnit/vunit"
"olofk/fusesoc" -> "trabucayre/openFPGALoader"
"olofk/fusesoc" -> "YosysHQ/yosys"
"olofk/fusesoc" -> "pulp-platform/axi"
"olofk/fusesoc" -> "lowRISC/ibex"
"olofk/fusesoc" -> "google/verible"
"olofk/fusesoc" -> "cliffordwolf/picorv32"
"olofk/fusesoc" -> "VLSI-EDA/PoC"
"olofk/fusesoc" -> "drom/awesome-hdl"
"olofk/fusesoc" -> "efabless/openlane"
"olofk/serv" -> "lowRISC/ibex"
"olofk/serv" -> "olofk/fusesoc"
"olofk/serv" -> "stnolting/neorv32"
"olofk/serv" -> "syntacore/scr1"
"olofk/serv" -> "SpinalHDL/VexRiscv"
"olofk/serv" -> "enjoy-digital/litex"
"olofk/serv" -> "chipsalliance/Cores-SweRV"
"olofk/serv" -> "cliffordwolf/picorv32"
"olofk/serv" -> "olofk/edalize"
"olofk/serv" -> "pulp-platform/common_cells"
"olofk/serv" -> "darklife/darkriscv"
"olofk/serv" -> "BrunoLevy/learn-fpga"
"olofk/serv" -> "pulp-platform/axi"
"olofk/serv" -> "sylefeb/Silice"
"olofk/serv" -> "projf/projf-explore"
"openhwgroup/core-v-docs" -> "openhwgroup/core-v-verif"
"openhwgroup/cv32e40p" -> "openhwgroup/core-v-verif"
"openhwgroup/cv32e40p" -> "lowRISC/ibex"
"openhwgroup/cv32e40p" -> "pulp-platform/fpnew"
"openhwgroup/cv32e40p" -> "openhwgroup/cva6"
"openhwgroup/cv32e40p" -> "pulp-platform/common_cells"
"openhwgroup/cv32e40p" -> "openhwgroup/cv32e40x"
"openhwgroup/cv32e40p" -> "pulp-platform/axi"
"openhwgroup/cv32e40p" -> "pulp-platform/pulpissimo"
"openhwgroup/cv32e40p" -> "syntacore/scr1"
"openhwgroup/cv32e40p" -> "chipsalliance/Cores-SweRV"
"openhwgroup/cv32e40p" -> "openhwgroup/core-v-docs"
"openhwgroup/cv32e40p" -> "google/riscv-dv"
"openhwgroup/cv32e40p" -> "pulp-platform/riscv-dbg"
"openhwgroup/cv32e40p" -> "pulp-platform/pulp"
"openhwgroup/cv32e40p" -> "olofk/serv"
"openhwgroup/cva6" -> "lowRISC/ibex"
"openhwgroup/cva6" -> "openhwgroup/cv32e40p"
"openhwgroup/cva6" -> "chipsalliance/Cores-SweRV"
"openhwgroup/cva6" -> "ultraembedded/biriscv"
"openhwgroup/cva6" -> "riscv-boom/riscv-boom"
"openhwgroup/cva6" -> "chipsalliance/rocket-chip"
"openhwgroup/cva6" -> "SpinalHDL/VexRiscv"
"openhwgroup/cva6" -> "rsd-devel/rsd"
"openhwgroup/cva6" -> "ucb-bar/chipyard"
"openhwgroup/cva6" -> "pulp-platform/axi"
"openhwgroup/cva6" -> "PrincetonUniversity/openpiton"
"openhwgroup/cva6" -> "stnolting/neorv32"
"openhwgroup/cva6" -> "olofk/serv"
"openhwgroup/cva6" -> "riscv-mcu/e203_hbirdv2"
"openhwgroup/cva6" -> "openhwgroup/core-v-verif"
"pulp-platform/ara" -> "ic-lab-duth/RISC-V-Vector"
"pulp-platform/ara" -> "riscv-non-isa/rvv-intrinsic-doc"
"pulp-platform/ara" -> "THU-DSP-LAB/ventus-gpgpu"
"pulp-platform/ara" -> "riscv-ovpsim/imperas-riscv-tests"
"pulp-platform/ara" -> "riscv/riscv-v-spec"
"pulp-platform/common_cells" -> "pulp-platform/axi"
"pulp-platform/common_cells" -> "bespoke-silicon-group/basejump_stl"
"pulp-platform/common_cells" -> "openhwgroup/cv32e40p"
"pulp-platform/common_cells" -> "zachjs/sv2v"
"pulp-platform/common_cells" -> "openhwgroup/cv32e40x"
"pulp-platform/common_cells" -> "ZipCPU/wb2axip"
"pulp-platform/common_cells" -> "pulp-platform/fpnew"
"pulp-platform/common_cells" -> "openhwgroup/core-v-verif"
"pulp-platform/common_cells" -> "openhwgroup/cvfpu"
"pulp-platform/common_cells" -> "pulp-platform/riscv-dbg"
"pulp-platform/common_cells" -> "olofk/edalize"
"pulp-platform/common_cells" -> "pulp-platform/register_interface"
"pulp-platform/common_cells" -> "olofk/serv"
"pulp-platform/common_cells" -> "lowRISC/ibex"
"pulp-platform/common_cells" -> "ben-marshall/awesome-open-hardware-verification"
"pulp-platform/fpnew" -> "openhwgroup/cv32e40p"
"pulp-platform/fpnew" -> "openhwgroup/core-v-docs"
"pulp-platform/fpnew" -> "pulp-platform/common_cells"
"pulp-platform/fpnew" -> "chipsalliance/Cores-SweRVolf"
"pulp-platform/pulpissimo" -> "pulp-platform/pulp"
"pulp-platform/pulpissimo" -> "pulp-platform/pulp-sdk"
"pulp-platform/pulpissimo" -> "openhwgroup/cv32e40p"
"pulp-platform/pulpissimo" -> "pulp-platform/pulpino"
"pulp-platform/pulpissimo" -> "pulp-platform/pulp-riscv-gnu-toolchain"
"pulp-platform/pulpissimo" -> "lowRISC/ibex"
"pulp-platform/pulpissimo" -> "RoaLogic/RV12"
"pulp-platform/pulpissimo" -> "syntacore/scr1"
"pulp-platform/pulpissimo" -> "lowRISC/style-guides"
"pulp-platform/pulpissimo" -> "chipsalliance/Cores-SweRV"
"pulp-platform/pulpissimo" -> "pulp-platform/common_cells"
"pulp-platform/pulpissimo" -> "pulp-platform/riscv"
"pulp-platform/pulpissimo" -> "openhwgroup/core-v-verif"
"pulp-platform/pulpissimo" -> "efabless/raven-picorv32"
"pulp-platform/pulpissimo" -> "pulp-platform/ariane"
"riscv/riscv-v-spec" -> "riscv-non-isa/rvv-intrinsic-doc"
"riscv/riscv-v-spec" -> "riscv/riscv-isa-manual"
"riscv/riscv-v-spec" -> "riscv/riscv-isa-sim"
"riscv/riscv-v-spec" -> "pulp-platform/ara"
"riscv/riscv-v-spec" -> "riscv/riscv-gnu-toolchain"
"riscv/riscv-v-spec" -> "riscv-software-src/riscv-isa-sim"
"riscv/riscv-v-spec" -> "ucb-bar/chipyard"
"riscv/riscv-v-spec" -> "riscv/riscv-opcodes"
"riscv/riscv-v-spec" -> "riscv/rvv-intrinsic-doc"
"riscv/riscv-v-spec" -> "riscv/riscv-bitmanip"
"riscv/riscv-v-spec" -> "riscv-boom/riscv-boom"
"riscv/riscv-v-spec" -> "riscv/riscv-p-spec"
"riscv/riscv-v-spec" -> "chipsalliance/rocket-chip"
"riscv/riscv-v-spec" -> "ucb-bar/riscv-sodor"
"riscv/riscv-v-spec" -> "ucb-bar/hwacha"
"syntacore/scr1" -> "syntacore/scr1-sdk"
"syntacore/scr1" -> "lowRISC/ibex"
"syntacore/scr1" -> "chipsalliance/Cores-SweRV"
"syntacore/scr1" -> "cliffordwolf/picorv32"
"syntacore/scr1" -> "pulp-platform/riscv"
"syntacore/scr1" -> "ultraembedded/biriscv"
"syntacore/scr1" -> "openhwgroup/cv32e40p"
"syntacore/scr1" -> "olofk/serv"
"syntacore/scr1" -> "RoaLogic/RV12"
"syntacore/scr1" -> "google/riscv-dv"
"syntacore/scr1" -> "pulp-platform/axi"
"syntacore/scr1" -> "westerndigitalcorporation/swerv_eh1"
"syntacore/scr1" -> "ridecore/ridecore"
"syntacore/scr1" -> "pulp-platform/pulpino"
"syntacore/scr1" -> "risclite/SuperScalar-RISCV-CPU"
"ucb-bar/berkeley-hardfloat" -> "ucb-bar/hwacha"
"ucb-bar/berkeley-hardfloat" -> "ucb-bar/dsptools"
"ucb-bar/berkeley-hardfloat" -> "ucb-bar/gemmini"
"ucb-bar/berkeley-hardfloat" -> "freechipsproject/firrtl"
"ucb-bar/berkeley-hardfloat" -> "cnrv/rocket-chip-read"
"ucb-bar/berkeley-hardfloat" -> "ucb-bar/gemmini-rocc-tests"
"ucb-bar/berkeley-hardfloat" -> "ucb-bar/hammer"
"ucb-bar/gemmini" -> "ucb-bar/chipyard"
"ucb-bar/gemmini" -> "firesim/firesim"
"ucb-bar/gemmini" -> "NVlabs/timeloop" ["e"=1]
"ucb-bar/gemmini" -> "freechipsproject/chisel-bootcamp"
"ucb-bar/gemmini" -> "ucb-bar/berkeley-hardfloat"
"ucb-bar/gemmini" -> "freechipsproject/chisel-template"
"ucb-bar/gemmini" -> "harvard-acc/gem5-aladdin" ["e"=1]
"ucb-bar/gemmini" -> "stanford-mast/nn_dataflow" ["e"=1]
"ucb-bar/gemmini" -> "SingularityKChen/dl_accelerator" ["e"=1]
"ucb-bar/gemmini" -> "schoeberl/chisel-book"
"ucb-bar/gemmini" -> "ARM-software/SCALE-Sim" ["e"=1]
"ucb-bar/gemmini" -> "ucb-bar/gemmini-rocc-tests"
"ucb-bar/gemmini" -> "UCLA-VAST/AutoSA" ["e"=1]
"ucb-bar/gemmini" -> "BirenResearch/AIChip_Paper_List" ["e"=1]
"ucb-bar/gemmini" -> "maestro-project/maestro" ["e"=1]
"vhda/verilog_systemverilog.vim" -> "dalance/svls"
"vhda/verilog_systemverilog.vim" -> "WeiChungWu/vim-SystemVerilog"
"vhda/verilog_systemverilog.vim" -> "veripool/verilog-mode"
"vhda/verilog_systemverilog.vim" -> "nachumk/systemverilog.vim"
"vhda/verilog_systemverilog.vim" -> "dalance/sv-parser"
"vhda/verilog_systemverilog.vim" -> "antoinemadec/vim-verilog-instance"
"vhda/verilog_systemverilog.vim" -> "dalance/svlint"
"vhda/verilog_systemverilog.vim" -> "thomasrussellmurphy/istyle-verilog-formatter"
"vhda/verilog_systemverilog.vim" -> "alainmarcel/Surelog"
"vhda/verilog_systemverilog.vim" -> "google/verible"
"vhda/verilog_systemverilog.vim" -> "chipsalliance/verible"
"vhda/verilog_systemverilog.vim" -> "Juniper/open-register-design-tool" ["e"=1]
"vhda/verilog_systemverilog.vim" -> "HonkW93/automatic-verilog"
"vhda/verilog_systemverilog.vim" -> "pulp-platform/common_cells"
"vhda/verilog_systemverilog.vim" -> "google/riscv-dv"
"wuxx/icesugar" -> "wuxx/icesugar-nano"
"wuxx/icesugar" -> "damdoy/ice40_ultraplus_examples"
"wuxx/icesugar" -> "wuxx/Colorlight-FPGA-Projects"
"wuxx/icesugar" -> "wuxx/icesugar-pro"
"wuxx/icesugar" -> "YosysHQ/apicula"
"wuxx/icesugar" -> "gregdavill/OrangeCrab"
"wuxx/icesugar" -> "YosysHQ/icestorm"
"wuxx/icesugar" -> "vllogic/vllink_lite" ["e"=1]
"wuxx/icesugar" -> "smunaut/ice40-playground"
"wuxx/icesugar" -> "icebreaker-fpga/icebreaker"
"wuxx/icesugar" -> "YosysHQ/nextpnr"
"wuxx/icesugar" -> "litex-hub/fpga_101"
"wuxx/icesugar" -> "emard/ulx3s"
"zachjs/sv2v" -> "google/verible"
"zachjs/sv2v" -> "SymbiFlow/sv-tests"
"zachjs/sv2v" -> "MikePopoloski/slang"
"zachjs/sv2v" -> "alainmarcel/Surelog"
"zachjs/sv2v" -> "dalance/sv-parser"
"zachjs/sv2v" -> "dalance/svlint"
"zachjs/sv2v" -> "pulp-platform/common_cells"
"zachjs/sv2v" -> "bespoke-silicon-group/basejump_stl"
"zachjs/sv2v" -> "olofk/edalize"
"zachjs/sv2v" -> "ben-marshall/awesome-open-hardware-verification"
"zachjs/sv2v" -> "VLSIDA/OpenRAM"
"zachjs/sv2v" -> "Nic30/hdlConvertor"
"zachjs/sv2v" -> "tpoikela/uvm-python"
"zachjs/sv2v" -> "intel/systemc-compiler" ["e"=1]
"zachjs/sv2v" -> "YosysHQ/SymbiYosys"
"StefanSchippers/xschem" -> "RTimothyEdwards/open_pdks"
"StefanSchippers/xschem" -> "idea-fasoc/OpenFASOC"
"StefanSchippers/xschem" -> "IHP-GmbH/IHP-Open-PDK"
"StefanSchippers/xschem" -> "StefanSchippers/xschem_sky130"
"StefanSchippers/xschem" -> "RTimothyEdwards/netgen"
"StefanSchippers/xschem" -> "sscs-ose/sscs-ose-chipathon.github.io"
"StefanSchippers/xschem" -> "sscs-ose/sscs-ose-code-a-chip.github.io"
"StefanSchippers/xschem" -> "iic-jku/iic-osic-tools"
"StefanSchippers/xschem" -> "efabless/caravel"
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "tangx/Stop-Ask-Questions-The-Stupid-Ways"
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "ryanhanwu/How-To-Ask-Questions-The-Smart-Way" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "rmbadmin/SteamTools" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "copyliu/bililive_dm" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "bs-community/blessing-skin-server" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "violet7pan/XYplorer_Help" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "xmcp/pakku.js" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "jitingcn/TS3-Translation_zh-CN" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "Notsfsssf/Pix-EzViewer" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "mashirozx/Pixiv-Nginx" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "tobiichiamane/pixivfs-uwp" ["e"=1]
"myhdl/myhdl" -> "m-labs/migen"
"myhdl/myhdl" -> "olofk/fusesoc"
"myhdl/myhdl" -> "PyHDI/Pyverilog"
"myhdl/myhdl" -> "freechipsproject/chisel3"
"myhdl/myhdl" -> "steveicarus/iverilog"
"myhdl/myhdl" -> "m-labs/nmigen"
"myhdl/myhdl" -> "cfelton/rhea"
"myhdl/myhdl" -> "cocotb/cocotb"
"myhdl/myhdl" -> "PyHDI/veriloggen"
"myhdl/myhdl" -> "drom/awesome-hdl"
"myhdl/myhdl" -> "VUnit/vunit"
"myhdl/myhdl" -> "UCSBarchlab/PyRTL" ["e"=1]
"myhdl/myhdl" -> "SpinalHDL/SpinalHDL"
"myhdl/myhdl" -> "freechipsproject/firrtl"
"myhdl/myhdl" -> "YosysHQ/yosys"
"rajesh-s/computer-engineering-resources" -> "digital-design-hq/Digital-Resources"
"rajesh-s/computer-engineering-resources" -> "ben-marshall/awesome-open-hardware-verification"
"rajesh-s/computer-engineering-resources" -> "rsnikhil/Bluespec_BSV_Tutorial"
"rajesh-s/computer-engineering-resources" -> "drom/awesome-hdl"
"cuhk-eda/cu-gr" -> "cuhk-eda/dr-cu"
"cuhk-eda/cu-gr" -> "The-OpenROAD-Project/TritonRoute"
"cuhk-eda/cu-gr" -> "RsynTeam/rsyn-x"
"cuhk-eda/cu-gr" -> "TimingPredict/TimingPredict"
"cuhk-eda/cu-gr" -> "cuhk-eda/ripple-fpga"
"cuhk-eda/dr-cu" -> "cuhk-eda/cu-gr"
"cuhk-eda/dr-cu" -> "The-OpenROAD-Project/TritonRoute"
"cuhk-eda/dr-cu" -> "RsynTeam/rsyn-x"
"cuhk-eda/dr-cu" -> "cuhk-eda/ripple-fpga"
"cuhk-eda/dr-cu" -> "abk-openroad/RePlAce"
"cuhk-eda/ripple-fpga" -> "cuhk-eda/dr-cu"
"The-OpenROAD-Project/OpenROAD" -> "The-OpenROAD-Project/OpenLane"
"The-OpenROAD-Project/OpenROAD" -> "The-OpenROAD-Project/OpenSTA"
"The-OpenROAD-Project/OpenROAD" -> "efabless/openlane"
"The-OpenROAD-Project/OpenROAD" -> "The-OpenROAD-Project/OpenROAD-flow-scripts"
"The-OpenROAD-Project/OpenROAD" -> "google/skywater-pdk"
"The-OpenROAD-Project/OpenROAD" -> "VLSIDA/OpenRAM"
"The-OpenROAD-Project/OpenROAD" -> "OpenTimer/OpenTimer"
"The-OpenROAD-Project/OpenROAD" -> "RTimothyEdwards/magic"
"The-OpenROAD-Project/OpenROAD" -> "YosysHQ/yosys"
"The-OpenROAD-Project/OpenROAD" -> "limbo018/DREAMPlace"
"The-OpenROAD-Project/OpenROAD" -> "RTimothyEdwards/open_pdks"
"The-OpenROAD-Project/OpenROAD" -> "verilog-to-routing/vtr-verilog-to-routing"
"The-OpenROAD-Project/OpenROAD" -> "berkeley-abc/abc"
"The-OpenROAD-Project/OpenROAD" -> "The-OpenROAD-Project/RePlAce"
"The-OpenROAD-Project/OpenROAD" -> "siliconcompiler/siliconcompiler"
"chipsalliance/dromajo" -> "openhwgroup/force-riscv"
"chipsalliance/dromajo" -> "bluespec/Flute"
"sscs-ose/sscs-ose-code-a-chip.github.io" -> "sscs-ose/sscs-ose-chipathon.github.io"
"YosysHQ/prjtrellis" -> "YosysHQ/icestorm"
"YosysHQ/prjtrellis" -> "YosysHQ/nextpnr"
"cocotb/cocotb" -> "verilator/verilator"
"cocotb/cocotb" -> "tpoikela/uvm-python"
"cocotb/cocotb" -> "olofk/edalize"
"cocotb/cocotb" -> "olofk/fusesoc"
"cocotb/cocotb" -> "pulp-platform/axi"
"cocotb/cocotb" -> "VUnit/vunit"
"cocotb/cocotb" -> "alexforencich/verilog-axi"
"cocotb/cocotb" -> "google/verible"
"cocotb/cocotb" -> "chipsalliance/verible"
"cocotb/cocotb" -> "steveicarus/iverilog"
"cocotb/cocotb" -> "lowRISC/ibex"
"cocotb/cocotb" -> "pyuvm/pyuvm"
"cocotb/cocotb" -> "YosysHQ/yosys"
"cocotb/cocotb" -> "enjoy-digital/litex"
"cocotb/cocotb" -> "olofk/serv"
"os-fpga/open-source-fpga-resource" -> "lnis-uofu/OpenFPGA"
"os-fpga/open-source-fpga-resource" -> "lnis-uofu/SOFA"
"os-fpga/open-source-fpga-resource" -> "stevehoover/1st-CLaaS"
"os-fpga/open-source-fpga-resource" -> "projf/projf-explore"
"os-fpga/open-source-fpga-resource" -> "drom/awesome-hdl"
"os-fpga/open-source-fpga-resource" -> "PrincetonUniversity/prga"
"os-fpga/open-source-fpga-resource" -> "olofk/serv"
"os-fpga/open-source-fpga-resource" -> "slaclab/surf"
"os-fpga/open-source-fpga-resource" -> "chipsalliance/f4pga"
"os-fpga/open-source-fpga-resource" -> "ben-marshall/awesome-open-hardware-verification"
"os-fpga/open-source-fpga-resource" -> "olofk/edalize"
"os-fpga/open-source-fpga-resource" -> "ZipCPU/wb2axip"
"os-fpga/open-source-fpga-resource" -> "stevehoover/warp-v"
"os-fpga/open-source-fpga-resource" -> "siliconcompiler/siliconcompiler"
"verilog-to-routing/vtr-verilog-to-routing" -> "YosysHQ/nextpnr"
"verilog-to-routing/vtr-verilog-to-routing" -> "berkeley-abc/abc"
"verilog-to-routing/vtr-verilog-to-routing" -> "YosysHQ/yosys"
"verilog-to-routing/vtr-verilog-to-routing" -> "lnis-uofu/OpenFPGA"
"verilog-to-routing/vtr-verilog-to-routing" -> "The-OpenROAD-Project/OpenROAD"
"verilog-to-routing/vtr-verilog-to-routing" -> "Xilinx/RapidWright" ["e"=1]
"verilog-to-routing/vtr-verilog-to-routing" -> "OpenTimer/OpenTimer"
"verilog-to-routing/vtr-verilog-to-routing" -> "olofk/edalize"
"verilog-to-routing/vtr-verilog-to-routing" -> "limbo018/DREAMPlace"
"verilog-to-routing/vtr-verilog-to-routing" -> "The-OpenROAD-Project/OpenSTA"
"verilog-to-routing/vtr-verilog-to-routing" -> "steveicarus/iverilog"
"verilog-to-routing/vtr-verilog-to-routing" -> "verilator/verilator"
"verilog-to-routing/vtr-verilog-to-routing" -> "siliconcompiler/siliconcompiler"
"verilog-to-routing/vtr-verilog-to-routing" -> "VLSIDA/OpenRAM"
"verilog-to-routing/vtr-verilog-to-routing" -> "SymbiFlow/prjxray"
"Nic30/hdlConvertor" -> "MikePopoloski/slang"
"Nic30/hdlConvertor" -> "alainmarcel/Surelog"
"Nic30/hdlConvertor" -> "kevinpt/hdlparse"
"Nic30/hdlConvertor" -> "Paebbels/pyVHDLParser"
"Nic30/hdlConvertor" -> "Nic30/hwt"
"Nic30/hdlConvertor" -> "kevinpt/symbolator"
"Nic30/hdlConvertor" -> "olofk/edalize"
"Nic30/hdlConvertor" -> "tpoikela/uvm-python"
"Nic30/hdlConvertor" -> "google/verible"
"Nic30/hdlConvertor" -> "suoto/hdl_checker"
"Nic30/hdlConvertor" -> "dalance/svlint"
"Nic30/hdlConvertor" -> "dalance/sv-parser"
"Nic30/hdlConvertor" -> "zachjs/sv2v"
"Nic30/hdlConvertor" -> "kraigher/rust_hdl"
"Nic30/hdlConvertor" -> "hdl/containers"
"PrincetonUniversity/openpiton" -> "pulp-platform/ariane"
"PrincetonUniversity/openpiton" -> "sld-columbia/esp"
"PrincetonUniversity/openpiton" -> "chipsalliance/Cores-SweRV"
"PrincetonUniversity/openpiton" -> "bespoke-silicon-group/basejump_stl"
"PrincetonUniversity/openpiton" -> "black-parrot/black-parrot"
"PrincetonUniversity/openpiton" -> "google/riscv-dv"
"PrincetonUniversity/openpiton" -> "openhwgroup/cva6"
"PrincetonUniversity/openpiton" -> "bespoke-silicon-group/bsg_manycore"
"PrincetonUniversity/openpiton" -> "zachjs/sv2v"
"PrincetonUniversity/openpiton" -> "PrincetonUniversity/prga"
"PrincetonUniversity/openpiton" -> "bluespec/Flute"
"PrincetonUniversity/openpiton" -> "ucb-bar/chipyard"
"PrincetonUniversity/openpiton" -> "ucb-bar/berkeley-hardfloat"
"PrincetonUniversity/openpiton" -> "ultraembedded/biriscv"
"PrincetonUniversity/openpiton" -> "bluespec/Piccolo"
"cnlohr/mini-rv32ima" -> "jart/blink" ["e"=1]
"cnlohr/mini-rv32ima" -> "LekKit/RVVM" ["e"=1]
"cnlohr/mini-rv32ima" -> "PiMaker/rvc" ["e"=1]
"cnlohr/mini-rv32ima" -> "stnolting/neorv32"
"cnlohr/mini-rv32ima" -> "takahirox/riscv-rust" ["e"=1]
"cnlohr/mini-rv32ima" -> "sylefeb/Silice"
"cnlohr/mini-rv32ima" -> "tvlad1234/pico-rv32ima"
"cnlohr/mini-rv32ima" -> "sysprog21/rv32emu" ["e"=1]
"cnlohr/mini-rv32ima" -> "thradams/cake" ["e"=1]
"cnlohr/mini-rv32ima" -> "cnlohr/embeddedDOOM"
"cnlohr/mini-rv32ima" -> "olofk/serv"
"cnlohr/mini-rv32ima" -> "kingyoPiyo/Pico-10BASE-T" ["e"=1]
"cnlohr/mini-rv32ima" -> "JulianKemmerer/PipelineC"
"cnlohr/mini-rv32ima" -> "ozkl/doomgeneric" ["e"=1]
"cnlohr/mini-rv32ima" -> "BrunoLevy/learn-fpga"
"jameslzhu/riscv-card" -> "riscv-non-isa/riscv-asm-manual"
"jameslzhu/riscv-card" -> "riscv-non-isa/riscv-elf-psabi-doc"
"jameslzhu/riscv-card" -> "riscv/riscv-asm-manual"
"mattvenn/basic-ecp5-pcb" -> "mattvenn/first-fpga-pcb"
"open-sdr/openwifi-hw" -> "open-sdr/openwifi"
"open-sdr/openwifi-hw" -> "jhshi/openofdm"
"open-sdr/openwifi-hw" -> "open-sdr/openofdm"
"open-sdr/openwifi-hw" -> "kangyuzhe666/ZYNQ7010-7020_AD9363"
"open-sdr/openwifi-hw" -> "analogdevicesinc/hdl"
"open-sdr/openwifi-hw" -> "corundum/corundum"
"open-sdr/openwifi-hw" -> "Nuand/bladeRF-wiphy"
"open-sdr/openwifi-hw" -> "KastnerRG/riffa"
"open-sdr/openwifi-hw" -> "MicroPhase/antsdr-fw"
"open-sdr/openwifi-hw" -> "pulp-platform/axi"
"open-sdr/openwifi-hw" -> "alexforencich/verilog-axi"
"open-sdr/openwifi-hw" -> "alexforencich/verilog-axis"
"open-sdr/openwifi-hw" -> "pConst/basic_verilog"
"open-sdr/openwifi-hw" -> "analogdevicesinc/plutosdr-fw"
"open-sdr/openwifi-hw" -> "JiaoXianjun/BTLE" ["e"=1]
"syntacore/scr1-sdk" -> "syntacore/fpga-sdk-prj"
"syntacore/scr1-sdk" -> "syntacore/sc-bl"
"zhelnio/schoolRISCV" -> "MIPSfpga/schoolMIPS"
"BrunoLevy/learn-fpga" -> "sylefeb/Silice"
"BrunoLevy/learn-fpga" -> "enjoy-digital/litex"
"BrunoLevy/learn-fpga" -> "olofk/serv"
"BrunoLevy/learn-fpga" -> "projf/projf-explore"
"BrunoLevy/learn-fpga" -> "stnolting/neorv32"
"BrunoLevy/learn-fpga" -> "trabucayre/openFPGALoader"
"BrunoLevy/learn-fpga" -> "SpinalHDL/VexRiscv"
"BrunoLevy/learn-fpga" -> "YosysHQ/yosys"
"BrunoLevy/learn-fpga" -> "YosysHQ/nextpnr"
"BrunoLevy/learn-fpga" -> "olofk/fusesoc"
"BrunoLevy/learn-fpga" -> "laforest/FPGADesignElements"
"BrunoLevy/learn-fpga" -> "cliffordwolf/picorv32"
"BrunoLevy/learn-fpga" -> "lnis-uofu/OpenFPGA"
"BrunoLevy/learn-fpga" -> "olofk/edalize"
"BrunoLevy/learn-fpga" -> "YosysHQ/picorv32"
"lsils/benchmarks" -> "lsils/mockturtle"
"lsils/benchmarks" -> "lsils/lstools-showcase"
"lsils/benchmarks" -> "NYU-MLDA/OpenABC"
"wavedrom/wavedrom.github.io" -> "wavedrom/wavedrom"
"wavedrom/wavedrom.github.io" -> "drom/wavedrom"
"wavedrom/wavedrom.github.io" -> "chipsalliance/Cores-SweRV"
"wavedrom/wavedrom.github.io" -> "vhda/verilog_systemverilog.vim"
"wavedrom/wavedrom.github.io" -> "SpinalHDL/SpinalHDL"
"wavedrom/wavedrom.github.io" -> "alexforencich/verilog-axi"
"wavedrom/wavedrom.github.io" -> "pulp-platform/axi"
"wavedrom/wavedrom.github.io" -> "syntacore/scr1"
"wavedrom/wavedrom.github.io" -> "steveicarus/iverilog"
"wavedrom/wavedrom.github.io" -> "ultraembedded/cores"
"wavedrom/wavedrom.github.io" -> "cliffordwolf/picorv32"
"wavedrom/wavedrom.github.io" -> "verilator/verilator"
"wavedrom/wavedrom.github.io" -> "cocotb/cocotb"
"wavedrom/wavedrom.github.io" -> "pConst/basic_verilog"
"wavedrom/wavedrom.github.io" -> "Juniper/open-register-design-tool" ["e"=1]
"pfalstad/circuitjs1" -> "sharpie7/circuitjs1"
"pfalstad/circuitjs1" -> "hausen/circuit-simulator"
"pfalstad/circuitjs1" -> "reds-heig/logisim-evolution"
"pfalstad/circuitjs1" -> "pfalstad/ripplegl"
"pfalstad/circuitjs1" -> "circuitsim/circuit-simulator"
"pfalstad/circuitjs1" -> "Qucs/qucs" ["e"=1]
"pfalstad/circuitjs1" -> "LibrePCB/LibrePCB" ["e"=1]
"pfalstad/circuitjs1" -> "hneemann/Digital"
"pfalstad/circuitjs1" -> "SEVA77/circuitjs1"
"pfalstad/circuitjs1" -> "openscopeproject/InteractiveHtmlBom" ["e"=1]
"pfalstad/circuitjs1" -> "logisim-evolution/logisim-evolution"
"pfalstad/circuitjs1" -> "fritzing/fritzing-app" ["e"=1]
"pfalstad/circuitjs1" -> "SpenceKonde/ATTinyCore" ["e"=1]
"pfalstad/circuitjs1" -> "ricktu288/ray-optics" ["e"=1]
"pfalstad/circuitjs1" -> "ra3xdh/qucs_s" ["e"=1]
"T-K-233/RISC-V-Single-Cycle-CPU" -> "reds-heig/logisim-evolution"
"T-K-233/RISC-V-Single-Cycle-CPU" -> "logisim-evolution/logisim-evolution"
"hneemann/Digital" -> "reds-heig/logisim-evolution"
"hneemann/Digital" -> "logisim-evolution/logisim-evolution"
"hneemann/Digital" -> "BrunoLevy/learn-fpga"
"hneemann/Digital" -> "YosysHQ/yosys"
"hneemann/Digital" -> "enjoy-digital/litex"
"hneemann/Digital" -> "sharpie7/circuitjs1"
"hneemann/Digital" -> "ghdl/ghdl"
"hneemann/Digital" -> "mortbopet/Ripes"
"hneemann/Digital" -> "sylefeb/Silice"
"hneemann/Digital" -> "FPGAwars/icestudio"
"hneemann/Digital" -> "GGBRW/BOOLR"
"hneemann/Digital" -> "steveicarus/iverilog"
"hneemann/Digital" -> "stnolting/neorv32"
"hneemann/Digital" -> "cliffordwolf/picorv32"
"hneemann/Digital" -> "google/skywater-pdk"
"Redcrafter/verilog2factorio" -> "R-O-C-K-E-T/Factorio-SAT"
"Redcrafter/verilog2factorio" -> "itsFrank/MinecraftHDL"
"google/riscv-dv" -> "lowRISC/ibex"
"google/riscv-dv" -> "openhwgroup/core-v-verif"
"google/riscv-dv" -> "lowRISC/opentitan"
"google/riscv-dv" -> "syntacore/scr1"
"google/riscv-dv" -> "ultraembedded/riscv"
"google/riscv-dv" -> "nvdla/hw"
"google/riscv-dv" -> "SymbioticEDA/riscv-formal"
"google/riscv-dv" -> "taichi-ishitani/tvip-axi"
"google/riscv-dv" -> "ucb-bar/riscv-torture"
"google/riscv-dv" -> "pulp-platform/axi"
"google/riscv-dv" -> "chipsalliance/Cores-SweRV"
"google/riscv-dv" -> "openhwgroup/cv32e40p"
"google/riscv-dv" -> "PrincetonUniversity/openpiton"
"google/riscv-dv" -> "riscv-boom/riscv-boom"
"google/riscv-dv" -> "google/verible"
"logisim-evolution/logisim-evolution" -> "hneemann/Digital"
"logisim-evolution/logisim-evolution" -> "jdah/jdh-8" ["e"=1]
"logisim-evolution/logisim-evolution" -> "sam-astro/Astro8-Computer" ["e"=1]
"logisim-evolution/logisim-evolution" -> "T-K-233/RISC-V-Single-Cycle-CPU"
"logisim-evolution/logisim-evolution" -> "SebLague/Digital-Logic-Sim" ["e"=1]
"logisim-evolution/logisim-evolution" -> "stnolting/neorv32"
"logisim-evolution/logisim-evolution" -> "ghdl/ghdl"
"logisim-evolution/logisim-evolution" -> "mortbopet/Ripes"
"logisim-evolution/logisim-evolution" -> "sylefeb/Silice"
"logisim-evolution/logisim-evolution" -> "enjoy-digital/litex"
"logisim-evolution/logisim-evolution" -> "steveicarus/iverilog"
"logisim-evolution/logisim-evolution" -> "netwide-assembler/nasm" ["e"=1]
"logisim-evolution/logisim-evolution" -> "ra3xdh/qucs_s" ["e"=1]
"logisim-evolution/logisim-evolution" -> "lowRISC/ibex"
"logisim-evolution/logisim-evolution" -> "YosysHQ/yosys"
"ikwzm/ZynqMP-FPGA-Linux" -> "fixstars/ultra96_design"
"Domipheus/RPU" -> "Domipheus/TPU"
"Domipheus/RPU" -> "hamsternz/Rudi-RV32I"
"OpenTimer/OpenTimer" -> "The-OpenROAD-Project/OpenSTA"
"OpenTimer/OpenTimer" -> "The-OpenROAD-Project/OpenROAD"
"OpenTimer/OpenTimer" -> "limbo018/DREAMPlace"
"OpenTimer/OpenTimer" -> "verilog-to-routing/vtr-verilog-to-routing"
"OpenTimer/OpenTimer" -> "cuhk-eda/dr-cu"
"OpenTimer/OpenTimer" -> "berkeley-abc/abc"
"OpenTimer/OpenTimer" -> "MikePopoloski/slang"
"OpenTimer/OpenTimer" -> "olofk/edalize"
"OpenTimer/OpenTimer" -> "efabless/openlane"
"OpenTimer/OpenTimer" -> "cuhk-eda/cu-gr"
"OpenTimer/OpenTimer" -> "VLSIDA/OpenRAM"
"OpenTimer/OpenTimer" -> "kunalg123/vsdflow"
"OpenTimer/OpenTimer" -> "OpenTimer/Parser-SPEF" ["e"=1]
"OpenTimer/OpenTimer" -> "zachjs/sv2v"
"OpenTimer/OpenTimer" -> "RTimothyEdwards/magic"
"RTimothyEdwards/qflow" -> "RTimothyEdwards/qrouter"
"RTimothyEdwards/qflow" -> "RTimothyEdwards/magic"
"RTimothyEdwards/qflow" -> "rubund/graywolf"
"RTimothyEdwards/qflow" -> "RTimothyEdwards/netgen"
"RTimothyEdwards/qflow" -> "RTimothyEdwards/open_pdks"
"RTimothyEdwards/qflow" -> "efabless/openlane"
"RTimothyEdwards/qflow" -> "RTimothyEdwards/XCircuit"
"RTimothyEdwards/qflow" -> "lnis-uofu/SOFA"
"RTimothyEdwards/qflow" -> "The-OpenROAD-Project/OpenROAD-flow"
"RTimothyEdwards/qflow" -> "The-OpenROAD-Project/OpenSTA"
"ZipCPU/wbuart32" -> "alexforencich/verilog-uart"
"ZipCPU/wbuart32" -> "ZipCPU/wb2axip"
"ZipCPU/wbuart32" -> "ZipCPU/autofpga"
"ZipCPU/wbuart32" -> "ZipCPU/wbscope"
"ZipCPU/wbuart32" -> "ZipCPU/wbi2c"
"ZipCPU/wbuart32" -> "ZipCPU/zipcpu"
"ZipCPU/zipcpu" -> "darklife/darkriscv"
"ZipCPU/zipcpu" -> "SpinalHDL/VexRiscv"
"ZipCPU/zipcpu" -> "cliffordwolf/picorv32"
"ZipCPU/zipcpu" -> "jbush001/NyuziProcessor"
"ZipCPU/zipcpu" -> "pConst/basic_verilog"
"ZipCPU/zipcpu" -> "openrisc/mor1kx"
"ZipCPU/zipcpu" -> "olofk/serv"
"ZipCPU/zipcpu" -> "alexforencich/verilog-axi"
"ZipCPU/zipcpu" -> "alexforencich/verilog-ethernet"
"ZipCPU/zipcpu" -> "ZipCPU/wbuart32"
"ZipCPU/zipcpu" -> "ZipCPU/wb2axip"
"ZipCPU/zipcpu" -> "syntacore/scr1"
"ZipCPU/zipcpu" -> "ultraembedded/cores"
"ZipCPU/zipcpu" -> "pulp-platform/axi"
"ZipCPU/zipcpu" -> "lowRISC/ibex"
"efabless/caravel" -> "efabless/caravel_user_project"
"efabless/caravel" -> "RTimothyEdwards/open_pdks"
"efabless/caravel" -> "efabless/openlane"
"efabless/caravel" -> "VLSIDA/OpenRAM"
"efabless/caravel" -> "The-OpenROAD-Project/OpenLane"
"efabless/caravel" -> "StefanSchippers/xschem"
"efabless/caravel" -> "RTimothyEdwards/magic"
"efabless/caravel" -> "lakshmi-sathi/avsdpll_1v8"
"efabless/caravel" -> "efabless/raven-picorv32"
"efabless/caravel" -> "efabless/OpenLane"
"efabless/caravel" -> "RTimothyEdwards/netgen"
"efabless/caravel" -> "idea-fasoc/OpenFASOC"
"efabless/caravel_user_project" -> "efabless/caravel"
"efabless/caravel_user_project" -> "RTimothyEdwards/open_pdks"
"efabless/caravel_user_project" -> "RTimothyEdwards/netgen"
"efabless/caravel_user_project" -> "efabless/mpw_precheck"
"embench/embench-iot" -> "riscv-ovpsim/imperas-riscv-tests"
"embench/embench-iot" -> "riscv/riscv-code-size-reduction"
"gtkwave/gtkwave" -> "jeremiah-c-leary/vhdl-style-guide"
"gtkwave/gtkwave" -> "UVVM/UVVM"
"gtkwave/gtkwave" -> "TerosTechnology/vscode-terosHDL"
"gtkwave/gtkwave" -> "MikePopoloski/slang"
"gtkwave/gtkwave" -> "olofk/edalize"
"gtkwave/gtkwave" -> "ghdl/ghdl"
"gtkwave/gtkwave" -> "steveicarus/iverilog"
"gtkwave/gtkwave" -> "dalance/svlint"
"gtkwave/gtkwave" -> "verilator/verilator"
"gtkwave/gtkwave" -> "kraigher/rust_hdl"
"gtkwave/gtkwave" -> "dalance/svls"
"gtkwave/gtkwave" -> "zachjs/sv2v"
"gtkwave/gtkwave" -> "tmeissner/psl_with_ghdl"
"gtkwave/gtkwave" -> "nturley/netlistsvg"
"gtkwave/gtkwave" -> "VHDL/news"
"openrisc/mor1kx" -> "openrisc/orpsoc-cores"
"openrisc/mor1kx" -> "openrisc/or1200"
"openrisc/mor1kx" -> "parallella/oh"
"openrisc/mor1kx" -> "ZipCPU/zipcpu"
"openrisc/mor1kx" -> "olofk/fusesoc"
"openrisc/mor1kx" -> "skordal/potato"
"openrisc/mor1kx" -> "jmahler/mips-cpu"
"openrisc/mor1kx" -> "sergeykhbr/riscv_vhdl"
"openrisc/mor1kx" -> "syntacore/scr1"
"openrisc/mor1kx" -> "f32c/f32c"
"openrisc/mor1kx" -> "pulp-platform/fpnew"
"openrisc/mor1kx" -> "RoaLogic/RV12"
"openrisc/mor1kx" -> "westerndigitalcorporation/swerv_eh1"
"openrisc/mor1kx" -> "cliffordwolf/picorv32"
"openrisc/mor1kx" -> "stffrdhrn/sdram-controller"
"riscv/riscv-compliance" -> "riscv/riscv-trace-spec"
"riscv/riscv-compliance" -> "riscv/riscv-tests"
"riscv/riscv-compliance" -> "riscv/riscv-ovpsim"
"riscv/riscv-isa-manual" -> "riscv/riscv-isa-sim"
"riscv/riscv-isa-manual" -> "riscv/riscv-gnu-toolchain"
"riscv/riscv-isa-manual" -> "riscv/riscv-v-spec"
"riscv/riscv-isa-manual" -> "riscv/riscv-tools"
"riscv/riscv-isa-manual" -> "riscv/riscv-asm-manual"
"riscv/riscv-isa-manual" -> "riscv-software-src/riscv-isa-sim"
"riscv/riscv-isa-manual" -> "chipsalliance/rocket-chip"
"riscv/riscv-isa-manual" -> "riscv/riscv-opcodes"
"riscv/riscv-isa-manual" -> "riscv-collab/riscv-gnu-toolchain"
"riscv/riscv-isa-manual" -> "riscv-boom/riscv-boom"
"riscv/riscv-isa-manual" -> "riscv/riscv-linux"
"riscv/riscv-isa-manual" -> "verilator/verilator"
"riscv/riscv-isa-manual" -> "OpenXiangShan/XiangShan"
"riscv/riscv-isa-manual" -> "SI-RISCV/e200_opensource"
"riscv/riscv-isa-manual" -> "chipsalliance/chisel3"
"riscv/riscv-tests" -> "riscv/riscv-pk"
"riscv/riscv-tests" -> "riscv/riscv-isa-sim"
"riscv/riscv-tests" -> "riscv/riscv-compliance"
"riscv/riscv-tests" -> "riscv/riscv-gnu-toolchain"
"riscv/riscv-tests" -> "riscv/riscv-ovpsim"
"riscv/riscv-tests" -> "ucb-bar/riscv-sodor"
"riscv/riscv-tests" -> "riscv/riscv-gcc"
"riscv/riscv-tests" -> "riscv/riscv-tools"
"riscv/riscv-tests" -> "riscv/riscv-debug-spec"
"riscv/riscv-tests" -> "riscv/riscv-opcodes"
"riscv/riscv-tests" -> "riscv/riscv-asm-manual"
"riscv/riscv-tests" -> "riscv/riscv-binutils-gdb"
"riscv/riscv-tests" -> "google/riscv-dv"
"riscv/riscv-tests" -> "riscv/opensbi"
"riscv/riscv-tests" -> "ucb-bar/riscv-mini"
"rsd-devel/rsd" -> "ultraembedded/biriscv"
"rsd-devel/rsd" -> "risclite/SuperScalar-RISCV-CPU"
"rsd-devel/rsd" -> "black-parrot/black-parrot"
"rsd-devel/rsd" -> "openhwgroup/cva6"
"rsd-devel/rsd" -> "riscv-boom/riscv-boom"
"rsd-devel/rsd" -> "olofk/serv"
"rsd-devel/rsd" -> "syntacore/scr1"
"rsd-devel/rsd" -> "shioyadan/Konata" ["e"=1]
"rsd-devel/rsd" -> "chipsalliance/Cores-SweRV"
"rsd-devel/rsd" -> "vortexgpgpu/vortex"
"rsd-devel/rsd" -> "pulp-platform/common_cells"
"rsd-devel/rsd" -> "SpinalHDL/VexRiscv"
"rsd-devel/rsd" -> "ridecore/ridecore"
"rsd-devel/rsd" -> "zachjs/sv2v"
"rsd-devel/rsd" -> "lowRISC/ibex"
"steveicarus/iverilog" -> "verilator/verilator"
"steveicarus/iverilog" -> "YosysHQ/yosys"
"steveicarus/iverilog" -> "cliffordwolf/picorv32"
"steveicarus/iverilog" -> "cocotb/cocotb"
"steveicarus/iverilog" -> "ghdl/ghdl"
"steveicarus/iverilog" -> "YosysHQ/nextpnr"
"steveicarus/iverilog" -> "gtkwave/gtkwave"
"steveicarus/iverilog" -> "verilog-to-routing/vtr-verilog-to-routing"
"steveicarus/iverilog" -> "olofk/fusesoc"
"steveicarus/iverilog" -> "alexforencich/verilog-ethernet"
"steveicarus/iverilog" -> "cliffordwolf/yosys"
"steveicarus/iverilog" -> "SpinalHDL/VexRiscv"
"steveicarus/iverilog" -> "MikePopoloski/slang"
"steveicarus/iverilog" -> "PyHDI/Pyverilog"
"steveicarus/iverilog" -> "freechipsproject/chisel3"
"ucb-bar/riscv-boom" -> "freechipsproject/rocket-chip"
"ucb-bar/riscv-boom" -> "ucb-bar/rocket-chip"
"ucb-bar/riscv-boom" -> "lowRISC/lowrisc-chip"
"ucb-bar/riscv-boom" -> "ucb-bar/riscv-sodor"
"ucb-bar/riscv-boom" -> "ridecore/ridecore"
"ucb-bar/riscv-boom" -> "ucb-bar/fpga-zynq"
"ucb-bar/riscv-boom" -> "ucb-bar/vscale"
"ucb-bar/riscv-boom" -> "cliffordwolf/riscv-formal"
"ucb-bar/riscv-boom" -> "ucb-bar/chisel3"
"ucb-bar/riscv-boom" -> "pulp-platform/ariane"
"ucb-bar/riscv-boom" -> "ucb-bar/rocket"
"ucb-bar/riscv-boom" -> "sifive/sifive-blocks"
"ucb-bar/riscv-boom" -> "ucb-bar/chisel"
"ucb-bar/riscv-boom" -> "sifive/freedom"
"ucb-bar/riscv-boom" -> "pulp-platform/riscv"
"ben-marshall/awesome-open-hardware-verification" -> "drom/awesome-hdl"
"ben-marshall/awesome-open-hardware-verification" -> "pyuvm/pyuvm"
"ben-marshall/awesome-open-hardware-verification" -> "tpoikela/uvm-python"
"ben-marshall/awesome-open-hardware-verification" -> "rggen/rggen"
"ben-marshall/awesome-open-hardware-verification" -> "zachjs/sv2v"
"ben-marshall/awesome-open-hardware-verification" -> "dalance/sv-parser"
"ben-marshall/awesome-open-hardware-verification" -> "pulp-platform/common_cells"
"ben-marshall/awesome-open-hardware-verification" -> "bespoke-silicon-group/basejump_stl"
"ben-marshall/awesome-open-hardware-verification" -> "intel/rohd"
"ben-marshall/awesome-open-hardware-verification" -> "openhwgroup/core-v-verif"
"ben-marshall/awesome-open-hardware-verification" -> "MikePopoloski/slang"
"ben-marshall/awesome-open-hardware-verification" -> "pulp-platform/axi"
"ben-marshall/awesome-open-hardware-verification" -> "aignacio/ravenoc"
"ben-marshall/awesome-open-hardware-verification" -> "olofk/fusesoc"
"ben-marshall/awesome-open-hardware-verification" -> "google/verible"
"drom/awesome-hdl" -> "ben-marshall/awesome-open-hardware-verification"
"drom/awesome-hdl" -> "olofk/edalize"
"drom/awesome-hdl" -> "dalance/sv-parser"
"drom/awesome-hdl" -> "google/verible"
"drom/awesome-hdl" -> "bespoke-silicon-group/basejump_stl"
"drom/awesome-hdl" -> "olofk/fusesoc"
"drom/awesome-hdl" -> "phanrahan/magma"
"drom/awesome-hdl" -> "cocotb/cocotb"
"drom/awesome-hdl" -> "MikePopoloski/slang"
"drom/awesome-hdl" -> "zachjs/sv2v"
"drom/awesome-hdl" -> "Nic30/hdlConvertor"
"drom/awesome-hdl" -> "SpinalHDL/SpinalHDL"
"drom/awesome-hdl" -> "pulp-platform/common_cells"
"drom/awesome-hdl" -> "Nic30/hwt"
"drom/awesome-hdl" -> "olofk/serv"
"eugene-tarassov/vivado-risc-v" -> "openhwgroup/cva6"
"eugene-tarassov/vivado-risc-v" -> "ucb-bar/chipyard"
"eugene-tarassov/vivado-risc-v" -> "cnrv/fpga-rocket-chip"
"eugene-tarassov/vivado-risc-v" -> "ucb-bar/fpga-zynq"
"eugene-tarassov/vivado-risc-v" -> "pulp-platform/axi"
"eugene-tarassov/vivado-risc-v" -> "schoeberl/chisel-book"
"eugene-tarassov/vivado-risc-v" -> "ucb-bar/gemmini"
"eugene-tarassov/vivado-risc-v" -> "chipsalliance/rocket-chip"
"eugene-tarassov/vivado-risc-v" -> "bespoke-silicon-group/basejump_stl"
"eugene-tarassov/vivado-risc-v" -> "litex-hub/linux-on-litex-vexriscv"
"eugene-tarassov/vivado-risc-v" -> "aolofsson/oh"
"eugene-tarassov/vivado-risc-v" -> "YosysHQ/picorv32"
"eugene-tarassov/vivado-risc-v" -> "ucb-bar/riscv-mini"
"eugene-tarassov/vivado-risc-v" -> "freechipsproject/chisel-bootcamp"
"eugene-tarassov/vivado-risc-v" -> "riscv-boom/riscv-boom"
"openrisc/or1200" -> "openrisc/mor1kx"
"openrisc/or1200" -> "openrisc/orpsoc-cores"
"pulp-platform/pulpino" -> "pulp-platform/riscv"
"pulp-platform/pulpino" -> "pulp-platform/pulpissimo"
"pulp-platform/pulpino" -> "pulp-platform/pulp"
"pulp-platform/pulpino" -> "lowRISC/lowrisc-chip"
"pulp-platform/pulpino" -> "syntacore/scr1"
"pulp-platform/pulpino" -> "cliffordwolf/picorv32"
"pulp-platform/pulpino" -> "sifive/freedom"
"pulp-platform/pulpino" -> "pulp-platform/ariane"
"pulp-platform/pulpino" -> "RoaLogic/RV12"
"pulp-platform/pulpino" -> "lowRISC/ibex"
"pulp-platform/pulpino" -> "VectorBlox/orca"
"pulp-platform/pulpino" -> "freechipsproject/rocket-chip"
"pulp-platform/pulpino" -> "ridecore/ridecore"
"pulp-platform/pulpino" -> "ucb-bar/rocket-chip"
"pulp-platform/pulpino" -> "ucb-bar/riscv-boom"
"OpenXiangShan/XiangShan" -> "OSCPU/NutShell"
"OpenXiangShan/XiangShan" -> "chipsalliance/chisel3"
"OpenXiangShan/XiangShan" -> "chipsalliance/rocket-chip"
"OpenXiangShan/XiangShan" -> "riscv-boom/riscv-boom"
"OpenXiangShan/XiangShan" -> "riscv-mcu/e203_hbirdv2"
"OpenXiangShan/XiangShan" -> "SI-RISCV/e200_opensource"
"OpenXiangShan/XiangShan" -> "OpenXiangShan/XiangShan-doc"
"OpenXiangShan/XiangShan" -> "T-head-Semi/wujian100_open"
"OpenXiangShan/XiangShan" -> "ucb-bar/chipyard"
"OpenXiangShan/XiangShan" -> "freechipsproject/chisel-bootcamp"
"OpenXiangShan/XiangShan" -> "verilator/verilator"
"OpenXiangShan/XiangShan" -> "T-head-Semi/openc910"
"OpenXiangShan/XiangShan" -> "openhwgroup/cva6"
"OpenXiangShan/XiangShan" -> "riscv/riscv-isa-manual"
"OpenXiangShan/XiangShan" -> "pConst/basic_verilog"
"bugzmanov/nes_ebook" -> "kamiyaowl/rust-nes-emulator"
"riscv/riscv-qemu" -> "riscv/riscv-linux"
"riscv/riscv-qemu" -> "riscv/riscv-isa-sim"
"riscv/riscv-qemu" -> "riscv/riscv-tools"
"riscv/riscv-qemu" -> "riscv/riscv-binutils-gdb"
"riscv/riscv-qemu" -> "riscv/riscv-wiki"
"riscv/riscv-qemu" -> "riscv/riscv-fesvr"
"riscv/riscv-qemu" -> "riscv/riscv-pk"
"riscv/riscv-qemu" -> "riscv/riscv-gnu-toolchain"
"riscv/riscv-qemu" -> "rv8-io/rv8"
"riscv/riscv-qemu" -> "riscv/riscv-angel"
"riscv/riscv-qemu" -> "riscv/riscv-glibc"
"riscv/riscv-qemu" -> "riscv/riscv-poky"
"riscv/riscv-qemu" -> "riscv/riscv-asm-manual"
"riscv/riscv-qemu" -> "riscv/riscv-clang"
"riscv/riscv-qemu" -> "riscv/riscv-go"
"parallella/parallella-examples" -> "parallella/parallella-hw"
"parallella/parallella-examples" -> "adapteva/epiphany-examples"
"parallella/parallella-examples" -> "parallella/parallella-utils"
"parallella/parallella-examples" -> "parallella/parallella-linux"
"parallella/parallella-examples" -> "parallella/pal"
"parallella/parallella-examples" -> "parallella/pubuntu"
"parallella/parallella-examples" -> "shodruky-rhyammer/gl-streaming"
"parallella/parallella-examples" -> "mesham/epython"
"parallella/parallella-examples" -> "parallella/parabuntu"
"parallella/parallella-examples" -> "Adapteva/epiphany-sdk"
"parallella/parallella-examples" -> "adapteva/epiphany-sdk"
"parallella/parallella-examples" -> "browndeer/coprthr"
"nturley/netlistsvg" -> "olofk/edalize"
"nturley/netlistsvg" -> "Nic30/hdlConvertor"
"nturley/netlistsvg" -> "zachjs/sv2v"
"nturley/netlistsvg" -> "YosysHQ/nextpnr"
"nturley/netlistsvg" -> "efabless/openlane"
"nturley/netlistsvg" -> "Nic30/d3-hwschematic"
"nturley/netlistsvg" -> "alainmarcel/Surelog"
"nturley/netlistsvg" -> "YosysHQ/yosys"
"nturley/netlistsvg" -> "MikePopoloski/slang"
"nturley/netlistsvg" -> "kevinpt/symbolator"
"nturley/netlistsvg" -> "The-OpenROAD-Project/OpenSTA"
"nturley/netlistsvg" -> "google/verible"
"nturley/netlistsvg" -> "gtkwave/gtkwave"
"nturley/netlistsvg" -> "StefanSchippers/xschem"
"nturley/netlistsvg" -> "drom/awesome-hdl"
"KastnerRG/riffa" -> "alexforencich/verilog-pcie"
"KastnerRG/riffa" -> "pConst/basic_verilog"
"KastnerRG/riffa" -> "alexforencich/verilog-ethernet"
"KastnerRG/riffa" -> "ucsdsysnet/corundum"
"KastnerRG/riffa" -> "alexforencich/verilog-axi"
"KastnerRG/riffa" -> "Xilinx/dma_ip_drivers"
"KastnerRG/riffa" -> "fpgadeveloper/fpga-drive-aximm-pcie"
"KastnerRG/riffa" -> "alexforencich/verilog-axis"
"KastnerRG/riffa" -> "jbush001/NyuziProcessor"
"KastnerRG/riffa" -> "enjoy-digital/litepcie"
"KastnerRG/riffa" -> "analogdevicesinc/hdl"
"KastnerRG/riffa" -> "fpgasystems/fpga-network-stack"
"KastnerRG/riffa" -> "corundum/corundum"
"KastnerRG/riffa" -> "pulp-platform/axi"
"KastnerRG/riffa" -> "nvdla/hw"
"NJU-ProjectN/abstract-machine" -> "NJU-ProjectN/nemu"
"NJU-ProjectN/abstract-machine" -> "NJU-ProjectN/am-kernels"
"NJU-ProjectN/abstract-machine" -> "NJU-ProjectN/ics-pa"
"NJU-ProjectN/abstract-machine" -> "NJU-ProjectN/ics-pa-gitbook"
"NJU-ProjectN/abstract-machine" -> "NJU-ProjectN/os-workbench-2022"
"NJU-ProjectN/abstract-machine" -> "OpenXiangShan/NEMU"
"NJU-ProjectN/abstract-machine" -> "OSCPU/oscpu-framework"
"OpenXiangShan/NEMU" -> "OpenXiangShan/difftest"
"SI-RISCV/e200_opensource" -> "riscv-mcu/e203_hbirdv2"
"SI-RISCV/e200_opensource" -> "T-head-Semi/wujian100_open"
"SI-RISCV/e200_opensource" -> "cliffordwolf/picorv32"
"SI-RISCV/e200_opensource" -> "darklife/darkriscv"
"SI-RISCV/e200_opensource" -> "chipsalliance/rocket-chip"
"SI-RISCV/e200_opensource" -> "sifive/freedom"
"SI-RISCV/e200_opensource" -> "nvdla/hw"
"SI-RISCV/e200_opensource" -> "OSCPU/NutShell"
"SI-RISCV/e200_opensource" -> "riscv/riscv-tools"
"SI-RISCV/e200_opensource" -> "OpenXiangShan/XiangShan"
"SI-RISCV/e200_opensource" -> "SpinalHDL/VexRiscv"
"SI-RISCV/e200_opensource" -> "freechipsproject/chisel3"
"SI-RISCV/e200_opensource" -> "freechipsproject/chisel-bootcamp"
"SI-RISCV/e200_opensource" -> "riscv-boom/riscv-boom"
"SI-RISCV/e200_opensource" -> "pConst/basic_verilog"
"SI-RISCV/hbird-e-sdk" -> "sifive/freedom-e-sdk"
"SI-RISCV/hbird-e-sdk" -> "Lichee-Pi/LicheeTang_openocd"
"T-head-Semi/wujian100_open" -> "SI-RISCV/e200_opensource"
"T-head-Semi/wujian100_open" -> "nvdla/hw"
"T-head-Semi/wujian100_open" -> "pConst/basic_verilog"
"T-head-Semi/wujian100_open" -> "riscv-mcu/e203_hbirdv2"
"T-head-Semi/wujian100_open" -> "chipsalliance/rocket-chip"
"T-head-Semi/wujian100_open" -> "lowRISC/opentitan"
"T-head-Semi/wujian100_open" -> "OpenXiangShan/XiangShan"
"T-head-Semi/wujian100_open" -> "cliffordwolf/picorv32"
"T-head-Semi/wujian100_open" -> "darklife/darkriscv"
"T-head-Semi/wujian100_open" -> "alexforencich/verilog-axi"
"T-head-Semi/wujian100_open" -> "open-sdr/openwifi"
"T-head-Semi/wujian100_open" -> "jbush001/NyuziProcessor"
"T-head-Semi/wujian100_open" -> "sifive/freedom"
"T-head-Semi/wujian100_open" -> "lowRISC/ibex"
"T-head-Semi/wujian100_open" -> "ucb-bar/chipyard"
"alexforencich/verilog-pcie" -> "alexforencich/verilog-axi"
"alexforencich/verilog-pcie" -> "alexforencich/verilog-ethernet"
"alexforencich/verilog-pcie" -> "KastnerRG/riffa"
"alexforencich/verilog-pcie" -> "ucsdsysnet/corundum"
"alexforencich/verilog-pcie" -> "enjoy-digital/litepcie"
"alexforencich/verilog-pcie" -> "alexforencich/verilog-axis"
"alexforencich/verilog-pcie" -> "pulp-platform/axi"
"alexforencich/verilog-pcie" -> "corundum/corundum"
"alexforencich/verilog-pcie" -> "alexforencich/verilog-i2c"
"alexforencich/verilog-pcie" -> "pConst/basic_verilog"
"alexforencich/verilog-pcie" -> "alexforencich/verilog-uart"
"alexforencich/verilog-pcie" -> "Xilinx/dma_ip_drivers"
"alexforencich/verilog-pcie" -> "aolofsson/oh"
"alexforencich/verilog-pcie" -> "fpgasystems/fpga-network-stack"
"alexforencich/verilog-pcie" -> "ultraembedded/cores"
"avakar/usbcorev" -> "enjoy-digital/usb3_pipe"
"avakar/usbcorev" -> "pbing/USB"
"avakar/usbcorev" -> "ultraembedded/core_usb_cdc"
"avakar/usbcorev" -> "davidthings/tinyfpga_bx_usbserial"
"avakar/usbcorev" -> "ultraembedded/cores"
"avakar/usbcorev" -> "ultraembedded/openlogicbit"
"chipsalliance/chisel3" -> "freechipsproject/chisel-bootcamp"
"chipsalliance/chisel3" -> "chipsalliance/rocket-chip"
"chipsalliance/chisel3" -> "schoeberl/chisel-book"
"chipsalliance/chisel3" -> "ucb-bar/chipyard"
"chipsalliance/chisel3" -> "freechipsproject/chisel-template"
"chipsalliance/chisel3" -> "chipsalliance/firrtl"
"chipsalliance/chisel3" -> "verilator/verilator"
"chipsalliance/chisel3" -> "ucb-bar/chisel-tutorial"
"chipsalliance/chisel3" -> "OpenXiangShan/XiangShan"
"chipsalliance/chisel3" -> "SpinalHDL/SpinalHDL"
"chipsalliance/chisel3" -> "riscv-boom/riscv-boom"
"chipsalliance/chisel3" -> "ucb-bar/gemmini"
"chipsalliance/chisel3" -> "llvm/circt"
"chipsalliance/chisel3" -> "ucb-bar/riscv-mini"
"chipsalliance/chisel3" -> "YosysHQ/yosys"
"chipsalliance/rocket-chip" -> "ucb-bar/chipyard"
"chipsalliance/rocket-chip" -> "riscv-boom/riscv-boom"
"chipsalliance/rocket-chip" -> "chipsalliance/chisel3"
"chipsalliance/rocket-chip" -> "freechipsproject/chisel-bootcamp"
"chipsalliance/rocket-chip" -> "freechipsproject/chisel3"
"chipsalliance/rocket-chip" -> "ucb-bar/chisel-tutorial"
"chipsalliance/rocket-chip" -> "schoeberl/chisel-book"
"chipsalliance/rocket-chip" -> "SpinalHDL/VexRiscv"
"chipsalliance/rocket-chip" -> "sifive/freedom"
"chipsalliance/rocket-chip" -> "OpenXiangShan/XiangShan"
"chipsalliance/rocket-chip" -> "openhwgroup/cva6"
"chipsalliance/rocket-chip" -> "firesim/firesim"
"chipsalliance/rocket-chip" -> "lowRISC/ibex"
"chipsalliance/rocket-chip" -> "SI-RISCV/e200_opensource"
"chipsalliance/rocket-chip" -> "freechipsproject/chisel-template"
"cliffordwolf/picorv32" -> "SpinalHDL/VexRiscv"
"cliffordwolf/picorv32" -> "darklife/darkriscv"
"cliffordwolf/picorv32" -> "syntacore/scr1"
"cliffordwolf/picorv32" -> "pulp-platform/ariane"
"cliffordwolf/picorv32" -> "lowRISC/ibex"
"cliffordwolf/picorv32" -> "YosysHQ/yosys"
"cliffordwolf/picorv32" -> "SI-RISCV/e200_opensource"
"cliffordwolf/picorv32" -> "enjoy-digital/litex"
"cliffordwolf/picorv32" -> "pulp-platform/pulpino"
"cliffordwolf/picorv32" -> "sifive/freedom"
"cliffordwolf/picorv32" -> "olofk/serv"
"cliffordwolf/picorv32" -> "steveicarus/iverilog"
"cliffordwolf/picorv32" -> "westerndigitalcorporation/swerv_eh1"
"cliffordwolf/picorv32" -> "olofk/fusesoc"
"cliffordwolf/picorv32" -> "YosysHQ/nextpnr"
"cnrv/fpga-rocket-chip" -> "cnrv/rocket-chip-read"
"cnrv/rocket-chip-read" -> "Intensivate/learning-journey"
"cnrv/rocket-chip-read" -> "cnrv/fpga-rocket-chip"
"cnrv/rocket-chip-read" -> "bu-icsg/dana"
"cnrv/rocket-chip-read" -> "redpanda3/soDLA"
"cnrv/rocket-chip-read" -> "ucb-bar/project-template"
"cnrv/rocket-chip-read" -> "seldridge/rocket-rocc-examples"
"cnrv/rocket-chip-read" -> "ucb-bar/midas"
"cnrv/rocket-chip-read" -> "meton-robean/ResearchNote"
"cnrv/rocket-chip-read" -> "sifive/sifive-blocks"
"darklife/darkriscv" -> "cliffordwolf/picorv32"
"darklife/darkriscv" -> "SpinalHDL/VexRiscv"
"darklife/darkriscv" -> "ultraembedded/riscv"
"darklife/darkriscv" -> "ZipCPU/zipcpu"
"darklife/darkriscv" -> "SI-RISCV/e200_opensource"
"darklife/darkriscv" -> "olofk/serv"
"darklife/darkriscv" -> "lowRISC/ibex"
"darklife/darkriscv" -> "alexforencich/verilog-axi"
"darklife/darkriscv" -> "chipsalliance/Cores-SweRV"
"darklife/darkriscv" -> "syntacore/scr1"
"darklife/darkriscv" -> "ultraembedded/biriscv"
"darklife/darkriscv" -> "riscv-mcu/e203_hbirdv2"
"darklife/darkriscv" -> "openhwgroup/cva6"
"darklife/darkriscv" -> "westerndigitalcorporation/swerv_eh1"
"darklife/darkriscv" -> "pulp-platform/axi"
"enjoy-digital/usb3_pipe" -> "ECP5-PCIe/ECP5-PCIe"
"enjoy-digital/usb3_pipe" -> "im-tomu/valentyusb"
"enjoy-digital/usb3_pipe" -> "enjoy-digital/daisho"
"enjoy-digital/usb3_pipe" -> "avakar/usbcorev"
"liangkangnan/tinyriscv" -> "riscv-mcu/e203_hbirdv2"
"liangkangnan/tinyriscv" -> "pConst/basic_verilog"
"liangkangnan/tinyriscv" -> "ultraembedded/biriscv"
"liangkangnan/tinyriscv" -> "ultraembedded/riscv"
"liangkangnan/tinyriscv" -> "T-head-Semi/wujian100_open"
"liangkangnan/tinyriscv" -> "darklife/darkriscv"
"liangkangnan/tinyriscv" -> "OSCPU/NutShell"
"liangkangnan/tinyriscv" -> "SI-RISCV/e200_opensource"
"liangkangnan/tinyriscv" -> "OpenXiangShan/XiangShan"
"liangkangnan/tinyriscv" -> "openhwgroup/cva6"
"liangkangnan/tinyriscv" -> "SpinalHDL/VexRiscv"
"liangkangnan/tinyriscv" -> "chipsalliance/chisel3"
"liangkangnan/tinyriscv" -> "risclite/SuperScalar-RISCV-CPU"
"liangkangnan/tinyriscv" -> "mortbopet/Ripes"
"liangkangnan/tinyriscv" -> "lowRISC/ibex"
"raymondrc/FPGA_SM4" -> "raymondrc/FPGA-SM3-HASH"
"raymondrc/FPGA_SM4" -> "raymondrc/SM4-SBOX"
"riscv-mcu/e203_hbirdv2" -> "SI-RISCV/e200_opensource"
"riscv-mcu/e203_hbirdv2" -> "riscv-mcu/hbird-sdk"
"riscv-mcu/e203_hbirdv2" -> "YosysHQ/picorv32"
"riscv-mcu/e203_hbirdv2" -> "chipsalliance/rocket-chip"
"riscv-mcu/e203_hbirdv2" -> "openhwgroup/cva6"
"riscv-mcu/e203_hbirdv2" -> "darklife/darkriscv"
"riscv-mcu/e203_hbirdv2" -> "T-head-Semi/wujian100_open"
"riscv-mcu/e203_hbirdv2" -> "pConst/basic_verilog"
"riscv-mcu/e203_hbirdv2" -> "OpenXiangShan/XiangShan"
"riscv-mcu/e203_hbirdv2" -> "ultraembedded/biriscv"
"riscv-mcu/e203_hbirdv2" -> "liangkangnan/tinyriscv"
"riscv-mcu/e203_hbirdv2" -> "ultraembedded/riscv"
"riscv-mcu/e203_hbirdv2" -> "SpinalHDL/VexRiscv"
"riscv-mcu/e203_hbirdv2" -> "riscv-boom/riscv-boom"
"riscv-mcu/e203_hbirdv2" -> "alexforencich/verilog-axi"
"riscv-mcu/hbird-sdk" -> "riscv-mcu/e203_hbirdv2"
"riscv/riscv-fast-interrupt" -> "riscv/riscv-plic-spec"
"riscv/riscv-fast-interrupt" -> "riscv/riscv-code-size-reduction"
"riscv/riscv-fast-interrupt" -> "riscv/riscv-trace-spec"
"riscv/riscv-gcc" -> "riscv/riscv-binutils-gdb"
"riscv/riscv-gcc" -> "riscv/riscv-gnu-toolchain"
"riscv/riscv-gcc" -> "riscv/riscv-pk"
"riscv/riscv-gcc" -> "riscv/riscv-newlib"
"riscv/riscv-gcc" -> "riscv/riscv-tests"
"riscv/riscv-gcc" -> "riscv/riscv-glibc"
"riscv/riscv-gcc" -> "riscv/riscv-openocd"
"riscv/riscv-gcc" -> "riscv/riscv-linux"
"riscv/riscv-gcc" -> "riscv/riscv-isa-sim"
"riscv/riscv-gcc" -> "riscv/riscv-tools"
"riscv/riscv-gcc" -> "riscv/riscv-debug-spec"
"riscv/riscv-isa-sim" -> "riscv/riscv-gnu-toolchain"
"riscv/riscv-isa-sim" -> "riscv/riscv-tools"
"riscv/riscv-isa-sim" -> "riscv/riscv-pk"
"riscv/riscv-isa-sim" -> "riscv/riscv-tests"
"riscv/riscv-isa-sim" -> "riscv/riscv-isa-manual"
"riscv/riscv-isa-sim" -> "riscv/riscv-asm-manual"
"riscv/riscv-isa-sim" -> "riscv/riscv-qemu"
"riscv/riscv-isa-sim" -> "riscv/riscv-v-spec"
"riscv/riscv-isa-sim" -> "riscv/riscv-linux"
"riscv/riscv-isa-sim" -> "riscv/riscv-opcodes"
"riscv/riscv-isa-sim" -> "freechipsproject/chisel3"
"riscv/riscv-isa-sim" -> "ucb-bar/riscv-sodor"
"riscv/riscv-isa-sim" -> "rv8-io/rv8"
"riscv/riscv-isa-sim" -> "sifive/freedom"
"riscv/riscv-isa-sim" -> "cliffordwolf/picorv32"
"riscv/riscv-pk" -> "riscv/riscv-fesvr"
"riscv/riscv-pk" -> "riscv/riscv-isa-sim"
"riscv/riscv-pk" -> "riscv/riscv-tests"
"riscv/riscv-pk" -> "riscv/riscv-elf-psabi-doc"
"riscv/riscv-pk" -> "riscv/opensbi"
"riscv/riscv-pk" -> "riscv/riscv-gcc"
"riscv/riscv-pk" -> "riscv/riscv-binutils-gdb"
"riscv/riscv-pk" -> "riscv/riscv-debug-spec"
"riscv/riscv-pk" -> "riscv/riscv-opcodes"
"riscv/riscv-pk" -> "riscv/riscv-gnu-toolchain"
"riscv/riscv-pk" -> "riscv/riscv-newlib"
"riscv/riscv-pk" -> "riscv/riscv-qemu"
"riscv/riscv-pk" -> "riscv/riscv-poky"
"riscv/riscv-pk" -> "riscv/riscv-tools"
"riscv/riscv-pk" -> "riscv/riscv-openocd"
"riscv/riscv-plic-spec" -> "riscv/riscv-fast-interrupt"
"riscv/riscv-tools" -> "riscv/riscv-gnu-toolchain"
"riscv/riscv-tools" -> "riscv/riscv-isa-sim"
"riscv/riscv-tools" -> "riscv/riscv-linux"
"riscv/riscv-tools" -> "freechipsproject/rocket-chip"
"riscv/riscv-tools" -> "riscv/riscv-qemu"
"riscv/riscv-tools" -> "sifive/freedom"
"riscv/riscv-tools" -> "riscv/riscv-tests"
"riscv/riscv-tools" -> "freechipsproject/chisel3"
"riscv/riscv-tools" -> "ucb-bar/chisel-tutorial"
"riscv/riscv-tools" -> "riscv/riscv-isa-manual"
"riscv/riscv-tools" -> "riscv/riscv-asm-manual"
"riscv/riscv-tools" -> "SI-RISCV/e200_opensource"
"riscv/riscv-tools" -> "riscv/riscv-pk"
"riscv/riscv-tools" -> "ucb-bar/fpga-zynq"
"riscv/riscv-tools" -> "pulp-platform/ariane"
"sifive/freedom" -> "sifive/freedom-e-sdk"
"sifive/freedom" -> "freechipsproject/rocket-chip"
"sifive/freedom" -> "sifive/sifive-blocks"
"sifive/freedom" -> "freechipsproject/chisel3"
"sifive/freedom" -> "ucb-bar/fpga-zynq"
"sifive/freedom" -> "chipsalliance/rocket-chip"
"sifive/freedom" -> "lowRISC/lowrisc-chip"
"sifive/freedom" -> "ucb-bar/chisel-tutorial"
"sifive/freedom" -> "cliffordwolf/picorv32"
"sifive/freedom" -> "riscv/riscv-tools"
"sifive/freedom" -> "ucb-bar/chipyard"
"sifive/freedom" -> "pulp-platform/pulpino"
"sifive/freedom" -> "SI-RISCV/e200_opensource"
"sifive/freedom" -> "ucb-bar/riscv-sodor"
"sifive/freedom" -> "riscv/riscv-gnu-toolchain"
"sifive/sifive-blocks" -> "sifive/freedom"
"sifive/sifive-blocks" -> "cnrv/rocket-chip-read"
"ultraembedded/core_ddr3_controller" -> "BrianHGinc/BrianHG-DDR3-Controller"
"ultraembedded/core_ddr3_controller" -> "enjoy-digital/litedram"
"ultraembedded/core_ddr3_controller" -> "ananthbhat94/DDR4MemoryController"
"ultraembedded/core_ddr3_controller" -> "adibis/DDR2_Controller"
"ultraembedded/core_ddr3_controller" -> "ultraembedded/core_ft60x_axi"
"ultraembedded/riscv" -> "ultraembedded/biriscv"
"ultraembedded/riscv" -> "darklife/darkriscv"
"ultraembedded/riscv" -> "google/riscv-dv"
"ultraembedded/riscv" -> "SpinalHDL/VexRiscv"
"ultraembedded/riscv" -> "cliffordwolf/picorv32"
"ultraembedded/riscv" -> "syntacore/scr1"
"ultraembedded/riscv" -> "lowRISC/ibex"
"ultraembedded/riscv" -> "chipsalliance/Cores-SweRV"
"ultraembedded/riscv" -> "riscv-mcu/e203_hbirdv2"
"ultraembedded/riscv" -> "olofk/serv"
"ultraembedded/riscv" -> "ultraembedded/cores"
"ultraembedded/riscv" -> "openhwgroup/cva6"
"ultraembedded/riscv" -> "rsd-devel/rsd"
"ultraembedded/riscv" -> "YosysHQ/picorv32"
"ultraembedded/riscv" -> "ZipCPU/zipcpu"
"dalance/sv-parser" -> "dalance/svlint"
"dalance/sv-parser" -> "google/verible"
"dalance/sv-parser" -> "MikePopoloski/slang"
"dalance/sv-parser" -> "dalance/svls"
"dalance/sv-parser" -> "alainmarcel/Surelog"
"dalance/sv-parser" -> "SymbiFlow/sv-tests"
"dalance/sv-parser" -> "zachjs/sv2v"
"dalance/sv-parser" -> "alainmarcel/UHDM"
"dalance/sv-parser" -> "chipsalliance/Surelog"
"dalance/sv-parser" -> "fabianschuiki/moore"
"dalance/sv-parser" -> "bespoke-silicon-group/basejump_stl"
"dalance/sv-parser" -> "pyuvm/pyuvm"
"dalance/sv-parser" -> "rggen/rggen"
"dalance/sv-parser" -> "olofk/edalize"
"dalance/sv-parser" -> "Nic30/hdlConvertor"
"ONNC/onnc" -> "nvdla/sw"
"ONNC/onnc" -> "JunningWu/Learning-NVDLA-Notes"
"ONNC/onnc" -> "CSL-KU/firesim-nvdla"
"ONNC/onnc" -> "ONNC/onnc-tutorial"
"ONNC/onnc" -> "ucb-bar/gemmini"
"ONNC/onnc" -> "nvdla/vp"
"ONNC/onnc" -> "nvdla/doc"
"ONNC/onnc" -> "nvdla/hw"
"ONNC/onnc" -> "ONNC/onnc-umbrella"
"ONNC/onnc" -> "zeasa/nvdla-compiler"
"ONNC/onnc" -> "onnx/onnx-mlir" ["e"=1]
"ONNC/onnc" -> "OpenDLA/OpenDLA"
"ONNC/onnc" -> "soDLA-publishment/soDLA"
"ONNC/onnc" -> "LeiWang1999/ZYNQ-NVDLA"
"ONNC/onnc" -> "bu-icsg/dana"
"The-OpenROAD-Project/OpenLane" -> "The-OpenROAD-Project/OpenROAD"
"The-OpenROAD-Project/OpenLane" -> "RTimothyEdwards/open_pdks"
"The-OpenROAD-Project/OpenLane" -> "lnis-uofu/OpenFPGA"
"The-OpenROAD-Project/OpenLane" -> "efabless/caravel"
"The-OpenROAD-Project/OpenLane" -> "VLSIDA/OpenRAM"
"The-OpenROAD-Project/OpenLane" -> "google/skywater-pdk"
"The-OpenROAD-Project/OpenLane" -> "The-OpenROAD-Project/OpenSTA"
"The-OpenROAD-Project/OpenLane" -> "The-OpenROAD-Project/OpenROAD-flow-scripts"
"The-OpenROAD-Project/OpenLane" -> "efabless/caravel_user_project"
"The-OpenROAD-Project/OpenLane" -> "siliconcompiler/siliconcompiler"
"The-OpenROAD-Project/OpenLane" -> "RTimothyEdwards/magic"
"The-OpenROAD-Project/OpenLane" -> "efabless/OpenLane"
"The-OpenROAD-Project/OpenLane" -> "idea-fasoc/OpenFASOC"
"The-OpenROAD-Project/OpenLane" -> "olofk/serv"
"The-OpenROAD-Project/OpenLane" -> "lowRISC/ibex"
"FPGAwars/icestudio" -> "FPGAwars/apio"
"FPGAwars/icestudio" -> "YosysHQ/nextpnr"
"FPGAwars/icestudio" -> "cliffordwolf/icestorm"
"FPGAwars/icestudio" -> "FPGAwars/icezum"
"FPGAwars/icestudio" -> "m-labs/migen"
"FPGAwars/icestudio" -> "Obijuan/open-fpga-verilog-tutorial"
"FPGAwars/icestudio" -> "enjoy-digital/litex"
"FPGAwars/icestudio" -> "YosysHQ/yosys"
"FPGAwars/icestudio" -> "cliffordwolf/picorv32"
"FPGAwars/icestudio" -> "icebreaker-fpga/icebreaker"
"FPGAwars/icestudio" -> "trabucayre/openFPGALoader"
"FPGAwars/icestudio" -> "YosysHQ/icestorm"
"FPGAwars/icestudio" -> "m-labs/nmigen"
"FPGAwars/icestudio" -> "SpinalHDL/VexRiscv"
"FPGAwars/icestudio" -> "SymbiFlow/prjxray"
"cliffordwolf/icestorm" -> "cseed/arachne-pnr"
"cliffordwolf/icestorm" -> "cliffordwolf/yosys"
"cliffordwolf/icestorm" -> "YosysHQ/nextpnr"
"cliffordwolf/icestorm" -> "SymbiFlow/prjxray"
"cliffordwolf/icestorm" -> "SymbiFlow/prjtrellis"
"cliffordwolf/icestorm" -> "azonenberg/openfpga"
"cliffordwolf/icestorm" -> "FPGAwars/icestudio"
"cliffordwolf/icestorm" -> "m-labs/migen"
"cliffordwolf/icestorm" -> "cliffordwolf/picorv32"
"cliffordwolf/icestorm" -> "Wolfgang-Spraul/fpgatools"
"cliffordwolf/icestorm" -> "jamesbowman/swapforth" ["e"=1]
"cliffordwolf/icestorm" -> "icebreaker-fpga/icebreaker"
"cliffordwolf/icestorm" -> "FPGAwars/apio"
"cliffordwolf/icestorm" -> "tinyfpga/TinyFPGA-Bootloader"
"cliffordwolf/icestorm" -> "emard/ulx3s"
"freechipsproject/rocket-chip" -> "freechipsproject/chisel3"
"freechipsproject/rocket-chip" -> "sifive/freedom"
"freechipsproject/rocket-chip" -> "ucb-bar/riscv-boom"
"freechipsproject/rocket-chip" -> "ucb-bar/fpga-zynq"
"freechipsproject/rocket-chip" -> "riscv/riscv-tools"
"freechipsproject/rocket-chip" -> "ucb-bar/chisel-tutorial"
"freechipsproject/rocket-chip" -> "freechipsproject/firrtl"
"freechipsproject/rocket-chip" -> "lowRISC/lowrisc-chip"
"freechipsproject/rocket-chip" -> "ucb-bar/riscv-sodor"
"freechipsproject/rocket-chip" -> "pulp-platform/ariane"
"freechipsproject/rocket-chip" -> "pulp-platform/riscv"
"freechipsproject/rocket-chip" -> "pulp-platform/pulpino"
"freechipsproject/rocket-chip" -> "cliffordwolf/picorv32"
"freechipsproject/rocket-chip" -> "riscv/riscv-isa-sim"
"freechipsproject/rocket-chip" -> "cnrv/rocket-chip-read"
"sharpie7/circuitjs1" -> "pfalstad/circuitjs1"
"sharpie7/circuitjs1" -> "hneemann/Digital"
"sharpie7/circuitjs1" -> "kazuhikoarase/simcirjs"
"sharpie7/circuitjs1" -> "circuitsim/circuit-simulator"
"sharpie7/circuitjs1" -> "hausen/circuit-simulator"
"sharpie7/circuitjs1" -> "SEVA77/circuitjs1"
"sharpie7/circuitjs1" -> "ra3xdh/qucs_s" ["e"=1]
"sharpie7/circuitjs1" -> "ahkab/ahkab" ["e"=1]
"sharpie7/circuitjs1" -> "steveicarus/iverilog"
"sharpie7/circuitjs1" -> "KiCad/kicad-source-mirror" ["e"=1]
"sharpie7/circuitjs1" -> "reds-heig/logisim-evolution"
"sharpie7/circuitjs1" -> "FPGAwars/icestudio"
"sharpie7/circuitjs1" -> "Qucs/qucs" ["e"=1]
"sharpie7/circuitjs1" -> "solvespace/solvespace" ["e"=1]
"sharpie7/circuitjs1" -> "fritzing/fritzing-app" ["e"=1]
"itsFrank/MinecraftHDL" -> "Redcrafter/verilog2factorio"
"itsFrank/MinecraftHDL" -> "YosysHQ/yosys"
"itsFrank/MinecraftHDL" -> "YosysHQ/nextpnr"
"itsFrank/MinecraftHDL" -> "drom/awesome-hdl"
"itsFrank/MinecraftHDL" -> "YosysHQ/oss-cad-suite-build"
"itsFrank/MinecraftHDL" -> "MCHPR/MCHPRS" ["e"=1]
"itsFrank/MinecraftHDL" -> "trabucayre/openFPGALoader"
"itsFrank/MinecraftHDL" -> "clash-lang/clash-compiler" ["e"=1]
"itsFrank/MinecraftHDL" -> "amaranth-lang/amaranth"
"itsFrank/MinecraftHDL" -> "zachjs/sv2v"
"itsFrank/MinecraftHDL" -> "ZipCPU/zipcpu"
"itsFrank/MinecraftHDL" -> "freechipsproject/chisel3"
"itsFrank/MinecraftHDL" -> "verilator/verilator"
"itsFrank/MinecraftHDL" -> "Battelle/movfuscator" ["e"=1]
"itsFrank/MinecraftHDL" -> "newhouseb/onebitbt"
"riscv/riscv-wiki" -> "riscv/riscv-qemu"
"riscv/riscv-wiki" -> "riscv/riscv-angel"
"riscv/riscv-wiki" -> "freechipsproject/rocket-chip"
"riscv/riscv-wiki" -> "riscv/riscv-linux"
"riscv/riscv-wiki" -> "riscv/riscv-fesvr"
"riscv/riscv-wiki" -> "riscv/riscv-go"
"riscv/riscv-wiki" -> "riscv/riscv-pk"
"cnrv/home" -> "cnrv/riscv-soc-book"
"cnrv/home" -> "lowRISC/lowrisc-chip"
"cnrv/home" -> "l919898756/RISC-V_article_paper_src"
"ghdl/ghdl" -> "VUnit/vunit"
"ghdl/ghdl" -> "YosysHQ/yosys"
"ghdl/ghdl" -> "nickg/nvc"
"ghdl/ghdl" -> "steveicarus/iverilog"
"ghdl/ghdl" -> "gtkwave/gtkwave"
"ghdl/ghdl" -> "cocotb/cocotb"
"ghdl/ghdl" -> "olofk/fusesoc"
"ghdl/ghdl" -> "OSVVM/OSVVM"
"ghdl/ghdl" -> "stnolting/neorv32"
"ghdl/ghdl" -> "UVVM/UVVM"
"ghdl/ghdl" -> "VLSI-EDA/PoC"
"ghdl/ghdl" -> "verilator/verilator"
"ghdl/ghdl" -> "YosysHQ/nextpnr"
"ghdl/ghdl" -> "wavedrom/wavedrom"
"ghdl/ghdl" -> "enjoy-digital/litex"
"NNgen/nngen" -> "PyHDI/veriloggen"
"NNgen/nngen" -> "TF2-Engine/TF2" ["e"=1]
"NNgen/nngen" -> "rggen/rggen"
"NNgen/nngen" -> "RuSys/Verugent"
"parallella/parallella-hw" -> "parallella/parallella-linux"
"parallella/parallella-hw" -> "parallella/parallella-examples"
"parallella/parallella-hw" -> "parallella/parallella-uboot"
"parallella/parallella-hw" -> "parallella/parallella-ubuntu"
"parallella/parallella-hw" -> "adapteva/epiphany-sdk"
"parallella/parallella-hw" -> "parallella/pal"
"parallella/parallella-hw" -> "parallella/oh"
"parallella/parallella-hw" -> "adapteva/epiphany-examples"
"parallella/parallella-hw" -> "parallella/pubuntu"
"parallella/parallella-hw" -> "parallella/parallella-utils"
"parallella/parallella-hw" -> "ucb-bar/rocket-chip"
"parallella/parallella-hw" -> "abopen/parallella-open-case"
"parallella/parallella-hw" -> "shodruky-rhyammer/gl-streaming"
"parallella/parallella-hw" -> "parallella/parabuntu"
"PyHDI/Pyverilog" -> "PyHDI/veriloggen"
"PyHDI/Pyverilog" -> "dalance/sv-parser"
"PyHDI/Pyverilog" -> "Nic30/hdlConvertor"
"PyHDI/Pyverilog" -> "MikePopoloski/slang"
"PyHDI/Pyverilog" -> "alainmarcel/Surelog"
"PyHDI/Pyverilog" -> "zachjs/sv2v"
"PyHDI/Pyverilog" -> "cocotb/cocotb"
"PyHDI/Pyverilog" -> "myhdl/myhdl"
"PyHDI/Pyverilog" -> "ben-marshall/verilog-parser"
"PyHDI/Pyverilog" -> "steveicarus/iverilog"
"PyHDI/Pyverilog" -> "veripool/verilog-perl"
"PyHDI/Pyverilog" -> "google/verible"
"PyHDI/Pyverilog" -> "ben-marshall/awesome-open-hardware-verification"
"PyHDI/Pyverilog" -> "pyuvm/pyuvm"
"PyHDI/Pyverilog" -> "chipsalliance/verible"
"ultraembedded/biriscv" -> "ultraembedded/riscv"
"ultraembedded/biriscv" -> "risclite/SuperScalar-RISCV-CPU"
"ultraembedded/biriscv" -> "rsd-devel/rsd"
"ultraembedded/biriscv" -> "openhwgroup/cva6"
"ultraembedded/biriscv" -> "syntacore/scr1"
"ultraembedded/biriscv" -> "chipsalliance/Cores-SweRV"
"ultraembedded/biriscv" -> "lowRISC/ibex"
"ultraembedded/biriscv" -> "ultraembedded/cores"
"ultraembedded/biriscv" -> "darklife/darkriscv"
"ultraembedded/biriscv" -> "google/riscv-dv"
"ultraembedded/biriscv" -> "SpinalHDL/VexRiscv"
"ultraembedded/biriscv" -> "riscv-mcu/e203_hbirdv2"
"ultraembedded/biriscv" -> "olofk/serv"
"ultraembedded/biriscv" -> "YosysHQ/picorv32"
"ultraembedded/biriscv" -> "riscv-boom/riscv-boom"
"analogdevicesinc/scopy" -> "analogdevicesinc/m2k-fw"
"analogdevicesinc/scopy" -> "analogdevicesinc/libm2k"
"analogdevicesinc/scopy" -> "analogdevicesinc/plutosdr-fw"
"analogdevicesinc/scopy" -> "analogdevicesinc/plutosdr-m2k-drivers-win"
"analogdevicesinc/scopy" -> "analogdevicesinc/libiio"
"analogdevicesinc/scopy" -> "analogdevicesinc/iio-oscilloscope"
"analogdevicesinc/scopy" -> "analogdevicesinc/gr-iio"
"analogdevicesinc/scopy" -> "analogdevicesinc/pyadi-iio"
"google/verible" -> "alainmarcel/Surelog"
"google/verible" -> "dalance/sv-parser"
"google/verible" -> "MikePopoloski/slang"
"google/verible" -> "SymbiFlow/sv-tests"
"google/verible" -> "dalance/svlint"
"google/verible" -> "olofk/edalize"
"google/verible" -> "zachjs/sv2v"
"google/verible" -> "dalance/svls"
"google/verible" -> "bespoke-silicon-group/basejump_stl"
"google/verible" -> "Nic30/hdlConvertor"
"google/verible" -> "alainmarcel/UHDM"
"google/verible" -> "efabless/openlane"
"google/verible" -> "tpoikela/uvm-python"
"google/verible" -> "verilator/verilator"
"google/verible" -> "cocotb/cocotb"
"sifive/freedom-metal" -> "sifive/freedom-e-sdk"
"sifive/freedom-u-sdk" -> "sifive/freedom-e-sdk"
"sifive/freedom-u-sdk" -> "sifive/freedom-tools"
"sifive/freedom-u-sdk" -> "riscv/meta-riscv"
"sifive/freedom-u-sdk" -> "sifive/sifive-blocks"
"sifive/freedom-u-sdk" -> "sifive/freedom"
"sifive/freedom-u-sdk" -> "riscv/opensbi"
"sifive/freedom-u-sdk" -> "sifive/meta-sifive"
"sifive/freedom-u-sdk" -> "sifive/freedom-metal"
"ucb-bar/fpga-zynq" -> "freechipsproject/rocket-chip"
"ucb-bar/fpga-zynq" -> "sifive/freedom"
"ucb-bar/fpga-zynq" -> "cnrv/fpga-rocket-chip"
"ucb-bar/fpga-zynq" -> "ucb-bar/chisel-tutorial"
"ucb-bar/fpga-zynq" -> "cnrv/rocket-chip-read"
"ucb-bar/fpga-zynq" -> "ucb-bar/riscv-boom"
"ucb-bar/fpga-zynq" -> "sergeykhbr/riscv_vhdl"
"ucb-bar/fpga-zynq" -> "ucb-bar/dsptools"
"ucb-bar/fpga-zynq" -> "ucb-bar/project-template"
"ucb-bar/fpga-zynq" -> "lowRISC/lowrisc-chip"
"ucb-bar/fpga-zynq" -> "ucb-bar/riscv-sodor"
"ucb-bar/fpga-zynq" -> "ucb-bar/rocket-chip"
"ucb-bar/fpga-zynq" -> "riscv/riscv-tools"
"ucb-bar/fpga-zynq" -> "bu-icsg/dana"
"ucb-bar/fpga-zynq" -> "ucb-bar/chipyard"
"enjoy-digital/litescope" -> "enjoy-digital/liteiclink"
"enjoy-digital/litescope" -> "enjoy-digital/liteeth"
"greatscottgadgets/luna" -> "usb-tools/ViewSB" ["e"=1]
"greatscottgadgets/luna" -> "nmigen/nmigen"
"greatscottgadgets/luna" -> "usb-tools/Facedancer" ["e"=1]
"greatscottgadgets/luna" -> "m-labs/nmigen"
"greatscottgadgets/luna" -> "ECP5-PCIe/ECP5-PCIe"
"greatscottgadgets/luna" -> "trabucayre/openFPGALoader"
"greatscottgadgets/luna" -> "RobertBaruch/nmigen-tutorial"
"greatscottgadgets/luna" -> "tigard-tools/tigard" ["e"=1]
"greatscottgadgets/luna" -> "enjoy-digital/litex"
"greatscottgadgets/luna" -> "sylefeb/Silice"
"greatscottgadgets/luna" -> "greatscottgadgets/greatfet" ["e"=1]
"greatscottgadgets/luna" -> "amaranth-lang/amaranth"
"greatscottgadgets/luna" -> "enjoy-digital/usb3_pipe"
"greatscottgadgets/luna" -> "olofk/serv"
"greatscottgadgets/luna" -> "lambdaconcept/lambdasoc"
"smunaut/ice40-playground" -> "smunaut/doom_riscv"
"smunaut/ice40-playground" -> "icebreaker-fpga/icebreaker-examples"
"smunaut/ice40-playground" -> "icebreaker-fpga/icebreaker"
"smunaut/ice40-playground" -> "no2fpga/no2usb"
"smunaut/ice40-playground" -> "smunaut/iua"
"smunaut/ice40-playground" -> "damdoy/ice40_ultraplus_examples"
"smunaut/ice40-playground" -> "dan-rodrigues/icestation-32"
"smunaut/ice40-playground" -> "grahamedgecombe/icicle"
"smunaut/ice40-playground" -> "gregdavill/OrangeCrab"
"smunaut/ice40-playground" -> "no2fpga/no2bootloader"
"smunaut/ice40-playground" -> "mattvenn/basic-ecp5-pcb"
"smunaut/ice40-playground" -> "davidthings/tinyfpga_bx_usbserial"
"smunaut/ice40-playground" -> "fusesoc/blinky"
"smunaut/ice40-playground" -> "gregdavill/advent-calendar-of-circuits-2020"
"smunaut/ice40-playground" -> "wuxx/Colorlight-FPGA-Projects"
"stnolting/neo430" -> "stnolting/neorv32"
"stnolting/neo430" -> "kevinpt/opbasm"
"chipsalliance/f4pga" -> "chipsalliance/f4pga-examples"
"chipsalliance/f4pga" -> "f4pga/prjxray"
"m-labs/migen" -> "enjoy-digital/litex"
"m-labs/migen" -> "m-labs/misoc"
"m-labs/migen" -> "m-labs/nmigen"
"m-labs/migen" -> "olofk/fusesoc"
"m-labs/migen" -> "nmigen/nmigen"
"m-labs/migen" -> "myhdl/myhdl"
"m-labs/migen" -> "olofk/edalize"
"m-labs/migen" -> "timvideos/litex-buildenv"
"m-labs/migen" -> "amaranth-lang/amaranth"
"m-labs/migen" -> "cliffordwolf/icestorm"
"m-labs/migen" -> "cliffordwolf/picorv32"
"m-labs/migen" -> "YosysHQ/nextpnr"
"m-labs/migen" -> "FPGAwars/icestudio"
"m-labs/migen" -> "YosysHQ/yosys"
"m-labs/migen" -> "RobertBaruch/nmigen-tutorial"
"mortbopet/Ripes" -> "TheThirdOne/rars"
"mortbopet/Ripes" -> "olofk/serv"
"mortbopet/Ripes" -> "SpinalHDL/VexRiscv"
"mortbopet/Ripes" -> "BrunoLevy/learn-fpga"
"mortbopet/Ripes" -> "lowRISC/ibex"
"mortbopet/Ripes" -> "darklife/darkriscv"
"mortbopet/Ripes" -> "stnolting/neorv32"
"mortbopet/Ripes" -> "schoeberl/chisel-book"
"mortbopet/Ripes" -> "cliffordwolf/picorv32"
"mortbopet/Ripes" -> "riscv/riscv-isa-sim"
"mortbopet/Ripes" -> "enjoy-digital/litex"
"mortbopet/Ripes" -> "sylefeb/Silice"
"mortbopet/Ripes" -> "riscv-boom/riscv-boom"
"mortbopet/Ripes" -> "liangkangnan/tinyriscv"
"mortbopet/Ripes" -> "drom/awesome-hdl"
"riscv/riscv-bitmanip" -> "riscv/riscv-trace-spec"
"riscv/riscv-bitmanip" -> "riscv/riscv-crypto"
"riscv/riscv-bitmanip" -> "riscv/riscv-debug-spec"
"riscv-collab/riscv-gnu-toolchain" -> "riscv-software-src/riscv-isa-sim"
"riscv-collab/riscv-gnu-toolchain" -> "riscv-software-src/riscv-tools"
"riscv-collab/riscv-gnu-toolchain" -> "riscv-software-src/riscv-tests"
"riscv-collab/riscv-gnu-toolchain" -> "riscv-non-isa/riscv-asm-manual"
"riscv-collab/riscv-gnu-toolchain" -> "riscv/riscv-isa-manual"
"riscv-collab/riscv-gnu-toolchain" -> "riscv-software-src/opensbi"
"riscv-collab/riscv-gnu-toolchain" -> "chipsalliance/chisel3"
"riscv-collab/riscv-gnu-toolchain" -> "mit-pdos/xv6-riscv" ["e"=1]
"riscv-collab/riscv-gnu-toolchain" -> "riscv-collab/riscv-gcc"
"riscv-collab/riscv-gnu-toolchain" -> "ucb-bar/chipyard"
"riscv-collab/riscv-gnu-toolchain" -> "chipsalliance/rocket-chip"
"riscv-collab/riscv-gnu-toolchain" -> "YosysHQ/picorv32"
"riscv-collab/riscv-gnu-toolchain" -> "riscv-software-src/riscv-pk"
"riscv-collab/riscv-gnu-toolchain" -> "riscv-non-isa/riscv-elf-psabi-doc"
"riscv-collab/riscv-gnu-toolchain" -> "verilator/verilator"
"Xilinx/linux-xlnx" -> "Xilinx/u-boot-xlnx"
"Xilinx/linux-xlnx" -> "Xilinx/device-tree-xlnx"
"Xilinx/linux-xlnx" -> "Xilinx/embeddedsw"
"Xilinx/linux-xlnx" -> "bperez77/xilinx_axidma"
"Xilinx/linux-xlnx" -> "analogdevicesinc/hdl"
"Xilinx/linux-xlnx" -> "Xilinx/PYNQ" ["e"=1]
"Xilinx/linux-xlnx" -> "Xilinx/XRT" ["e"=1]
"Xilinx/linux-xlnx" -> "Xilinx/Vitis_Libraries" ["e"=1]
"Xilinx/linux-xlnx" -> "Xilinx/meta-xilinx"
"Xilinx/linux-xlnx" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Xilinx/linux-xlnx" -> "Digilent/vivado-library"
"Xilinx/linux-xlnx" -> "analogdevicesinc/linux"
"Xilinx/linux-xlnx" -> "Xilinx/dma_ip_drivers"
"Xilinx/linux-xlnx" -> "Xilinx/qemu"
"Xilinx/linux-xlnx" -> "ikwzm/udmabuf"
"analogdevicesinc/hdl" -> "analogdevicesinc/no-OS"
"analogdevicesinc/hdl" -> "alexforencich/verilog-ethernet"
"analogdevicesinc/hdl" -> "alexforencich/verilog-axi"
"analogdevicesinc/hdl" -> "pConst/basic_verilog"
"analogdevicesinc/hdl" -> "alexforencich/verilog-axis"
"analogdevicesinc/hdl" -> "alexforencich/verilog-pcie"
"analogdevicesinc/hdl" -> "analogdevicesinc/linux"
"analogdevicesinc/hdl" -> "pulp-platform/axi"
"analogdevicesinc/hdl" -> "Xilinx/linux-xlnx"
"analogdevicesinc/hdl" -> "KastnerRG/riffa"
"analogdevicesinc/hdl" -> "Digilent/vivado-library"
"analogdevicesinc/hdl" -> "ultraembedded/cores"
"analogdevicesinc/hdl" -> "parallella/oh"
"analogdevicesinc/hdl" -> "open-sdr/openwifi-hw"
"analogdevicesinc/hdl" -> "nvdla/hw"
"analogdevicesinc/plutosdr-fw" -> "Manawyrm/sdrsharp-plutosdr"
"analogdevicesinc/plutosdr-fw" -> "analogdevicesinc/plutosdr_scripts"
"analogdevicesinc/plutosdr-fw" -> "analogdevicesinc/gr-iio"
"analogdevicesinc/plutosdr-fw" -> "analogdevicesinc/iio-oscilloscope"
"analogdevicesinc/plutosdr-fw" -> "unixpunk/PlutoWeb"
"analogdevicesinc/plutosdr-fw" -> "Mictronics/pluto-gps-sim"
"analogdevicesinc/plutosdr-fw" -> "plutoplus/plutoplus"
"analogdevicesinc/plutosdr-fw" -> "MicroPhase/antsdr-fw"
"analogdevicesinc/plutosdr-fw" -> "pothosware/SoapyPlutoSDR"
"analogdevicesinc/plutosdr-fw" -> "analogdevicesinc/plutosdr-m2k-drivers-win"
"analogdevicesinc/plutosdr-fw" -> "kangyuzhe666/ZYNQ7010-7020_AD9363"
"analogdevicesinc/plutosdr-fw" -> "analogdevicesinc/libiio"
"analogdevicesinc/plutosdr-fw" -> "jonkraft/PlutoSDR_Labs"
"analogdevicesinc/plutosdr-fw" -> "LamaBleu/Pluto-DATV-test"
"analogdevicesinc/plutosdr-fw" -> "analogdevicesinc/scopy"
"bperez77/xilinx_axidma" -> "ikwzm/udmabuf"
"bperez77/xilinx_axidma" -> "bmartini/zynq-xdma"
"bperez77/xilinx_axidma" -> "Xilinx/linux-xlnx"
"bperez77/xilinx_axidma" -> "jeremytrimble/ezdma"
"bperez77/xilinx_axidma" -> "alexforencich/verilog-axis"
"bperez77/xilinx_axidma" -> "fpgadeveloper/fpga-drive-aximm-pcie"
"bperez77/xilinx_axidma" -> "bmartini/zynq-axis"
"bperez77/xilinx_axidma" -> "Xilinx/device-tree-xlnx"
"bperez77/xilinx_axidma" -> "fpgasystems/fpga-network-stack"
"bperez77/xilinx_axidma" -> "dgschwend/zynqnet" ["e"=1]
"bperez77/xilinx_axidma" -> "alexforencich/verilog-axi"
"bperez77/xilinx_axidma" -> "Xilinx/dma_ip_drivers"
"bperez77/xilinx_axidma" -> "durellinux/ZedBoard_Linux_DMA_driver"
"bperez77/xilinx_axidma" -> "Xilinx-Wiki-Projects/software-prototypes"
"bperez77/xilinx_axidma" -> "Xilinx/u-boot-xlnx"
"reds-heig/logisim-evolution" -> "hneemann/Digital"
"reds-heig/logisim-evolution" -> "lawrancej/logisim"
"reds-heig/logisim-evolution" -> "T-K-233/RISC-V-Single-Cycle-CPU"
"reds-heig/logisim-evolution" -> "kevinawalsh/logisim-evolution"
"reds-heig/logisim-evolution" -> "LogisimIt/Logisim"
"reds-heig/logisim-evolution" -> "pfalstad/circuitjs1"
"reds-heig/logisim-evolution" -> "ghdl/ghdl"
"reds-heig/logisim-evolution" -> "trebonian/visual6502" ["e"=1]
"reds-heig/logisim-evolution" -> "cliffordwolf/picorv32"
"reds-heig/logisim-evolution" -> "ZipCPU/zipcpu"
"reds-heig/logisim-evolution" -> "enjoy-digital/litex"
"reds-heig/logisim-evolution" -> "FPGAwars/icestudio"
"reds-heig/logisim-evolution" -> "GGBRW/BOOLR"
"reds-heig/logisim-evolution" -> "sharpie7/circuitjs1"
"reds-heig/logisim-evolution" -> "beneater/eeprom-programmer" ["e"=1]
"aolofsson/awesome-hardware-tools" -> "aolofsson/awesome-opensource-hardware"
"aolofsson/awesome-hardware-tools" -> "aolofsson/awesome-semiconductor-startups"
"aolofsson/awesome-hardware-tools" -> "siliconcompiler/siliconcompiler"
"aolofsson/awesome-hardware-tools" -> "drom/awesome-hdl"
"aolofsson/awesome-hardware-tools" -> "mattvenn/awesome-opensource-asic-resources"
"aolofsson/awesome-hardware-tools" -> "olofk/serv"
"aolofsson/awesome-hardware-tools" -> "VLSIDA/OpenRAM"
"aolofsson/awesome-hardware-tools" -> "lnis-uofu/OpenFPGA"
"aolofsson/awesome-hardware-tools" -> "olofk/edalize"
"aolofsson/awesome-hardware-tools" -> "zachjs/sv2v"
"aolofsson/awesome-hardware-tools" -> "cocotb/cocotb"
"aolofsson/awesome-hardware-tools" -> "efabless/openlane"
"aolofsson/awesome-hardware-tools" -> "enjoy-digital/litex"
"aolofsson/awesome-hardware-tools" -> "ben-marshall/awesome-open-hardware-verification"
"aolofsson/awesome-hardware-tools" -> "google/skywater-pdk"
"hamsternz/FPGA_Webserver" -> "cseed/arachne-pnr"
"hamsternz/FPGA_Webserver" -> "cliffordwolf/yosys"
"hamsternz/FPGA_Webserver" -> "aws/aws-fpga" ["e"=1]
"hamsternz/FPGA_Webserver" -> "graphitemaster/moreram"
"hamsternz/FPGA_Webserver" -> "VLSI-EDA/PoC"
"hamsternz/FPGA_Webserver" -> "progranism/Open-Source-FPGA-Bitcoin-Miner" ["e"=1]
"hamsternz/FPGA_Webserver" -> "jpiat/hard-cv"
"hamsternz/FPGA_Webserver" -> "hamsternz/FPGA_DisplayPort"
"hamsternz/FPGA_Webserver" -> "mntmn/amiga2000-gfxcard" ["e"=1]
"hamsternz/FPGA_Webserver" -> "cliffordwolf/icestorm"
"hamsternz/FPGA_Webserver" -> "seemoo-lab/mobisys2018_nexmon_software_defined_radio" ["e"=1]
"hamsternz/FPGA_Webserver" -> "tgingold/ghdl"
"hamsternz/FPGA_Webserver" -> "fabioperez/space-invaders-vhdl"
"hamsternz/FPGA_Webserver" -> "cliffordwolf/picorv32"
"hamsternz/FPGA_Webserver" -> "dtysky/FPGA-Imaging-Library" ["e"=1]
"m-labs/nmigen" -> "nmigen/nmigen"
"m-labs/nmigen" -> "RobertBaruch/nmigen-tutorial"
"m-labs/nmigen" -> "m-labs/migen"
"m-labs/nmigen" -> "enjoy-digital/litex"
"m-labs/nmigen" -> "YosysHQ/nextpnr"
"m-labs/nmigen" -> "lambdaconcept/minerva"
"m-labs/nmigen" -> "amaranth-lang/amaranth"
"m-labs/nmigen" -> "olofk/fusesoc"
"m-labs/nmigen" -> "YosysHQ/yosys"
"m-labs/nmigen" -> "gregdavill/OrangeCrab"
"m-labs/nmigen" -> "olofk/edalize"
"m-labs/nmigen" -> "phanrahan/magma"
"m-labs/nmigen" -> "SymbiFlow/prjxray"
"m-labs/nmigen" -> "greatscottgadgets/luna"
"m-labs/nmigen" -> "SymbiFlow/prjtrellis"
"amaranth-lang/amaranth" -> "enjoy-digital/litex"
"amaranth-lang/amaranth" -> "m-labs/migen"
"amaranth-lang/amaranth" -> "m-labs/nmigen"
"amaranth-lang/amaranth" -> "trabucayre/openFPGALoader"
"amaranth-lang/amaranth" -> "olofk/edalize"
"amaranth-lang/amaranth" -> "JulianKemmerer/PipelineC"
"amaranth-lang/amaranth" -> "olofk/fusesoc"
"amaranth-lang/amaranth" -> "GlasgowEmbedded/glasgow"
"amaranth-lang/amaranth" -> "sylefeb/Silice"
"amaranth-lang/amaranth" -> "RobertBaruch/nmigen-tutorial"
"amaranth-lang/amaranth" -> "YosysHQ/nextpnr"
"amaranth-lang/amaranth" -> "litex-hub/litex-boards"
"amaranth-lang/amaranth" -> "wuxx/Colorlight-FPGA-Projects"
"amaranth-lang/amaranth" -> "YosysHQ/oss-cad-suite-build"
"amaranth-lang/amaranth" -> "amaranth-lang/amaranth-boards"
"alainmarcel/Surelog" -> "alainmarcel/UHDM"
"alainmarcel/Surelog" -> "SymbiFlow/sv-tests"
"alainmarcel/Surelog" -> "google/verible"
"alainmarcel/Surelog" -> "dalance/sv-parser"
"alainmarcel/Surelog" -> "MikePopoloski/slang"
"alainmarcel/Surelog" -> "Nic30/hdlConvertor"
"alainmarcel/Surelog" -> "dalance/svlint"
"alainmarcel/Surelog" -> "rggen/rggen"
"alainmarcel/Surelog" -> "zachjs/sv2v"
"aolofsson/awesome-semiconductor-startups" -> "aolofsson/awesome-opensource-hardware"
"aolofsson/awesome-semiconductor-startups" -> "aolofsson/awesome-hardware-tools"
"aolofsson/awesome-semiconductor-startups" -> "mattvenn/awesome-opensource-asic-resources"
"aolofsson/awesome-semiconductor-startups" -> "siliconcompiler/siliconcompiler"
"aolofsson/oh" -> "bespoke-silicon-group/basejump_stl"
"aolofsson/oh" -> "pConst/basic_verilog"
"aolofsson/oh" -> "alexforencich/verilog-axi"
"aolofsson/oh" -> "ultraembedded/cores"
"aolofsson/oh" -> "alexforencich/verilog-pcie"
"aolofsson/oh" -> "pulp-platform/axi"
"aolofsson/oh" -> "seldridge/verilog"
"aolofsson/oh" -> "alexforencich/verilog-ethernet"
"aolofsson/oh" -> "olofk/serv"
"aolofsson/oh" -> "projf/projf-explore"
"aolofsson/oh" -> "pulp-platform/common_cells"
"aolofsson/oh" -> "lnis-uofu/OpenFPGA"
"aolofsson/oh" -> "taichi-ishitani/tvip-axi"
"aolofsson/oh" -> "olofk/edalize"
"aolofsson/oh" -> "olofk/fusesoc"
"fabianschuiki/llhd" -> "fabianschuiki/moore"
"fabianschuiki/llhd" -> "fabianschuiki/llhd-sim"
"fabianschuiki/llhd" -> "llvm/circt"
"fabianschuiki/llhd" -> "dalance/sv-parser"
"fabianschuiki/llhd" -> "cucapra/calyx"
"fabianschuiki/llhd" -> "yupferris/kaze"
"fabianschuiki/llhd" -> "rdaly525/coreir"
"fabianschuiki/llhd" -> "Nic30/hdlConvertor"
"fabianschuiki/llhd" -> "masc-ucsc/livehd" ["e"=1]
"fabianschuiki/llhd" -> "olofk/edalize"
"fabianschuiki/llhd" -> "chipsalliance/firrtl"
"fabianschuiki/llhd" -> "google/verible"
"fabianschuiki/llhd" -> "kraigher/rust_hdl"
"fabianschuiki/llhd" -> "dalance/svlint"
"hdl/containers" -> "tmeissner/cryptocores"
"hdl/containers" -> "VHDL/news"
"hdl/containers" -> "nobodywasishere/VHDLproc"
"riscv-software-src/riscv-isa-sim" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-software-src/riscv-isa-sim" -> "riscv-software-src/riscv-tools"
"riscv-software-src/riscv-isa-sim" -> "riscv-software-src/riscv-pk"
"riscv-software-src/riscv-isa-sim" -> "riscv-software-src/riscv-tests"
"riscv-software-src/riscv-isa-sim" -> "riscv-non-isa/riscv-asm-manual"
"riscv-software-src/riscv-isa-sim" -> "riscv-software-src/opensbi"
"riscv-software-src/riscv-isa-sim" -> "riscv/riscv-isa-manual"
"riscv-software-src/riscv-isa-sim" -> "riscv-non-isa/riscv-arch-test"
"riscv-software-src/riscv-isa-sim" -> "riscv/riscv-v-spec"
"riscv-software-src/riscv-isa-sim" -> "openhwgroup/cva6"
"riscv-software-src/riscv-isa-sim" -> "riscv/sail-riscv"
"riscv-software-src/riscv-isa-sim" -> "chipsalliance/rocket-chip"
"riscv-software-src/riscv-isa-sim" -> "ucb-bar/chipyard"
"riscv-software-src/riscv-isa-sim" -> "chipsalliance/firrtl"
"riscv-software-src/riscv-isa-sim" -> "chipsalliance/chisel3"
"jbush001/NyuziProcessor" -> "VerticalResearchGroup/miaow"
"jbush001/NyuziProcessor" -> "nvdla/hw"
"jbush001/NyuziProcessor" -> "vortexgpgpu/vortex"
"jbush001/NyuziProcessor" -> "asicguy/gplgpu"
"jbush001/NyuziProcessor" -> "SpinalHDL/VexRiscv"
"jbush001/NyuziProcessor" -> "pConst/basic_verilog"
"jbush001/NyuziProcessor" -> "ZipCPU/zipcpu"
"jbush001/NyuziProcessor" -> "cliffordwolf/picorv32"
"jbush001/NyuziProcessor" -> "darklife/darkriscv"
"jbush001/NyuziProcessor" -> "gpgpu-sim/gpgpu-sim_distribution"
"jbush001/NyuziProcessor" -> "KastnerRG/riffa"
"jbush001/NyuziProcessor" -> "rsd-devel/rsd"
"jbush001/NyuziProcessor" -> "freechipsproject/chisel3"
"jbush001/NyuziProcessor" -> "PrincetonUniversity/openpiton"
"jbush001/NyuziProcessor" -> "pulp-platform/ariane"
"rv8-io/rv8" -> "riscv/riscv-isa-sim"
"rv8-io/rv8" -> "riscv/riscv-pk"
"rv8-io/rv8" -> "riscv/riscv-tests"
"rv8-io/rv8" -> "riscv/riscv-qemu"
"rv8-io/rv8" -> "riscv/riscv-elf-psabi-doc"
"rv8-io/rv8" -> "chipsalliance/dromajo"
"rv8-io/rv8" -> "riscv/riscv-gnu-toolchain"
"rv8-io/rv8" -> "embench/embench-iot"
"rv8-io/rv8" -> "fwsGonzo/libriscv"
"rv8-io/rv8" -> "sifive/freedom-e-sdk"
"rv8-io/rv8" -> "riscv/riscv-opcodes"
"rv8-io/rv8" -> "sifive/freedom-u-sdk"
"SymbiFlow/prjxray" -> "YosysHQ/nextpnr"
"SymbiFlow/prjxray" -> "SymbiFlow/prjtrellis"
"SymbiFlow/prjxray" -> "SymbiFlow/symbiflow-arch-defs"
"SymbiFlow/prjxray" -> "cliffordwolf/icestorm"
"SymbiFlow/prjxray" -> "daveshah1/nextpnr-xilinx"
"SymbiFlow/prjxray" -> "olofk/edalize"
"SymbiFlow/prjxray" -> "YosysHQ/SymbiYosys"
"SymbiFlow/prjxray" -> "m-labs/nmigen"
"SymbiFlow/prjxray" -> "olofk/fusesoc"
"SymbiFlow/prjxray" -> "YosysHQ/yosys"
"SymbiFlow/prjxray" -> "enjoy-digital/litex"
"SymbiFlow/prjxray" -> "Xilinx/RapidWright" ["e"=1]
"SymbiFlow/prjxray" -> "m-labs/migen"
"SymbiFlow/prjxray" -> "cliffordwolf/picorv32"
"SymbiFlow/prjxray" -> "verilog-to-routing/vtr-verilog-to-routing"
"fabianschuiki/moore" -> "fabianschuiki/llhd"
"fabianschuiki/moore" -> "fabianschuiki/llhd-sim"
"fabianschuiki/moore" -> "dalance/sv-parser"
"fabianschuiki/moore" -> "yupferris/kaze"
"yupferris/kaze" -> "tcr/hoodlum"
"yupferris/kaze" -> "yupferris/xenowing"
"yupferris/kaze" -> "fabianschuiki/moore"
"ikwzm/udmabuf" -> "bperez77/xilinx_axidma"
"ikwzm/udmabuf" -> "jeremytrimble/ezdma"
"ikwzm/udmabuf" -> "ikwzm/FPGA-SoC-Linux"
"ikwzm/udmabuf" -> "ikwzm/ZynqMP-FPGA-Linux"
"ikwzm/udmabuf" -> "fpgasystems/fpga-network-stack"
"ikwzm/udmabuf" -> "billfarrow/pcimem"
"ikwzm/udmabuf" -> "Xilinx/dma_ip_drivers"
"ikwzm/udmabuf" -> "Xilinx-Wiki-Projects/software-prototypes"
"ikwzm/udmabuf" -> "Xilinx/device-tree-xlnx"
"ikwzm/udmabuf" -> "cambridgehackers/connectal"
"ikwzm/udmabuf" -> "alexforencich/cocotbext-axi"
"ikwzm/udmabuf" -> "alexforencich/verilog-axis"
"ikwzm/udmabuf" -> "Xilinx/linux-xlnx"
"ikwzm/udmabuf" -> "ryuz/jelly"
"ikwzm/udmabuf" -> "Xilinx/u-boot-xlnx"
"emard/ulx3s" -> "emard/ulx3s-bin"
"emard/ulx3s" -> "emard/ulx3s-misc"
"emard/ulx3s" -> "RadionaOrg/ulx3s-links"
"emard/ulx3s" -> "icebreaker-fpga/icebreaker"
"emard/ulx3s" -> "SymbiFlow/prjtrellis"
"emard/ulx3s" -> "emard/esp32ecp5"
"emard/ulx3s" -> "gregdavill/OrangeCrab"
"emard/ulx3s" -> "blackmesalabs/hyperram"
"emard/ulx3s" -> "kelu124/awesome-latticeFPGAs"
"emard/ulx3s" -> "butterstick-fpga/butterstick-hardware"
"emard/ulx3s" -> "hdl4fpga/hdl4fpga"
"emard/ulx3s" -> "litex-hub/linux-on-litex-vexriscv"
"emard/ulx3s" -> "icebreaker-fpga/icebreaker-pmod"
"emard/ulx3s" -> "icebreaker-fpga/icebreaker-examples"
"emard/ulx3s" -> "intergalaktik/ulx4m"
"RTimothyEdwards/netgen" -> "RTimothyEdwards/qrouter"
"RTimothyEdwards/netgen" -> "RTimothyEdwards/open_pdks"
"riscv-non-isa/riscv-asm-manual" -> "riscv-non-isa/riscv-elf-psabi-doc"
"riscv-non-isa/riscv-asm-manual" -> "riscv-software-src/riscv-isa-sim"
"riscv-non-isa/riscv-asm-manual" -> "riscv-software-src/opensbi"
"riscv-non-isa/riscv-asm-manual" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-non-isa/riscv-asm-manual" -> "riscv-non-isa/riscv-sbi-doc"
"riscv-non-isa/riscv-asm-manual" -> "riscv-software-src/riscv-tests"
"riscv-non-isa/riscv-asm-manual" -> "riscv-software-src/riscv-pk"
"riscv-non-isa/riscv-asm-manual" -> "jameslzhu/riscv-card"
"riscv-non-isa/riscv-asm-manual" -> "rcore-os/rCore-Tutorial-v3" ["e"=1]
"riscv-non-isa/riscv-asm-manual" -> "rustsbi/rustsbi" ["e"=1]
"riscv-non-isa/riscv-asm-manual" -> "riscv/riscv-opcodes"
"riscv-non-isa/riscv-asm-manual" -> "TheThirdOne/rars"
"riscv-non-isa/riscv-asm-manual" -> "plctlab/PLCT-Weekly" ["e"=1]
"riscv-non-isa/riscv-asm-manual" -> "riscv/riscv-isa-manual"
"riscv-non-isa/riscv-asm-manual" -> "riscvarchive/riscv-cores-list"
"YosysHQ/SymbiYosys" -> "YosysHQ/mcy"
"YosysHQ/SymbiYosys" -> "Ravenslofty/yosys-cookbook"
"YosysHQ/SymbiYosys" -> "alainmarcel/UHDM"
"YosysHQ/SymbiYosys" -> "cristian-mattarei/CoSA" ["e"=1]
"YosysHQ/SymbiYosys" -> "MikePopoloski/slang"
"YosysHQ/SymbiYosys" -> "olofk/edalize"
"YosysHQ/SymbiYosys" -> "YosysHQ/nextpnr"
"YosysHQ/SymbiYosys" -> "SymbioticEDA/riscv-formal"
"YosysHQ/SymbiYosys" -> "zachjs/sv2v"
"YosysHQ/SymbiYosys" -> "YosysHQ/arachne-pnr"
"YosysHQ/SymbiYosys" -> "efabless/openlane"
"riscv/riscv-asm-manual" -> "riscv/riscv-gnu-toolchain"
"riscv/riscv-asm-manual" -> "riscv/riscv-elf-psabi-doc"
"riscv/riscv-asm-manual" -> "riscv/riscv-isa-sim"
"riscv/riscv-asm-manual" -> "riscv/riscv-tests"
"riscv/riscv-asm-manual" -> "riscv/riscv-tools"
"riscv/riscv-asm-manual" -> "riscv/riscv-opcodes"
"riscv/riscv-asm-manual" -> "riscv/riscv-isa-manual"
"riscv/riscv-asm-manual" -> "riscv/riscv-pk"
"riscv/riscv-asm-manual" -> "riscv/riscv-qemu"
"riscv/riscv-asm-manual" -> "pulp-platform/riscv"
"riscv/riscv-asm-manual" -> "riscv/riscv-linux"
"riscv/riscv-asm-manual" -> "riscv/riscv-debug-spec"
"riscv/riscv-asm-manual" -> "andrescv/Jupiter"
"riscv/riscv-asm-manual" -> "riscv/riscv-compliance"
"riscv/riscv-asm-manual" -> "TheThirdOne/rars"
"antonblanchard/microwatt" -> "openpower-cores/a2i"
"antonblanchard/microwatt" -> "olofk/serv"
"antonblanchard/microwatt" -> "efabless/openlane"
"antonblanchard/microwatt" -> "antonblanchard/chiselwatt"
"antonblanchard/microwatt" -> "PrincetonUniversity/openpiton"
"antonblanchard/microwatt" -> "litex-hub/linux-on-litex-vexriscv"
"antonblanchard/microwatt" -> "stnolting/neorv32"
"antonblanchard/microwatt" -> "laforest/FPGADesignElements"
"antonblanchard/microwatt" -> "olofk/fusesoc"
"antonblanchard/microwatt" -> "zachjs/sv2v"
"antonblanchard/microwatt" -> "OSVVM/OSVVM"
"antonblanchard/microwatt" -> "stevehoover/warp-v"
"antonblanchard/microwatt" -> "google/verible"
"antonblanchard/microwatt" -> "VLSIDA/OpenRAM"
"antonblanchard/microwatt" -> "chipsalliance/Cores-SweRV"
"the-aerospace-corporation/satcat5" -> "nobodywasishere/VHDLproc"
"f32c/f32c" -> "VectorBlox/orca"
"f32c/f32c" -> "f32c/arduino"
"f32c/f32c" -> "skordal/potato"
"f32c/f32c" -> "sergeykhbr/riscv_vhdl"
"f32c/f32c" -> "RoaLogic/RV12"
"f32c/f32c" -> "cliffordwolf/picorv32"
"f32c/f32c" -> "ridecore/ridecore"
"f32c/f32c" -> "syntacore/scr1"
"f32c/f32c" -> "openrisc/mor1kx"
"f32c/f32c" -> "cliffordwolf/riscv-formal"
"f32c/f32c" -> "SpinalHDL/VexRiscv"
"f32c/f32c" -> "pulp-platform/pulpino"
"f32c/f32c" -> "parallella/oh"
"f32c/f32c" -> "darklife/darkriscv"
"f32c/f32c" -> "onchipuis/mriscv"
"im-tomu/fomu-hardware" -> "im-tomu/fomu-toolchain"
"im-tomu/fomu-hardware" -> "im-tomu/fomu-workshop"
"im-tomu/fomu-hardware" -> "smunaut/iua"
"im-tomu/fomu-workshop" -> "im-tomu/fomu-toolchain"
"im-tomu/fomu-workshop" -> "im-tomu/fomu-hardware"
"im-tomu/fomu-workshop" -> "im-tomu/foboot"
"nmigen/nmigen" -> "m-labs/nmigen"
"nmigen/nmigen" -> "RobertBaruch/nmigen-tutorial"
"nmigen/nmigen" -> "nmigen/nmigen-boards"
"nmigen/nmigen" -> "greatscottgadgets/luna"
"nmigen/nmigen" -> "m-labs/migen"
"nmigen/nmigen" -> "YosysHQ/nextpnr"
"nmigen/nmigen" -> "lambdaconcept/minerva"
"nmigen/nmigen" -> "enjoy-digital/litex"
"nmigen/nmigen" -> "open-tool-forge/fpga-toolchain"
"nmigen/nmigen" -> "sylefeb/Silice"
"nmigen/nmigen" -> "olofk/edalize"
"nmigen/nmigen" -> "GlasgowEmbedded/glasgow"
"nmigen/nmigen" -> "olofk/serv"
"nmigen/nmigen" -> "olofk/fusesoc"
"nmigen/nmigen" -> "ECP5-PCIe/ECP5-PCIe"
"psurply/dwfv" -> "lachlansneff/ligeia"
"siliconcompiler/siliconcompiler" -> "olofk/edalize"
"siliconcompiler/siliconcompiler" -> "VLSIDA/OpenRAM"
"siliconcompiler/siliconcompiler" -> "The-OpenROAD-Project/OpenLane"
"siliconcompiler/siliconcompiler" -> "The-OpenROAD-Project/OpenROAD"
"siliconcompiler/siliconcompiler" -> "aolofsson/awesome-hardware-tools"
"siliconcompiler/siliconcompiler" -> "MikePopoloski/slang"
"siliconcompiler/siliconcompiler" -> "efabless/openlane"
"siliconcompiler/siliconcompiler" -> "siliconcompiler/zerosoc"
"siliconcompiler/siliconcompiler" -> "olofk/serv"
"siliconcompiler/siliconcompiler" -> "aolofsson/awesome-semiconductor-startups"
"siliconcompiler/siliconcompiler" -> "olofk/fusesoc"
"siliconcompiler/siliconcompiler" -> "bespoke-silicon-group/basejump_stl"
"siliconcompiler/siliconcompiler" -> "google/xls" ["e"=1]
"siliconcompiler/siliconcompiler" -> "google/skywater-pdk"
"siliconcompiler/siliconcompiler" -> "aolofsson/awesome-opensource-hardware"
"stffrdhrn/sdram-controller" -> "alexforencich/verilog-uart"
"stffrdhrn/sdram-controller" -> "alexforencich/verilog-i2c"
"stffrdhrn/sdram-controller" -> "ultraembedded/cores"
"stffrdhrn/sdram-controller" -> "openrisc/mor1kx"
"stffrdhrn/sdram-controller" -> "avakar/usbcorev"
"stffrdhrn/sdram-controller" -> "adibis/DDR2_Controller"
"vmware/cascade" -> "google/verible"
"vmware/cascade" -> "alainmarcel/Surelog"
"vmware/cascade" -> "openpower-cores/a2i"
"vmware/cascade" -> "sifive/duh"
"vmware/cascade" -> "zachjs/sv2v"
"vmware/cascade" -> "YosysHQ/SymbiYosys"
"vmware/cascade" -> "freechipsproject/firrtl"
"vmware/cascade" -> "olofk/edalize"
"vmware/cascade" -> "Nic30/hwt"
"vmware/cascade" -> "google/xls" ["e"=1]
"vmware/cascade" -> "Xilinx/RapidWright" ["e"=1]
"vmware/cascade" -> "alainmarcel/UHDM"
"vmware/cascade" -> "olofk/fusesoc"
"vmware/cascade" -> "rdaly525/coreir"
"vmware/cascade" -> "bespoke-silicon-group/basejump_stl"
"dalance/svlint" -> "dalance/svls"
"dalance/svlint" -> "dalance/sv-parser"
"dalance/svlint" -> "google/verible"
"dalance/svlint" -> "alainmarcel/Surelog"
"dalance/svlint" -> "MikePopoloski/slang"
"dalance/svlint" -> "zachjs/sv2v"
"dalance/svlint" -> "SymbiFlow/sv-tests"
"dalance/svlint" -> "sgherbst/svinst"
"dalance/svlint" -> "alainmarcel/UHDM"
"dalance/svlint" -> "thomasrussellmurphy/istyle-verilog-formatter"
"dalance/svlint" -> "Nic30/hdlConvertor"
"dalance/svlint" -> "eirikpre/VSCode-SystemVerilog"
"dalance/svlint" -> "suoto/hdl_checker"
"dalance/svlint" -> "pyuvm/pyuvm"
"ericsonj/verilog-format" -> "thomasrussellmurphy/istyle-verilog-formatter"
"imc-trading/svlangserver" -> "vivekmalneedi/veridian"
"imc-trading/svlangserver" -> "dalance/svls"
"vivekmalneedi/veridian" -> "imc-trading/svlangserver"
"corundum/corundum" -> "alexforencich/verilog-pcie"
"corundum/corundum" -> "alexforencich/verilog-ethernet"
"corundum/corundum" -> "fpgasystems/fpga-network-stack"
"corundum/corundum" -> "alexforencich/verilog-axi"
"corundum/corundum" -> "cocotb/cocotb"
"corundum/corundum" -> "alexforencich/verilog-axis"
"corundum/corundum" -> "ucsdsysnet/corundum"
"corundum/corundum" -> "pulp-platform/axi"
"corundum/corundum" -> "Xilinx/open-nic"
"corundum/corundum" -> "Xilinx/dma_ip_drivers"
"corundum/corundum" -> "KastnerRG/riffa"
"corundum/corundum" -> "Xilinx/xup_vitis_network_example"
"corundum/corundum" -> "open-sdr/openwifi-hw"
"corundum/corundum" -> "bespoke-silicon-group/basejump_stl"
"corundum/corundum" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP"
"gregdavill/OrangeCrab" -> "smunaut/ice40-playground"
"gregdavill/OrangeCrab" -> "gregdavill/ButterStick"
"gregdavill/OrangeCrab" -> "SymbiFlow/prjtrellis"
"gregdavill/OrangeCrab" -> "icebreaker-fpga/icebreaker"
"gregdavill/OrangeCrab" -> "gregdavill/foboot"
"gregdavill/OrangeCrab" -> "emard/ulx3s"
"gregdavill/OrangeCrab" -> "gregdavill/OrangeCrab-examples"
"gregdavill/OrangeCrab" -> "m-labs/nmigen"
"gregdavill/OrangeCrab" -> "mystorm-org/BlackIce-II"
"gregdavill/OrangeCrab" -> "wuxx/icesugar"
"gregdavill/OrangeCrab" -> "q3k/chubby75"
"gregdavill/OrangeCrab" -> "m-labs/migen"
"gregdavill/OrangeCrab" -> "gregdavill/kicadScripts" ["e"=1]
"gregdavill/OrangeCrab" -> "whitequark/Glasgow" ["e"=1]
"gregdavill/OrangeCrab" -> "gregdavill/advent-calendar-of-circuits-2020"
"q3k/chubby75" -> "wuxx/Colorlight-FPGA-Projects"
"q3k/chubby75" -> "smunaut/ice40-playground"
"q3k/chubby75" -> "NiklasFauth/colorlight-led-cube"
"q3k/chubby75" -> "kholia/Colorlight-5A-75B"
"q3k/chubby75" -> "enjoy-digital/colorlite"
"q3k/chubby75" -> "gregdavill/OrangeCrab"
"q3k/chubby75" -> "YosysHQ/apicula"
"q3k/chubby75" -> "trabucayre/openFPGALoader"
"q3k/chubby75" -> "xjtuecho/EBAZ4205"
"q3k/chubby75" -> "jeanthom/DirtyJTAG"
"q3k/chubby75" -> "tomverbeure/panologic-g2"
"q3k/chubby75" -> "litex-hub/litex-boards"
"q3k/chubby75" -> "tinyfpga/TinyFPGA-Bootloader"
"q3k/chubby75" -> "emard/ulx3s"
"q3k/chubby75" -> "amaranth-lang/amaranth"
"tinyvision-ai-inc/UPduino-v3.0" -> "tinyvision-ai-inc/UPduino-v2.1"
"tinyvision-ai-inc/UPduino-v3.0" -> "tinyvision-ai-inc/pico-ice"
"tinyvision-ai-inc/UPduino-v3.0" -> "osresearch/up5k"
"tinyvision-ai-inc/UPduino-v3.0" -> "tinyvision-ai-inc/Vision-FPGA-SoM"
"tinyvision-ai-inc/UPduino-v3.0" -> "YosysHQ/icestorm"
"tinyvision-ai-inc/UPduino-v3.0" -> "gtjennings1/UPDuino_v2_0"
"tinyvision-ai-inc/UPduino-v3.0" -> "grahamedgecombe/icicle"
"nickg/nvc" -> "tgingold/ghdl"
"nickg/nvc" -> "forflo/yodl"
"nickg/nvc" -> "VLSI-EDA/PoC"
"nickg/nvc" -> "ghdl/ghdl"
"nickg/nvc" -> "VUnit/vunit"
"nickg/nvc" -> "potentialventures/cocotb"
"nickg/nvc" -> "kraigher/rust_hdl"
"nickg/nvc" -> "OSVVM/OSVVM"
"nickg/nvc" -> "tgingold/ghdlsynth-beta"
"nickg/nvc" -> "Nic30/hdlConvertor"
"nickg/nvc" -> "jeremiah-c-leary/vhdl-style-guide"
"nickg/nvc" -> "sergeykhbr/riscv_vhdl"
"nickg/nvc" -> "Paebbels/JSON-for-VHDL"
"nickg/nvc" -> "kevinpt/vhdl-extras"
"nickg/nvc" -> "LarsAsplund/vunit"
"riscv/riscv-software-list" -> "riscv/riscv-cores-list"
"riscv/riscv-software-list" -> "riscv/opensbi"
"riscv/riscv-software-list" -> "riscv/educational-materials"
"riscv/riscv-software-list" -> "v8-riscv/v8"
"riscv/riscv-software-list" -> "riscv/riscv-bitmanip"
"riscv/riscv-software-list" -> "riscv/riscv-gnu-toolchain"
"riscv/riscv-software-list" -> "riscv/riscv-pk"
"riscv/riscv-software-list" -> "riscv/riscv-v-spec"
"riscv/riscv-software-list" -> "riscv/riscv-tests"
"riscv/riscv-software-list" -> "riscv/riscv-tools"
"emsec/hal" -> "alainmarcel/Surelog"
"emsec/hal" -> "circuitgraph/circuitgraph"
"emsec/hal" -> "efabless/caravel"
"emsec/hal" -> "kevinpt/symbolator"
"lowRISC/opentitan" -> "lowRISC/ibex"
"lowRISC/opentitan" -> "google/riscv-dv"
"lowRISC/opentitan" -> "pulp-platform/axi"
"lowRISC/opentitan" -> "cocotb/cocotb"
"lowRISC/opentitan" -> "nvdla/hw"
"lowRISC/opentitan" -> "chipsalliance/Cores-SweRV"
"lowRISC/opentitan" -> "T-head-Semi/wujian100_open"
"lowRISC/opentitan" -> "olofk/fusesoc"
"lowRISC/opentitan" -> "verilator/verilator"
"lowRISC/opentitan" -> "syntacore/scr1"
"lowRISC/opentitan" -> "openhwgroup/core-v-verif"
"lowRISC/opentitan" -> "openhwgroup/cva6"
"lowRISC/opentitan" -> "chipsalliance/rocket-chip"
"lowRISC/opentitan" -> "cliffordwolf/picorv32"
"lowRISC/opentitan" -> "pConst/basic_verilog"
"pku-minic/online-doc" -> "pku-minic/koopa"
"Domipheus/TPU" -> "Domipheus/RPU"
"jandecaluwe/myhdl" -> "jandecaluwe/myhdl-examples"
"jandecaluwe/myhdl" -> "potentialventures/cocotb"
"jandecaluwe/myhdl" -> "cfelton/gizflo"
"jandecaluwe/myhdl" -> "jck/uhdl"
"jandecaluwe/myhdl" -> "cfelton/rhea"
"stnolting/neorv32" -> "olofk/serv"
"stnolting/neorv32" -> "SpinalHDL/VexRiscv"
"stnolting/neorv32" -> "openhwgroup/cva6"
"stnolting/neorv32" -> "lowRISC/ibex"
"stnolting/neorv32" -> "enjoy-digital/litex"
"stnolting/neorv32" -> "olofk/fusesoc"
"stnolting/neorv32" -> "cliffordwolf/picorv32"
"stnolting/neorv32" -> "stnolting/neo430"
"stnolting/neorv32" -> "BrunoLevy/learn-fpga"
"stnolting/neorv32" -> "ultraembedded/biriscv"
"stnolting/neorv32" -> "sylefeb/Silice"
"stnolting/neorv32" -> "ghdl/ghdl"
"stnolting/neorv32" -> "syntacore/scr1"
"stnolting/neorv32" -> "skordal/potato"
"stnolting/neorv32" -> "sergeykhbr/riscv_vhdl"
"NJUOS/LiteNES" -> "yaglo/mynes"
"NJUOS/LiteNES" -> "zid/znes"
"cucapra/calyx" -> "cucapra/dahlia"
"cucapra/calyx" -> "DFiantHDL/DFiant"
"cucapra/calyx" -> "circt-hls/circt-hls" ["e"=1]
"cucapra/calyx" -> "fabianschuiki/llhd"
"cucapra/calyx" -> "llvm/circt"
"cucapra/calyx" -> "cornell-zhang/heterocl" ["e"=1]
"cucapra/calyx" -> "cucapra/filament"
"cucapra/calyx" -> "apl-cornell/PDL"
"ucb-bar/chipyard" -> "chipsalliance/rocket-chip"
"ucb-bar/chipyard" -> "riscv-boom/riscv-boom"
"ucb-bar/chipyard" -> "ucb-bar/gemmini"
"ucb-bar/chipyard" -> "freechipsproject/chisel-bootcamp"
"ucb-bar/chipyard" -> "firesim/firesim"
"ucb-bar/chipyard" -> "freechipsproject/chisel-template"
"ucb-bar/chipyard" -> "chipsalliance/chisel3"
"ucb-bar/chipyard" -> "schoeberl/chisel-book"
"ucb-bar/chipyard" -> "ucb-bar/riscv-sodor"
"ucb-bar/chipyard" -> "freechipsproject/chisel3"
"ucb-bar/chipyard" -> "ucb-bar/chisel-tutorial"
"ucb-bar/chipyard" -> "ucb-bar/riscv-mini"
"ucb-bar/chipyard" -> "ucb-bar/hammer"
"ucb-bar/chipyard" -> "openhwgroup/cva6"
"ucb-bar/chipyard" -> "sifive/freedom"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "dogfight360/Stop-Ask-Questions-The-Stupid-Ways"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "NJU-ProjectN/ics-pa-gitbook"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "NJU-ProjectN/nemu"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "riscv-non-isa/riscv-elf-psabi-doc"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "NJU-ProjectN/ics-pa"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "NJU-ProjectN/abstract-machine"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "NJU-ProjectN/nvboard"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "mengkunsoft/lmbtfy" ["e"=1]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "itorr/homo" ["e"=1]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "ryanhanwu/How-To-Ask-Questions-The-Smart-Way" ["e"=1]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "pku-minic/online-doc"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "OSCPU/NutShell"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "LearningOS/rust-based-os-comp2023" ["e"=1]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "iTXTech/mirai-native" ["e"=1]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "YuriMiller/CompleteSuicideManual-Zh_CN" ["e"=1]
"Cosmos-OpenSSD/Cosmos-plus-OpenSSD" -> "Cosmos-OpenSSD/Cosmos-OpenSSD"
"Cosmos-OpenSSD/Cosmos-plus-OpenSSD" -> "Cosmos-OpenSSD/OCSSD-plus"
"Cosmos-OpenSSD/Cosmos-plus-OpenSSD" -> "fpgadeveloper/fpga-drive-aximm-pcie"
"Cosmos-OpenSSD/Cosmos-plus-OpenSSD" -> "zainryan/INSIDER-System"
"Cosmos-OpenSSD/Cosmos-plus-OpenSSD" -> "cjhonlyone/NandFlashController"
"Cosmos-OpenSSD/Cosmos-plus-OpenSSD" -> "yhqiu16/NVMeCHA"
"Cosmos-OpenSSD/Cosmos-plus-OpenSSD" -> "OpenChannelSSD/qemu-nvme" ["e"=1]
"adki/gen_amba_2021" -> "adki/gen_amba"
"bluecmd/learn-sky130" -> "StefanSchippers/xschem_sky130"
"hdl/awesome" -> "hdl/constraints"
"idea-fasoc/OpenFASOC" -> "sscs-ose/sscs-ose-code-a-chip.github.io"
"idea-fasoc/OpenFASOC" -> "StefanSchippers/xschem"
"idea-fasoc/OpenFASOC" -> "google/sky90fd-pdk"
"idea-fasoc/OpenFASOC" -> "google/gf180mcu-pdk"
"idea-fasoc/OpenFASOC" -> "IHP-GmbH/IHP-Open-PDK"
"idea-fasoc/OpenFASOC" -> "FPGA-Research-Manchester/FABulous"
"idea-fasoc/OpenFASOC" -> "sscs-ose/sscs-ose-chipathon.github.io"
"idea-fasoc/OpenFASOC" -> "iic-jku/iic-osic-tools"
"im-tomu/valentyusb" -> "im-tomu/foboot"
"firesim/firesim" -> "ucb-bar/chipyard"
"firesim/firesim" -> "ucb-bar/gemmini"
"firesim/firesim" -> "chipsalliance/rocket-chip"
"firesim/firesim" -> "CSL-KU/firesim-nvdla"
"firesim/firesim" -> "ucb-bar/hammer"
"firesim/firesim" -> "riscv-boom/riscv-boom"
"firesim/firesim" -> "bu-icsg/dana"
"firesim/firesim" -> "freechipsproject/chisel3"
"firesim/firesim" -> "ucb-bar/riscv-sodor"
"firesim/firesim" -> "freechipsproject/chisel-bootcamp"
"firesim/firesim" -> "ucb-bar/riscv-mini"
"firesim/firesim" -> "ucb-bar/chisel-tutorial"
"firesim/firesim" -> "schoeberl/chisel-book"
"firesim/firesim" -> "bespoke-silicon-group/basejump_stl"
"firesim/firesim" -> "cnrv/rocket-chip-read"
"v8-riscv/v8" -> "isrc-cas/v8-riscv"
"cjdrake/pyeda" -> "lsils/mockturtle"
"zoobab/versaloon" -> "jeanthom/DirtyJTAG"
"icebreaker-fpga/icebreaker" -> "smunaut/ice40-playground"
"icebreaker-fpga/icebreaker" -> "esden/WTFpga"
"icebreaker-fpga/icebreaker" -> "icebreaker-fpga/icebreaker-examples"
"icebreaker-fpga/icebreaker" -> "emard/ulx3s"
"icebreaker-fpga/icebreaker" -> "gregdavill/OrangeCrab"
"icebreaker-fpga/icebreaker" -> "tinyfpga/TinyFPGA-BX"
"icebreaker-fpga/icebreaker" -> "YosysHQ/nextpnr"
"icebreaker-fpga/icebreaker" -> "tinyfpga/TinyFPGA-Bootloader"
"icebreaker-fpga/icebreaker" -> "cliffordwolf/icestorm"
"icebreaker-fpga/icebreaker" -> "icebreaker-fpga/icebreaker-workshop"
"icebreaker-fpga/icebreaker" -> "icebreaker-fpga/icebreaker-pmod"
"icebreaker-fpga/icebreaker" -> "smunaut/iua"
"icebreaker-fpga/icebreaker" -> "damdoy/ice40_ultraplus_examples"
"icebreaker-fpga/icebreaker" -> "FPGAwars/icestudio"
"icebreaker-fpga/icebreaker" -> "wuxx/icesugar"
"jeanthom/DirtyJTAG" -> "zoobab/versaloon"
"jeanthom/DirtyJTAG" -> "phdussud/pico-dirtyJtag" ["e"=1]
"jeanthom/DirtyJTAG" -> "q3k/chubby75"
"TheThirdOne/rars" -> "mortbopet/Ripes"
"TheThirdOne/rars" -> "andrescv/Jupiter"
"TheThirdOne/rars" -> "riscv/riscv-isa-sim"
"TheThirdOne/rars" -> "riscv/riscv-asm-manual"
"TheThirdOne/rars" -> "ultraembedded/riscv"
"TheThirdOne/rars" -> "riscv-non-isa/riscv-asm-manual"
"TheThirdOne/rars" -> "riscv-software-src/riscv-isa-sim"
"TheThirdOne/rars" -> "riscv-collab/riscv-gnu-toolchain"
"TheThirdOne/rars" -> "olofk/serv"
"TheThirdOne/rars" -> "riscv/riscv-isa-manual"
"TheThirdOne/rars" -> "riscv-boom/riscv-boom"
"TheThirdOne/rars" -> "SpinalHDL/VexRiscv"
"TheThirdOne/rars" -> "google/riscv-dv"
"TheThirdOne/rars" -> "jameslzhu/riscv-card"
"TheThirdOne/rars" -> "riscv/educational-materials"
"wuxx/icesugar-pro" -> "wuxx/icesugar-nano"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "VerificationExcellence/UVMReference"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "cluelogic/cluelib"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "rdsalemi/uvmprimer"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "raysalemi/uvmprimer"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "dovstamler/uvm_agents"
"cluelogic/uvm-tutorial-for-candy-lovers" -> "nelsoncsc/ISP_UVM"
"riscv/riscv-opcodes" -> "riscv/riscv-isa-sim"
"riscv/riscv-opcodes" -> "riscv/riscv-tests"
"riscv/riscv-opcodes" -> "riscv/riscv-pk"
"riscv/riscv-opcodes" -> "riscv/riscv-asm-manual"
"riscv/riscv-opcodes" -> "riscv/riscv-bitmanip"
"riscv/riscv-opcodes" -> "SymbioticEDA/riscv-formal"
"riscv/riscv-opcodes" -> "riscv/riscv-code-size-reduction"
"riscv/riscv-opcodes" -> "riscv/sail-riscv"
"riscv/riscv-opcodes" -> "riscv/riscv-debug-spec"
"riscv/riscv-opcodes" -> "riscv/riscv-isa-manual"
"riscv/riscv-opcodes" -> "riscv/riscv-v-spec"
"riscv/riscv-opcodes" -> "riscv/riscv-elf-psabi-doc"
"riscv/riscv-opcodes" -> "ucb-bar/riscv-sodor"
"riscv/riscv-opcodes" -> "openhwgroup/force-riscv"
"riscv/riscv-opcodes" -> "riscv/riscv-tools"
"fwsGonzo/libriscv" -> "fwsGonzo/rvscript"
"riscv-boom/riscv-boom" -> "chipsalliance/rocket-chip"
"riscv-boom/riscv-boom" -> "ucb-bar/chipyard"
"riscv-boom/riscv-boom" -> "freechipsproject/chisel-bootcamp"
"riscv-boom/riscv-boom" -> "ucb-bar/riscv-mini"
"riscv-boom/riscv-boom" -> "openhwgroup/cva6"
"riscv-boom/riscv-boom" -> "ucb-bar/riscv-sodor"
"riscv-boom/riscv-boom" -> "freechipsproject/chisel3"
"riscv-boom/riscv-boom" -> "rsd-devel/rsd"
"riscv-boom/riscv-boom" -> "schoeberl/chisel-book"
"riscv-boom/riscv-boom" -> "google/riscv-dv"
"riscv-boom/riscv-boom" -> "chipsalliance/chisel3"
"riscv-boom/riscv-boom" -> "lowRISC/ibex"
"riscv-boom/riscv-boom" -> "OpenXiangShan/XiangShan"
"riscv-boom/riscv-boom" -> "chipsalliance/Cores-SweRV"
"riscv-boom/riscv-boom" -> "firesim/firesim"
"orangecrab-fpga/orangecrab-hardware" -> "orangecrab-fpga/orangecrab-examples"
"orangecrab-fpga/orangecrab-hardware" -> "butterstick-fpga/butterstick-hardware"
"andrescv/Jupiter" -> "TheThirdOne/rars"
"andrescv/Jupiter" -> "riscv/riscv-asm-manual"
"andrescv/Jupiter" -> "riscv/riscv-tests"
"andrescv/Jupiter" -> "riscv/riscv-isa-sim"
"jamieiles/uart" -> "alexforencich/verilog-uart"
"jamieiles/uart" -> "ben-marshall/uart"
"BSVLang/Main" -> "rsnikhil/Bluespec_BSV_Tutorial"
"BSVLang/Main" -> "B-Lang-org/bsc"
"T-head-Semi/openc910" -> "T-head-Semi/openc906"
"T-head-Semi/openc910" -> "openhwgroup/cva6"
"T-head-Semi/openc910" -> "ultraembedded/biriscv"
"T-head-Semi/openc910" -> "T-head-Semi/opene906"
"T-head-Semi/openc910" -> "riscv-boom/riscv-boom"
"T-head-Semi/openc910" -> "riscv-mcu/e203_hbirdv2"
"T-head-Semi/openc910" -> "OpenXiangShan/XiangShan"
"T-head-Semi/openc910" -> "chipsalliance/Cores-SweRV"
"T-head-Semi/openc910" -> "risclite/SuperScalar-RISCV-CPU"
"T-head-Semi/openc910" -> "chipsalliance/rocket-chip"
"T-head-Semi/openc910" -> "ucb-bar/chipyard"
"T-head-Semi/openc910" -> "vortexgpgpu/vortex"
"T-head-Semi/openc910" -> "T-head-Semi/opene902"
"T-head-Semi/openc910" -> "openhwgroup/cv32e40p"
"T-head-Semi/openc910" -> "freechipsproject/chisel-template"
"chipsalliance/Cores-SweRV" -> "westerndigitalcorporation/swerv_eh1"
"chipsalliance/Cores-SweRV" -> "chipsalliance/Cores-SweRV-EL2"
"chipsalliance/Cores-SweRV" -> "chipsalliance/Cores-SweRVolf"
"chipsalliance/Cores-SweRV" -> "lowRISC/ibex"
"chipsalliance/Cores-SweRV" -> "openhwgroup/cva6"
"chipsalliance/Cores-SweRV" -> "chipsalliance/Cores-SweRV-EH2"
"chipsalliance/Cores-SweRV" -> "syntacore/scr1"
"chipsalliance/Cores-SweRV" -> "openhwgroup/cv32e40p"
"chipsalliance/Cores-SweRV" -> "ultraembedded/biriscv"
"chipsalliance/Cores-SweRV" -> "olofk/serv"
"chipsalliance/Cores-SweRV" -> "PrincetonUniversity/openpiton"
"chipsalliance/Cores-SweRV" -> "google/riscv-dv"
"chipsalliance/Cores-SweRV" -> "pulp-platform/axi"
"chipsalliance/Cores-SweRV" -> "darklife/darkriscv"
"chipsalliance/Cores-SweRV" -> "riscv-boom/riscv-boom"
"chipsalliance/Cores-SweRV-EH2" -> "chipsalliance/Cores-SweRV-EL2"
"chipsalliance/Cores-SweRV-EH2" -> "chipsalliance/Cores-SweRV"
"freechipsproject/chisel-template" -> "freechipsproject/chisel-bootcamp"
"freechipsproject/chisel-template" -> "schoeberl/chisel-book"
"freechipsproject/chisel-template" -> "ucb-bar/chisel-tutorial"
"freechipsproject/chisel-template" -> "ucb-bar/chipyard"
"freechipsproject/chisel-template" -> "ucb-bar/riscv-mini"
"freechipsproject/chisel-template" -> "ucb-bar/dsptools"
"freechipsproject/chisel-template" -> "freechipsproject/chisel3"
"freechipsproject/chisel-template" -> "chipsalliance/chisel3"
"freechipsproject/chisel-template" -> "chipsalliance/firrtl"
"freechipsproject/chisel-template" -> "freechipsproject/chisel-testers"
"freechipsproject/chisel-template" -> "ucb-bar/gemmini"
"freechipsproject/chisel-template" -> "ucb-bar/riscv-sodor"
"freechipsproject/chisel-template" -> "schoeberl/chisel-examples"
"freechipsproject/chisel-template" -> "chipsalliance/rocket-chip"
"freechipsproject/chisel-template" -> "chadyuu/riscv-chisel-book"
"onchipuis/mriscv" -> "onchipuis/mriscvcore"
"onchipuis/mriscv" -> "RoaLogic/RV12"
"pulp-platform/pulp" -> "pulp-platform/pulpissimo"
"pulp-platform/pulp" -> "lowRISC/ibex"
"pulp-platform/pulp" -> "pulp-platform/axi"
"pulp-platform/pulp" -> "pulp-platform/pulpino"
"pulp-platform/pulp" -> "openhwgroup/cv32e40p"
"pulp-platform/pulp" -> "pulp-platform/riscv"
"pulp-platform/pulp" -> "pulp-platform/pulp-sdk"
"pulp-platform/pulp" -> "pulp-platform/pulp-riscv-gnu-toolchain"
"pulp-platform/pulp" -> "pulp-platform/common_cells"
"pulp-platform/pulp" -> "pulp-platform/ariane"
"pulp-platform/pulp" -> "syntacore/scr1"
"pulp-platform/pulp" -> "pulp-platform/pulp-nn"
"pulp-platform/pulp" -> "pulp-platform/pulp_soc"
"pulp-platform/pulp" -> "bespoke-silicon-group/basejump_stl"
"pulp-platform/pulp" -> "openhwgroup/cva6"
"troyguo/awesome-dv" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"troyguo/awesome-dv" -> "taichi-ishitani/tvip-axi"
"troyguo/awesome-dv" -> "zhajio1988/YASA" ["e"=1]
"troyguo/awesome-dv" -> "troyguo/dvcon_download"
"troyguo/awesome-dv" -> "nelsoncsc/ISP_UVM"
"troyguo/awesome-dv" -> "marcoz001/axi-uvm"
"troyguo/awesome-dv" -> "courageheart/AMBA_APB_SRAM"
"dumpo/digital_IC_design_notes" -> "xygq163/My-Digital-IC-Library"
"gpgpu-sim/gpgpu-sim_distribution" -> "accel-sim/accel-sim-framework"
"gpgpu-sim/gpgpu-sim_distribution" -> "NervanaSystems/maxas" ["e"=1]
"gpgpu-sim/gpgpu-sim_distribution" -> "vortexgpgpu/vortex"
"gpgpu-sim/gpgpu-sim_distribution" -> "NVlabs/NVBit"
"gpgpu-sim/gpgpu-sim_distribution" -> "CMU-SAFARI/ramulator" ["e"=1]
"gpgpu-sim/gpgpu-sim_distribution" -> "jbush001/NyuziProcessor"
"gpgpu-sim/gpgpu-sim_distribution" -> "gem5/gem5" ["e"=1]
"gpgpu-sim/gpgpu-sim_distribution" -> "ARM-software/SCALE-Sim" ["e"=1]
"gpgpu-sim/gpgpu-sim_distribution" -> "HewlettPackard/cacti" ["e"=1]
"gpgpu-sim/gpgpu-sim_distribution" -> "umd-memsys/DRAMSim2" ["e"=1]
"gpgpu-sim/gpgpu-sim_distribution" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"gpgpu-sim/gpgpu-sim_distribution" -> "NVIDIA/cutlass" ["e"=1]
"gpgpu-sim/gpgpu-sim_distribution" -> "nvdla/hw"
"gpgpu-sim/gpgpu-sim_distribution" -> "VerticalResearchGroup/miaow"
"gpgpu-sim/gpgpu-sim_distribution" -> "cloudcores/CuAssembler" ["e"=1]
"zslwyuan/LLVM-9.0-Learner-Tutorial" -> "zslwyuan/Light-HLS"
"zslwyuan/LLVM-9.0-Learner-Tutorial" -> "zslwyuan/AMF-Placer"
"zslwyuan/LLVM-9.0-Learner-Tutorial" -> "zslwyuan/Hi-DMM"
"adki/AMBA_AXI_AHB_APB" -> "lucky-wfw/ARM_AMBA_Design"
"adki/AMBA_AXI_AHB_APB" -> "adki/gen_amba"
"adki/AMBA_AXI_AHB_APB" -> "courageheart/AMBA_APB_SRAM"
"adki/AMBA_AXI_AHB_APB" -> "adki/gen_amba_2021"
"adki/AMBA_AXI_AHB_APB" -> "GodelMachine/AHB2"
"adki/AMBA_AXI_AHB_APB" -> "alexforencich/verilog-axi"
"adki/AMBA_AXI_AHB_APB" -> "taichi-ishitani/tvip-axi"
"m-labs/misoc" -> "m-labs/migen"
"m-labs/misoc" -> "timvideos/litex-buildenv"
"m-labs/misoc" -> "m-labs/microscope"
"NJU-ProjectN/LiteNES" -> "yaglo/mynes"
"Xilinx/u-boot-xlnx" -> "Xilinx/linux-xlnx"
"Xilinx/u-boot-xlnx" -> "Xilinx/device-tree-xlnx"
"Xilinx/u-boot-xlnx" -> "Xilinx/XilinxTclStore"
"Xilinx/u-boot-xlnx" -> "Xilinx/embeddedsw"
"Xilinx/u-boot-xlnx" -> "Xilinx/qemu"
"Xilinx/u-boot-xlnx" -> "Xilinx/meta-xilinx"
"Xilinx/u-boot-xlnx" -> "Digilent/vivado-library"
"Xilinx/u-boot-xlnx" -> "Xilinx/meta-petalinux"
"Xilinx/u-boot-xlnx" -> "analogdevicesinc/hdl"
"Xilinx/u-boot-xlnx" -> "Xilinx/PYNQ" ["e"=1]
"Xilinx/u-boot-xlnx" -> "Digilent/linux-digilent"
"Xilinx/u-boot-xlnx" -> "bperez77/xilinx_axidma"
"Xilinx/u-boot-xlnx" -> "Xilinx/Vitis_Libraries" ["e"=1]
"Xilinx/u-boot-xlnx" -> "analogdevicesinc/linux"
"NYU-MLDA/OpenABC" -> "lnis-uofu/LSOracle"
"circuitnet/CircuitNet" -> "Thinklab-SJTU/EDA-AI"
"circuitnet/CircuitNet" -> "TimingPredict/TimingPredict"
"circuitnet/CircuitNet" -> "cuhk-eda/Xplace"
"circuitnet/CircuitNet" -> "cuhk-eda/cu-gr"
"dustpg/StepFC" -> "dustpg/BlogFM"
"dustpg/StepFC" -> "NJU-ProjectN/LiteNES"
"dustpg/StepFC" -> "bugzmanov/nes_ebook"
"dustpg/StepFC" -> "rexq57/RENES"
"dustpg/StepFC" -> "HaloOrangeWang/FCSimulator"
"dustpg/StepFC" -> "qpalzmqaz123/tsnes" ["e"=1]
"graphitemaster/moreram" -> "hamsternz/FPGA_Webserver"
"graphitemaster/moreram" -> "mntmn/amiga2000-gfxcard" ["e"=1]
"graphitemaster/moreram" -> "taviso/ctypes.sh" ["e"=1]
"alexforencich/verilog-uart" -> "alexforencich/verilog-i2c"
"alexforencich/verilog-uart" -> "jamieiles/uart"
"alexforencich/verilog-uart" -> "alexforencich/verilog-axis"
"alexforencich/verilog-uart" -> "alexforencich/verilog-pcie"
"alexforencich/verilog-uart" -> "alexforencich/verilog-axi"
"alexforencich/verilog-uart" -> "alexforencich/verilog-lfsr"
"alexforencich/verilog-uart" -> "ZipCPU/wbuart32"
"alexforencich/verilog-uart" -> "alexforencich/verilog-ethernet"
"alexforencich/verilog-uart" -> "ultraembedded/cores"
"alexforencich/verilog-uart" -> "alexforencich/verilog-dsp"
"alexforencich/verilog-uart" -> "seldridge/verilog"
"alexforencich/verilog-uart" -> "alexforencich/verilog-wishbone"
"alexforencich/verilog-uart" -> "stffrdhrn/sdram-controller"
"alexforencich/verilog-uart" -> "alexforencich/verilog-cam"
"alexforencich/verilog-uart" -> "benreynwar/fft-dit-fpga"
"suoto/hdl_checker" -> "ghdl/ghdl-language-server"
"suoto/hdl_checker" -> "hdl/containers"
"suoto/hdl_checker" -> "tmeissner/formal_hw_verification"
"suoto/hdl_checker" -> "kraigher/rust_hdl"
"suoto/hdl_checker" -> "Nic30/hdlConvertor"
"suoto/hdl_checker" -> "fossi-foundation/wishbone"
"suoto/hdl_checker" -> "nobodywasishere/VHDLproc"
"suoto/hdl_checker" -> "tpoikela/uvm-python"
"tymonx/logic" -> "tymonx/virtio"
"tymonx/logic" -> "alainmarcel/Surelog"
"tymonx/logic" -> "google/verible"
"tymonx/logic" -> "rggen/rggen"
"tymonx/logic" -> "pulp-platform/axi"
"unixpunk/PlutoWeb" -> "Mictronics/pluto-gps-sim"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/Entregas-Tutorial-Electronica-Digital-FPGAs"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "FPGAwars/icezum"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "PCBPrints/PCbPrints"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/open-fpga-verilog-tutorial"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/3D-parts"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/Cuadernos-tecnicos-FPGAs-libres"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "FPGAwars/workshops"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Resaj/cyclops-project"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres"
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" -> "Obijuan/videoblog"
"limbo018/DREAMPlace" -> "The-OpenROAD-Project/RePlAce"
"limbo018/DREAMPlace" -> "limbo018/Limbo"
"limbo018/DREAMPlace" -> "Thinklab-SJTU/EDA-AI"
"limbo018/DREAMPlace" -> "thu-nics/awesome_ai4eda"
"limbo018/DREAMPlace" -> "google-research/circuit_training"
"limbo018/DREAMPlace" -> "cuhk-eda/cu-gr"
"limbo018/DREAMPlace" -> "cuhk-eda/dr-cu"
"limbo018/DREAMPlace" -> "circuitnet/CircuitNet"
"limbo018/DREAMPlace" -> "magical-eda/MAGICAL"
"limbo018/DREAMPlace" -> "OpenTimer/OpenTimer"
"limbo018/DREAMPlace" -> "The-OpenROAD-Project/OpenROAD"
"limbo018/DREAMPlace" -> "RsynTeam/rsyn-x"
"limbo018/DREAMPlace" -> "zslwyuan/AMF-Placer"
"limbo018/DREAMPlace" -> "rachelselinar/DREAMPlaceFPGA"
"limbo018/DREAMPlace" -> "verilog-to-routing/vtr-verilog-to-routing"
"Lichee-Pi/Tang_E203_Mini" -> "Lichee-Pi/Tang_FPGA_Examples"
"Lichee-Pi/Tang_E203_Mini" -> "SI-RISCV/hbird-e-sdk"
"Lichee-Pi/Tang_E203_Mini" -> "Lichee-Pi/LicheeTang_openocd"
"jhshi/openofdm" -> "open-sdr/openwifi-hw"
"jhshi/openofdm" -> "open-sdr/openofdm"
"jhshi/openofdm" -> "phthinh/OFDM_802_11"
"jhshi/openofdm" -> "yugithub/OFDM-baseband"
"jhshi/openofdm" -> "open-sdr/openwifi"
"jhshi/openofdm" -> "Nuand/bladeRF-wiphy"
"jhshi/openofdm" -> "jgaeddert/liquid-wlan"
"jhshi/openofdm" -> "bastibl/gr-ieee802-11" ["e"=1]
"jhshi/openofdm" -> "MeowLucian/SDR_Matlab_OFDM_802.11a" ["e"=1]
"jhshi/openofdm" -> "uw-x/tinysdr"
"Nic30/d3-wave" -> "Nic30/d3-hwschematic"
"OSVVM/OSVVM" -> "UVVM/UVVM"
"OSVVM/OSVVM" -> "OSVVM/OsvvmLibraries"
"OSVVM/OSVVM" -> "VUnit/vunit"
"OSVVM/OSVVM" -> "kevinpt/vhdl-extras"
"OSVVM/OSVVM" -> "VLSI-EDA/PoC"
"OSVVM/OSVVM" -> "Paebbels/JSON-for-VHDL"
"OSVVM/OSVVM" -> "VHDL/awesome-vhdl"
"OSVVM/OSVVM" -> "ghdl/ghdl-cosim"
"OSVVM/OSVVM" -> "kraigher/rust_hdl"
"OSVVM/OSVVM" -> "TerosTechnology/terosHDL"
"OSVVM/OSVVM" -> "slaclab/surf"
"OSVVM/OSVVM" -> "VHDL/news"
"OSVVM/OSVVM" -> "kevinpt/symbolator"
"OSVVM/OSVVM" -> "UVVM/UVVM_All"
"OSVVM/OSVVM" -> "Paebbels/pyVHDLParser"
"Paebbels/pyVHDLParser" -> "VHDL/news"
"UVVM/UVVM" -> "OSVVM/OSVVM"
"UVVM/UVVM" -> "slaclab/surf"
"UVVM/UVVM" -> "VUnit/vunit"
"UVVM/UVVM" -> "VLSI-EDA/PoC"
"UVVM/UVVM" -> "jeremiah-c-leary/vhdl-style-guide"
"UVVM/UVVM" -> "gtkwave/gtkwave"
"UVVM/UVVM" -> "TerosTechnology/terosHDL"
"UVVM/UVVM" -> "VHDL/awesome-vhdl"
"UVVM/UVVM" -> "kevinpt/vhdl-extras"
"UVVM/UVVM" -> "rggen/rggen"
"VHDL/awesome-vhdl" -> "VHDL/news"
"VLSI-EDA/PoC" -> "VUnit/vunit"
"VLSI-EDA/PoC" -> "OSVVM/OSVVM"
"VLSI-EDA/PoC" -> "kevinpt/vhdl-extras"
"VLSI-EDA/PoC" -> "olofk/fusesoc"
"VLSI-EDA/PoC" -> "UVVM/UVVM"
"VLSI-EDA/PoC" -> "nickg/nvc"
"VLSI-EDA/PoC" -> "potentialventures/cocotb"
"VLSI-EDA/PoC" -> "olofk/edalize"
"VLSI-EDA/PoC" -> "ZipCPU/wb2axip"
"VLSI-EDA/PoC" -> "kevinpt/symbolator"
"VLSI-EDA/PoC" -> "parallella/oh"
"VLSI-EDA/PoC" -> "slaclab/surf"
"VLSI-EDA/PoC" -> "alexforencich/verilog-axis"
"VLSI-EDA/PoC" -> "rggen/rggen"
"VLSI-EDA/PoC" -> "jeremiah-c-leary/vhdl-style-guide"
"VUnit/vunit" -> "OSVVM/OSVVM"
"VUnit/vunit" -> "VLSI-EDA/PoC"
"VUnit/vunit" -> "UVVM/UVVM"
"VUnit/vunit" -> "ghdl/ghdl"
"VUnit/vunit" -> "olofk/fusesoc"
"VUnit/vunit" -> "cocotb/cocotb"
"VUnit/vunit" -> "olofk/edalize"
"VUnit/vunit" -> "jeremiah-c-leary/vhdl-style-guide"
"VUnit/vunit" -> "potentialventures/cocotb"
"VUnit/vunit" -> "TerosTechnology/terosHDL"
"VUnit/vunit" -> "nickg/nvc"
"VUnit/vunit" -> "dalance/sv-parser"
"VUnit/vunit" -> "tgingold/ghdl"
"VUnit/vunit" -> "kevinpt/symbolator"
"VUnit/vunit" -> "TerosTechnology/vscode-terosHDL"
"billfarrow/pcimem" -> "Xilinx/dma_ip_drivers"
"billfarrow/pcimem" -> "ikwzm/udmabuf"
"drom/wavedrom" -> "potentialventures/cocotb"
"drom/wavedrom" -> "cliffordwolf/yosys"
"drom/wavedrom" -> "VUnit/vunit"
"drom/wavedrom" -> "tgingold/ghdl"
"drom/wavedrom" -> "wavedrom/wavedrom.github.io"
"drom/wavedrom" -> "nickg/nvc"
"drom/wavedrom" -> "cseed/arachne-pnr"
"drom/wavedrom" -> "VLSI-EDA/PoC"
"drom/wavedrom" -> "google/verible"
"drom/wavedrom" -> "olofk/fusesoc"
"drom/wavedrom" -> "parallella/oh"
"drom/wavedrom" -> "drom/bitfield"
"drom/wavedrom" -> "vmware/cascade"
"drom/wavedrom" -> "cliffordwolf/picorv32"
"drom/wavedrom" -> "nturley/netlistsvg"
"olofk/edalize" -> "olofk/fusesoc"
"olofk/edalize" -> "google/verible"
"olofk/edalize" -> "MikePopoloski/slang"
"olofk/edalize" -> "Nic30/hdlConvertor"
"olofk/edalize" -> "cocotb/cocotb"
"olofk/edalize" -> "trabucayre/openFPGALoader"
"olofk/edalize" -> "efabless/openlane"
"olofk/edalize" -> "siliconcompiler/siliconcompiler"
"olofk/edalize" -> "tpoikela/uvm-python"
"olofk/edalize" -> "drom/awesome-hdl"
"olofk/edalize" -> "dalance/sv-parser"
"olofk/edalize" -> "TerosTechnology/vscode-terosHDL"
"olofk/edalize" -> "zachjs/sv2v"
"olofk/edalize" -> "alainmarcel/Surelog"
"olofk/edalize" -> "bespoke-silicon-group/basejump_stl"
"tgingold/ghdl" -> "nickg/nvc"
"tgingold/ghdl" -> "LarsAsplund/vunit"
"tgingold/ghdl" -> "VUnit/vunit"
"tgingold/ghdl" -> "potentialventures/cocotb"
"tgingold/ghdl" -> "cliffordwolf/yosys"
"tgingold/ghdl" -> "VLSI-EDA/PoC"
"tgingold/ghdl" -> "suoto/vim-hdl"
"tgingold/ghdl" -> "tgingold/ghdlsynth-beta"
"tgingold/ghdl" -> "drom/wavedrom"
"tgingold/ghdl" -> "cseed/arachne-pnr"
"tgingold/ghdl" -> "forflo/yodl"
"tgingold/ghdl" -> "UVVM/UVVM_All"
"tgingold/ghdl" -> "Paebbels/pyVHDLParser"
"tgingold/ghdl" -> "JimLewis/OSVVM"
"tgingold/ghdl" -> "kraigher/rust_hdl"
"tgingold/ghdlsynth-beta" -> "ghdl/ghdl-cosim"
"tgingold/ghdlsynth-beta" -> "forflo/yodl"
"ultraembedded/core_ft60x_axi" -> "ultraembedded/core_usb_bridge"
"riscv/riscv-openocd" -> "riscv/riscv-debug-spec"
"riscv/riscv-openocd" -> "sifive/freedom-e-sdk"
"riscv/riscv-openocd" -> "riscv/riscv-pk"
"riscv/riscv-openocd" -> "pulp-platform/riscv-dbg"
"riscv/riscv-openocd" -> "chipsalliance/Cores-SweRVolf"
"riscv/riscv-openocd" -> "riscv/riscv-elf-psabi-doc"
"riscv/riscv-openocd" -> "riscv/riscv-gcc"
"riscv/riscv-openocd" -> "riscv/riscv-binutils-gdb"
"riscv/riscv-openocd" -> "riscv/riscv-isa-sim"
"riscv/riscv-openocd" -> "riscv/riscv-newlib"
"riscv/riscv-openocd" -> "SI-RISCV/hbird-e-sdk"
"riscv/riscv-openocd" -> "riscv/riscv-gnu-toolchain"
"riscv/riscv-openocd" -> "syntacore/scr1"
"nvdla/sw" -> "nvdla/vp"
"nvdla/sw" -> "nvdla/doc"
"nvdla/sw" -> "nvdla/hw"
"nvdla/sw" -> "JunningWu/Learning-NVDLA-Notes"
"nvdla/sw" -> "ONNC/onnc"
"nvdla/sw" -> "CSL-KU/firesim-nvdla"
"nvdla/sw" -> "OpenDLA/OpenDLA"
"nvdla/sw" -> "ONNC/onnc-tutorial"
"Nuand/bladeRF-wiphy" -> "jhshi/openofdm"
"Nuand/bladeRF-wiphy" -> "Nuand/bladeRF" ["e"=1]
"Nuand/bladeRF-wiphy" -> "open-sdr/openwifi-hw"
"Nuand/bladeRF-wiphy" -> "falkenber9/falcon" ["e"=1]
"Nuand/bladeRF-wiphy" -> "newhouseb/onebitbt"
"sin-x/FPGA" -> "dumpo/digital_IC_design_notes"
"sin-x/FPGA" -> "LeiWang1999/FPGA"
"sin-x/FPGA" -> "pConst/basic_verilog"
"sin-x/FPGA" -> "xiaop1/Verilog-Practice"
"sin-x/FPGA" -> "riscv-mcu/e203_hbirdv2"
"sin-x/FPGA" -> "xygq163/My-Digital-IC-Library"
"sin-x/FPGA" -> "Qirun/ARM_Cortex-M3"
"JunningWu/Learning-NVDLA-Notes" -> "CSL-KU/firesim-nvdla"
"JunningWu/Learning-NVDLA-Notes" -> "OpenDLA/OpenDLA"
"JunningWu/Learning-NVDLA-Notes" -> "LeiWang1999/ZYNQ-NVDLA"
"JunningWu/Learning-NVDLA-Notes" -> "soDLA-publishment/soDLA"
"JunningWu/Learning-NVDLA-Notes" -> "zeasa/nvdla-compiler"
"JunningWu/Learning-NVDLA-Notes" -> "nvdla/sw"
"JunningWu/Learning-NVDLA-Notes" -> "nvdla/vp"
"JunningWu/Learning-NVDLA-Notes" -> "ONNC/onnc"
"JunningWu/Learning-NVDLA-Notes" -> "SCLUO/ITRI-OpenDLA"
"JunningWu/Learning-NVDLA-Notes" -> "JunningWu/AIChip"
"JunningWu/Learning-NVDLA-Notes" -> "embedeep/Free-TPU" ["e"=1]
"JunningWu/Learning-NVDLA-Notes" -> "redpanda3/soDLA"
"JunningWu/Learning-NVDLA-Notes" -> "nvdla/hw"
"JunningWu/Learning-NVDLA-Notes" -> "icubecorp/nvdla_compiler"
"circuitsim/circuit-simulator" -> "zupolgec/circuit-simulator"
"circuitsim/circuit-simulator" -> "kazuhikoarase/simcirjs"
"NetFPGA/netfpga" -> "NetFPGA/NetFPGA-public"
"NetFPGA/netfpga" -> "ucsdsysnet/corundum"
"NetFPGA/netfpga" -> "alexforencich/verilog-axis"
"NetFPGA/netfpga" -> "parallella/oh"
"NetFPGA/netfpga" -> "NetFPGA/P4-NetFPGA-public"
"NetFPGA/netfpga" -> "NetFPGA/NetFPGA-SUME-public"
"NetFPGA/netfpga" -> "fpgasystems/fpga-network-stack"
"NetFPGA/netfpga" -> "enjoy-digital/litepcie"
"NetFPGA/netfpga" -> "Xilinx/HLx_Examples" ["e"=1]
"NetFPGA/netfpga" -> "Xilinx/XilinxTclStore"
"alexforencich/cocotbext-pcie" -> "alexforencich/cocotbext-eth"
"alexforencich/cocotbext-pcie" -> "alexforencich/cocotbext-axi"
"alexforencich/cocotbext-pcie" -> "mciepluc/cocotb-coverage"
"freechipsproject/chisel-bootcamp" -> "freechipsproject/chisel-template"
"freechipsproject/chisel-bootcamp" -> "schoeberl/chisel-book"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/chisel-tutorial"
"freechipsproject/chisel-bootcamp" -> "freechipsproject/chisel3"
"freechipsproject/chisel-bootcamp" -> "chipsalliance/chisel3"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/chipyard"
"freechipsproject/chisel-bootcamp" -> "chipsalliance/rocket-chip"
"freechipsproject/chisel-bootcamp" -> "riscv-boom/riscv-boom"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/gemmini"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/riscv-mini"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/riscv-sodor"
"freechipsproject/chisel-bootcamp" -> "OSCPU/NutShell"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/dsptools"
"freechipsproject/chisel-bootcamp" -> "chipsalliance/firrtl"
"freechipsproject/chisel-bootcamp" -> "firesim/firesim"
"VerificationExcellence/SystemVerilogReference" -> "VerificationExcellence/SystemVerilogAssertions"
"VerificationExcellence/SystemVerilogReference" -> "VerificationExcellence/UVMReference"
"VerificationExcellence/SystemVerilogReference" -> "VerificationExcellence/verificationexcellence.github.io"
"VerificationExcellence/SystemVerilogReference" -> "rdsalemi/uvmprimer"
"VerificationExcellence/SystemVerilogReference" -> "pulp-platform/axi"
"VerificationExcellence/SystemVerilogReference" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"VerificationExcellence/SystemVerilogReference" -> "seldridge/verilog"
"VerificationExcellence/SystemVerilogReference" -> "cluelogic/uvm-tutorial-for-candy-lovers"
"VerificationExcellence/SystemVerilogReference" -> "cluelogic/cluelib"
"VerificationExcellence/SystemVerilogReference" -> "tymonx/logic"
"VerificationExcellence/SystemVerilogReference" -> "pulp-platform/common_cells"
"VerificationExcellence/SystemVerilogReference" -> "pConst/basic_verilog"
"sifive/freedom-e-sdk" -> "sifive/freedom"
"sifive/freedom-e-sdk" -> "sifive/freedom-u-sdk"
"sifive/freedom-e-sdk" -> "sifive/freedom-tools"
"sifive/freedom-e-sdk" -> "sifive/freedom-metal"
"sifive/freedom-e-sdk" -> "riscv/riscv-openocd"
"sifive/freedom-e-sdk" -> "SI-RISCV/hbird-e-sdk"
"sifive/freedom-e-sdk" -> "riscv/riscv-gnu-toolchain"
"sifive/freedom-e-sdk" -> "sifive/sifive-blocks"
"sifive/freedom-e-sdk" -> "riscv/riscv-tests"
"sifive/freedom-e-sdk" -> "riscv-boom/riscv-boom"
"sifive/freedom-e-sdk" -> "riscv/riscv-isa-sim"
"sifive/freedom-e-sdk" -> "riscv/riscv-qemu"
"sifive/freedom-e-sdk" -> "riscv/riscv-tools"
"sifive/freedom-e-sdk" -> "riscv/riscv-debug-spec"
"sifive/freedom-e-sdk" -> "riscv/riscv-gcc"
"NetFPGA/NetFPGA-SUME-public" -> "NetFPGA/P4-NetFPGA-public"
"GGBRW/BOOLR" -> "hneemann/Digital"
"Digilent/digilent-xdc" -> "Digilent/vivado-boards"
"Digilent/digilent-xdc" -> "Digilent/vivado-library"
"Digilent/digilent-xdc" -> "eugene-tarassov/vivado-risc-v"
"Digilent/digilent-xdc" -> "ucb-bar/chipyard"
"Digilent/digilent-xdc" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Digilent/vivado-library" -> "Digilent/vivado-boards"
"Digilent/vivado-library" -> "Digilent/digilent-xdc"
"Digilent/vivado-library" -> "Xilinx/embeddedsw"
"Digilent/vivado-library" -> "analogdevicesinc/hdl"
"Digilent/vivado-library" -> "Xilinx/u-boot-xlnx"
"Digilent/vivado-library" -> "Xilinx/xfopencv" ["e"=1]
"Digilent/vivado-library" -> "Xilinx/PYNQ" ["e"=1]
"Digilent/vivado-library" -> "alexforencich/verilog-axis"
"Digilent/vivado-library" -> "dtysky/FPGA-Imaging-Library" ["e"=1]
"Digilent/vivado-library" -> "alexforencich/verilog-axi"
"Digilent/vivado-library" -> "pulp-platform/axi"
"Digilent/vivado-library" -> "Xilinx/linux-xlnx"
"Digilent/vivado-library" -> "Xilinx/Vitis_Libraries" ["e"=1]
"Digilent/vivado-library" -> "ATaylorCEngFIET/MicroZed-Chronicles"
"Digilent/vivado-library" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Lichee-Pi/Tang_FPGA_Examples" -> "kprasadvnsi/Anlogic_Doc_English"
"Lichee-Pi/Tang_FPGA_Examples" -> "Lichee-Pi/Tang_E203_Mini"
"blackmesalabs/hyperram" -> "gtjennings1/HyperBUS"
"riscv-non-isa/rvv-intrinsic-doc" -> "riscv/riscv-v-spec"
"westerndigitalcorporation/swerv_eh1" -> "chipsalliance/Cores-SweRV"
"westerndigitalcorporation/swerv_eh1" -> "westerndigitalcorporation/swerv-ISS"
"westerndigitalcorporation/swerv_eh1" -> "pulp-platform/ariane"
"westerndigitalcorporation/swerv_eh1" -> "syntacore/scr1"
"westerndigitalcorporation/swerv_eh1" -> "cliffordwolf/picorv32"
"westerndigitalcorporation/swerv_eh1" -> "pulp-platform/riscv"
"westerndigitalcorporation/swerv_eh1" -> "darklife/darkriscv"
"westerndigitalcorporation/swerv_eh1" -> "google/riscv-dv"
"westerndigitalcorporation/swerv_eh1" -> "sifive/freedom"
"westerndigitalcorporation/swerv_eh1" -> "ucb-bar/riscv-boom"
"westerndigitalcorporation/swerv_eh1" -> "lowRISC/lowrisc-chip"
"westerndigitalcorporation/swerv_eh1" -> "nvdla/hw"
"westerndigitalcorporation/swerv_eh1" -> "pulp-platform/pulpino"
"westerndigitalcorporation/swerv_eh1" -> "RoaLogic/RV12"
"westerndigitalcorporation/swerv_eh1" -> "olofk/serv"
"xjtuecho/EBAZ4205" -> "Elrori/EBAZ4205"
"xjtuecho/EBAZ4205" -> "blkf2016/ebaz4205"
"xjtuecho/EBAZ4205" -> "nightseas/ebit_z7010"
"xjtuecho/EBAZ4205" -> "KeitetsuWorks/EBAZ4205"
"xjtuecho/EBAZ4205" -> "Leungfung/ebaz4205_hw"
"xjtuecho/EBAZ4205" -> "KarolNi/S9miner_sample"
"xjtuecho/EBAZ4205" -> "q3k/chubby75"
"xjtuecho/EBAZ4205" -> "kangyuzhe666/ZYNQ7010-7020_AD9363"
"xjtuecho/EBAZ4205" -> "embed-me/ebaz4205_fpga"
"xjtuecho/EBAZ4205" -> "DavidJRichards/EBAZ4205"
"xjtuecho/EBAZ4205" -> "kholia/xvc-pico" ["e"=1]
"xjtuecho/EBAZ4205" -> "trabucayre/openFPGALoader"
"xjtuecho/EBAZ4205" -> "XyleMora/EBAZ4205"
"xjtuecho/EBAZ4205" -> "wuxx/icesugar"
"xjtuecho/EBAZ4205" -> "wuxx/Colorlight-FPGA-Projects"
"bokuweb/flownes" -> "bokuweb/rustynes"
"bokuweb/flownes" -> "sairoutine/faithjs"
"bokuweb/flownes" -> "bokuweb/tsukiakari"
"bokuweb/flownes" -> "tyfkda/nesemu"
"bokuweb/rustynes" -> "bokuweb/flownes"
"bokuweb/rustynes" -> "kamiyaowl/rust-nes-emulator"
"bokuweb/rustynes" -> "bokuweb/gopher-boy"
"bokuweb/rustynes" -> "koute/pinky" ["e"=1]
"bokuweb/rustynes" -> "takahirox/nes-rust"
"bokuweb/rustynes" -> "osdev-jp/osdev-jp.github.io" ["e"=1]
"bokuweb/rustynes" -> "tyfkda/nesemu"
"librecores/riscv-sodor" -> "ucb-bar/generator-bootcamp"
"NJU-ProjectN/nemu" -> "NJU-ProjectN/abstract-machine"
"NJU-ProjectN/nemu" -> "NJU-ProjectN/ics-pa"
"NJU-ProjectN/nemu" -> "NJU-ProjectN/ics-pa-gitbook"
"NJU-ProjectN/nemu" -> "OSCPU/NutShell"
"NJU-ProjectN/nemu" -> "OpenXiangShan/NEMU"
"NJU-ProjectN/nemu" -> "riscv-non-isa/riscv-elf-psabi-doc"
"NJU-ProjectN/nemu" -> "plctlab/PLCT-Open-Reports" ["e"=1]
"NJU-ProjectN/nemu" -> "NJU-ProjectN/fceux-am"
"NJU-ProjectN/nemu" -> "sunshaoce/rvcc" ["e"=1]
"NJU-ProjectN/nemu" -> "jiangyy/njuthesis" ["e"=1]
"NJU-ProjectN/nemu" -> "OpenXiangShan/XiangShan"
"NJU-ProjectN/nemu" -> "NJU-ProjectN/am-kernels"
"NJU-ProjectN/nemu" -> "riscv-collab/riscv-gnu-toolchain"
"NJU-ProjectN/nemu" -> "freechipsproject/chisel-bootcamp"
"NJU-ProjectN/nemu" -> "ZhangYikaii/NJUCS-Course-Material" ["e"=1]
"google/gf180mcu-pdk" -> "google/sky90fd-pdk"
"google/gf180mcu-pdk" -> "idea-fasoc/OpenFASOC"
"google/gf180mcu-pdk" -> "google/globalfoundries-pdk-libs-gf180mcu_fd_pr"
"google/gf180mcu-pdk" -> "google/open-source-pdks"
"google/gf180mcu-pdk" -> "google/globalfoundries-pdks"
"google/gf180mcu-pdk" -> "IHP-GmbH/IHP-Open-PDK"
"google/gf180mcu-pdk" -> "sscs-ose/sscs-ose-code-a-chip.github.io"
"google/gf180mcu-pdk" -> "StefanSchippers/xschem"
"google/gf180mcu-pdk" -> "google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0"
"google/gf180mcu-pdk" -> "RTimothyEdwards/open_pdks"
"google/gf180mcu-pdk" -> "iic-jku/iic-osic-tools"
"google/gf180mcu-pdk" -> "gdsfactory/gdsfactory" ["e"=1]
"google/gf180mcu-pdk" -> "sscs-ose/sscs-ose-chipathon.github.io"
"google/gf180mcu-pdk" -> "efabless/caravel"
"google/gf180mcu-pdk" -> "google/skywater-pdk"
"analogdevicesinc/iio-oscilloscope" -> "analogdevicesinc/libiio"
"analogdevicesinc/iio-oscilloscope" -> "analogdevicesinc/plutosdr-fw"
"analogdevicesinc/iio-oscilloscope" -> "analogdevicesinc/plutosdr-m2k-drivers-win"
"analogdevicesinc/iio-oscilloscope" -> "analogdevicesinc/gr-iio"
"analogdevicesinc/iio-oscilloscope" -> "unixpunk/PlutoWeb"
"analogdevicesinc/iio-oscilloscope" -> "analogdevicesinc/linux"
"analogdevicesinc/iio-oscilloscope" -> "Manawyrm/sdrsharp-plutosdr"
"analogdevicesinc/iio-oscilloscope" -> "analogdevicesinc/MathWorks_tools"
"analogdevicesinc/iio-oscilloscope" -> "analogdevicesinc/libad9361-iio"
"analogdevicesinc/iio-oscilloscope" -> "analogdevicesinc/scopy"
"analogdevicesinc/iio-oscilloscope" -> "Mictronics/pluto-gps-sim"
"ultraembedded/cores" -> "pConst/basic_verilog"
"ultraembedded/cores" -> "alexforencich/verilog-i2c"
"ultraembedded/cores" -> "pulp-platform/axi"
"ultraembedded/cores" -> "alexforencich/verilog-ethernet"
"ultraembedded/cores" -> "ZipCPU/wb2axip"
"ultraembedded/cores" -> "aolofsson/oh"
"ultraembedded/cores" -> "seldridge/verilog"
"ultraembedded/cores" -> "alexforencich/verilog-axi"
"ultraembedded/cores" -> "ultraembedded/biriscv"
"ultraembedded/cores" -> "alexforencich/verilog-pcie"
"ultraembedded/cores" -> "alexforencich/verilog-uart"
"ultraembedded/cores" -> "avakar/usbcorev"
"ultraembedded/cores" -> "alexforencich/verilog-axis"
"ultraembedded/cores" -> "darklife/darkriscv"
"ultraembedded/cores" -> "ultraembedded/riscv"
"zephray/VerilogBoy" -> "zephray/NekoCart-GB" ["e"=1]
"zephray/VerilogBoy" -> "seldridge/verilog"
"zephray/VerilogBoy" -> "projf/projf-explore"
"zephray/VerilogBoy" -> "brianbennett/fpga_nes" ["e"=1]
"zephray/VerilogBoy" -> "stffrdhrn/sdram-controller"
"zephray/VerilogBoy" -> "tomverbeure/panologic-g2"
"zephray/VerilogBoy" -> "RobertPeip/VHDLBoy"
"zephray/VerilogBoy" -> "trabucayre/openFPGALoader"
"zephray/VerilogBoy" -> "skiphansen/pano_progfpga"
"zephray/VerilogBoy" -> "ultraembedded/cores"
"risclite/SuperScalar-RISCV-CPU" -> "ultraembedded/biriscv"
"risclite/SuperScalar-RISCV-CPU" -> "rsd-devel/rsd"
"risclite/SuperScalar-RISCV-CPU" -> "ridecore/ridecore"
"risclite/SuperScalar-RISCV-CPU" -> "syntacore/scr1"
"analogdevicesinc/no-OS" -> "analogdevicesinc/hdl"
"analogdevicesinc/no-OS" -> "analogdevicesinc/linux"
"analogdevicesinc/no-OS" -> "analogdevicesinc/libiio"
"analogdevicesinc/no-OS" -> "analogdevicesinc/iio-oscilloscope"
"analogdevicesinc/no-OS" -> "analogdevicesinc/scopy"
"analogdevicesinc/no-OS" -> "open-sdr/openwifi-hw"
"analogdevicesinc/no-OS" -> "analogdevicesinc/fpgahdl_xilinx"
"analogdevicesinc/no-OS" -> "analogdevicesinc/plutosdr-fw"
"analogdevicesinc/no-OS" -> "Xilinx/linux-xlnx"
"analogdevicesinc/no-OS" -> "open-sdr/openwifi"
"analogdevicesinc/no-OS" -> "Xilinx/u-boot-xlnx"
"analogdevicesinc/no-OS" -> "Xilinx/embeddedsw"
"analogdevicesinc/no-OS" -> "analogdevicesinc/libad9361-iio"
"analogdevicesinc/no-OS" -> "jhshi/openofdm"
"analogdevicesinc/no-OS" -> "armink/EasyFlash" ["e"=1]
"VerificationExcellence/UVMReference" -> "VerificationExcellence/SystemVerilogAssertions"
"VerificationExcellence/UVMReference" -> "VerificationExcellence/SystemVerilogReference"
"VerificationExcellence/UVMReference" -> "rdsalemi/uvmprimer"
"VerificationExcellence/UVMReference" -> "raysalemi/uvmprimer"
"VerificationExcellence/UVMReference" -> "funningboy/uvm_axi"
"VerificationExcellence/UVMReference" -> "cluelogic/uvm-tutorial-for-candy-lovers"
"VerificationExcellence/UVMReference" -> "dovstamler/uvm_agents"
"VerificationExcellence/UVMReference" -> "VerificationExcellence/verificationexcellence.github.io"
"VerificationExcellence/UVMReference" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"VerificationExcellence/UVMReference" -> "GodelMachine/AHB2"
"VerificationExcellence/UVMReference" -> "taichi-ishitani/tvip-axi"
"VerificationExcellence/UVMReference" -> "amiq-consulting/svaunit"
"VerificationExcellence/UVMReference" -> "mayurkubavat/UVM-Examples"
"amiq-consulting/amiq_apb" -> "amiq-consulting/svaunit"
"courageheart/AMBA_APB_SRAM" -> "taichi-ishitani/tvip-axi"
"courageheart/AMBA_APB_SRAM" -> "GodelMachine/AHB2"
"courageheart/AMBA_APB_SRAM" -> "marcoz001/axi-uvm"
"courageheart/AMBA_APB_SRAM" -> "muneebullashariff/axi4_vip"
"freechipsproject/chisel3" -> "freechipsproject/firrtl"
"freechipsproject/chisel3" -> "freechipsproject/rocket-chip"
"freechipsproject/chisel3" -> "ucb-bar/chisel-tutorial"
"freechipsproject/chisel3" -> "freechipsproject/chisel-bootcamp"
"freechipsproject/chisel3" -> "chipsalliance/rocket-chip"
"freechipsproject/chisel3" -> "freechipsproject/chisel-template"
"freechipsproject/chisel3" -> "ucb-bar/riscv-sodor"
"freechipsproject/chisel3" -> "sifive/freedom"
"freechipsproject/chisel3" -> "schoeberl/chisel-book"
"freechipsproject/chisel3" -> "ucb-bar/chipyard"
"freechipsproject/chisel3" -> "SpinalHDL/SpinalHDL"
"freechipsproject/chisel3" -> "riscv-boom/riscv-boom"
"freechipsproject/chisel3" -> "riscv/riscv-tools"
"freechipsproject/chisel3" -> "cliffordwolf/picorv32"
"freechipsproject/chisel3" -> "firesim/firesim"
"litex-hub/linux-on-litex-vexriscv" -> "litex-hub/litex-boards"
"litex-hub/linux-on-litex-vexriscv" -> "SpinalHDL/VexRiscv"
"litex-hub/linux-on-litex-vexriscv" -> "enjoy-digital/litex"
"litex-hub/linux-on-litex-vexriscv" -> "timvideos/litex-buildenv"
"litex-hub/linux-on-litex-vexriscv" -> "litex-hub/fpga_101"
"litex-hub/linux-on-litex-vexriscv" -> "enjoy-digital/litedram"
"litex-hub/linux-on-litex-vexriscv" -> "emard/ulx3s"
"litex-hub/linux-on-litex-vexriscv" -> "olofk/serv"
"litex-hub/linux-on-litex-vexriscv" -> "wuxx/Colorlight-FPGA-Projects"
"litex-hub/linux-on-litex-vexriscv" -> "orangecrab-fpga/orangecrab-hardware"
"litex-hub/linux-on-litex-vexriscv" -> "YosysHQ/nextpnr"
"litex-hub/linux-on-litex-vexriscv" -> "open-tool-forge/fpga-toolchain"
"litex-hub/linux-on-litex-vexriscv" -> "enjoy-digital/liteeth"
"litex-hub/linux-on-litex-vexriscv" -> "SpinalHDL/SaxonSoc"
"litex-hub/linux-on-litex-vexriscv" -> "black-parrot/black-parrot"
"OpenXiangShan/XiangShan-doc" -> "OpenXiangShan/XiangShan"
"OpenXiangShan/XiangShan-doc" -> "OpenXiangShan/difftest"
"OpenXiangShan/XiangShan-doc" -> "OSCPU/NutShell"
"OpenXiangShan/XiangShan-doc" -> "THU-DSP-LAB/ventus-gpgpu"
"OpenXiangShan/XiangShan-doc" -> "OSCPU/ysyx"
"OpenXiangShan/XiangShan-doc" -> "OpenXiangShan/HuanCun"
"OpenXiangShan/XiangShan-doc" -> "chipsalliance/chisel3"
"OpenXiangShan/XiangShan-doc" -> "riscv-boom/riscv-boom"
"skordal/potato" -> "sergeykhbr/riscv_vhdl"
"skordal/potato" -> "f32c/f32c"
"skordal/potato" -> "VectorBlox/orca"
"skordal/potato" -> "hamsternz/Rudi-RV32I"
"skordal/potato" -> "VHDL/news"
"skordal/potato" -> "stnolting/neorv32"
"skordal/potato" -> "openrisc/mor1kx"
"skordal/potato" -> "Domipheus/RPU"
"cnrv/riscv-soc-book" -> "cnrv/home"
"cnrv/riscv-soc-book" -> "cnrv/rocket-chip-read"
"cnrv/riscv-soc-book" -> "Intensivate/learning-journey"
"cnrv/riscv-soc-book" -> "freechipsproject/chisel-bootcamp"
"cnrv/riscv-soc-book" -> "ucb-bar/riscv-mini"
"cnrv/riscv-soc-book" -> "riscv-boom/riscv-boom"
"cnrv/riscv-soc-book" -> "ucb-bar/riscv-sodor"
"cnrv/riscv-soc-book" -> "l919898756/RISC-V_article_paper_src"
"cnrv/riscv-soc-book" -> "ucb-bar/chisel-tutorial"
"cnrv/riscv-soc-book" -> "ucb-bar/chipyard"
"cnrv/riscv-soc-book" -> "poweihuang17/Documentation_Spike"
"cnrv/riscv-soc-book" -> "cnrv/fpga-rocket-chip"
"cnrv/riscv-soc-book" -> "plctlab/riscv-operating-system-mooc" ["e"=1]
"cnrv/riscv-soc-book" -> "riscv/riscv-gnu-toolchain"
"cnrv/riscv-soc-book" -> "SI-RISCV/e200_opensource"
"ejrh/cpu" -> "jmahler/mips-cpu"
"ejrh/cpu" -> "Hersh500/cpu"
"NJU-ProjectN/ics-pa-gitbook" -> "NJU-ProjectN/nemu"
"NJU-ProjectN/ics-pa-gitbook" -> "NJU-ProjectN/ics-pa"
"NJU-ProjectN/ics-pa-gitbook" -> "NJU-ProjectN/abstract-machine"
"NJU-ProjectN/ics-pa-gitbook" -> "NJU-ProjectN/nvboard"
"NJU-ProjectN/ics-pa-gitbook" -> "yangminz/bcst_csapp" ["e"=1]
"NJU-ProjectN/ics-pa-gitbook" -> "ZhangYikaii/NJUCS-Course-Material" ["e"=1]
"NJU-ProjectN/ics-pa-gitbook" -> "riscv-non-isa/riscv-elf-psabi-doc"
"NJU-ProjectN/ics-pa-gitbook" -> "NJU-ProjectN/fceux-am"
"NJU-ProjectN/ics-pa-gitbook" -> "cubiccm/PotatoPlus" ["e"=1]
"NJU-ProjectN/ics-pa-gitbook" -> "tangx/Stop-Ask-Questions-The-Stupid-Ways"
"NJU-ProjectN/ics-pa-gitbook" -> "loongson-education/nscscc-wiki" ["e"=1]
"NJU-ProjectN/ics-pa-gitbook" -> "sunshaoce/rvcc" ["e"=1]
"NJU-ProjectN/ics-pa-gitbook" -> "pascal-lab/Tai-e-assignments" ["e"=1]
"NJU-ProjectN/ics-pa-gitbook" -> "oscomp/os-competition-info" ["e"=1]
"seldridge/verilog" -> "pConst/basic_verilog"
"seldridge/verilog" -> "parallella/oh"
"seldridge/verilog" -> "ultraembedded/cores"
"seldridge/verilog" -> "Obijuan/open-fpga-verilog-tutorial"
"seldridge/verilog" -> "aolofsson/oh"
"seldridge/verilog" -> "alexforencich/verilog-uart"
"seldridge/verilog" -> "jmahler/mips-cpu"
"seldridge/verilog" -> "alexforencich/verilog-axi"
"seldridge/verilog" -> "alexforencich/verilog-ethernet"
"seldridge/verilog" -> "alexforencich/verilog-i2c"
"seldridge/verilog" -> "alexforencich/verilog-axis"
"seldridge/verilog" -> "benreynwar/fft-dit-fpga"
"seldridge/verilog" -> "VerificationExcellence/SystemVerilogReference"
"seldridge/verilog" -> "openrisc/mor1kx"
"seldridge/verilog" -> "analogdevicesinc/hdl"
"GlasgowEmbedded/glasgow" -> "nmigen/nmigen"
"GlasgowEmbedded/glasgow" -> "amaranth-lang/amaranth"
"GlasgowEmbedded/glasgow" -> "m-labs/nmigen"
"GlasgowEmbedded/glasgow" -> "enjoy-digital/litex"
"GlasgowEmbedded/glasgow" -> "trabucayre/openFPGALoader"
"GlasgowEmbedded/glasgow" -> "greatscottgadgets/luna"
"GlasgowEmbedded/glasgow" -> "icebreaker-fpga/icebreaker"
"GlasgowEmbedded/glasgow" -> "YosysHQ/yosys"
"GlasgowEmbedded/glasgow" -> "YosysHQ/nextpnr"
"GlasgowEmbedded/glasgow" -> "m-labs/migen"
"GlasgowEmbedded/glasgow" -> "q3k/chubby75"
"GlasgowEmbedded/glasgow" -> "tigard-tools/tigard" ["e"=1]
"GlasgowEmbedded/glasgow" -> "SymbiFlow/prjxray"
"GlasgowEmbedded/glasgow" -> "formatc1702/WireViz" ["e"=1]
"GlasgowEmbedded/glasgow" -> "BrunoLevy/learn-fpga"
"SymbioticEDA/riscv-formal" -> "google/riscv-dv"
"SymbioticEDA/riscv-formal" -> "YosysHQ/SymbiYosys"
"SymbioticEDA/riscv-formal" -> "openhwgroup/core-v-verif"
"SymbioticEDA/riscv-formal" -> "lowRISC/ibex"
"SymbioticEDA/riscv-formal" -> "chipsalliance/dromajo"
"SymbioticEDA/riscv-formal" -> "chipsalliance/Cores-SweRVolf"
"SymbioticEDA/riscv-formal" -> "ben-marshall/awesome-open-hardware-verification"
"SymbioticEDA/riscv-formal" -> "riscv/riscv-compliance"
"SymbioticEDA/riscv-formal" -> "chipsalliance/Cores-SweRV"
"SymbioticEDA/riscv-formal" -> "pulp-platform/axi"
"SymbioticEDA/riscv-formal" -> "riscv/riscv-opcodes"
"SymbioticEDA/riscv-formal" -> "riscv/riscv-tests"
"SymbioticEDA/riscv-formal" -> "riscv-ovpsim/imperas-riscv-tests"
"SymbioticEDA/riscv-formal" -> "black-parrot/black-parrot"
"SymbioticEDA/riscv-formal" -> "openhwgroup/cv32e40p"
"openhwgroup/force-riscv" -> "openhwgroup/core-v-verif"
"openhwgroup/force-riscv" -> "chipsalliance/dromajo"
"openhwgroup/force-riscv" -> "riscv-ovpsim/imperas-riscv-tests"
"Thinklab-SJTU/EDA-AI" -> "circuitnet/CircuitNet"
"Thinklab-SJTU/EDA-AI" -> "limbo018/DREAMPlace"
"Thinklab-SJTU/EDA-AI" -> "google-research/circuit_training"
"Thinklab-SJTU/EDA-AI" -> "haiguanl/DQN_GlobalRouting"
"Thinklab-SJTU/EDA-AI" -> "laiyao1/maskplace"
"Thinklab-SJTU/EDA-AI" -> "Thinklab-SJTU/awesome-ai4eda" ["e"=1]
"Thinklab-SJTU/EDA-AI" -> "Thinklab-SJTU/pygmtools" ["e"=1]
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "marcoz001/axi-uvm"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "troyguo/awesome-dv"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "naragece/uvm-testbench-tutorial-simple-adder"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "nelsoncsc/ISP_UVM"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "andres-mancera/ethernet_10ge_mac_SV_UVM_tb"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "mayurkubavat/UVM-Examples"
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" -> "cluelogic/uvm-tutorial-for-candy-lovers"
"kangyuzhe666/ZYNQ7010-7020_AD9363" -> "gabriel-tenma-white/sdr5"
"kangyuzhe666/ZYNQ7010-7020_AD9363" -> "MicroPhase/antsdr-fw"
"kangyuzhe666/ZYNQ7010-7020_AD9363" -> "regymm/PYNQSDR"
"kangyuzhe666/ZYNQ7010-7020_AD9363" -> "open-sdr/openwifi-hw"
"kangyuzhe666/ZYNQ7010-7020_AD9363" -> "analogdevicesinc/plutosdr-fw"
"kangyuzhe666/ZYNQ7010-7020_AD9363" -> "xjtuecho/EBAZ4205"
"kangyuzhe666/ZYNQ7010-7020_AD9363" -> "open-sdr/openwifi"
"kangyuzhe666/ZYNQ7010-7020_AD9363" -> "xjtuecho/AgmPill"
"riscv/riscv-cores-list" -> "chipsalliance/Cores-SweRV"
"riscv/riscv-cores-list" -> "riscv/riscv-software-list"
"riscv/riscv-cores-list" -> "syntacore/scr1"
"riscv/riscv-cores-list" -> "cliffordwolf/picorv32"
"riscv/riscv-cores-list" -> "openhwgroup/cva6"
"riscv/riscv-cores-list" -> "chipsalliance/rocket-chip"
"riscv/riscv-cores-list" -> "lowRISC/ibex"
"riscv/riscv-cores-list" -> "ucb-bar/chipyard"
"riscv/riscv-cores-list" -> "riscv-boom/riscv-boom"
"riscv/riscv-cores-list" -> "rsd-devel/rsd"
"riscv/riscv-cores-list" -> "PrincetonUniversity/openpiton"
"riscv/riscv-cores-list" -> "riscv/educational-materials"
"riscv/riscv-cores-list" -> "efabless/openlane"
"riscv/riscv-cores-list" -> "google/riscv-dv"
"riscv/riscv-cores-list" -> "pulp-platform/ariane"
"KaHIP/KaHIP" -> "kahypar/kahypar"
"KaHIP/KaHIP" -> "zongshenmu/GraphPartitioners"
"KaHIP/KaHIP" -> "KarypisLab/METIS"
"KaHIP/KaHIP" -> "KaHIP/KaMinPar"
"KaHIP/KaHIP" -> "saurabhdash/GCN_Partitioning"
"KaHIP/KaHIP" -> "ansrlab/edgepart" ["e"=1]
"KarypisLab/METIS" -> "KarypisLab/ParMETIS"
"KarypisLab/METIS" -> "KaHIP/KaHIP"
"KarypisLab/METIS" -> "kahypar/kahypar"
"KarypisLab/METIS" -> "inducer/pymetis"
"KarypisLab/METIS" -> "zongshenmu/GraphPartitioners"
"KarypisLab/METIS" -> "jshun/ligra" ["e"=1]
"KarypisLab/METIS" -> "jegonzal/PowerGraph" ["e"=1]
"inducer/pymetis" -> "networkx/networkx-metis"
"inducer/pymetis" -> "muyuuuu/Graph-Aggregation-by-Metis"
"ALIGN-analoglayout/ALIGN-public" -> "magical-eda/MAGICAL"
"ALIGN-analoglayout/ALIGN-public" -> "ucb-art/BAG_framework"
"ALIGN-analoglayout/ALIGN-public" -> "idea-fasoc/OpenFASOC"
"ALIGN-analoglayout/ALIGN-public" -> "ALIGN-analoglayout/AnalogDetailedRouter"
"ALIGN-analoglayout/ALIGN-public" -> "StefanSchippers/xschem"
"ALIGN-analoglayout/ALIGN-public" -> "purdue-onchip/gds2Para" ["e"=1]
"ALIGN-analoglayout/ALIGN-public" -> "ucb-art/BAG2_cds_ff_mpt"
"ALIGN-analoglayout/ALIGN-public" -> "magical-eda/MAGICAL-CIRCUITS"
"ALIGN-analoglayout/ALIGN-public" -> "Xyce/Xyce" ["e"=1]
"ALIGN-analoglayout/ALIGN-public" -> "google/bigspicy" ["e"=1]
"ALIGN-analoglayout/ALIGN-public" -> "sscs-ose/sscs-ose-code-a-chip.github.io"
"jmahler/mips-cpu" -> "ejrh/cpu"
"jmahler/mips-cpu" -> "seldridge/verilog"
"jmahler/mips-cpu" -> "openrisc/mor1kx"
"jmahler/mips-cpu" -> "alexforencich/verilog-uart"
"jmahler/mips-cpu" -> "Trinkle23897/mips32-cpu" ["e"=1]
"jmahler/mips-cpu" -> "parallella/oh"
"jmahler/mips-cpu" -> "cliffordwolf/picorv32"
"jmahler/mips-cpu" -> "lvyufeng/step_into_mips" ["e"=1]
"jmahler/mips-cpu" -> "steveicarus/iverilog"
"jmahler/mips-cpu" -> "valar1234/MIPS"
"jmahler/mips-cpu" -> "darklife/darkriscv"
"jmahler/mips-cpu" -> "ZipCPU/zipcpu"
"jmahler/mips-cpu" -> "MIPSfpga/schoolMIPS"
"jmahler/mips-cpu" -> "Arlet/verilog-6502" ["e"=1]
"jmahler/mips-cpu" -> "jbush001/NyuziProcessor"
"Xilinx/dma_ip_drivers" -> "alexforencich/verilog-pcie"
"Xilinx/dma_ip_drivers" -> "KastnerRG/riffa"
"Xilinx/dma_ip_drivers" -> "ucsdsysnet/corundum"
"Xilinx/dma_ip_drivers" -> "Xilinx/XRT" ["e"=1]
"Xilinx/dma_ip_drivers" -> "fpgasystems/fpga-network-stack"
"Xilinx/dma_ip_drivers" -> "corundum/corundum"
"Xilinx/dma_ip_drivers" -> "fpgadeveloper/fpga-drive-aximm-pcie"
"Xilinx/dma_ip_drivers" -> "Xilinx/HLx_Examples" ["e"=1]
"Xilinx/dma_ip_drivers" -> "strezh/XPDMA"
"Xilinx/dma_ip_drivers" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Xilinx/dma_ip_drivers" -> "Xilinx/Vitis_Libraries" ["e"=1]
"Xilinx/dma_ip_drivers" -> "Xilinx/XilinxTclStore"
"Xilinx/dma_ip_drivers" -> "RHSResearchLLC/XilinxAR65444"
"Xilinx/dma_ip_drivers" -> "Xilinx/Vitis_Accel_Examples" ["e"=1]
"Xilinx/dma_ip_drivers" -> "alexforencich/verilog-axis"
"alexforencich/verilog-axis" -> "alexforencich/verilog-axi"
"alexforencich/verilog-axis" -> "pulp-platform/axi"
"alexforencich/verilog-axis" -> "alexforencich/verilog-pcie"
"alexforencich/verilog-axis" -> "alexforencich/verilog-ethernet"
"alexforencich/verilog-axis" -> "alexforencich/verilog-uart"
"alexforencich/verilog-axis" -> "ZipCPU/wb2axip"
"alexforencich/verilog-axis" -> "alexforencich/verilog-i2c"
"alexforencich/verilog-axis" -> "alexforencich/cocotbext-axi"
"alexforencich/verilog-axis" -> "corundum/corundum"
"alexforencich/verilog-axis" -> "fpgasystems/fpga-network-stack"
"alexforencich/verilog-axis" -> "analogdevicesinc/hdl"
"alexforencich/verilog-axis" -> "ultraembedded/cores"
"alexforencich/verilog-axis" -> "Xilinx/HLx_Examples" ["e"=1]
"alexforencich/verilog-axis" -> "VLSI-EDA/PoC"
"alexforencich/verilog-axis" -> "alexforencich/verilog-cam"
"bmartini/zynq-axis" -> "bmartini/zynq-xdma"
"bmartini/zynq-xdma" -> "bmartini/zynq-axis"
"bmartini/zynq-xdma" -> "durellinux/ZedBoard_Linux_DMA_driver"
"bmartini/zynq-xdma" -> "culurciello/zynq_linux_drivers_elab"
"bmartini/zynq-xdma" -> "OpenDGPS/zynq-axi-dma-sg"
"kahypar/kahypar" -> "KaHIP/KaHIP"
"kahypar/kahypar" -> "kahypar/mt-kahypar"
"kahypar/kahypar" -> "KarypisLab/METIS"
"kahypar/kahypar" -> "rachelselinar/DREAMPlaceFPGA"
"kahypar/kahypar" -> "jcmgray/cotengra" ["e"=1]
"kahypar/kahypar" -> "inducer/pymetis"
"kahypar/kahypar" -> "lsils/lstools-showcase"
"analogdevicesinc/libad9361-iio" -> "analogdevicesinc/gr-iio"
"analogdevicesinc/linux" -> "analogdevicesinc/libiio"
"analogdevicesinc/linux" -> "analogdevicesinc/iio-oscilloscope"
"analogdevicesinc/linux" -> "analogdevicesinc/hdl"
"analogdevicesinc/linux" -> "analogdevicesinc/no-OS"
"analogdevicesinc/linux" -> "analogdevicesinc/libad9361-iio"
"analogdevicesinc/linux" -> "Xilinx/linux-xlnx"
"analogdevicesinc/linux" -> "analogdevicesinc/fpgahdl_xilinx"
"analogdevicesinc/linux" -> "Xilinx/u-boot-xlnx"
"analogdevicesinc/linux" -> "analogdevicesinc/scopy"
"analogdevicesinc/linux" -> "analogdevicesinc/plutosdr-fw"
"analogdevicesinc/linux" -> "jhshi/openofdm"
"analogdevicesinc/linux" -> "bperez77/xilinx_axidma"
"MoonbaseOtago/vroom" -> "SpinalHDL/NaxRiscv"
"MoonbaseOtago/vroom" -> "chiselverify/chiselverify"
"MoonbaseOtago/vroom" -> "sylefeb/Silixel"
"MoonbaseOtago/vroom" -> "hughperkins/VeriGPU"
"MoonbaseOtago/vroom" -> "gsmecher/minimax"
"MoonbaseOtago/vroom" -> "pulp-platform/common_cells"
"MoonbaseOtago/vroom" -> "bespoke-silicon-group/bsg_manycore"
"MoonbaseOtago/vroom" -> "rsd-devel/rsd"
"MoonbaseOtago/vroom" -> "openpower-cores/a2i"
"YosysHQ/picorv32" -> "riscv-mcu/e203_hbirdv2"
"YosysHQ/picorv32" -> "riscvarchive/riscv-cores-list"
"YosysHQ/picorv32" -> "ultraembedded/biriscv"
"YosysHQ/picorv32" -> "olofk/serv"
"YosysHQ/picorv32" -> "lowRISC/ibex"
"YosysHQ/picorv32" -> "darklife/darkriscv"
"YosysHQ/picorv32" -> "openhwgroup/cva6"
"YosysHQ/picorv32" -> "stnolting/neorv32"
"YosysHQ/picorv32" -> "ultraembedded/riscv"
"YosysHQ/picorv32" -> "alexforencich/verilog-axi"
"YosysHQ/picorv32" -> "SpinalHDL/VexRiscv"
"YosysHQ/picorv32" -> "chipsalliance/rocket-chip"
"YosysHQ/picorv32" -> "aolofsson/oh"
"YosysHQ/picorv32" -> "lnis-uofu/OpenFPGA"
"YosysHQ/picorv32" -> "riscv-software-src/riscv-tools"
"hamsternz/Artix-7-HDMI-processing" -> "hamsternz/FPGA_DisplayPort"
"hamsternz/Artix-7-HDMI-processing" -> "hamsternz/DisplayPort_Verilog"
"wuxx/Colorlight-FPGA-Projects" -> "kazkojima/colorlight-i5-tips"
"wuxx/Colorlight-FPGA-Projects" -> "benitoss/ColorLight_FPGA_boards"
"wuxx/Colorlight-FPGA-Projects" -> "q3k/chubby75"
"wuxx/Colorlight-FPGA-Projects" -> "wuxx/icesugar-pro"
"wuxx/Colorlight-FPGA-Projects" -> "lawrie/fpga_pio" ["e"=1]
"yhqiu16/NVMeCHA" -> "DUNE/pl-nvme"
"yhqiu16/NVMeCHA" -> "yhqiu16/OCOWFC"
"yhqiu16/NVMeCHA" -> "FDU-ME-ARC/NVMeCHA"
"Elrori/EBAZ4205" -> "xjtuecho/EBAZ4205"
"Elrori/EBAZ4205" -> "Leungfung/ebaz4205_hw"
"Elrori/EBAZ4205" -> "blkf2016/ebaz4205"
"Elrori/EBAZ4205" -> "nightseas/ebit_z7010"
"Elrori/EBAZ4205" -> "KeitetsuWorks/EBAZ4205"
"Elrori/EBAZ4205" -> "TerayTech/TT_Digilent_JTAG_HS2"
"Elrori/EBAZ4205" -> "alinxalinx/AX7010"
"benreynwar/fft-dit-fpga" -> "DexWen/FFT_Verilog"
"benreynwar/fft-dit-fpga" -> "vinamarora8/Radix-2-FFT"
"ucb-bar/riscv-sodor" -> "ucb-bar/riscv-mini"
"ucb-bar/riscv-sodor" -> "ucb-bar/chisel-tutorial"
"ucb-bar/riscv-sodor" -> "freechipsproject/chisel3"
"ucb-bar/riscv-sodor" -> "ucb-bar/chipyard"
"ucb-bar/riscv-sodor" -> "riscv-boom/riscv-boom"
"ucb-bar/riscv-sodor" -> "schoeberl/chisel-book"
"ucb-bar/riscv-sodor" -> "freechipsproject/chisel-bootcamp"
"ucb-bar/riscv-sodor" -> "ucb-bar/dsptools"
"ucb-bar/riscv-sodor" -> "ucb-bar/riscv-boom"
"ucb-bar/riscv-sodor" -> "freechipsproject/chisel-template"
"ucb-bar/riscv-sodor" -> "pulp-platform/riscv"
"ucb-bar/riscv-sodor" -> "riscv/riscv-tests"
"ucb-bar/riscv-sodor" -> "pulp-platform/ariane"
"ucb-bar/riscv-sodor" -> "lowRISC/lowrisc-chip"
"ucb-bar/riscv-sodor" -> "chipsalliance/rocket-chip"
"Xilinx/device-tree-xlnx" -> "Xilinx/u-boot-xlnx"
"Xilinx/device-tree-xlnx" -> "Xilinx/linux-xlnx"
"Xilinx/device-tree-xlnx" -> "Digilent/linux-digilent"
"Xilinx/device-tree-xlnx" -> "bperez77/xilinx_axidma"
"Xilinx/device-tree-xlnx" -> "Xilinx/arm-trusted-firmware"
"Xilinx/device-tree-xlnx" -> "Xilinx/meta-xilinx"
"Xilinx/device-tree-xlnx" -> "Xilinx/XilinxTclStore"
"NetFPGA/P4-NetFPGA-public" -> "Sonata-Princeton/SONATA-DEV" ["e"=1]
"opensmartnic/awesome-smartnic" -> "tcp-acceleration-service/FlexTOE"
"opensmartnic/awesome-smartnic" -> "acsl-technion/nica"
"opensmartnic/awesome-smartnic" -> "Xilinx/open-nic"
"opensmartnic/awesome-smartnic" -> "axbryd/FlowBlaze"
"opensmartnic/awesome-smartnic" -> "Xilinx/open-nic-shell"
"opensmartnic/awesome-smartnic" -> "RC4ML/FpgaNIC" ["e"=1]
"opensmartnic/awesome-smartnic" -> "redn-io/RedN" ["e"=1]
"raulbehl/100DaysOfRTL" -> "avashist003/SystemVerilog_Design_Verification"
"raulbehl/100DaysOfRTL" -> "Ummidichandrika/100-Days-of-RTL"
"raulbehl/100DaysOfRTL" -> "raysalemi/Python4RTLVerification"
"raulbehl/100DaysOfRTL" -> "aolofsson/awesome-opensource-hardware"
"Digilent/vivado-boards" -> "Digilent/digilent-xdc"
"Digilent/vivado-boards" -> "Digilent/vivado-library"
"Digilent/vivado-boards" -> "Digilent/digilent-vivado-scripts"
"Digilent/vivado-boards" -> "Digilent/Arty"
"Digilent/vivado-boards" -> "Avnet/bdf" ["e"=1]
"Digilent/vivado-boards" -> "ucb-bar/fpga-zynq"
"Digilent/vivado-boards" -> "ZipCPU/openarty"
"stevehoover/1st-CLaaS" -> "stevehoover/warp-v"
"stevehoover/1st-CLaaS" -> "shivanishah269/risc-v-core"
"viduraakalanka/HDL-Bits-Solutions" -> "pConst/basic_verilog"
"viduraakalanka/HDL-Bits-Solutions" -> "microdynamics-cpu/tree-core-ide"
"viduraakalanka/HDL-Bits-Solutions" -> "ljgibbslf/SM3_core"
"viduraakalanka/HDL-Bits-Solutions" -> "xiaop1/Verilog-Practice"
"ZipCPU/wb2axip" -> "pulp-platform/axi"
"ZipCPU/wb2axip" -> "alexforencich/verilog-axi"
"ZipCPU/wb2axip" -> "pulp-platform/common_cells"
"ZipCPU/wb2axip" -> "alexforencich/verilog-axis"
"ZipCPU/wb2axip" -> "ultraembedded/cores"
"ZipCPU/wb2axip" -> "enjoy-digital/litedram"
"ZipCPU/wb2axip" -> "ZipCPU/wbuart32"
"ZipCPU/wb2axip" -> "VLSI-EDA/PoC"
"ZipCPU/wb2axip" -> "laforest/FPGADesignElements"
"ZipCPU/wb2axip" -> "ZipCPU/autofpga"
"ZipCPU/wb2axip" -> "alexforencich/verilog-pcie"
"ZipCPU/wb2axip" -> "YosysHQ/SymbiYosys"
"ZipCPU/wb2axip" -> "olofk/fusesoc"
"ZipCPU/wb2axip" -> "slaclab/surf"
"ZipCPU/wb2axip" -> "ZipCPU/zipcpu"
"lambdaconcept/minerva" -> "lambdaconcept/lambdasoc"
"lambdaconcept/minerva" -> "adamgreig/daqnet"
"lambdaconcept/minerva" -> "antonblanchard/chiselwatt"
"lambdaconcept/minerva" -> "m-labs/nmigen"
"lambdaconcept/minerva" -> "ECP5-PCIe/ECP5-PCIe"
"CospanDesign/nysa-sata" -> "enjoy-digital/litesata"
"CospanDesign/nysa-sata" -> "Elphel/x393_sata"
"dawsonjon/fpu" -> "danshanley/FPU"
"dawsonjon/fpu" -> "dawsonjon/verilog-math"
"dawsonjon/fpu" -> "ucb-bar/berkeley-hardfloat"
"dawsonjon/fpu" -> "bespoke-silicon-group/basejump_stl"
"dawsonjon/fpu" -> "pulp-platform/axi"
"dawsonjon/fpu" -> "zachjs/sv2v"
"dawsonjon/fpu" -> "alexforencich/verilog-pcie"
"dawsonjon/fpu" -> "nvdla/hw"
"dawsonjon/fpu" -> "alexforencich/verilog-axi"
"eembc/coremark-pro" -> "eembc/mlmark"
"eembc/coremark-pro" -> "eembc/coremark"
"sergeykhbr/riscv_vhdl" -> "skordal/potato"
"sergeykhbr/riscv_vhdl" -> "ucb-bar/fpga-zynq"
"sergeykhbr/riscv_vhdl" -> "syntacore/scr1"
"sergeykhbr/riscv_vhdl" -> "f32c/f32c"
"sergeykhbr/riscv_vhdl" -> "lowRISC/lowrisc-chip"
"sergeykhbr/riscv_vhdl" -> "VectorBlox/orca"
"sergeykhbr/riscv_vhdl" -> "nickg/nvc"
"sergeykhbr/riscv_vhdl" -> "pulp-platform/ariane"
"sergeykhbr/riscv_vhdl" -> "VLSI-EDA/PoC"
"sergeykhbr/riscv_vhdl" -> "stnolting/neorv32"
"sergeykhbr/riscv_vhdl" -> "drom/awesome-hdl"
"sergeykhbr/riscv_vhdl" -> "ucb-bar/riscv-sodor"
"sergeykhbr/riscv_vhdl" -> "pulp-platform/riscv"
"sergeykhbr/riscv_vhdl" -> "openrisc/mor1kx"
"sergeykhbr/riscv_vhdl" -> "mariusmm/RISC-V-TLM" ["e"=1]
"chipmuenk/pyfda" -> "olofk/edalize"
"chipmuenk/pyfda" -> "nmigen/nmigen"
"chipmuenk/pyfda" -> "ZipCPU/dblclockfft"
"chipmuenk/pyfda" -> "slaclab/surf"
"chipmuenk/pyfda" -> "jankae/VNA" ["e"=1]
"chipmuenk/pyfda" -> "TerosTechnology/vscode-terosHDL"
"chipmuenk/pyfda" -> "esynr3z/corsair"
"chipmuenk/pyfda" -> "m-labs/migen"
"chipmuenk/pyfda" -> "lachlansneff/ligeia"
"chipmuenk/pyfda" -> "olofk/fusesoc"
"kazuhikoarase/simcirjs" -> "circuitsim/circuit-simulator"
"kazuhikoarase/simcirjs" -> "zupolgec/circuit-simulator"
"MIPSfpga/schoolMIPS" -> "MIPSfpga/mipsfpga-plus"
"MIPSfpga/schoolMIPS" -> "zhelnio/schoolRISCV"
"MIPSfpga/schoolMIPS" -> "MIPSfpga/digital-design-lab-manual"
"eembc/coremark" -> "eembc/coremark-pro"
"eembc/coremark" -> "Keith-S-Thompson/dhrystone"
"eembc/coremark" -> "syntacore/scr1"
"eembc/coremark" -> "embench/embench-iot"
"eembc/coremark" -> "sifive/benchmark-dhrystone"
"eembc/coremark" -> "riscv/riscv-gnu-toolchain"
"eembc/coremark" -> "chipsalliance/rocket-chip"
"eembc/coremark" -> "ucb-bar/chipyard"
"eembc/coremark" -> "riscv-boom/riscv-boom"
"eembc/coremark" -> "google/riscv-dv"
"eembc/coremark" -> "litex-hub/linux-on-litex-vexriscv"
"eembc/coremark" -> "riscv-software-src/riscv-tests"
"eembc/coremark" -> "chipsalliance/dromajo"
"eembc/coremark" -> "PrincetonUniversity/openpiton"
"eembc/coremark" -> "riscv/riscv-tests"
"andres-mancera/ethernet_10ge_mac_SV_UVM_tb" -> "andres-mancera/ethernet_10ge_mac_SV_tb"
"andres-mancera/ethernet_10ge_mac_SV_UVM_tb" -> "marcoz001/axi-uvm"
"nelsoncsc/ISP_UVM" -> "PacoReinaCampo/MPSoC-DV"
"The-OpenROAD-Project/RePlAce" -> "limbo018/DREAMPlace"
"The-OpenROAD-Project/RePlAce" -> "cuhk-eda/ripple-fpga"
"The-OpenROAD-Project/RePlAce" -> "The-OpenROAD-Project/TritonRoute"
"The-OpenROAD-Project/RePlAce" -> "cuhk-eda/cu-gr"
"The-OpenROAD-Project/RePlAce" -> "RsynTeam/rsyn-x"
"The-OpenROAD-Project/RePlAce" -> "The-OpenROAD-Project/OpenDB"
"The-OpenROAD-Project/RePlAce" -> "The-OpenROAD-Project/ioPlacer"
"The-OpenROAD-Project/RePlAce" -> "The-OpenROAD-Project/FastRoute"
"The-OpenROAD-Project/RePlAce" -> "cuhk-eda/dr-cu"
"LE-TOM/JTAG-HS3" -> "TerayTech/TT_Digilent_JTAG_HS2"
"T-head-Semi/openc906" -> "T-head-Semi/opene906"
"T-head-Semi/openc906" -> "T-head-Semi/opene902"
"T-head-Semi/openc906" -> "T-head-Semi/openc910"
"T-head-Semi/openc906" -> "T-head-Semi/riscv-aosp"
"T-head-Semi/opene902" -> "T-head-Semi/openc906"
"T-head-Semi/opene902" -> "T-head-Semi/opene906"
"T-head-Semi/opene906" -> "T-head-Semi/openc906"
"T-head-Semi/opene906" -> "T-head-Semi/opene902"
"riscv-non-isa/riscv-arch-test" -> "riscv-software-src/riscv-tests"
"riscv-non-isa/riscv-arch-test" -> "riscv-software-src/riscof"
"riscv-non-isa/riscv-arch-test" -> "riscv/sail-riscv"
"riscv-non-isa/riscv-arch-test" -> "riscv/riscv-CMOs"
"riscv-non-isa/riscv-arch-test" -> "riscv-non-isa/riscv-toolchain-conventions"
"riscv-non-isa/riscv-arch-test" -> "riscv-ovpsim/imperas-riscv-tests"
"riscv/sail-riscv" -> "rems-project/sail" ["e"=1]
"riscv/sail-riscv" -> "riscv-non-isa/riscv-arch-test"
"riscv/sail-riscv" -> "riscv-ovpsim/imperas-riscv-tests"
"riscv/sail-riscv" -> "riscv/riscv-code-size-reduction"
"riscv/sail-riscv" -> "riscv/riscv-CMOs"
"VerticalResearchGroup/miaow" -> "jbush001/NyuziProcessor"
"VerticalResearchGroup/miaow" -> "asicguy/gplgpu"
"VerticalResearchGroup/miaow" -> "vortexgpgpu/vortex"
"VerticalResearchGroup/miaow" -> "nvdla/hw"
"VerticalResearchGroup/miaow" -> "gpgpu-sim/gpgpu-sim_distribution"
"VerticalResearchGroup/miaow" -> "THU-DSP-LAB/ventus-gpgpu"
"VerticalResearchGroup/miaow" -> "pulp-platform/ariane"
"VerticalResearchGroup/miaow" -> "syntacore/scr1"
"VerticalResearchGroup/miaow" -> "cliffordwolf/picorv32"
"VerticalResearchGroup/miaow" -> "lowRISC/lowrisc-chip"
"VerticalResearchGroup/miaow" -> "pulp-platform/pulpino"
"VerticalResearchGroup/miaow" -> "openrisc/mor1kx"
"VerticalResearchGroup/miaow" -> "darklife/darkriscv"
"VerticalResearchGroup/miaow" -> "westerndigitalcorporation/swerv_eh1"
"VerticalResearchGroup/miaow" -> "alexforencich/verilog-axi"
"ZipCPU/dblclockfft" -> "capitanov/intfftk"
"ZipCPU/dblclockfft" -> "mattvenn/fpga-fft"
"tomverbeure/panologic-g2" -> "twj42/PanoLogicG2_ReverseEngineering"
"tomverbeure/panologic-g2" -> "tomverbeure/panologic"
"tomverbeure/panologic-g2" -> "skiphansen/pano_progfpga"
"LNIS-Projects/OpenFPGA" -> "LNIS-Projects/LSOracle"
"SymbiFlow/prjtrellis" -> "SymbiFlow/prjxray"
"SymbiFlow/prjtrellis" -> "YosysHQ/nextpnr"
"SymbiFlow/prjtrellis" -> "cliffordwolf/icestorm"
"SymbiFlow/prjtrellis" -> "gregdavill/OrangeCrab"
"SymbiFlow/prjtrellis" -> "whitequark/Yumewatari"
"SymbiFlow/prjtrellis" -> "SymbiFlow/icestorm"
"SymbiFlow/prjtrellis" -> "emard/ulx3s"
"SymbiFlow/prjtrellis" -> "SymbiFlow/symbiflow-arch-defs"
"SymbiFlow/prjtrellis" -> "tinyfpga/TinyFPGA-Bootloader"
"SymbiFlow/prjtrellis" -> "YosysHQ/SymbiYosys"
"SymbiFlow/prjtrellis" -> "tinyfpga/TinyFPGA-EX"
"SymbiFlow/symbiflow-examples" -> "lnis-uofu/SOFA"
"SymbiFlow/symbiflow-examples" -> "SymbiFlow/symbiflow-docs"
"YosysHQ/arachne-pnr" -> "YosysHQ/nextpnr"
"ucb-bar/chisel-tutorial" -> "freechipsproject/chisel-bootcamp"
"ucb-bar/chisel-tutorial" -> "freechipsproject/chisel-template"
"ucb-bar/chisel-tutorial" -> "freechipsproject/chisel3"
"ucb-bar/chisel-tutorial" -> "ucb-bar/riscv-sodor"
"ucb-bar/chisel-tutorial" -> "schoeberl/chisel-book"
"ucb-bar/chisel-tutorial" -> "ucb-bar/riscv-mini"
"ucb-bar/chisel-tutorial" -> "chipsalliance/rocket-chip"
"ucb-bar/chisel-tutorial" -> "chipsalliance/chisel3"
"ucb-bar/chisel-tutorial" -> "schoeberl/chisel-examples"
"ucb-bar/chisel-tutorial" -> "freechipsproject/rocket-chip"
"ucb-bar/chisel-tutorial" -> "ucb-bar/dsptools"
"ucb-bar/chisel-tutorial" -> "ucb-bar/fpga-zynq"
"ucb-bar/chisel-tutorial" -> "ucb-bar/chipyard"
"ucb-bar/chisel-tutorial" -> "sifive/freedom"
"ucb-bar/chisel-tutorial" -> "bu-icsg/dana"
"grahamedgecombe/icicle" -> "osresearch/up5k"
"grahamedgecombe/icicle" -> "smunaut/ice40-playground"
"grahamedgecombe/icicle" -> "tinyfpga/TinyFPGA-Bootloader"
"grahamedgecombe/icicle" -> "mystorm-org/BlackIce-II"
"grahamedgecombe/icicle" -> "cliffordwolf/picorv32"
"grahamedgecombe/icicle" -> "gtjennings1/HyperBUS"
"grahamedgecombe/icicle" -> "YosysHQ/icestorm"
"grahamedgecombe/icicle" -> "emard/ulx3s"
"grahamedgecombe/icicle" -> "tomverbeure/upduino"
"RTimothyEdwards/magic" -> "RTimothyEdwards/open_pdks"
"RTimothyEdwards/magic" -> "RTimothyEdwards/netgen"
"RTimothyEdwards/magic" -> "RTimothyEdwards/qflow"
"RTimothyEdwards/magic" -> "efabless/openlane"
"RTimothyEdwards/magic" -> "VLSIDA/OpenRAM"
"RTimothyEdwards/magic" -> "The-OpenROAD-Project/OpenROAD"
"RTimothyEdwards/magic" -> "RTimothyEdwards/qrouter"
"RTimothyEdwards/magic" -> "KLayout/klayout" ["e"=1]
"RTimothyEdwards/magic" -> "efabless/caravel"
"RTimothyEdwards/magic" -> "The-OpenROAD-Project/OpenSTA"
"RTimothyEdwards/magic" -> "RTimothyEdwards/XCircuit"
"RTimothyEdwards/magic" -> "The-OpenROAD-Project/OpenLane"
"RTimothyEdwards/magic" -> "google/skywater-pdk"
"RTimothyEdwards/magic" -> "StefanSchippers/xschem"
"RTimothyEdwards/magic" -> "IHP-GmbH/IHP-Open-PDK"
"efabless/openlane" -> "The-OpenROAD-Project/OpenROAD"
"efabless/openlane" -> "RTimothyEdwards/open_pdks"
"efabless/openlane" -> "efabless/caravel"
"efabless/openlane" -> "RTimothyEdwards/magic"
"efabless/openlane" -> "VLSIDA/OpenRAM"
"efabless/openlane" -> "google/skywater-pdk"
"efabless/openlane" -> "olofk/edalize"
"efabless/openlane" -> "google/verible"
"efabless/openlane" -> "kunalg123/vsdflow"
"efabless/openlane" -> "alainmarcel/Surelog"
"efabless/openlane" -> "RTimothyEdwards/qflow"
"efabless/openlane" -> "stevehoover/warp-v"
"efabless/openlane" -> "YosysHQ/SymbiYosys"
"efabless/openlane" -> "olofk/fusesoc"
"efabless/openlane" -> "lakshmi-sathi/avsdpll_1v8"
"iic-jku/iic-osic-tools" -> "IHP-GmbH/IHP-Open-PDK"
"iic-jku/iic-osic-tools" -> "sscs-ose/sscs-ose-chipathon.github.io"
"nickson-jose/vsdstdcelldesign" -> "praharshapm/vsdmixedsignalflow"
"rubund/graywolf" -> "RTimothyEdwards/qflow"
"litex-hub/fpga_101" -> "litex-hub/litex-boards"
"litex-hub/fpga_101" -> "timvideos/litex-buildenv"
"litex-hub/fpga_101" -> "litex-hub/linux-on-litex-vexriscv"
"litex-hub/fpga_101" -> "m-labs/migen"
"litex-hub/fpga_101" -> "wuxx/icesugar"
"dan-rodrigues/icestation-32" -> "dan-rodrigues/super-miyamoto-sprint"
"dan-rodrigues/icestation-32" -> "mattvenn/vga-clock"
"jijingg/Spinal-bootcamp" -> "SpinalHDL/SpinalWorkshop"
"jijingg/Spinal-bootcamp" -> "SpinalHDL/SpinalTemplateSbt"
"pyuvm/pyuvm" -> "tpoikela/uvm-python"
"pyuvm/pyuvm" -> "fvutils/pyvsc"
"pyuvm/pyuvm" -> "mciepluc/cocotb-coverage"
"pyuvm/pyuvm" -> "ben-marshall/awesome-open-hardware-verification"
"pyuvm/pyuvm" -> "themperek/cocotb-test"
"pyuvm/pyuvm" -> "cocotb/cocotb-bus"
"pyuvm/pyuvm" -> "dalance/sv-parser"
"bluespec/Flute" -> "bluespec/Piccolo"
"bluespec/Flute" -> "bluespec/Toooba"
"bluespec/Flute" -> "B-Lang-org/bsc"
"bluespec/Flute" -> "chipsalliance/dromajo"
"bluespec/Flute" -> "pulp-platform/fpnew"
"bluespec/Flute" -> "BSVLang/Main"
"bluespec/Flute" -> "pulp-platform/riscv-dbg"
"bluespec/Flute" -> "LNIS-Projects/OpenFPGA"
"bluespec/Flute" -> "black-parrot/black-parrot"
"bluespec/Flute" -> "PrincetonUniversity/openpiton"
"bluespec/Flute" -> "ultraembedded/biriscv"
"bluespec/Flute" -> "riscv/riscv-compliance"
"bluespec/Flute" -> "sifive/Kami" ["e"=1]
"bluespec/Flute" -> "zachjs/sv2v"
"bluespec/Toooba" -> "bluespec/Piccolo"
"bluespec/Toooba" -> "bluespec/Flute"
"pulp-platform/pulp-riscv-gnu-toolchain" -> "pulp-platform/pulp-sdk"
"TILOS-AI-Institute/MacroPlacement" -> "NVlabs/AutoDMP"
"TILOS-AI-Institute/MacroPlacement" -> "TILOS-AI-Institute/HypergraphPartitioning"
"TILOS-AI-Institute/MacroPlacement" -> "google-research/circuit_training"
"TILOS-AI-Institute/MacroPlacement" -> "circuitnet/CircuitNet"
"pulp-platform/ariane" -> "pulp-platform/riscv"
"pulp-platform/ariane" -> "PrincetonUniversity/openpiton"
"pulp-platform/ariane" -> "westerndigitalcorporation/swerv_eh1"
"pulp-platform/ariane" -> "cliffordwolf/picorv32"
"pulp-platform/ariane" -> "syntacore/scr1"
"pulp-platform/ariane" -> "lowRISC/lowrisc-chip"
"pulp-platform/ariane" -> "ucb-bar/riscv-sodor"
"pulp-platform/ariane" -> "pulp-platform/pulpino"
"pulp-platform/ariane" -> "ucb-bar/riscv-boom"
"pulp-platform/ariane" -> "SpinalHDL/VexRiscv"
"pulp-platform/ariane" -> "google/riscv-dv"
"pulp-platform/ariane" -> "chipsalliance/Cores-SweRV"
"pulp-platform/ariane" -> "lowRISC/ibex"
"pulp-platform/ariane" -> "bespoke-silicon-group/basejump_stl"
"pulp-platform/ariane" -> "ridecore/ridecore"
"pulp-platform/axi" -> "alexforencich/verilog-axi"
"pulp-platform/axi" -> "pulp-platform/common_cells"
"pulp-platform/axi" -> "alexforencich/verilog-axis"
"pulp-platform/axi" -> "ZipCPU/wb2axip"
"pulp-platform/axi" -> "alexforencich/verilog-pcie"
"pulp-platform/axi" -> "bespoke-silicon-group/basejump_stl"
"pulp-platform/axi" -> "taichi-ishitani/tvip-axi"
"pulp-platform/axi" -> "lowRISC/ibex"
"pulp-platform/axi" -> "openhwgroup/cv32e40p"
"pulp-platform/axi" -> "pulp-platform/pulp"
"pulp-platform/axi" -> "syntacore/scr1"
"pulp-platform/axi" -> "openhwgroup/core-v-verif"
"pulp-platform/axi" -> "cocotb/cocotb"
"pulp-platform/axi" -> "olofk/fusesoc"
"pulp-platform/axi" -> "olofk/edalize"
"riscvarchive/riscv-cores-list" -> "YosysHQ/picorv32"
"riscvarchive/riscv-cores-list" -> "openhwgroup/core-v-verif"
"zweix123/jyyslide-md" -> "zweix123/CS-notes"
"haiguanl/DQN_GlobalRouting" -> "cnktran/Reinforcement-Learning-Approach-to-Packet-Routing-on-a-Dynamic-Network"
"haiguanl/DQN_GlobalRouting" -> "cuhk-eda/cu-gr"
"rsnikhil/Bluespec_BSV_Tutorial" -> "BSVLang/Main"
"funningboy/uvm_axi" -> "taichi-ishitani/tvip-axi"
"funningboy/uvm_axi" -> "marcoz001/axi-uvm"
"funningboy/uvm_axi" -> "rdsalemi/uvmprimer"
"funningboy/uvm_axi" -> "VerificationExcellence/UVMReference"
"funningboy/uvm_axi" -> "gupta409/Processor-UVM-Verification"
"funningboy/uvm_axi" -> "GodelMachine/AHB2"
"funningboy/uvm_axi" -> "andres-mancera/ethernet_10ge_mac_SV_UVM_tb"
"funningboy/uvm_axi" -> "kumarrishav14/AXI"
"CSL-KU/firesim-nvdla" -> "JunningWu/Learning-NVDLA-Notes"
"CSL-KU/firesim-nvdla" -> "nvdla/sw"
"CSL-KU/firesim-nvdla" -> "redpanda3/soDLA"
"CSL-KU/firesim-nvdla" -> "LeiWang1999/ZYNQ-NVDLA"
"CSL-KU/firesim-nvdla" -> "soDLA-publishment/soDLA"
"CSL-KU/firesim-nvdla" -> "firesim/firesim"
"CSL-KU/firesim-nvdla" -> "ONNC/onnc-tutorial"
"CSL-KU/firesim-nvdla" -> "ONNC/onnc"
"CSL-KU/firesim-nvdla" -> "SCLUO/ITRI-OpenDLA"
"CSL-KU/firesim-nvdla" -> "bu-icsg/dana"
"CSL-KU/firesim-nvdla" -> "zeasa/nvdla-compiler"
"LeiWang1999/ZYNQ-NVDLA" -> "JunningWu/Learning-NVDLA-Notes"
"LeiWang1999/ZYNQ-NVDLA" -> "soDLA-publishment/soDLA"
"LeiWang1999/ZYNQ-NVDLA" -> "zeasa/nvdla-compiler"
"LeiWang1999/ZYNQ-NVDLA" -> "CSL-KU/firesim-nvdla"
"LeiWang1999/ZYNQ-NVDLA" -> "dhm2013724/yolov2_xilinx_fpga" ["e"=1]
"LeiWang1999/ZYNQ-NVDLA" -> "cxlisme/FPGA-proj" ["e"=1]
"LeiWang1999/ZYNQ-NVDLA" -> "lulinchen/cnn_open" ["e"=1]
"Qirun/ARM_Cortex-M3" -> "Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition"
"Qirun/ARM_Cortex-M3" -> "WalkerLau/DetectHumanFaces"
"Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition" -> "Starrynightzyq/ZYNQ-PYNQ-Z2-Gobang"
"Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition" -> "Qirun/ARM_Cortex-M3"
"THU-DSP-LAB/ventus-gpgpu" -> "vortexgpgpu/vortex"
"THU-DSP-LAB/ventus-gpgpu" -> "pulp-platform/ara"
"THU-DSP-LAB/ventus-gpgpu" -> "hughperkins/VeriGPU"
"THU-DSP-LAB/ventus-gpgpu" -> "SJTU-ACA-Lab/blue-porcelain"
"THU-DSP-LAB/ventus-gpgpu" -> "vortexgpgpu/vortex_tutorials"
"THU-DSP-LAB/ventus-gpgpu" -> "SingularityKChen/dl_accelerator" ["e"=1]
"WalkerLau/DetectHumanFaces" -> "Qirun/ARM_Cortex-M3"
"WalkerLau/DetectHumanFaces" -> "Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition"
"riscv-software-src/riscv-tools" -> "riscv-software-src/riscv-isa-sim"
"riscv-software-src/riscv-tools" -> "riscv-software-src/riscv-tests"
"riscv-software-src/riscv-tools" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-software-src/riscv-tools" -> "riscv-software-src/riscv-pk"
"riscv/riscv-angel" -> "riscv/riscv-pk"
"riscv/riscv-angel" -> "riscv/riscv-wiki"
"riscv/riscv-angel" -> "riscv/riscv-go"
"riscv/riscv-code-size-reduction" -> "riscv/riscv-profiles"
"riscv/riscv-crypto" -> "riscv/riscv-code-size-reduction"
"riscv/riscv-crypto" -> "scarv/xcrypto"
"riscv/riscv-crypto" -> "riscv/riscv-bitmanip"
"riscv/riscv-crypto" -> "riscv/riscv-debug-spec"
"riscv/riscv-crypto" -> "riscv/sail-riscv"
"westerndigitalcorporation/swerv_eh1_fpga" -> "chipsalliance/Cores-SweRV_fpga"
"sudhamshu091/32-Verilog-Mini-Projects" -> "mongrelgem/Verilog-Adders"
"sudhamshu091/32-Verilog-Mini-Projects" -> "alexforencich/verilog-uart"
"msoeken/cirkit" -> "lsils/lstools-showcase"
"msoeken/cirkit" -> "nbulsi/also"
"msoeken/cirkit" -> "lsils/mockturtle"
"NVlabs/NVBit" -> "NVlabs/SASSI"
"NVlabs/NVBit" -> "accel-sim/accel-sim-framework"
"NVlabs/NVBit" -> "cloudcores/CuAssembler" ["e"=1]
"NVlabs/NVBit" -> "sderek/CUDAAdvisor"
"NVlabs/NVBit" -> "Jokeren/Awesome-GPU" ["e"=1]
"MicroPhase/antsdr-fw" -> "srsran/zynq_timestamping"
"MicroPhase/antsdr-fw" -> "MicroPhase/antsdr_uhd"
"blkf2016/ebaz4205" -> "nightseas/ebit_z7010"
"blkf2016/ebaz4205" -> "embed-me/ebaz4205_fpga"
"blkf2016/ebaz4205" -> "KeitetsuWorks/EBAZ4205"
"newhouseb/onebitbt" -> "newhouseb/alldigitalradio"
"Intensivate/learning-journey" -> "cnrv/rocket-chip-read"
"Xilinx/XilinxTclStore" -> "Xilinx/u-boot-xlnx"
"Xilinx/XilinxTclStore" -> "alexforencich/verilog-axis"
"Xilinx/XilinxTclStore" -> "Xilinx/HLx_Examples" ["e"=1]
"Xilinx/XilinxTclStore" -> "VLSI-EDA/PoC"
"Xilinx/XilinxTclStore" -> "Xilinx/device-tree-xlnx"
"Xilinx/XilinxTclStore" -> "Xilinx/dma_ip_drivers"
"Xilinx/XilinxTclStore" -> "analogdevicesinc/hdl"
"Xilinx/XilinxTclStore" -> "Xilinx/RapidWright" ["e"=1]
"Xilinx/XilinxTclStore" -> "alexforencich/verilog-pcie"
"Xilinx/XilinxTclStore" -> "alexforencich/verilog-axi"
"trabucayre/openFPGALoader" -> "olofk/edalize"
"trabucayre/openFPGALoader" -> "YosysHQ/nextpnr"
"trabucayre/openFPGALoader" -> "olofk/fusesoc"
"trabucayre/openFPGALoader" -> "YosysHQ/apicula"
"trabucayre/openFPGALoader" -> "enjoy-digital/litex"
"trabucayre/openFPGALoader" -> "YosysHQ/oss-cad-suite-build"
"trabucayre/openFPGALoader" -> "sylefeb/Silice"
"trabucayre/openFPGALoader" -> "lnis-uofu/OpenFPGA"
"trabucayre/openFPGALoader" -> "olofk/serv"
"trabucayre/openFPGALoader" -> "laforest/FPGADesignElements"
"trabucayre/openFPGALoader" -> "amaranth-lang/amaranth"
"trabucayre/openFPGALoader" -> "hdl-util/hdmi"
"trabucayre/openFPGALoader" -> "litex-hub/litex-boards"
"trabucayre/openFPGALoader" -> "projf/projf-explore"
"trabucayre/openFPGALoader" -> "JulianKemmerer/PipelineC"
"SpinalHDL/NaxRiscv" -> "ultraembedded/exactstep"
"riscv/riscv-sbi-doc" -> "riscv/opensbi"
"Keith-S-Thompson/dhrystone" -> "sifive/benchmark-dhrystone"
"limbo018/Limbo" -> "limbo018/DREAMPlace"
"limbo018/Limbo" -> "limbo018/OpenMPL"
"thu-nics/awesome_ai4eda" -> "limbo018/DREAMPlace"
"thu-nics/awesome_ai4eda" -> "google-research/circuit_training"
"thu-nics/awesome_ai4eda" -> "pkuzjx/eda-collection"
"thu-nics/awesome_ai4eda" -> "circuitnet/CircuitNet"
"thu-nics/awesome_ai4eda" -> "The-OpenROAD-Project/RePlAce"
"thu-nics/awesome_ai4eda" -> "magical-eda/MAGICAL"
"thu-nics/awesome_ai4eda" -> "cuhk-eda/cu-gr"
"thu-nics/awesome_ai4eda" -> "jinwookjungs/datc_robust_design_flow"
"thu-nics/awesome_ai4eda" -> "NYU-MLDA/OpenABC"
"veripool/verilog-mode" -> "vhda/verilog_systemverilog.vim"
"veripool/verilog-mode" -> "veripool/verilog-perl"
"Wolfgang-Spraul/fpgatools" -> "cseed/arachne-pnr"
"Wolfgang-Spraul/fpgatools" -> "cliffordwolf/yosys"
"Wolfgang-Spraul/fpgatools" -> "cliffordwolf/icestorm"
"Wolfgang-Spraul/fpgatools" -> "makestuff/libfpgalink"
"Wolfgang-Spraul/fpgatools" -> "SymbiFlow/prjxray"
"Wolfgang-Spraul/fpgatools" -> "milkymist/migen"
"Wolfgang-Spraul/fpgatools" -> "forflo/yodl"
"Wolfgang-Spraul/fpgatools" -> "nickg/nvc"
"Wolfgang-Spraul/fpgatools" -> "azonenberg/openfpga"
"cliffordwolf/yosys" -> "cseed/arachne-pnr"
"cliffordwolf/yosys" -> "cliffordwolf/icestorm"
"cliffordwolf/yosys" -> "Wolfgang-Spraul/fpgatools"
"cliffordwolf/yosys" -> "forflo/yodl"
"cliffordwolf/yosys" -> "potentialventures/cocotb"
"cliffordwolf/yosys" -> "rubund/graywolf"
"cliffordwolf/yosys" -> "azonenberg/openfpga"
"cliffordwolf/yosys" -> "cliffordwolf/riscv-formal"
"cliffordwolf/yosys" -> "tgingold/ghdl"
"cliffordwolf/yosys" -> "cliffordwolf/picorv32"
"cliffordwolf/yosys" -> "steveicarus/iverilog"
"cliffordwolf/yosys" -> "drom/wavedrom"
"cliffordwolf/yosys" -> "YosysHQ/nextpnr"
"cliffordwolf/yosys" -> "nickg/nvc"
"cliffordwolf/yosys" -> "ucb-bar/chisel"
"cseed/arachne-pnr" -> "cliffordwolf/yosys"
"cseed/arachne-pnr" -> "cliffordwolf/icestorm"
"cseed/arachne-pnr" -> "Wolfgang-Spraul/fpgatools"
"cseed/arachne-pnr" -> "azonenberg/openfpga"
"cseed/arachne-pnr" -> "cliffordwolf/riscv-formal"
"cseed/arachne-pnr" -> "tinyfpga/TinyFPGA-B-Series"
"cseed/arachne-pnr" -> "knielsen/ice40_viewer"
"cseed/arachne-pnr" -> "rubund/graywolf"
"cseed/arachne-pnr" -> "cliffordwolf/icotools"
"cseed/arachne-pnr" -> "forflo/yodl"
"cseed/arachne-pnr" -> "bqlabs/icestudio"
"cseed/arachne-pnr" -> "jamesbowman/swapforth" ["e"=1]
"cseed/arachne-pnr" -> "YosysHQ/nextpnr"
"riscv/riscv-binutils-gdb" -> "riscv/riscv-fesvr"
"sld-columbia/esp" -> "PrincetonUniversity/openpiton"
"sld-columbia/esp" -> "NVlabs/matchlib" ["e"=1]
"sld-columbia/esp" -> "UCLA-VAST/AutoSA" ["e"=1]
"sld-columbia/esp" -> "bespoke-silicon-group/basejump_stl"
"sld-columbia/esp" -> "hanchenye/scalehls" ["e"=1]
"sld-columbia/esp" -> "black-parrot/black-parrot"
"sld-columbia/esp" -> "ucb-bar/gemmini"
"sld-columbia/esp" -> "pymtl/pymtl3"
"sifive/freedom-tools" -> "sifive/freedom-u-sdk"
"sifive/freedom-tools" -> "sifive/freedom-e-sdk"
"sifive/freedom-tools" -> "sifive/sifive-blocks"
"sifive/freedom-tools" -> "sifive/freedom-metal"
"fabriziotappero/ip-cores" -> "fabriziotappero/Free-Range-VHDL-book"
"Manawyrm/sdrsharp-plutosdr" -> "analogdevicesinc/plutosdr-m2k-drivers-win"
"Manawyrm/sdrsharp-plutosdr" -> "jocover/SoapyPlutoSDR"
"Manawyrm/sdrsharp-plutosdr" -> "analogdevicesinc/plutosdr-fw"
"Manawyrm/sdrsharp-plutosdr" -> "analogdevicesinc/plutosdr_scripts"
"Manawyrm/sdrsharp-plutosdr" -> "unixpunk/PlutoWeb"
"Manawyrm/sdrsharp-plutosdr" -> "LamaBleu/Pluto-DATV-test"
"Mictronics/pluto-gps-sim" -> "unixpunk/PlutoWeb"
"analogdevicesinc/gr-iio" -> "analogdevicesinc/libad9361-iio"
"analogdevicesinc/gr-iio" -> "analogdevicesinc/plutosdr_scripts"
"analogdevicesinc/gr-iio" -> "analogdevicesinc/plutosdr-fw"
"analogdevicesinc/libiio" -> "analogdevicesinc/iio-oscilloscope"
"analogdevicesinc/libiio" -> "analogdevicesinc/linux"
"analogdevicesinc/libiio" -> "analogdevicesinc/libad9361-iio"
"analogdevicesinc/libiio" -> "analogdevicesinc/plutosdr-fw"
"analogdevicesinc/libiio" -> "analogdevicesinc/gr-iio"
"analogdevicesinc/libiio" -> "analogdevicesinc/scopy"
"analogdevicesinc/libiio" -> "analogdevicesinc/no-OS"
"analogdevicesinc/libiio" -> "analogdevicesinc/hdl"
"analogdevicesinc/libiio" -> "analogdevicesinc/pyadi-iio"
"analogdevicesinc/libiio" -> "Manawyrm/sdrsharp-plutosdr"
"analogdevicesinc/libiio" -> "analogdevicesinc/MathWorks_tools"
"analogdevicesinc/libiio" -> "pabr/leansdr" ["e"=1]
"analogdevicesinc/libiio" -> "pothosware/SoapyRTLSDR" ["e"=1]
"maia-sdr/maia-sdr" -> "srsran/zynq_timestamping"
"maia-sdr/maia-sdr" -> "ucsdsysnet/sparsdr"
"maia-sdr/maia-sdr" -> "regymm/PYNQSDR"
"Leungfung/ebaz4205_hw" -> "nightseas/ebit_z7010"
"parallella/pal" -> "parallella/parallella-utils"
"parallella/pal" -> "parallella/parallella-examples"
"parallella/pal" -> "adapteva/epiphany-sdk"
"parallella/pal" -> "parallella/parallella-linux"
"parallella/pal" -> "parallella/pubuntu"
"parallella/pal" -> "parallella/parallella-hw"
"parallella/pal" -> "USArmyResearchLab/openshmem-epiphany"
"parallella/pal" -> "drewvid/parallella-lisp"
"parallella/pal" -> "eliaskousk/parallella-riscv"
"parallella/pal" -> "parallella/oh"
"VectorBlox/orca" -> "f32c/f32c"
"VectorBlox/orca" -> "onchipuis/mriscv"
"VectorBlox/orca" -> "pulp-platform/riscv"
"VectorBlox/orca" -> "skordal/potato"
"VectorBlox/orca" -> "RoaLogic/RV12"
"abk-openroad/OpenSTA" -> "abk-openroad/RePlAce"
"riscv/riscv-elf-psabi-doc" -> "riscv/riscv-pk"
"riscv/riscv-elf-psabi-doc" -> "riscv/riscv-asm-manual"
"riscv/riscv-elf-psabi-doc" -> "riscv/riscv-sbi-doc"
"riscv/riscv-elf-psabi-doc" -> "riscv/riscv-debug-spec"
"riscv/riscv-elf-psabi-doc" -> "riscv/opensbi"
"riscv/riscv-elf-psabi-doc" -> "riscv/riscv-openocd"
"riscv/riscv-elf-psabi-doc" -> "riscv/riscv-tests"
"riscv/riscv-elf-psabi-doc" -> "riscv/riscv-toolchain-conventions"
"riscv/riscv-elf-psabi-doc" -> "riscv/riscv-opcodes"
"enjoy-digital/litepcie" -> "alexforencich/verilog-pcie"
"enjoy-digital/litepcie" -> "enjoy-digital/litedram"
"enjoy-digital/litepcie" -> "enjoy-digital/liteeth"
"enjoy-digital/litepcie" -> "pulp-platform/axi"
"enjoy-digital/litepcie" -> "ucsdsysnet/corundum"
"enjoy-digital/litepcie" -> "ZipCPU/wb2axip"
"enjoy-digital/litepcie" -> "fpgadeveloper/fpga-drive-aximm-pcie"
"enjoy-digital/litepcie" -> "alexforencich/verilog-axis"
"enjoy-digital/litepcie" -> "KastnerRG/riffa"
"enjoy-digital/litepcie" -> "litex-hub/litex-boards"
"enjoy-digital/litepcie" -> "RHSResearchLLC/NiteFury-and-LiteFury"
"enjoy-digital/litepcie" -> "black-parrot/black-parrot"
"enjoy-digital/litepcie" -> "enjoy-digital/litesata"
"enjoy-digital/litepcie" -> "olofk/fusesoc"
"enjoy-digital/litepcie" -> "enjoy-digital/litex"
"fpgadeveloper/fpga-drive-aximm-pcie" -> "Cosmos-OpenSSD/Cosmos-plus-OpenSSD"
"fpgadeveloper/fpga-drive-aximm-pcie" -> "CospanDesign/nysa-sata"
"fpgadeveloper/fpga-drive-aximm-pcie" -> "lightstor/ssd-controller"
"freechipsproject/firrtl" -> "freechipsproject/chisel3"
"freechipsproject/firrtl" -> "freechipsproject/firrtl-interpreter"
"freechipsproject/firrtl" -> "freechipsproject/chisel-testers"
"freechipsproject/firrtl" -> "ucb-bar/chisel-template"
"freechipsproject/firrtl" -> "ucb-bar/dsptools"
"freechipsproject/firrtl" -> "freechipsproject/rocket-chip"
"freechipsproject/firrtl" -> "freechipsproject/diagrammer"
"freechipsproject/firrtl" -> "phanrahan/magma"
"freechipsproject/firrtl" -> "ucb-bar/berkeley-hardfloat"
"freechipsproject/firrtl" -> "ucb-bar/chisel-tutorial"
"freechipsproject/firrtl" -> "bu-icsg/dana"
"freechipsproject/firrtl" -> "freechipsproject/treadle"
"freechipsproject/firrtl" -> "Xilinx/RapidWright" ["e"=1]
"freechipsproject/firrtl" -> "stanford-ppl/spatial"
"freechipsproject/firrtl" -> "ucb-bar/riscv-mini"
"soDLA-publishment/soDLA" -> "JunningWu/Learning-NVDLA-Notes"
"soDLA-publishment/soDLA" -> "SingularityKChen/dl_accelerator" ["e"=1]
"taichi-ishitani/tvip-axi" -> "marcoz001/axi-uvm"
"taichi-ishitani/tvip-axi" -> "taichi-ishitani/tnoc"
"taichi-ishitani/tvip-axi" -> "GodelMachine/AHB2"
"taichi-ishitani/tvip-axi" -> "nelsoncsc/ISP_UVM"
"taichi-ishitani/tvip-axi" -> "funningboy/uvm_axi"
"taichi-ishitani/tvip-axi" -> "openhwgroup/core-v-verif"
"taichi-ishitani/tvip-axi" -> "courageheart/AMBA_APB_SRAM"
"taichi-ishitani/tvip-axi" -> "troyguo/awesome-dv"
"taichi-ishitani/tvip-axi" -> "kumarrishav14/AXI"
"taichi-ishitani/tvip-axi" -> "pulp-platform/axi"
"kraigher/rust_hdl" -> "Bochlin/rust_hdl_vscode"
"kraigher/rust_hdl" -> "Paebbels/pyVHDLParser"
"kraigher/rust_hdl" -> "VHDL/news"
"kraigher/rust_hdl" -> "bpadalino/vhdl-format"
"kraigher/rust_hdl" -> "VHDL/awesome-vhdl"
"kraigher/rust_hdl" -> "fossi-foundation/wishbone"
"kraigher/rust_hdl" -> "ghdl/ghdl-language-server"
"butterstick-fpga/butterstick-hardware" -> "orangecrab-fpga/orangecrab-hardware"
"enjoy-digital/litedram" -> "enjoy-digital/litepcie"
"enjoy-digital/litedram" -> "enjoy-digital/liteeth"
"enjoy-digital/litedram" -> "ZipCPU/wb2axip"
"enjoy-digital/litedram" -> "ultraembedded/core_ddr3_controller"
"enjoy-digital/litedram" -> "litex-hub/linux-on-litex-vexriscv"
"enjoy-digital/litedram" -> "litex-hub/litex-boards"
"enjoy-digital/litedram" -> "enjoy-digital/litescope"
"enjoy-digital/litedram" -> "enjoy-digital/litex"
"enjoy-digital/litedram" -> "m-labs/migen"
"enjoy-digital/litedram" -> "ananthbhat94/DDR4MemoryController"
"sylefeb/Silice" -> "BrunoLevy/learn-fpga"
"sylefeb/Silice" -> "JulianKemmerer/PipelineC"
"sylefeb/Silice" -> "projf/projf-explore"
"sylefeb/Silice" -> "enjoy-digital/litex"
"sylefeb/Silice" -> "trabucayre/openFPGALoader"
"sylefeb/Silice" -> "olofk/serv"
"sylefeb/Silice" -> "olofk/edalize"
"sylefeb/Silice" -> "laforest/FPGADesignElements"
"sylefeb/Silice" -> "olofk/fusesoc"
"sylefeb/Silice" -> "YosysHQ/nextpnr"
"sylefeb/Silice" -> "stnolting/neorv32"
"sylefeb/Silice" -> "hdl-util/hdmi"
"sylefeb/Silice" -> "nmigen/nmigen"
"sylefeb/Silice" -> "efabless/openlane"
"sylefeb/Silice" -> "amaranth-lang/amaranth"
"kamiyaowl/rust-nes-emulator" -> "bokuweb/rustynes"
"kamiyaowl/rust-nes-emulator" -> "bugzmanov/nes_ebook"
"riscv-software-src/riscv-tests" -> "riscv-non-isa/riscv-arch-test"
"riscv-software-src/riscv-tests" -> "riscv-software-src/riscv-isa-sim"
"riscv-software-src/riscv-tests" -> "riscv-software-src/riscv-tools"
"riscv-software-src/riscv-tests" -> "ucb-bar/riscv-torture"
"riscv-software-src/riscv-tests" -> "riscv/sail-riscv"
"riscv-software-src/riscv-tests" -> "riscv-ovpsim/imperas-riscv-tests"
"riscv-software-src/riscv-tests" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-software-src/riscv-tests" -> "freechipsproject/chisel-template"
"riscv-software-src/riscv-tests" -> "chipsalliance/firrtl"
"riscv-software-src/riscv-tests" -> "riscv-software-src/riscv-pk"
"analogdevicesinc/MathWorks_tools" -> "analogdevicesinc/TransceiverToolbox"
"riscv-non-isa/riscv-sbi-doc" -> "riscv-software-src/opensbi"
"valar1234/MIPS" -> "patc15/mipscpu"
"dustpg/BlogFM" -> "dustpg/StepFC"
"basicmi/Deep-Learning-Processor-List" -> "basicmi/Machine-Learning-Articles"
"basicmi/Deep-Learning-Processor-List" -> "nvdla/hw"
"basicmi/Deep-Learning-Processor-List" -> "OpenDLA/OpenDLA"
"basicmi/Deep-Learning-Processor-List" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"basicmi/Deep-Learning-Processor-List" -> "dgschwend/zynqnet" ["e"=1]
"basicmi/Deep-Learning-Processor-List" -> "nvdla/doc"
"basicmi/Deep-Learning-Processor-List" -> "IntelLabs/SkimCaffe" ["e"=1]
"basicmi/Deep-Learning-Processor-List" -> "csarron/emdl" ["e"=1]
"barbedo/vivado-git" -> "Digilent/digilent-vivado-scripts"
"chiselverify/chiselverify" -> "ucb-bar/chiseltest"
"chiselverify/chiselverify" -> "maltanar/fpga-tidbits"
"chiselverify/chiselverify" -> "freechipsproject/ip-contributions"
"projf/projf-explore" -> "sylefeb/Silice"
"projf/projf-explore" -> "JulianKemmerer/PipelineC"
"projf/projf-explore" -> "laforest/FPGADesignElements"
"projf/projf-explore" -> "olofk/serv"
"projf/projf-explore" -> "dan-rodrigues/icestation-32"
"projf/projf-explore" -> "YosysHQ/oss-cad-suite-build"
"projf/projf-explore" -> "BrunoLevy/learn-fpga"
"projf/projf-explore" -> "trabucayre/openFPGALoader"
"projf/projf-explore" -> "pulp-platform/common_cells"
"projf/projf-explore" -> "aolofsson/oh"
"projf/projf-explore" -> "os-fpga/open-source-fpga-resource"
"projf/projf-explore" -> "siliconcompiler/siliconcompiler"
"projf/projf-explore" -> "splinedrive/kianRiscV"
"projf/projf-explore" -> "enjoy-digital/litex"
"projf/projf-explore" -> "chipsalliance/f4pga"
"ucb-bar/hammer" -> "ucb-bar/dsptools"
"ucb-bar/hammer" -> "ucb-bar/midas"
"ucb-bar/hammer" -> "IBM/chiffre"
"danshanley/FPU" -> "dawsonjon/fpu"
"FPGAwars/icezum" -> "Obijuan/digital-electronics-with-open-FPGAs-tutorial"
"FPGAwars/icezum" -> "FPGAwars/apio"
"FPGAwars/icezum" -> "FPGAwars/icestudio"
"FPGAwars/icezum" -> "Resaj/cyclops-project"
"FPGAwars/icezum" -> "Obijuan/Entregas-Tutorial-Electronica-Digital-FPGAs"
"FPGAwars/icezum" -> "FPGAwars/workshops"
"FPGAwars/icezum" -> "FPGAwars/apio-ide"
"FPGAwars/icezum" -> "FPGAwars/FPGA-peripherals"
"FPGAwars/icezum" -> "Obijuan/myslides"
"FPGAwars/icezum" -> "Obijuan/open-fpga-verilog-tutorial"
"FPGAwars/icezum" -> "vrruiz/visualino"
"FPGAwars/icezum" -> "pablorubma/escornabot-DIY"
"scarv/xcrypto" -> "scarv/scarv"
"SymbiFlow/symbiflow-arch-defs" -> "SymbiFlow/prjxray"
"SymbiFlow/symbiflow-arch-defs" -> "open-tool-forge/fpga-toolchain"
"SymbiFlow/symbiflow-arch-defs" -> "daveshah1/nextpnr-xilinx"
"SymbiFlow/symbiflow-arch-defs" -> "SymbiFlow/symbiflow-examples"
"SymbiFlow/symbiflow-arch-defs" -> "PrincetonUniversity/prga"
"SymbiFlow/symbiflow-arch-defs" -> "SymbiFlow/prjuray"
"xesscorp/VHDL_Lib" -> "kevinpt/vhdl-extras"
"xesscorp/VHDL_Lib" -> "silverjam/VHDL"
"xesscorp/VHDL_Lib" -> "OSVVM/OSVVM"
"xesscorp/VHDL_Lib" -> "slaclab/surf"
"xesscorp/VHDL_Lib" -> "BG2BKK/img_process_vhdl"
"xesscorp/VHDL_Lib" -> "VLSI-EDA/PoC"
"forflo/yodl" -> "tgingold/ghdlsynth-beta"
"jbush001/GPGPU" -> "milkymist/milkymist"
"magical-eda/MAGICAL" -> "ALIGN-analoglayout/ALIGN-public"
"magical-eda/MAGICAL" -> "magical-eda/MAGICAL-CIRCUITS"
"magical-eda/MAGICAL" -> "magical-eda/UT-AnLay"
"magical-eda/MAGICAL" -> "ucb-art/BAG_framework"
"magical-eda/MAGICAL" -> "limbo018/DREAMPlace"
"rdsalemi/uvmprimer" -> "VerificationExcellence/UVMReference"
"rdsalemi/uvmprimer" -> "funningboy/uvm_axi"
"rdsalemi/uvmprimer" -> "dovstamler/uvm_agents"
"rdsalemi/uvmprimer" -> "amiq-consulting/svaunit"
"rdsalemi/uvmprimer" -> "cluelogic/uvm-tutorial-for-candy-lovers"
"rdsalemi/uvmprimer" -> "amiq-consulting/amiq_apb"
"rdsalemi/uvmprimer" -> "VerificationExcellence/SystemVerilogReference"
"rdsalemi/uvmprimer" -> "Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step"
"vortexgpgpu/vortex" -> "THU-DSP-LAB/ventus-gpgpu"
"vortexgpgpu/vortex" -> "vortexgpgpu/vortex_tutorials"
"vortexgpgpu/vortex" -> "jbush001/NyuziProcessor"
"vortexgpgpu/vortex" -> "VerticalResearchGroup/miaow"
"vortexgpgpu/vortex" -> "hughperkins/VeriGPU"
"vortexgpgpu/vortex" -> "gpgpu-sim/gpgpu-sim_distribution"
"vortexgpgpu/vortex" -> "openhwgroup/cva6"
"vortexgpgpu/vortex" -> "bespoke-silicon-group/bsg_manycore"
"vortexgpgpu/vortex" -> "chipsalliance/Cores-SweRV"
"vortexgpgpu/vortex" -> "black-parrot/black-parrot"
"vortexgpgpu/vortex" -> "rsd-devel/rsd"
"vortexgpgpu/vortex" -> "drom/awesome-hdl"
"vortexgpgpu/vortex" -> "riscv-boom/riscv-boom"
"vortexgpgpu/vortex" -> "ultraembedded/biriscv"
"vortexgpgpu/vortex" -> "bespoke-silicon-group/basejump_stl"
"ucb-bar/riscv-mini" -> "schoeberl/chisel-book"
"ucb-bar/riscv-mini" -> "ucb-bar/riscv-sodor"
"ucb-bar/riscv-mini" -> "ucb-bar/chisel-tutorial"
"ucb-bar/riscv-mini" -> "freechipsproject/chisel-template"
"ucb-bar/riscv-mini" -> "riscv-boom/riscv-boom"
"ucb-bar/riscv-mini" -> "ucb-bar/dsptools"
"ucb-bar/riscv-mini" -> "freechipsproject/chisel-bootcamp"
"ucb-bar/riscv-mini" -> "ucb-bar/chipyard"
"ucb-bar/riscv-mini" -> "ucb-bar/berkeley-hardfloat"
"ucb-bar/riscv-mini" -> "chipsalliance/rocket-chip"
"ucb-bar/riscv-mini" -> "cnrv/rocket-chip-read"
"ucb-bar/riscv-mini" -> "schoeberl/chisel-examples"
"ucb-bar/riscv-mini" -> "ucb-bar/gemmini"
"ucb-bar/riscv-mini" -> "freechipsproject/diagrammer"
"ucb-bar/riscv-mini" -> "freechipsproject/chisel3"
"asicguy/gplgpu" -> "VerticalResearchGroup/miaow"
"asicguy/gplgpu" -> "jbush001/NyuziProcessor"
"asicguy/gplgpu" -> "maidenone/ORGFXSoC"
"asicguy/gplgpu" -> "openrisc/mor1kx"
"asicguy/gplgpu" -> "alfikpl/ao486" ["e"=1]
"asicguy/gplgpu" -> "vortexgpgpu/vortex"
"asicguy/gplgpu" -> "f32c/f32c"
"asicguy/gplgpu" -> "parallella/oh"
"asicguy/gplgpu" -> "pulp-platform/pulpino"
"asicguy/gplgpu" -> "cliffordwolf/yosys"
"asicguy/gplgpu" -> "lowRISC/lowrisc-chip"
"asicguy/gplgpu" -> "VLSI-EDA/PoC"
"asicguy/gplgpu" -> "jbush001/GPGPU"
"asicguy/gplgpu" -> "drom/awesome-hdl"
"asicguy/gplgpu" -> "olofk/serv"
"slaclab/surf" -> "slaclab/ruckus"
"slaclab/surf" -> "fransschreuder/xpm_vhdl"
"slaclab/surf" -> "UVVM/UVVM"
"slaclab/surf" -> "TerosTechnology/terosHDL"
"slaclab/surf" -> "hdl4fpga/hdl4fpga"
"slaclab/surf" -> "slaclab/rogue"
"slaclab/surf" -> "jeremiah-c-leary/vhdl-style-guide"
"slaclab/surf" -> "tmeissner/cryptocores"
"slaclab/surf" -> "OSVVM/OSVVM"
"slaclab/surf" -> "Paebbels/pyVHDLParser"
"slaclab/surf" -> "kevinpt/vhdl-extras"
"slaclab/surf" -> "TerosTechnology/teroshdl-documenter-demo"
"slaclab/surf" -> "hdl/containers"
"slaclab/surf" -> "VHDL/news"
"slaclab/surf" -> "hdl/awesome"
"alexforencich/verilog-cam" -> "alexforencich/corundum"
"alexforencich/verilog-cam" -> "alexforencich/fpga-utils"
"hughperkins/VeriGPU" -> "THU-DSP-LAB/ventus-gpgpu"
"hughperkins/VeriGPU" -> "vortexgpgpu/vortex"
"hughperkins/VeriGPU" -> "MoonbaseOtago/vroom"
"hughperkins/VeriGPU" -> "KastnerRG/pp4fpgas" ["e"=1]
"hughperkins/VeriGPU" -> "jbush001/NyuziProcessor"
"hughperkins/VeriGPU" -> "WangXuan95/BSV_Tutorial_cn" ["e"=1]
"hughperkins/VeriGPU" -> "LeiWang1999/ZYNQ-NVDLA"
"hughperkins/VeriGPU" -> "pulp-platform/mempool"
"hughperkins/VeriGPU" -> "lizhirui/AXI_spec_chinese"
"hughperkins/VeriGPU" -> "alexforencich/verilog-pcie"
"Starrynightzyq/ZYNQ-PYNQ-Z2-Gobang" -> "Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition"
"kunalg123/vsdflow" -> "efabless/openlane"
"kunalg123/vsdflow" -> "kunalg123/flipflop_design"
"kunalg123/vsdflow" -> "akilm/Physical-Design"
"kunalg123/vsdflow" -> "lakshmi-sathi/avsdpll_1v8"
"nvdla/doc" -> "nvdla/vp"
"nvdla/doc" -> "nvdla/sw"
"nvdla/doc" -> "nvdla/hw"
"nvdla/doc" -> "nvdla/nvdla.github.io"
"nvdla/doc" -> "JunningWu/Learning-NVDLA-Notes"
"nvdla/doc" -> "ONNC/onnc"
"stevehoover/warp-v" -> "stevehoover/1st-CLaaS"
"stevehoover/warp-v" -> "stevehoover/TL-V_Projects"
"stevehoover/warp-v" -> "shivanishah269/risc-v-core"
"stevehoover/warp-v" -> "ypyatnychko/tlv-comp"
"stevehoover/warp-v" -> "efabless/openlane"
"stevehoover/warp-v" -> "grayresearch/CFU"
"ucb-art/BAG_framework" -> "ucb-art/BAG2_cds_ff_mpt"
"ucb-art/BAG_framework" -> "bluecheetah/bag"
"ucb-art/BAG_framework" -> "magical-eda/MAGICAL"
"ucb-art/BAG_framework" -> "ucb-art/laygo"
"ucb-art/BAG_framework" -> "ALIGN-analoglayout/ALIGN-public"
"ucb-art/BAG_framework" -> "idea-fasoc/fasoc"
"fpgasystems/Coyote" -> "Xilinx/xup_vitis_network_example"
"fpgasystems/Coyote" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP"
"PyHDI/veriloggen" -> "PyHDI/Pyverilog"
"PyHDI/veriloggen" -> "NNgen/nngen"
"PyHDI/veriloggen" -> "phanrahan/magma"
"PyHDI/veriloggen" -> "Nic30/hwt"
"PyHDI/veriloggen" -> "fukatani/Pyverilog_toolbox"
"PyHDI/veriloggen" -> "rggen/rggen"
"PyHDI/veriloggen" -> "myhdl/myhdl"
"VerificationExcellence/SystemVerilogAssertions" -> "VerificationExcellence/verificationexcellence.github.io"
"VerificationExcellence/SystemVerilogAssertions" -> "VerificationExcellence/SystemVerilogReference"
"VerificationExcellence/SystemVerilogAssertions" -> "VerificationExcellence/UVMReference"
"fpgasystems/fpga-network-stack" -> "hpcn-uam/Limago"
"fpgasystems/fpga-network-stack" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP"
"fpgasystems/fpga-network-stack" -> "ucsdsysnet/corundum"
"fpgasystems/fpga-network-stack" -> "fpgasystems/davos"
"fpgasystems/fpga-network-stack" -> "Xilinx/HLx_Examples" ["e"=1]
"fpgasystems/fpga-network-stack" -> "corundum/corundum"
"fpgasystems/fpga-network-stack" -> "hpcn-uam/100G-fpga-network-stack-core"
"fpgasystems/fpga-network-stack" -> "alexforencich/verilog-ethernet"
"fpgasystems/fpga-network-stack" -> "alexforencich/verilog-pcie"
"fpgasystems/fpga-network-stack" -> "Xilinx/xup_vitis_network_example"
"fpgasystems/fpga-network-stack" -> "opensmartnic/awesome-smartnic"
"fpgasystems/fpga-network-stack" -> "Xilinx/Vitis_Libraries" ["e"=1]
"fpgasystems/fpga-network-stack" -> "Xilinx/Vitis_Accel_Examples" ["e"=1]
"fpgasystems/fpga-network-stack" -> "alexforencich/verilog-axis"
"fpgasystems/fpga-network-stack" -> "definelicht/hlslib" ["e"=1]
"TerayTech/TT_Digilent_JTAG_HS2" -> "LE-TOM/JTAG-HS3"
"riscv/riscv-platform-specs" -> "riscv/riscv-profiles"
"riscv/riscv-platform-specs" -> "riscv/configuration-structure"
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "shivanishah269/risc-v-core"
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "splinedrive/kianRiscV"
"cliffordwolf/riscv-formal" -> "mit-plv/riscv-semantics" ["e"=1]
"bluespec/Piccolo" -> "bluespec/Flute"
"bluespec/Piccolo" -> "bluespec/Toooba"
"bluespec/Piccolo" -> "B-Lang-org/bsc"
"bluespec/Piccolo" -> "sifive/sifive-blocks"
"bluespec/Piccolo" -> "riscv/riscv-compliance"
"bluespec/Piccolo" -> "pulp-platform/fpnew"
"esden/WTFpga" -> "icebreaker-fpga/icebreaker-workshop"
"esden/WTFpga" -> "icebreaker-fpga/icebreaker"
"esden/WTFpga" -> "securelyfitz/WTFpga"
"esden/WTFpga" -> "icebreaker-fpga/icebreaker-examples"
"HonkW93/automatic-verilog" -> "WilsonChen003/HDLGen"
"HonkW93/automatic-verilog" -> "vhda/verilog_systemverilog.vim"
"google-research/circuit_training" -> "limbo018/DREAMPlace"
"google-research/circuit_training" -> "Thinklab-SJTU/EDA-AI"
"google-research/circuit_training" -> "TILOS-AI-Institute/MacroPlacement"
"google-research/circuit_training" -> "circuitnet/CircuitNet"
"google-research/circuit_training" -> "thu-nics/awesome_ai4eda"
"google-research/circuit_training" -> "The-OpenROAD-Project/OpenROAD"
"google-research/circuit_training" -> "cuhk-eda/cu-gr"
"google-research/circuit_training" -> "magical-eda/MAGICAL"
"google-research/circuit_training" -> "siliconcompiler/siliconcompiler"
"google-research/circuit_training" -> "OpenTimer/OpenTimer"
"google-research/circuit_training" -> "VLSIDA/OpenRAM"
"google-research/circuit_training" -> "The-OpenROAD-Project/RePlAce"
"google-research/circuit_training" -> "The-OpenROAD-Project/asap7"
"google-research/circuit_training" -> "cuhk-eda/dr-cu"
"google-research/circuit_training" -> "The-OpenROAD-Project/OpenLane"
"tinyfpga/TinyFPGA-B-Series" -> "tinyfpga/TinyFPGA-A-Series"
"tinyfpga/TinyFPGA-B-Series" -> "tinyfpga/TinyFPGA-Bootloader"
"tinyfpga/TinyFPGA-B-Series" -> "tinyfpga/TinyFPGA-Programmer-Application"
"tinyfpga/TinyFPGA-B-Series" -> "tinyfpga/TinyFPGA-BX"
"tinyfpga/TinyFPGA-B-Series" -> "cseed/arachne-pnr"
"ucb-bar/rocket" -> "ucb-bar/rocket-chip"
"ucb-bar/rocket" -> "ucb-bar/chisel"
"ucb-bar/rocket" -> "ucb-bar/uncore"
"ucb-bar/rocket" -> "ucb-bar/vscale"
"ucb-bar/rocket" -> "ucb-bar/firrtl"
"KeitetsuWorks/EBAZ4205" -> "nightseas/ebit_z7010"
"KeitetsuWorks/EBAZ4205" -> "blkf2016/ebaz4205"
"KeitetsuWorks/EBAZ4205" -> "embed-me/ebaz4205_fpga"
"KeitetsuWorks/EBAZ4205" -> "Leungfung/ebaz4205_hw"
"PrincetonUniversity/prga" -> "FPGA-Research-Manchester/FABulous"
"PrincetonUniversity/prga" -> "LNIS-Projects/OpenFPGA"
"python-constraint/python-constraint" -> "tpoikela/uvm-python"
"chipsalliance/Cores-SweRV-EL2" -> "chipsalliance/Cores-SweRV-EH2"
"chipsalliance/Cores-SweRV-EL2" -> "chipsalliance/Cores-SweRVolf"
"chipsalliance/Cores-SweRV-EL2" -> "chipsalliance/Cores-SweRV"
"chipsalliance/Cores-SweRV-EL2" -> "openhwgroup/core-v-docs"
"chipsalliance/Cores-SweRV-EL2" -> "chipsalliance/Cores-SweRV_fpga"
"openpower-cores/a2i" -> "openpower-cores/a2o"
"openpower-cores/a2i" -> "antonblanchard/microwatt"
"openpower-cores/a2i" -> "efabless/openlane"
"openpower-cores/a2i" -> "antonblanchard/chiselwatt"
"Nic30/hwt" -> "phanrahan/magma"
"Nic30/hwt" -> "Nic30/hdlConvertor"
"Nic30/hwt" -> "alainmarcel/UHDM"
"Nic30/hwt" -> "circuitgraph/circuitgraph"
"Nic30/hwt" -> "Nic30/hdlConvertorAst"
"Nic30/hwt" -> "Nic30/hwtLib"
"Nic30/hwt" -> "alainmarcel/Surelog"
"StanfordAHA/Halide-to-Hardware" -> "StanfordAHA/garnet"
"jeremiah-c-leary/vhdl-style-guide" -> "Paebbels/pyVHDLParser"
"jeremiah-c-leary/vhdl-style-guide" -> "hdl/containers"
"jeremiah-c-leary/vhdl-style-guide" -> "VHDL/news"
"jeremiah-c-leary/vhdl-style-guide" -> "g2384/VHDLFormatter"
"jeremiah-c-leary/vhdl-style-guide" -> "tmeissner/psl_with_ghdl"
"jeremiah-c-leary/vhdl-style-guide" -> "TerosTechnology/terosHDL"
"jeremiah-c-leary/vhdl-style-guide" -> "nobodywasishere/VHDLproc"
"jeremiah-c-leary/vhdl-style-guide" -> "umarcor/osvb"
"jeremiah-c-leary/vhdl-style-guide" -> "tmeissner/cryptocores"
"rggen/rggen" -> "alainmarcel/Surelog"
"rggen/rggen" -> "Juniper/open-register-design-tool" ["e"=1]
"rggen/rggen" -> "dalance/sv-parser"
"rggen/rggen" -> "ben-marshall/awesome-open-hardware-verification"
"rggen/rggen" -> "SymbiFlow/sv-tests"
"rggen/rggen" -> "alexforencich/cocotbext-axi"
"tymonx/virtio" -> "RSPwFPGAs/virtio-fpga-bridge"
"tymonx/virtio" -> "RSPwFPGAs/virtio-fpga"
"IHP-GmbH/IHP-Open-PDK" -> "iic-jku/iic-osic-tools"
"IHP-GmbH/IHP-Open-PDK" -> "StefanSchippers/xschem"
"IHP-GmbH/IHP-Open-PDK" -> "idea-fasoc/OpenFASOC"
"IHP-GmbH/IHP-Open-PDK" -> "google/globalfoundries-pdks"
"TerosTechnology/terosHDL" -> "jeremiah-c-leary/vhdl-style-guide"
"TerosTechnology/terosHDL" -> "VHDL/news"
"TerosTechnology/terosHDL" -> "kraigher/rust_hdl"
"TerosTechnology/terosHDL" -> "slaclab/surf"
"TerosTechnology/terosHDL" -> "TerosTechnology/vscode-terosHDL"
"TerosTechnology/terosHDL" -> "Paebbels/pyVHDLParser"
"TerosTechnology/terosHDL" -> "kevinpt/symbolator"
"TerosTechnology/terosHDL" -> "hdl/containers"
"TerosTechnology/terosHDL" -> "umarcor/osvb"
"TerosTechnology/terosHDL" -> "tmeissner/cryptocores"
"TerosTechnology/terosHDL" -> "OSVVM/OSVVM"
"plutoplus/plutoplus" -> "ik1xpv/ExtIO_sddc"
"plutoplus/plutoplus" -> "analogdevicesinc/plutosdr-fw"
"plutoplus/plutoplus" -> "lesha108/ExtIO_Pluto"
"pulp-platform/dory" -> "pulp-platform/pulp-nn"
"pulp-platform/pulp-nn" -> "pulp-platform/dory"
"pulp-platform/pulp-nn" -> "pulp-platform/pulp-dsp"
"Digilent/linux-digilent" -> "Digilent/u-boot-digilent"
"google/open-source-pdks" -> "google/globalfoundries-pdks"
"litex-hub/litex-boards" -> "litex-hub/linux-on-litex-vexriscv"
"litex-hub/litex-boards" -> "litex-hub/fpga_101"
"litex-hub/litex-boards" -> "timvideos/litex-buildenv"
"litex-hub/litex-boards" -> "enjoy-digital/litex"
"litex-hub/litex-boards" -> "enjoy-digital/usb3_pipe"
"litex-hub/litex-boards" -> "trabucayre/openFPGALoader"
"litex-hub/litex-boards" -> "enjoy-digital/litedram"
"suoto/vim-hdl" -> "suoto/hdlcc"
"ucb-bar/project-template" -> "riscv-boom/boom-template"
"ucb-bar/rocket-chip" -> "ucb-bar/rocket"
"ucb-bar/rocket-chip" -> "ucb-bar/chisel"
"ucb-bar/rocket-chip" -> "ucb-bar/chisel3"
"ucb-bar/rocket-chip" -> "ucb-bar/riscv-boom"
"ucb-bar/rocket-chip" -> "ucb-bar/firrtl"
"ucb-bar/rocket-chip" -> "lowRISC/lowrisc-chip"
"ucb-bar/rocket-chip" -> "ucb-bar/vscale"
"ucb-bar/rocket-chip" -> "ucb-bar/fpga-zynq"
"ucb-bar/rocket-chip" -> "ucb-bar/OpenSoCFabric"
"ucb-bar/rocket-chip" -> "pulp-platform/pulpino"
"ucb-bar/rocket-chip" -> "riscv/riscv-tools"
"ucb-bar/rocket-chip" -> "ucb-bar/chisel-template"
"ucb-bar/rocket-chip" -> "parallella/oh"
"ucb-bar/rocket-chip" -> "sifive/freedom"
"ucb-bar/rocket-chip" -> "cliffordwolf/riscv-formal"
"ucb-art/BAG2_cds_ff_mpt" -> "ucb-art/BAG_framework"
"openrisc/or1k-gcc" -> "openrisc/or1k-src"
"mciepluc/cocotb-coverage" -> "themperek/cocotb-test"
"mciepluc/cocotb-coverage" -> "tpoikela/uvm-python"
"mciepluc/cocotb-coverage" -> "fvutils/pyvsc"
"mciepluc/cocotb-coverage" -> "alexforencich/cocotbext-pcie"
"SpinalHDL/SpinalWorkshop" -> "SpinalHDL/SpinalTemplateSbt"
"SpinalHDL/SpinalWorkshop" -> "jijingg/Spinal-bootcamp"
"SpinalHDL/SpinalWorkshop" -> "SpinalHDL/Spinal-bootcamp"
"SpinalHDL/SpinalWorkshop" -> "plex1/SpinalDev"
"csail-csg/riscy-OOO" -> "cornell-brg/lizard"
"The-OpenROAD-Project/OPENROAD_USERS_READ_ME_FIRST" -> "The-OpenROAD-Project/yosys"
"ATaylorCEngFIET/MicroZed-Chronicles" -> "Xilinx/HLx_Examples" ["e"=1]
"ATaylorCEngFIET/MicroZed-Chronicles" -> "imrickysu/ZYNQ-Cookbook"
"lawrancej/logisim" -> "reds-heig/logisim-evolution"
"adki/gen_amba" -> "adki/gen_amba_2021"
"ikwzm/FPGA-SoC-Linux" -> "ikwzm/ZynqMP-FPGA-Linux"
"riscv/riscv-debug-spec" -> "riscv/riscv-trace-spec"
"riscv/riscv-debug-spec" -> "riscv/riscv-openocd"
"riscv/riscv-debug-spec" -> "riscv/riscv-compliance"
"riscv/riscv-debug-spec" -> "riscv/riscv-tests"
"riscv/riscv-debug-spec" -> "riscv/riscv-pk"
"riscv/riscv-debug-spec" -> "riscv/riscv-bitmanip"
"riscv/riscv-debug-spec" -> "riscv/riscv-elf-psabi-doc"
"riscv/riscv-debug-spec" -> "riscv/riscv-fast-interrupt"
"riscv/riscv-debug-spec" -> "riscv/riscv-code-size-reduction"
"riscv/riscv-debug-spec" -> "openhwgroup/force-riscv"
"riscv/riscv-debug-spec" -> "riscv/riscv-crypto"
"riscv/riscv-debug-spec" -> "syntacore/scr1"
"riscv/riscv-debug-spec" -> "bluespec/Piccolo"
"riscv/riscv-debug-spec" -> "riscv/riscv-opcodes"
"riscv/riscv-debug-spec" -> "pulp-platform/riscv"
"tpoikela/uvm-python" -> "mciepluc/cocotb-coverage"
"tpoikela/uvm-python" -> "pyuvm/pyuvm"
"tpoikela/uvm-python" -> "fvutils/pyvsc"
"tpoikela/uvm-python" -> "themperek/cocotb-test"
"tpoikela/uvm-python" -> "cocotb/cocotb"
"RHSResearchLLC/NiteFury-and-LiteFury" -> "SMB784/SQRL_quickstart"
"RsynTeam/rsyn-x" -> "cuhk-eda/cu-gr"
"RsynTeam/rsyn-x" -> "cuhk-eda/dr-cu"
"nvdla/vp" -> "nvdla/sw"
"nvdla/vp" -> "nvdla/doc"
"nvdla/vp" -> "JunningWu/Learning-NVDLA-Notes"
"pulp-platform/riscv" -> "pulp-platform/ariane"
"pulp-platform/riscv" -> "RoaLogic/RV12"
"pulp-platform/riscv" -> "pulp-platform/pulpino"
"pulp-platform/riscv" -> "syntacore/scr1"
"pulp-platform/riscv" -> "cliffordwolf/riscv-formal"
"pulp-platform/riscv" -> "ucb-bar/riscv-sodor"
"pulp-platform/riscv" -> "VectorBlox/orca"
"pulp-platform/riscv" -> "ridecore/ridecore"
"pulp-platform/riscv" -> "google/bottlerocket"
"pulp-platform/riscv" -> "westerndigitalcorporation/swerv_eh1"
"pulp-platform/riscv" -> "pulp-platform/zero-riscy"
"pulp-platform/riscv" -> "pulp-platform/pulp"
"pulp-platform/riscv" -> "lowRISC/lowrisc-chip"
"pulp-platform/riscv" -> "ucb-bar/riscv-boom"
"pulp-platform/riscv" -> "freechipsproject/rocket-chip"
"marcoz001/axi-uvm" -> "taichi-ishitani/tvip-axi"
"R-O-C-K-E-T/Factorio-SAT" -> "raynquist/balancer"
"DUNE/pl-nvme" -> "FDU-ME-ARC/NVMeCHA"
"westerndigitalcorporation/swerv-ISS" -> "westerndigitalcorporation/omnixtend"
"westerndigitalcorporation/swerv-ISS" -> "westerndigitalcorporation/swerv_eh1"
"westerndigitalcorporation/swerv-ISS" -> "westerndigitalcorporation/swerv_eh1_fpga"
"westerndigitalcorporation/swerv-ISS" -> "westerndigitalcorporation/riscv-fw-infrastructure"
"cornell-brg/pymtl" -> "cornell-brg/pymtl3"
"cornell-brg/pymtl" -> "pymtl/pymtl3"
"cornell-brg/pymtl" -> "UCSBarchlab/PyRTL" ["e"=1]
"cornell-brg/pymtl" -> "phanrahan/magma"
"cornell-brg/pymtl" -> "Nic30/hwt"
"cornell-brg/pymtl" -> "cornell-brg/lizard"
"cornell-brg/pymtl" -> "ucb-bar/hammer"
"cornell-brg/pymtl" -> "Kuree/kratos"
"davidthings/tinyfpga_bx_usbserial" -> "lawrie/tiny_usb_examples"
"Xilinx/meta-petalinux" -> "Xilinx/meta-xilinx-tools"
"Xilinx/meta-petalinux" -> "Xilinx/meta-xilinx"
"Xilinx/meta-petalinux" -> "Avnet/petalinux" ["e"=1]
"Xilinx/meta-xilinx" -> "Xilinx/meta-xilinx-tools"
"Xilinx/meta-xilinx" -> "Xilinx/meta-petalinux"
"Xilinx/meta-xilinx-tools" -> "Xilinx/meta-petalinux"
"timvideos/litex-buildenv" -> "litex-hub/litex-boards"
"timvideos/litex-buildenv" -> "im-tomu/foboot"
"timvideos/litex-buildenv" -> "litex-hub/fpga_101"
"timvideos/litex-buildenv" -> "litex-hub/linux-on-litex-vexriscv"
"timvideos/litex-buildenv" -> "enjoy-digital/usb3_pipe"
"timvideos/litex-buildenv" -> "m-labs/migen"
"dovstamler/uvm_agents" -> "amiq-consulting/svaunit"
"kevinpt/vhdl-extras" -> "xesscorp/VHDL_Lib"
"kevinpt/vhdl-extras" -> "OSVVM/OSVVM"
"kevinpt/vhdl-extras" -> "kevinpt/symbolator"
"kevinpt/vhdl-extras" -> "Paebbels/pyVHDLParser"
"kevinpt/vhdl-extras" -> "VLSI-EDA/PoC"
"kevinpt/vhdl-extras" -> "jeremiah-c-leary/vhdl-style-guide"
"kevinpt/vhdl-extras" -> "UVVM/UVVM_All"
"kevinpt/vhdl-extras" -> "slaclab/surf"
"nosnhojn/svunit-code" -> "amiq-consulting/svaunit"
"UVVM/UVVM_All" -> "UVVM/UVVM_Utility_Library"
"UVVM/UVVM_All" -> "JimLewis/OSVVM"
"tomverbeure/panologic" -> "tomverbeure/panologic-g2"
"JulianKemmerer/PipelineC" -> "suarezvictor/CflexHDL"
"JulianKemmerer/PipelineC" -> "sylefeb/Silice"
"JulianKemmerer/PipelineC" -> "projf/projf-explore"
"JulianKemmerer/PipelineC" -> "olofk/edalize"
"JulianKemmerer/PipelineC" -> "trabucayre/openFPGALoader"
"JulianKemmerer/PipelineC" -> "bespoke-silicon-group/basejump_stl"
"JulianKemmerer/PipelineC" -> "amaranth-lang/amaranth"
"JulianKemmerer/PipelineC" -> "laforest/FPGADesignElements"
"JulianKemmerer/PipelineC" -> "google/xls" ["e"=1]
"JulianKemmerer/PipelineC" -> "zachjs/sv2v"
"JulianKemmerer/PipelineC" -> "YosysHQ/oss-cad-suite-build"
"JulianKemmerer/PipelineC" -> "olofk/fusesoc"
"JulianKemmerer/PipelineC" -> "cocotb/cocotb"
"JulianKemmerer/PipelineC" -> "enjoy-digital/litex"
"JulianKemmerer/PipelineC" -> "m-labs/migen"
"laforest/FPGADesignElements" -> "open-tool-forge/fpga-toolchain"
"laforest/FPGADesignElements" -> "olofk/edalize"
"laforest/FPGADesignElements" -> "projf/projf-explore"
"laforest/FPGADesignElements" -> "trabucayre/openFPGALoader"
"laforest/FPGADesignElements" -> "ZipCPU/wb2axip"
"laforest/FPGADesignElements" -> "sylefeb/Silice"
"laforest/FPGADesignElements" -> "fusesoc/blinky"
"laforest/FPGADesignElements" -> "smunaut/ice40-playground"
"laforest/FPGADesignElements" -> "hdl4fpga/hdl4fpga"
"laforest/FPGADesignElements" -> "smunaut/iCE40linux"
"laforest/FPGADesignElements" -> "YosysHQ/SymbiYosys"
"laforest/FPGADesignElements" -> "zachjs/sv2v"
"laforest/FPGADesignElements" -> "jeremiah-c-leary/vhdl-style-guide"
"parallella/oh" -> "seldridge/verilog"
"parallella/oh" -> "openrisc/mor1kx"
"parallella/oh" -> "olofk/fusesoc"
"parallella/oh" -> "VLSI-EDA/PoC"
"parallella/oh" -> "cliffordwolf/riscv-formal"
"parallella/oh" -> "cliffordwolf/picorv32"
"parallella/oh" -> "alexforencich/verilog-axis"
"parallella/oh" -> "ZipCPU/zipcpu"
"parallella/oh" -> "parallella/parallella-hw"
"parallella/oh" -> "analogdevicesinc/hdl"
"parallella/oh" -> "freechipsproject/firrtl"
"parallella/oh" -> "sergeykhbr/riscv_vhdl"
"parallella/oh" -> "potentialventures/cocotb"
"parallella/oh" -> "cliffordwolf/yosys"
"parallella/oh" -> "ucb-bar/rocket-chip"
"hamsternz/DisplayPort_Verilog" -> "hamsternz/FPGA_DisplayPort"
"hamsternz/DisplayPort_Verilog" -> "projf/display-controller"
"hamsternz/DisplayPort_Verilog" -> "hamsternz/Artix-7-HDMI-processing"
"hamsternz/DisplayPort_Verilog" -> "hdl-util/hdmi"
"chipsalliance/sv-tests" -> "chipsalliance/UHDM"
"chipsalliance/sv-tests" -> "chipsalliance/Surelog"
"pymtl/pymtl3" -> "cornell-brg/pymtl"
"pymtl/pymtl3" -> "Nic30/hwt"
"pymtl/pymtl3" -> "cucapra/dahlia"
"pymtl/pymtl3" -> "phanrahan/magma"
"pymtl/pymtl3" -> "bespoke-silicon-group/basejump_stl"
"pymtl/pymtl3" -> "sld-columbia/esp"
"pymtl/pymtl3" -> "cucapra/calyx"
"bmurmann/Book-on-MOS-stages" -> "bmurmann/ADC-survey"
"bmurmann/Book-on-MOS-stages" -> "bmurmann/Book-on-gm-ID-design"
"bmurmann/Book-on-MOS-stages" -> "idea-fasoc/OpenFASOC"
"bmurmann/Book-on-MOS-stages" -> "sscs-ose/sscs-ose-code-a-chip.github.io"
"bmurmann/Book-on-MOS-stages" -> "iic-jku/iic-osic-tools"
"bmurmann/Book-on-MOS-stages" -> "IHP-GmbH/IHP-Open-PDK"
"bmurmann/Book-on-MOS-stages" -> "mattvenn/awesome-opensource-asic-resources"
"bmurmann/Book-on-MOS-stages" -> "wokwi/siliwiz"
"bmurmann/Book-on-MOS-stages" -> "antonblanchard/vlsiffra"
"bmurmann/Book-on-MOS-stages" -> "sfmth/OpenSpike"
"bmurmann/Book-on-MOS-stages" -> "google/gf180mcu-pdk"
"bmurmann/Book-on-MOS-stages" -> "rahulk29/sram22"
"bmurmann/Book-on-MOS-stages" -> "gdsfactory/gdsfactory" ["e"=1]
"bmurmann/Book-on-MOS-stages" -> "ashwith/pyMOSChar" ["e"=1]
"schoeberl/chisel-examples" -> "schoeberl/chisel-book"
"schoeberl/chisel-examples" -> "schoeberl/chisel-lab"
"schoeberl/chisel-examples" -> "freechipsproject/ip-contributions"
"schoeberl/chisel-examples" -> "freechipsproject/chisel-testers"
"schoeberl/chisel-examples" -> "ucb-bar/chisel-tutorial"
"schoeberl/chisel-examples" -> "ccelio/chisel-style-guide"
"schoeberl/chisel-examples" -> "freechipsproject/diagrammer"
"tinyfpga/TinyFPGA-Bootloader" -> "tinyfpga/TinyFPGA-B-Series"
"tinyfpga/TinyFPGA-Bootloader" -> "tinyfpga/TinyFPGA-BX"
"tinyfpga/TinyFPGA-Bootloader" -> "smunaut/iua"
"tinyfpga/TinyFPGA-Bootloader" -> "davidthings/tinyfpga_bx_usbserial"
"tinyfpga/TinyFPGA-Bootloader" -> "grahamedgecombe/icicle"
"tinyfpga/TinyFPGA-Bootloader" -> "smunaut/ice40-playground"
"tinyfpga/TinyFPGA-Bootloader" -> "im-tomu/valentyusb"
"tinyfpga/TinyFPGA-Bootloader" -> "icebreaker-fpga/icebreaker"
"tinyfpga/TinyFPGA-Bootloader" -> "SymbiFlow/prjtrellis"
"tinyfpga/TinyFPGA-Bootloader" -> "tinyfpga/TinyFPGA-Programmer-Application"
"tinyfpga/TinyFPGA-Bootloader" -> "FPGAwars/apio"
"ZipCPU/dspfilters" -> "ZipCPU/interpolation"
"ZipCPU/dspfilters" -> "alexforencich/verilog-dsp"
"cucapra/dahlia" -> "cucapra/futil"
"rdaly525/coreir" -> "leonardt/fault"
"rdaly525/coreir" -> "cristian-mattarei/CoSA" ["e"=1]
"rdaly525/coreir" -> "phanrahan/magma"
"alexforencich/verilog-lfsr" -> "alexforencich/verilog-dsp"
"fvutils/pyvsc" -> "mciepluc/cocotb-coverage"
"fvutils/pyvsc" -> "fvutils/pyucis"
"fvutils/pyvsc" -> "themperek/cocotb-test"
"fvutils/pyvsc" -> "tpoikela/uvm-python"
"openhwgroup/core-v-verif" -> "openhwgroup/cv32e40p"
"openhwgroup/core-v-verif" -> "openhwgroup/core-v-docs"
"openhwgroup/core-v-verif" -> "openhwgroup/force-riscv"
"openhwgroup/core-v-verif" -> "taichi-ishitani/tvip-axi"
"openhwgroup/core-v-verif" -> "google/riscv-dv"
"openhwgroup/core-v-verif" -> "Lampro-Mellon/LM-RISCV-DV"
"openhwgroup/core-v-verif" -> "pulp-platform/common_cells"
"openhwgroup/core-v-verif" -> "openhwgroup/core-v-mcu"
"openhwgroup/core-v-verif" -> "pulp-platform/axi"
"openhwgroup/core-v-verif" -> "lowRISC/ibex"
"openhwgroup/core-v-verif" -> "tpoikela/uvm-python"
"openhwgroup/core-v-verif" -> "openhwgroup/cv32e40x"
"openhwgroup/core-v-verif" -> "ben-marshall/awesome-open-hardware-verification"
"openhwgroup/core-v-verif" -> "pulp-platform/fpnew"
"openhwgroup/core-v-verif" -> "SymbioticEDA/riscv-formal"
"phanrahan/magma" -> "rdaly525/coreir"
"phanrahan/magma" -> "phanrahan/mantle"
"phanrahan/magma" -> "leonardt/fault"
"phanrahan/magma" -> "Nic30/hwt"
"phanrahan/magma" -> "StanfordAHA/garnet"
"phanrahan/magma" -> "sifive/chisel-circt"
"phanrahan/magma" -> "freechipsproject/firrtl"
"phanrahan/magma" -> "MikePopoloski/slang"
"phanrahan/magma" -> "phanrahan/loam"
"phanrahan/magma" -> "Kuree/kratos"
"phanrahan/magma" -> "drom/awesome-hdl"
"phanrahan/magma" -> "sifive/duh"
"phanrahan/magma" -> "cristian-mattarei/CoSA" ["e"=1]
"lawrie/tiny_usb_examples" -> "davidthings/tinyfpga_bx_usbserial"
"xesscorp/myhdl-resources" -> "cfelton/rhea"
"accel-sim/accel-sim-framework" -> "NVlabs/NVBit"
"accel-sim/accel-sim-framework" -> "accel-sim/gpu-app-collection"
"accel-sim/accel-sim-framework" -> "gpgpu-sim/gpgpu-sim_distribution"
"accel-sim/accel-sim-framework" -> "stonne-simulator/stonne" ["e"=1]
"accel-sim/accel-sim-framework" -> "NVlabs/timeloop" ["e"=1]
"accel-sim/accel-sim-framework" -> "ubc-aamodt-group/vulkan-sim"
"accel-sim/accel-sim-framework" -> "astra-sim/astra-sim" ["e"=1]
"lakshmi-sathi/avsdpll_1v8" -> "yrrapt/amsat_txrx_ic"
"lakshmi-sathi/avsdpll_1v8" -> "praharshapm/vsdmixedsignalflow"
"lakshmi-sathi/avsdpll_1v8" -> "nickson-jose/vsdstdcelldesign"
"lakshmi-sathi/avsdpll_1v8" -> "pepijndevos/sky130-experiments"
"RobertBaruch/nmigen-tutorial" -> "m-labs/nmigen"
"RobertBaruch/nmigen-tutorial" -> "nmigen/nmigen"
"RobertBaruch/nmigen-tutorial" -> "RobertBaruch/nmigen-exercises"
"RobertBaruch/nmigen-tutorial" -> "m-labs/migen"
"RobertBaruch/nmigen-tutorial" -> "kbob/nmigen-examples"
"RobertBaruch/nmigen-tutorial" -> "amaranth-lang/amaranth"
"RobertBaruch/nmigen-tutorial" -> "timvideos/litex-buildenv"
"RobertBaruch/nmigen-tutorial" -> "greatscottgadgets/luna"
"RobertBaruch/nmigen-tutorial" -> "lambdaconcept/minerva"
"RobertBaruch/nmigen-tutorial" -> "ECP5-PCIe/ECP5-PCIe"
"RobertBaruch/nmigen-tutorial" -> "adamgreig/daqnet"
"RobertBaruch/nmigen-tutorial" -> "RobertBaruch/riscv-reboot"
"RobertBaruch/nmigen-tutorial" -> "whitequark/Yumewatari"
"RobertBaruch/nmigen-tutorial" -> "enjoy-digital/colorlite"
"RobertBaruch/nmigen-tutorial" -> "emard/ulx3s-misc"
"gregdavill/advent-calendar-of-circuits-2020" -> "smunaut/iCE40linux"
"gregdavill/advent-calendar-of-circuits-2020" -> "smunaut/ice40-playground"
"NVlabs/AutoDMP" -> "cuhk-eda/Xplace"
"zslwyuan/AMF-Placer" -> "cuhk-eda/Xplace"
"RoaLogic/RV12" -> "pulp-platform/riscv"
"RoaLogic/RV12" -> "ridecore/ridecore"
"RoaLogic/RV12" -> "onchipuis/mriscv"
"RoaLogic/RV12" -> "syntacore/scr1"
"RoaLogic/RV12" -> "VectorBlox/orca"
"openrisc/orpsoc-cores" -> "openrisc/mor1kx"
"openrisc/orpsoc-cores" -> "openrisc/or1k-src"
"ucb-bar/hwacha" -> "ucb-bar/hwacha-template"
"ucb-bar/vscale" -> "ucb-bar/rocket"
"ucb-bar/vscale" -> "ucb-bar/zscale"
"ucb-bar/vscale" -> "ridecore/ridecore"
"ucb-bar/vscale" -> "ccelio/riscv-boom-doc"
"ucb-bar/vscale" -> "ucb-bar/riscv-boom"
"mshr-h/vscode-verilog-hdl-support" -> "eirikpre/VSCode-SystemVerilog"
"mshr-h/vscode-verilog-hdl-support" -> "dalance/svls"
"mshr-h/vscode-verilog-hdl-support" -> "TerosTechnology/vscode-terosHDL"
"mshr-h/vscode-verilog-hdl-support" -> "thomasrussellmurphy/istyle-verilog-formatter"
"mshr-h/vscode-verilog-hdl-support" -> "google/verible"
"mshr-h/vscode-verilog-hdl-support" -> "themperek/cocotb-test"
"leonardt/fault" -> "phanrahan/mantle"
"potentialventures/cocotb" -> "VUnit/vunit"
"potentialventures/cocotb" -> "VLSI-EDA/PoC"
"potentialventures/cocotb" -> "google/verible"
"potentialventures/cocotb" -> "nickg/nvc"
"potentialventures/cocotb" -> "drom/wavedrom"
"potentialventures/cocotb" -> "cliffordwolf/yosys"
"potentialventures/cocotb" -> "tpoikela/uvm-python"
"potentialventures/cocotb" -> "OSVVM/OSVVM"
"potentialventures/cocotb" -> "mciepluc/cocotb-coverage"
"potentialventures/cocotb" -> "tgingold/ghdl"
"potentialventures/cocotb" -> "olofk/fusesoc"
"potentialventures/cocotb" -> "themperek/cocotb-test"
"potentialventures/cocotb" -> "dalance/sv-parser"
"potentialventures/cocotb" -> "pyuvm/pyuvm"
"potentialventures/cocotb" -> "LarsAsplund/vunit"
"ridecore/ridecore" -> "RoaLogic/RV12"
"ridecore/ridecore" -> "risclite/SuperScalar-RISCV-CPU"
"ridecore/ridecore" -> "bluespec/Toooba"
"ridecore/ridecore" -> "ucb-bar/riscv-boom"
"ridecore/ridecore" -> "syntacore/scr1"
"ridecore/ridecore" -> "ucb-bar/vscale"
"ridecore/ridecore" -> "pulp-platform/riscv"
"ridecore/ridecore" -> "pulp-platform/ariane"
"ridecore/ridecore" -> "onchipuis/mriscv"
"ridecore/ridecore" -> "rsd-devel/rsd"
"ridecore/ridecore" -> "pulp-platform/pulpino"
"ridecore/ridecore" -> "chsasank/ARM7"
"cliffordwolf/SimpleVOut" -> "projf/display_controller"
"cliffordwolf/SimpleVOut" -> "hamsternz/DisplayPort_Verilog"
"kaitoukito/Computer-Science-Textbooks" -> "kaitoukito/Integrated-Circuit-Textbooks"
"kaitoukito/Computer-Science-Textbooks" -> "THU-DSP-LAB/ventus-gpgpu"
"YosysHQ/apicula" -> "trabucayre/openFPGALoader"
"YosysHQ/apicula" -> "YosysHQ/prjtrellis"
"YosysHQ/apicula" -> "jamesbowman/swapforth" ["e"=1]
"YosysHQ/apicula" -> "wuxx/icesugar"
"YosysHQ/apicula" -> "q3k/chubby75"
"PolyArch/dsa-framework" -> "pku-dasys/pillars"
"praharshapm/vsdmixedsignalflow" -> "nickson-jose/vsdstdcelldesign"
"intel/rohd" -> "intel/rohd-vf"
"intel/rohd" -> "ben-marshall/awesome-open-hardware-verification"
"intel/rohd" -> "intel/rohd-hcl"
"intel/rohd" -> "fabianschuiki/moore"
"intel/rohd" -> "intel/rohd-cosim"
"wavedrom/bitfield" -> "kevinpt/symbolator"
"wavedrom/bitfield" -> "wavedrom/logidrom"
"freechipsproject/diagrammer" -> "ucb-bar/chisel-testers2"
"freechipsproject/diagrammer" -> "ucb-bar/dsptools"
"freechipsproject/diagrammer" -> "ucb-bar/chisel-gui"
"freechipsproject/diagrammer" -> "sifive/chisel-circt"
"maltanar/fpga-tidbits" -> "maltanar/axi-in-chisel"
"maltanar/fpga-tidbits" -> "maltanar/rosetta"
"maltanar/fpga-tidbits" -> "chiselverify/chiselverify"
"ucb-bar/chisel-testers2" -> "freechipsproject/chisel-testers"
"ucb-bar/chisel-testers2" -> "freechipsproject/diagrammer"
"ucb-bar/dsptools" -> "freechipsproject/chisel-testers"
"ucb-bar/dsptools" -> "freechipsproject/diagrammer"
"ucb-bar/dsptools" -> "ucb-bar/chisel-testers2"
"ucb-bar/dsptools" -> "ucb-bar/chiseltest"
"ucb-bar/dsptools" -> "ucb-bar/hammer"
"ucb-bar/dsptools" -> "ccelio/chisel-style-guide"
"ucb-bar/dsptools" -> "bu-icsg/dana"
"ucb-bar/dsptools" -> "freechipsproject/chisel-template"
"ucb-bar/dsptools" -> "ucb-bar/riscv-mini"
"ucb-bar/dsptools" -> "ucb-bar/berkeley-hardfloat"
"ucb-bar/dsptools" -> "schoeberl/chisel-book"
"ucb-bar/dsptools" -> "freechipsproject/firrtl"
"ucb-bar/dsptools" -> "ucb-bar/riscv-sodor"
"IBM/rocc-software" -> "seldridge/rocket-rocc-examples"
"bu-icsg/dana" -> "seldridge/rocket-rocc-examples"
"bu-icsg/dana" -> "cnrv/rocket-chip-read"
"bu-icsg/dana" -> "ucb-bar/midas"
"bu-icsg/dana" -> "redpanda3/soDLA"
"bu-icsg/dana" -> "ucb-bar/dsptools"
"bu-icsg/dana" -> "Intensivate/learning-journey"
"bu-icsg/dana" -> "librecores/riscv-sodor"
"seldridge/rocket-rocc-examples" -> "IBM/rocc-software"
"sifive/fpga-shells" -> "freechipsproject/diagrammer"
"thomasrussellmurphy/istyle-verilog-formatter" -> "ericsonj/verilog-format"
"thomasrussellmurphy/istyle-verilog-formatter" -> "dalance/svlint"
"thomasrussellmurphy/istyle-verilog-formatter" -> "dalance/svls"
"thomasrussellmurphy/istyle-verilog-formatter" -> "alainmarcel/Surelog"
"MIPSfpga/mipsfpga-plus" -> "MIPSfpga/schoolMIPS"
"MIPSfpga/mipsfpga-plus" -> "MIPSfpga/digital-design-lab-manual"
"im-tomu/fomu-toolchain" -> "im-tomu/fomu-workshop"
"Xilinx/qemu" -> "Xilinx/libsystemctlm-soc" ["e"=1]
"Xilinx/qemu" -> "Xilinx/u-boot-xlnx"
"Xilinx/qemu" -> "Xilinx/qemu-devicetrees"
"Xilinx/qemu" -> "Xilinx/meta-xilinx"
"OSVVM/Documentation" -> "OSVVM/OsvvmLibraries"
"riscv/meta-riscv" -> "sifive/freedom-u-sdk"
"riscv/meta-riscv" -> "sifive/meta-sifive"
"riscv/meta-riscv" -> "kraj/meta-clang" ["e"=1]
"riscv/meta-riscv" -> "YoeDistro/yoe-distro" ["e"=1]
"riscv/meta-riscv" -> "riscv/riscv-debug-spec"
"Xilinx/open-nic" -> "Xilinx/open-nic-shell"
"Xilinx/open-nic" -> "Xilinx/open-nic-driver"
"Xilinx/open-nic" -> "Xilinx/xup_vitis_network_example"
"Xilinx/open-nic" -> "opensmartnic/awesome-smartnic"
"Xilinx/open-nic" -> "NetFPGA/NetFPGA-PLUS"
"Xilinx/open-nic" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "Xilinx/xup_vitis_network_example"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "Xilinx/ACCL"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "hpcn-uam/Limago"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "fpgasystems/fpga-network-stack"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "fpgasystems/Coyote"
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "Xilinx/open-nic"
"freechipsproject/chisel-testers" -> "freechipsproject/firrtl-interpreter"
"freechipsproject/chisel-testers" -> "ucb-bar/chisel-testers2"
"freechipsproject/chisel-testers" -> "ucb-bar/dsptools"
"freechipsproject/chisel-testers" -> "chipsalliance/treadle"
"hriener/lorina" -> "lsils/bill"
"lsils/lstools-showcase" -> "lsils/mockturtle"
"lsils/lstools-showcase" -> "nbulsi/also"
"lsils/lstools-showcase" -> "hriener/lorina"
"lsils/lstools-showcase" -> "msoeken/cirkit"
"lsils/lstools-showcase" -> "msoeken/kitty"
"lsils/lstools-showcase" -> "lsils/bill"
"lsils/lstools-showcase" -> "msoeken/alice"
"lsils/lstools-showcase" -> "lsils/benchmarks"
"lsils/lstools-showcase" -> "lsils/percy"
"lsils/lstools-showcase" -> "whaaswijk/percy"
"maltanar/axi-in-chisel" -> "maltanar/fpga-tidbits"
"ucb-bar/chiseltest" -> "ekiwi/open-source-formal-verification-for-chisel"
"ucb-bar/chiseltest" -> "chiselverify/chiselverify"
"riscv-software-src/riscv-pk" -> "riscv-software-src/riscv-isa-sim"
"riscv-software-src/riscv-pk" -> "riscv-non-isa/riscv-arch-test"
"riscv-software-src/riscv-pk" -> "riscv/sail-riscv"
"riscv-software-src/riscv-pk" -> "riscv-software-src/riscv-tools"
"axbryd/FlowBlaze" -> "cornell-netlab/MicroP4" ["e"=1]
"ben-marshall/verilog-parser" -> "chipsalliance/Surelog"
"stanford-ppl/spatial" -> "stanford-ppl/spatial-lang"
"stanford-ppl/spatial" -> "stanford-ppl/spatial-quickstart"
"stanford-ppl/spatial" -> "sfu-arch/muir"
"stanford-ppl/spatial" -> "stanford-ppl/spatial-multiverse"
"stanford-ppl/spatial" -> "PolyArch/dsa-framework"
"stanford-ppl/spatial" -> "freechipsproject/firrtl"
"stanford-ppl/spatial-lang" -> "stanford-ppl/spatial"
"ucb-bar/chisel3" -> "ucb-bar/firrtl"
"ucb-bar/chisel3" -> "ucb-bar/chisel-template"
"ucb-bar/chisel3" -> "ucb-bar/rocket-chip"
"SCLUO/ITRI-OpenDLA" -> "SCLUO/Open-DLA-Performance-Profiler"
"pulp-platform/mempool" -> "bespoke-silicon-group/bsg_manycore"
"icebreaker-fpga/icebreaker-workshop" -> "icebreaker-fpga/WTFpga"
"icebreaker-fpga/icebreaker-workshop" -> "im-tomu/fomu-toolchain"
"meton-robean/ResearchNote" -> "meton-robean/Vector_MulAdd_Accelerator"
"aignacio/ravenoc" -> "taichi-ishitani/tnoc"
"aignacio/ravenoc" -> "aignacio/mpsoc_example"
"nobodywasishere/VHDLproc" -> "VHDL/news"
"riscv-ovpsim/imperas-riscv-tests" -> "riscv-verification/RVVI"
"umarcor/osvb" -> "VHDL/news"
"alexforencich/verilog-dsp" -> "alexforencich/verilog-flowgen"
"alexforencich/verilog-dsp" -> "alexforencich/fpga-utils"
"efabless/OpenLane" -> "efabless/caravel_user_project"
"ucb-bar/chisel" -> "ucb-bar/rocket"
"ucb-bar/chisel" -> "ucb-bar/rocket-chip"
"ucb-bar/chisel" -> "ucb-bar/chisel3"
"ucb-bar/chisel" -> "ucb-bar/riscv-boom"
"ucb-bar/chisel" -> "ucb-bar/riscv-sodor"
"ucb-bar/chisel" -> "cliffordwolf/yosys"
"ucb-bar/chisel" -> "ucb-bar/chisel-tutorial"
"ucb-bar/chisel" -> "ucb-bar/vscale"
"ucb-bar/chisel" -> "potentialventures/cocotb"
"ucb-bar/chisel" -> "ucb-bar/firrtl"
"ucb-bar/chisel" -> "LBL-CoDEx/OpenSoCFabric" ["e"=1]
"ucb-bar/chisel" -> "parallella/oh"
"ucb-bar/chisel" -> "lowRISC/lowrisc-chip"
"ucb-bar/chisel" -> "ucb-bar/chisel-template"
"ucb-bar/chisel" -> "freechipsproject/firrtl"
"fabriziotappero/Free-Range-VHDL-book" -> "fabriziotappero/ip-cores"
"fabriziotappero/Free-Range-VHDL-book" -> "jeremiah-c-leary/vhdl-style-guide"
"nightseas/ebit_z7010" -> "blkf2016/ebaz4205"
"nightseas/ebit_z7010" -> "Leungfung/ebaz4205_hw"
"nightseas/ebit_z7010" -> "KeitetsuWorks/EBAZ4205"
"riscv-software-src/opensbi" -> "riscv-non-isa/riscv-sbi-doc"
"riscv-software-src/opensbi" -> "riscv-software-src/riscv-isa-sim"
"riscv-software-src/opensbi" -> "rustsbi/rustsbi" ["e"=1]
"riscv-software-src/opensbi" -> "riscv-non-isa/riscv-asm-manual"
"riscv-software-src/opensbi" -> "xboot/xfel" ["e"=1]
"riscv-software-src/opensbi" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-software-src/opensbi" -> "OpenXiangShan/NEMU"
"riscv-software-src/opensbi" -> "sifive/freedom-u540-c000-bootloader"
"riscv-software-src/opensbi" -> "riscv-non-isa/riscv-elf-psabi-doc"
"riscv-software-src/opensbi" -> "keystone-enclave/keystone" ["e"=1]
"riscv-software-src/opensbi" -> "riscv-collab/riscv-gcc"
"riscv-software-src/opensbi" -> "riscv/meta-riscv"
"ZipCPU/autofpga" -> "ZipCPU/zbasic"
"redpanda3/soDLA" -> "cnrv/rocket-chip-read"
"redpanda3/soDLA" -> "bu-icsg/dana"
"kevinpt/hdlparse" -> "kevinpt/symbolator"
"kevinpt/hdlparse" -> "Nic30/hdlConvertor"
"tinyfpga/TinyFPGA-BX" -> "tinyfpga/TinyFPGA-Bootloader"
"tinyfpga/TinyFPGA-BX" -> "tinyfpga/TinyFPGA-B-Series"
"tinyfpga/TinyFPGA-BX" -> "davidthings/tinyfpga_bx_usbserial"
"tinyfpga/TinyFPGA-BX" -> "tinyfpga/TinyFPGA-Programmer-Application"
"tinyfpga/TinyFPGA-BX" -> "icebreaker-fpga/icebreaker"
"tinyfpga/TinyFPGA-BX" -> "mattvenn/basic-ecp5-pcb"
"tinyfpga/TinyFPGA-BX" -> "Ravenslofty/yosys-cookbook"
"tinyfpga/TinyFPGA-BX" -> "emard/ulx3s-misc"
"tinyfpga/TinyFPGA-BX" -> "tinyfpga/TinyFPGA-EX"
"tinyfpga/TinyFPGA-BX" -> "tinyfpga/TinyFPGA-A-Series"
"tinyfpga/TinyFPGA-BX" -> "lawrie/tinyfpga_examples"
"alexforencich/cocotbext-axi" -> "themperek/cocotb-test"
"alexforencich/cocotbext-axi" -> "alexforencich/cocotbext-pcie"
"alexforencich/cocotbext-axi" -> "alexforencich/cocotbext-eth"
"alexforencich/cocotbext-axi" -> "cocotb/cocotb-bus"
"newhouseb/alldigitalradio" -> "newhouseb/onebitbt"
"pku-dasys/pillars" -> "pnnl/OpenCGRA"
"pku-dasys/pillars" -> "MPSLab-ASU/ccf"
"cfelton/rhea" -> "xesscorp/myhdl-resources"
"f4pga/prjxray" -> "gatecat/nextpnr-xilinx"
"f4pga/prjxray" -> "chipsalliance/f4pga"
"sgherbst/anasymod" -> "sgherbst/msdsl"
"sgherbst/msdsl" -> "sgherbst/anasymod"
"sgherbst/svreal" -> "sgherbst/msdsl"
"sgherbst/svreal" -> "sgherbst/pysvinst"
"pnnl/OpenCGRA" -> "tancheng/CGRA-Mapper"
"pnnl/OpenCGRA" -> "tancheng/CGRA-Flow"
"pnnl/OpenCGRA" -> "MPSLab-ASU/ccf"
"pnnl/OpenCGRA" -> "pku-dasys/pillars"
"pnnl/OpenCGRA" -> "pnnl/arena"
"ljgibbslf/SM3_core" -> "Mario-Hero/Async-Karin"
"ljgibbslf/SM3_core" -> "raymondrc/FPGA-SM3-HASH"
"The-OpenROAD-Project/OpenDB" -> "woset-workshop/woset-workshop.github.io"
"ucsdsysnet/corundum" -> "fpgasystems/fpga-network-stack"
"ucsdsysnet/corundum" -> "alexforencich/verilog-pcie"
"ucsdsysnet/corundum" -> "alexforencich/verilog-ethernet"
"ucsdsysnet/corundum" -> "KastnerRG/riffa"
"ucsdsysnet/corundum" -> "hpcn-uam/Limago"
"ucsdsysnet/corundum" -> "alexforencich/verilog-axi"
"ucsdsysnet/corundum" -> "corundum/corundum"
"ucsdsysnet/corundum" -> "hpcn-uam/100G-fpga-network-stack-core"
"ucsdsysnet/corundum" -> "Xilinx/dma_ip_drivers"
"ucsdsysnet/corundum" -> "enjoy-digital/litepcie"
"ucsdsysnet/corundum" -> "alexforencich/verilog-cam"
"ucsdsysnet/corundum" -> "alexforencich/verilog-axis"
"ucsdsysnet/corundum" -> "opensmartnic/awesome-smartnic"
"ucsdsysnet/corundum" -> "alexforencich/corundum"
"ucsdsysnet/corundum" -> "cocotb/cocotb"
"abk-openroad/RePlAce" -> "abk-openroad/OpenSTA"
"abk-openroad/RePlAce" -> "sanggido/OpenDP"
"schoeberl/chisel-lab" -> "schoeberl/chisel-examples"
"gtcasl/gpuocelot" -> "NVlabs/SASSI"
"gtcasl/gpuocelot" -> "NVlabs/NVBit"
"syntacore/fpga-sdk-prj" -> "syntacore/sc-bl"
"tinyfpga/TinyFPGA-A-Series" -> "tinyfpga/TinyFPGA-B-Series"
"openpower-cores/a2o" -> "openpower-cores/a2i"
"openpower-cores/a2o" -> "OpenPOWERFoundation/a2o"
"SpinalHDL/SpinalTemplateSbt" -> "SpinalHDL/Spinal-bootcamp"
"Xilinx/open-nic-shell" -> "Xilinx/open-nic-driver"
"Xilinx/open-nic-shell" -> "Xilinx/open-nic"
"Xilinx/open-nic-shell" -> "NetFPGA/NetFPGA-PLUS"
"hpcn-uam/100G-fpga-network-stack-core" -> "hpcn-uam/Limago"
"hpcn-uam/Limago" -> "hpcn-uam/100G-fpga-network-stack-core"
"hpcn-uam/Limago" -> "fpgasystems/fpga-network-stack"
"hpcn-uam/Limago" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP"
"openhwgroup/cv32e40x" -> "openhwgroup/cv32e40s"
"OSCPU/NutShell-doc" -> "OSCPU/NutShell"
"The-OpenROAD-Project/FastRoute" -> "The-OpenROAD-Project/ioPlacer"
"The-OpenROAD-Project/TritonRoute" -> "The-OpenROAD-Project/FastRoute"
"The-OpenROAD-Project/TritonRoute" -> "The-OpenROAD-Project/ioPlacer"
"The-OpenROAD-Project/TritonRoute" -> "cuhk-eda/dr-cu"
"The-OpenROAD-Project/TritonRoute" -> "cuhk-eda/cu-gr"
"The-OpenROAD-Project/TritonRoute" -> "The-OpenROAD-Project/TritonMacroPlace"
"kevinpt/symbolator" -> "kevinpt/hdlparse"
"kevinpt/symbolator" -> "Nic30/hdlConvertor"
"kevinpt/symbolator" -> "kevinpt/vhdl-extras"
"kevinpt/symbolator" -> "mciepluc/cocotb-coverage"
"kevinpt/symbolator" -> "TerosTechnology/terosHDL"
"kevinpt/symbolator" -> "jeremiah-c-leary/vhdl-style-guide"
"FPGA-Research-Manchester/FABulous" -> "PrincetonUniversity/prga"
"NetFPGA/NetFPGA-public" -> "NetFPGA/netfpga"
"NetFPGA/NetFPGA-public" -> "NetFPGA/NetFPGA-SUME-public"
"riscv/riscv-ovpsim" -> "riscv/riscv-compliance"
"riscv/riscv-ovpsim" -> "riscv/riscv-tests"
"open-tool-forge/fpga-toolchain" -> "SymbiFlow/symbiflow-arch-defs"
"NVlabs/SASSI" -> "NVlabs/NVBit"
"NVlabs/SASSI" -> "PAA-NCIC/PPoPP2017_artifact" ["e"=1]
"meton-robean/Vector_MulAdd_Accelerator" -> "rhit-neuro/deca"
"Obijuan/Entregas-Tutorial-Electronica-Digital-FPGAs" -> "Obijuan/digital-electronics-with-open-FPGAs-tutorial"
"amiq-consulting/svaunit" -> "amiq-consulting/amiq_apb"
"kprasadvnsi/Anlogic_Doc_English" -> "har-in-air/SIPEED_TANG_PRIMER"
"kprasadvnsi/Anlogic_Doc_English" -> "Lichee-Pi/Tang_FPGA_Examples"
"Lampro-Mellon/LM-RISCV-DV" -> "PacoReinaCampo/MPSoC-DV"
"ucb-bar/hwacha-template" -> "ucb-bar/hwacha"
"Nic30/d3-hwschematic" -> "Nic30/d3-wave"
"Nic30/d3-hwschematic" -> "raczben/fliplot"
"Xilinx/xup_vitis_network_example" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP"
"Xilinx/xup_vitis_network_example" -> "Xilinx/ACCL"
"Xilinx/xup_vitis_network_example" -> "Xilinx/open-nic-shell"
"Xilinx/xup_vitis_network_example" -> "Xilinx/open-nic"
"Xilinx/xup_vitis_network_example" -> "fpgasystems/Coyote"
"Xilinx/xup_vitis_network_example" -> "NetFPGA/NetFPGA-PLUS"
"ananthbhat94/DDR4MemoryController" -> "oprecomp/DDR4_controller"
"riscv/opensbi" -> "riscv/riscv-sbi-doc"
"riscv/opensbi" -> "riscv/riscv-pk"
"riscv/opensbi" -> "luojia65/rustsbi" ["e"=1]
"riscv/opensbi" -> "riscv/riscv-tests"
"riscv/opensbi" -> "riscv/riscv-elf-psabi-doc"
"riscv/opensbi" -> "sifive/freedom-u-sdk"
"riscv/opensbi" -> "riscv/riscv-gnu-toolchain"
"riscv/opensbi" -> "riscv/riscv-software-list"
"riscv/opensbi" -> "sifive/riscv-llvm" ["e"=1]
"parallella/parallella-linux" -> "parallella/parallella-uboot"
"parallella/parallella-linux" -> "parallella/parallella-ubuntu"
"parallella/parallella-linux" -> "parallella/pubuntu"
"parallella/parallella-linux" -> "parallella/parallella-hw"
"parallella/parallella-linux" -> "parallella/parallella-bin"
"parallella/parallella-linux" -> "parallella/parallella-utils"
"parallella/parallella-linux" -> "adapteva/epiphany-sdk"
"zainryan/INSIDER-System" -> "osmhpi/metalfs"
"parallella/parallella-utils" -> "parallella/pubuntu"
"mmicko/prjtang" -> "pepijndevos/apicula"
"mmicko/prjtang" -> "kprasadvnsi/Anlogic_Doc_English"
"eirikpre/VSCode-SystemVerilog" -> "mshr-h/vscode-verilog-hdl-support"
"eirikpre/VSCode-SystemVerilog" -> "dalance/svlint"
"taichi-ishitani/tnoc" -> "taichi-ishitani/tvip-axi"
"taichi-ishitani/tnoc" -> "agalimberti/NoCRouter"
"taichi-ishitani/tnoc" -> "aignacio/ravenoc"
"taichi-ishitani/tnoc" -> "anan-cn/Open-Source-Network-on-Chip-Router-RTL" ["e"=1]
"azonenberg/openfpga" -> "cseed/arachne-pnr"
"azonenberg/openfpga" -> "cliffordwolf/icestorm"
"azonenberg/openfpga" -> "cliffordwolf/yosys"
"azonenberg/openfpga" -> "cliffordwolf/riscv-formal"
"azonenberg/openfpga" -> "cyrozap/psoc-bitstream-parsing-tools"
"enjoy-digital/litesata" -> "CospanDesign/nysa-sata"
"enjoy-digital/litesata" -> "enjoy-digital/litescope"
"suarezvictor/CflexHDL" -> "JulianKemmerer/PipelineC"
"mballance/clusterv-soc" -> "mabrains/caravel_user_project_ldo"
"ONNC/onnc-tutorial" -> "soDLA-publishment/somnia"
"Resaj/cyclops-project" -> "abierto-cc/escornabot"
"Resaj/cyclops-project" -> "pablorubma/escornabot-DIY"
"themperek/cocotb-test" -> "mciepluc/cocotb-coverage"
"themperek/cocotb-test" -> "alexforencich/cocotbext-axi"
"themperek/cocotb-test" -> "cocotb/cocotb-bus"
"themperek/cocotb-test" -> "fvutils/pyvsc"
"themperek/cocotb-test" -> "tpoikela/uvm-python"
"msoeken/kitty" -> "hriener/lorina"
"msoeken/kitty" -> "lsils/bill"
"nbulsi/also" -> "lsils/lstools-showcase"
"nbulsi/also" -> "zfchu/algos"
"Xilinx/open-nic-driver" -> "Xilinx/open-nic-shell"
"KarypisLab/ParMETIS" -> "KarypisLab/METIS"
"Adapteva/epiphany-libs" -> "Adapteva/epiphany-sdk"
"Adapteva/epiphany-sdk" -> "Adapteva/epiphany-libs"
"RTimothyEdwards/XCircuit" -> "RTimothyEdwards/qrouter"
"RTimothyEdwards/XCircuit" -> "RTimothyEdwards/netgen"
"niftylab/laygo2" -> "ucb-art/laygo"
"SymbiFlow/sv-tests" -> "alainmarcel/Surelog"
"SymbiFlow/sv-tests" -> "alainmarcel/UHDM"
"SymbiFlow/sv-tests" -> "google/verible"
"SymbiFlow/sv-tests" -> "dalance/sv-parser"
"SymbiFlow/sv-tests" -> "zachjs/sv2v"
"raymondrc/FPGA-SM3-HASH" -> "raymondrc/FPGA_SM4"
"raymondrc/FPGA-SM3-HASH" -> "raymondrc/SM4-SBOX"
"GodelMachine/AHB2" -> "taichi-ishitani/tvip-axi"
"GodelMachine/AHB2" -> "designsolver/ahb3_uvm_tb"
"GodelMachine/AHB2" -> "courageheart/AMBA_APB_SRAM"
"GodelMachine/AHB2" -> "seabeam/yuu_ahb"
"GodelMachine/AHB2" -> "gupta409/Processor-UVM-Verification"
"agalimberti/NoCRouter" -> "taichi-ishitani/tnoc"
"parallella/parallella-uboot" -> "parallella/parallella-ubuntu"
"parallella/parallella-uboot" -> "parallella/parallella-linux"
"alainmarcel/UHDM" -> "alainmarcel/Surelog"
"alainmarcel/UHDM" -> "SymbiFlow/sv-tests"
"adapteva/epiphany-examples" -> "adapteva/epiphany-sdk"
"adapteva/epiphany-examples" -> "parallella/parallella-utils"
"adapteva/epiphany-examples" -> "parallella/parallella-examples"
"adapteva/epiphany-sdk" -> "adapteva/epiphany-libs"
"adapteva/epiphany-sdk" -> "adapteva/epiphany-examples"
"sgherbst/svinst" -> "sgherbst/pysvinst"
"chipsalliance/f4pga-examples" -> "chipsalliance/f4pga"
"enjoy-digital/liteeth" -> "enjoy-digital/litescope"
"enjoy-digital/liteeth" -> "enjoy-digital/liteiclink"
"jinwookjungs/datc_robust_design_flow" -> "ieee-ceda-datc/RDF-2019"
"freechipsproject/treadle" -> "freechipsproject/firrtl-interpreter"
"WeiChungWu/vim-SystemVerilog" -> "vim-scripts/verilog_systemverilog.vim"
"WeiChungWu/vim-SystemVerilog" -> "zhuzhzh/verilog_emacsauto.vim"
"analogdevicesinc/m2k-fw" -> "analogdevicesinc/libm2k"
"parallella/parallella-ubuntu" -> "parallella/parallella-uboot"
"parallella/parallella-ubuntu" -> "parallella/parallella-bin"
"parallella/parallella-ubuntu" -> "parallella/parallella-linux"
"pulp-platform/pulp-sdk" -> "pulp-platform/pulp-riscv-gnu-toolchain"
"kelu124/awesome-latticeFPGAs" -> "joshajohnson/iCE40-feather"
"kelu124/awesome-latticeFPGAs" -> "mattvenn/first-fpga-pcb"
"OpenDLA/OpenDLA" -> "JunningWu/Learning-NVDLA-Notes"
"OpenDLA/OpenDLA" -> "nvdla/vp"
"OpenDLA/OpenDLA" -> "silicontalks01/OpenDLA"
"OpenDLA/OpenDLA" -> "nvdla/hw"
"OpenDLA/OpenDLA" -> "nvdla/sw"
"OpenDLA/OpenDLA" -> "soDLA-publishment/soDLA"
"OSVVM/OsvvmLibraries" -> "OSVVM/Documentation"
"RTimothyEdwards/qrouter" -> "RTimothyEdwards/graywolf"
"RTimothyEdwards/qrouter" -> "RTimothyEdwards/netgen"
"MJoergen/formal" -> "tmeissner/psl_with_ghdl"
"MJoergen/formal" -> "tmeissner/formal_hw_verification"
"riscv/riscv-glibc" -> "riscv/riscv-dejagnu"
"ieee-ceda-datc/RDF-2019" -> "jinwookjungs/datc_robust_design_flow"
"VHDL/news" -> "nobodywasishere/VHDLproc"
"tmeissner/psl_with_ghdl" -> "tmeissner/formal_hw_verification"
"tmeissner/psl_with_ghdl" -> "MJoergen/formal"
"tmeissner/psl_with_ghdl" -> "tmeissner/vhdl_verification"
"openhwgroup/cv32e40s" -> "openhwgroup/cv32e40x"
"ghdl/ghdl-cosim" -> "VHDL/news"
"yrrapt/amsat_txrx_ic" -> "yrrapt/caravel_amsat_txrx_ic"
"ECP5-PCIe/ECP5-PCIe" -> "whitequark/Yumewatari"
"phanrahan/loam" -> "phanrahan/mantle"
"phanrahan/mantle" -> "phanrahan/loam"
"phanrahan/mantle" -> "leonardt/fault"
"freechipsproject/firrtl-interpreter" -> "freechipsproject/treadle"
"freechipsproject/firrtl-interpreter" -> "freechipsproject/chisel-testers"
"intel/rohd-vf" -> "intel/rohd-hcl"
"intel/rohd-vf" -> "intel/rohd-cosim"
"suoto/hdlcc" -> "suoto/vim-hdl"
"adapteva/epiphany-libs" -> "adapteva/epiphany-sdk"
"cfelton/gizflo" -> "cfelton/minnesota"
"milkymist/migen" -> "brandonhamilton/rhino"
"milkymist/migen" -> "milkymist/milkymist-ng"
"LeiWang1999/FPGA" ["l"="-9.704,46.466"]
"pConst/basic_verilog" ["l"="-9.721,46.53"]
"sin-x/FPGA" ["l"="-9.713,46.432"]
"xiaop1/Verilog-Practice" ["l"="-9.698,46.482"]
"xupsh/pp4fpgas-cn" ["l"="-7.976,47.217"]
"OpenXiangShan/XiangShan" ["l"="-9.56,46.506"]
"dhm2013724/yolov2_xilinx_fpga" ["l"="-7.963,47.208"]
"riscv-mcu/e203_hbirdv2" ["l"="-9.627,46.516"]
"alexforencich/verilog-ethernet" ["l"="-9.778,46.547"]
"T-head-Semi/wujian100_open" ["l"="-9.67,46.512"]
"QShen3/CNN-FPGA" ["l"="-7.901,47.221"]
"viduraakalanka/HDL-Bits-Solutions" ["l"="-9.734,46.454"]
"LeiWang1999/ZYNQ-NVDLA" ["l"="-9.517,46.489"]
"WalkerLau/Accelerating-CNN-with-FPGA" ["l"="-7.929,47.206"]
"SI-RISCV/e200_opensource" ["l"="-9.62,46.5"]
"analogdevicesinc/hdl" ["l"="-9.818,46.507"]
"alexforencich/verilog-axi" ["l"="-9.743,46.542"]
"pulp-platform/axi" ["l"="-9.698,46.583"]
"alexforencich/verilog-axis" ["l"="-9.801,46.537"]
"alexforencich/verilog-pcie" ["l"="-9.765,46.535"]
"ZipCPU/wb2axip" ["l"="-9.742,46.594"]
"cocotb/cocotb" ["l"="-9.733,46.621"]
"alexforencich/verilog-uart" ["l"="-9.783,46.53"]
"aolofsson/oh" ["l"="-9.709,46.59"]
"KastnerRG/riffa" ["l"="-9.774,46.521"]
"corundum/corundum" ["l"="-9.816,46.529"]
"darklife/darkriscv" ["l"="-9.672,46.549"]
"alexforencich/verilog-i2c" ["l"="-9.761,46.544"]
"adki/AMBA_AXI_AHB_APB" ["l"="-9.599,46.637"]
"ucsdsysnet/corundum" ["l"="-9.833,46.533"]
"ultraembedded/cores" ["l"="-9.715,46.564"]
"fpgasystems/fpga-network-stack" ["l"="-9.856,46.514"]
"open-sdr/openwifi" ["l"="-9.793,46.507"]
"open-sdr/openwifi-hw" ["l"="-9.872,46.51"]
"jhshi/openofdm" ["l"="-9.915,46.477"]
"bastibl/gr-ieee802-11" ["l"="-10.701,-37.841"]
"kangyuzhe666/ZYNQ7010-7020_AD9363" ["l"="-9.936,46.545"]
"srsLTE/srsLTE" ["l"="-10.73,-37.87"]
"lowRISC/opentitan" ["l"="-9.655,46.555"]
"jbush001/NyuziProcessor" ["l"="-9.651,46.541"]
"enjoy-digital/litex" ["l"="-9.687,46.647"]
"seldridge/verilog" ["l"="-9.743,46.571"]
"ZipCPU/zipcpu" ["l"="-9.726,46.558"]
"ljgibbslf/SM3_core" ["l"="-9.747,46.391"]
"sudhamshu091/32-Verilog-Mini-Projects" ["l"="-9.785,46.443"]
"xupsh/pp4fpgas-cn-hls" ["l"="-7.994,47.198"]
"awai54st/PYNQ-Classification" ["l"="-7.959,47.217"]
"wavedrom/wavedrom" ["l"="-9.749,46.609"]
"wavedrom/wavedrom.github.io" ["l"="-9.725,46.586"]
"verilator/verilator" ["l"="-9.682,46.602"]
"YosysHQ/yosys" ["l"="-9.73,46.645"]
"wavedrom/bitfield" ["l"="-9.87,46.632"]
"steveicarus/iverilog" ["l"="-9.753,46.631"]
"ghdl/ghdl" ["l"="-9.783,46.63"]
"olofk/fusesoc" ["l"="-9.714,46.637"]
"YosysHQ/nextpnr" ["l"="-9.679,46.69"]
"olofk/edalize" ["l"="-9.721,46.664"]
"drom/awesome-hdl" ["l"="-9.69,46.622"]
"SpinalHDL/SpinalHDL" ["l"="-9.687,46.567"]
"cliffordwolf/picorv32" ["l"="-9.68,46.585"]
"ShawnHymel/introduction-to-rtos" ["l"="-9.353,46.835"]
"ShawnHymel/introduction-to-fpga" ["l"="-9.441,46.793"]
"MaJerle/stm32-cube-cmake-vscode" ["l"="-31.691,41.704"]
"ExploreEmbedded/Arduino_FreeRTOS" ["l"="-35.68,39.807"]
"fzxy002763/Wi-Fi_Study_Public" ["l"="-9.908,46.498"]
"lowRISC/lowrisc-chip" ["l"="-9.655,46.501"]
"ucb-bar/riscv-boom" ["l"="-9.671,46.494"]
"pulp-platform/pulpino" ["l"="-9.66,46.528"]
"sifive/freedom" ["l"="-9.624,46.47"]
"freechipsproject/rocket-chip" ["l"="-9.643,46.469"]
"ucb-bar/rocket-chip" ["l"="-9.698,46.514"]
"pulp-platform/ariane" ["l"="-9.638,46.534"]
"ucb-bar/riscv-sodor" ["l"="-9.612,46.478"]
"ucb-bar/fpga-zynq" ["l"="-9.655,46.458"]
"pulp-platform/riscv" ["l"="-9.65,46.512"]
"syntacore/scr1" ["l"="-9.632,46.549"]
"westerndigitalcorporation/swerv_eh1" ["l"="-9.62,46.54"]
"freechipsproject/chisel3" ["l"="-9.634,46.489"]
"sergeykhbr/riscv_vhdl" ["l"="-9.711,46.548"]
"lowRISC/ibex" ["l"="-9.642,46.578"]
"riscv/riscv-gnu-toolchain" ["l"="-9.553,46.434"]
"riscv/riscv-tools" ["l"="-9.581,46.444"]
"riscv/riscv-isa-sim" ["l"="-9.555,46.448"]
"riscv/riscv-asm-manual" ["l"="-9.524,46.438"]
"riscv/riscv-tests" ["l"="-9.532,46.446"]
"riscv/riscv-gcc" ["l"="-9.543,46.412"]
"riscv/riscv-isa-manual" ["l"="-9.531,46.465"]
"riscv/riscv-linux" ["l"="-9.569,46.419"]
"sifive/freedom-e-sdk" ["l"="-9.56,46.405"]
"riscv/riscv-pk" ["l"="-9.529,46.415"]
"riscv/riscv-qemu" ["l"="-9.541,46.398"]
"chipsalliance/rocket-chip" ["l"="-9.597,46.502"]
"riscv/riscv-v-spec" ["l"="-9.494,46.447"]
"raysalemi/uvmprimer" ["l"="-9.601,46.814"]
"VerificationExcellence/UVMReference" ["l"="-9.628,46.791"]
"cluelogic/uvm-tutorial-for-candy-lovers" ["l"="-9.623,46.804"]
"Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step" ["l"="-9.605,46.804"]
"courageheart/AMBA_APB_SRAM" ["l"="-9.593,46.747"]
"dadongshangu/async_FIFO" ["l"="-9.576,46.85"]
"troyguo/awesome-dv" ["l"="-9.589,46.784"]
"marcoz001/axi-uvm" ["l"="-9.6,46.773"]
"FPGAwars/apio" ["l"="-9.596,46.72"]
"FPGAwars/icestudio" ["l"="-9.656,46.685"]
"FPGAwars/icezum" ["l"="-9.511,46.697"]
"cliffordwolf/icestorm" ["l"="-9.676,46.717"]
"tinyfpga/TinyFPGA-Bootloader" ["l"="-9.572,46.762"]
"YosysHQ/icestorm" ["l"="-9.597,46.735"]
"trabucayre/openFPGALoader" ["l"="-9.686,46.679"]
"icebreaker-fpga/icebreaker" ["l"="-9.587,46.765"]
"tinyfpga/TinyFPGA-BX" ["l"="-9.563,46.786"]
"grahamedgecombe/icicle" ["l"="-9.54,46.751"]
"YosysHQ/apicula" ["l"="-9.646,46.738"]
"FPGAwars/FPGA-peripherals" ["l"="-9.49,46.724"]
"Obijuan/open-fpga-verilog-tutorial" ["l"="-9.635,46.635"]
"Obijuan/digital-electronics-with-open-FPGAs-tutorial" ["l"="-9.461,46.686"]
"wuxx/icesugar" ["l"="-9.612,46.747"]
"alexforencich/verilog-lfsr" ["l"="-9.81,46.49"]
"stffrdhrn/sdram-controller" ["l"="-9.742,46.582"]
"benreynwar/fft-dit-fpga" ["l"="-9.779,46.492"]
"alexforencich/verilog-cam" ["l"="-9.83,46.519"]
"alexforencich/verilog-dsp" ["l"="-9.81,46.472"]
"alexforencich/verilog-wishbone" ["l"="-9.795,46.489"]
"damdoy/ice40_ultraplus_examples" ["l"="-9.556,46.761"]
"smunaut/ice40-playground" ["l"="-9.552,46.775"]
"hdl-util/hdmi" ["l"="-9.777,46.66"]
"hamsternz/DisplayPort_Verilog" ["l"="-9.902,46.685"]
"hamsternz/FPGA_DisplayPort" ["l"="-9.889,46.678"]
"sylefeb/Silice" ["l"="-9.687,46.659"]
"hamsternz/Artix-7-HDMI-processing" ["l"="-9.911,46.674"]
"cliffordwolf/SimpleVOut" ["l"="-9.935,46.683"]
"m-labs/migen" ["l"="-9.648,46.673"]
"laforest/FPGADesignElements" ["l"="-9.696,46.687"]
"daveshah1/CSI2Rx" ["l"="-23.558,-17.044"]
"olofk/serv" ["l"="-9.667,46.616"]
"projf/projf-explore" ["l"="-9.667,46.672"]
"stnolting/neorv32" ["l"="-9.706,46.603"]
"Xilinx/embeddedsw" ["l"="-9.856,46.473"]
"Xilinx/linux-xlnx" ["l"="-9.893,46.46"]
"Xilinx/u-boot-xlnx" ["l"="-9.911,46.452"]
"Digilent/vivado-library" ["l"="-9.824,46.462"]
"Xilinx/device-tree-xlnx" ["l"="-9.905,46.442"]
"bperez77/xilinx_axidma" ["l"="-9.877,46.45"]
"Xilinx/Vitis-Tutorials" ["l"="-8.082,47.197"]
"OpenAMP/open-amp" ["l"="-31.481,41.583"]
"ATaylorCEngFIET/MicroZed-Chronicles" ["l"="-9.857,46.411"]
"Xilinx/HLx_Examples" ["l"="-8.043,47.226"]
"Xilinx/PYNQ" ["l"="-8.016,47.193"]
"Xilinx/Vitis_Libraries" ["l"="-8.071,47.213"]
"SpinalHDL/VexRiscv" ["l"="-9.658,46.58"]
"litex-hub/linux-on-litex-vexriscv" ["l"="-9.614,46.659"]
"openhwgroup/cva6" ["l"="-9.603,46.547"]
"ultraembedded/riscv" ["l"="-9.634,46.559"]
"riscv/riscv-wiki" ["l"="-9.568,46.384"]
"riscv/riscv-angel" ["l"="-9.544,46.365"]
"riscv/riscv-fesvr" ["l"="-9.547,46.382"]
"bespoke-silicon-group/basejump_stl" ["l"="-9.666,46.608"]
"black-parrot/black-parrot" ["l"="-9.611,46.594"]
"bespoke-silicon-group/bsg_manycore" ["l"="-9.548,46.597"]
"pulp-platform/common_cells" ["l"="-9.646,46.623"]
"google/verible" ["l"="-9.709,46.652"]
"dalance/sv-parser" ["l"="-9.718,46.655"]
"zachjs/sv2v" ["l"="-9.704,46.66"]
"PrincetonUniversity/openpiton" ["l"="-9.591,46.578"]
"ben-marshall/awesome-open-hardware-verification" ["l"="-9.668,46.646"]
"dalance/svlint" ["l"="-9.731,46.681"]
"NVlabs/matchlib" ["l"="-8.121,47.039"]
"sld-columbia/esp" ["l"="-9.62,46.579"]
"NJU-ProjectN/nvboard" ["l"="-9.311,46.406"]
"OSCPU/ysyxSoC" ["l"="-9.283,46.383"]
"OSCPU/NutShell" ["l"="-9.527,46.501"]
"freechipsproject/chisel-bootcamp" ["l"="-9.571,46.474"]
"OSCPU/NutShell-doc" ["l"="-9.444,46.502"]
"riscv-boom/riscv-boom" ["l"="-9.583,46.512"]
"schoeberl/chisel-book" ["l"="-9.603,46.471"]
"ucb-bar/chipyard" ["l"="-9.595,46.486"]
"chipsalliance/chisel3" ["l"="-9.581,46.498"]
"NJU-ProjectN/nemu" ["l"="-9.367,46.454"]
"trivialmips/nontrivial-mips" ["l"="-13.826,19.319"]
"OSCPU/ysyx" ["l"="-9.345,46.494"]
"OSCPU/oscpu-framework" ["l"="-9.29,46.474"]
"riscv-non-isa/riscv-elf-psabi-doc" ["l"="-9.387,46.442"]
"riscv-non-isa/riscv-asm-manual" ["l"="-9.444,46.461"]
"riscv-software-src/opensbi" ["l"="-9.406,46.444"]
"riscv-software-src/riscv-tests" ["l"="-9.46,46.456"]
"NJU-ProjectN/fceux-am" ["l"="-9.338,46.437"]
"riscv-non-isa/riscv-sbi-doc" ["l"="-9.371,46.434"]
"riscv-collab/riscv-gnu-toolchain" ["l"="-9.473,46.474"]
"sunshaoce/rvcc" ["l"="-17.592,-32.022"]
"riscv-software-src/riscv-pk" ["l"="-9.426,46.456"]
"riscv/riscv-code-size-reduction" ["l"="-9.42,46.408"]
"jameslzhu/riscv-card" ["l"="-9.426,46.442"]
"MikePopoloski/slang" ["l"="-9.735,46.669"]
"google/riscv-dv" ["l"="-9.596,46.563"]
"chipsalliance/verible" ["l"="-9.713,46.669"]
"splinedrive/kianRiscV" ["l"="-9.651,46.824"]
"smunaut/iCE40linux" ["l"="-9.639,46.782"]
"Wren6991/Hazard3" ["l"="-9.632,46.873"]
"timvideos/HDMI2USB" ["l"="-34.473,42.803"]
"chadyuu/riscv-chisel-book" ["l"="-9.591,46.407"]
"freechipsproject/chisel-template" ["l"="-9.587,46.459"]
"NJU-ProjectN/ics-pa" ["l"="-9.251,46.425"]
"NJU-ProjectN/ics-pa-gitbook" ["l"="-9.307,46.434"]
"NJU-ProjectN/abstract-machine" ["l"="-9.286,46.445"]
"NJU-ProjectN/i386-manual" ["l"="-9.212,46.413"]
"sleepycoke/Mathematical_Logic_NJUCS" ["l"="22.172,31.116"]
"gitccl/NJU-ICS2019-PA" ["l"="-9.205,46.428"]
"NJU-ProjectN/LiteNES" ["l"="-9.057,46.359"]
"zweix123/jyyslide-md" ["l"="-9.187,46.415"]
"ucb-bar/riscv-mini" ["l"="-9.603,46.456"]
"schoeberl/chisel-examples" ["l"="-9.611,46.424"]
"ucb-bar/chisel-tutorial" ["l"="-9.622,46.456"]
"chipsalliance/firrtl" ["l"="-9.568,46.462"]
"ucb-bar/dsptools" ["l"="-9.618,46.442"]
"schoeberl/chisel-lab" ["l"="-9.615,46.405"]
"ucb-bar/gemmini" ["l"="-9.576,46.482"]
"B-Lang-org/bsc" ["l"="-9.567,46.608"]
"BSVLang/Main" ["l"="-9.512,46.607"]
"bluespec/Piccolo" ["l"="-9.533,46.544"]
"bluespec/Flute" ["l"="-9.543,46.578"]
"google/xls" ["l"="-8.168,47.171"]
"rsnikhil/Bluespec_BSV_Tutorial" ["l"="-9.502,46.62"]
"Xilinx/RapidWright" ["l"="-8.138,47.244"]
"bluespec/Toooba" ["l"="-9.531,46.564"]
"clash-lang/clash-compiler" ["l"="-8.081,12.035"]
"sifive/Kami" ["l"="-9.528,13.349"]
"JulianKemmerer/PipelineC" ["l"="-9.667,46.661"]
"alainmarcel/Surelog" ["l"="-9.726,46.673"]
"Nic30/hdlConvertor" ["l"="-9.757,46.666"]
"dalance/svls" ["l"="-9.742,46.68"]
"chipsalliance/Surelog" ["l"="-9.729,46.692"]
"chipsalliance/sv-tests" ["l"="-9.721,46.705"]
"YosysHQ/SymbiYosys" ["l"="-9.671,46.678"]
"vivekmalneedi/veridian" ["l"="-9.758,46.684"]
"alainmarcel/UHDM" ["l"="-9.709,46.68"]
"RTimothyEdwards/open_pdks" ["l"="-9.787,46.772"]
"RTimothyEdwards/netgen" ["l"="-9.791,46.784"]
"RTimothyEdwards/magic" ["l"="-9.783,46.762"]
"efabless/caravel" ["l"="-9.763,46.764"]
"efabless/caravel_user_project" ["l"="-9.766,46.781"]
"efabless/openlane" ["l"="-9.73,46.721"]
"StefanSchippers/xschem" ["l"="-9.808,46.794"]
"sscs-ose/sscs-ose-code-a-chip.github.io" ["l"="-9.828,46.826"]
"The-OpenROAD-Project/OpenLane" ["l"="-9.763,46.745"]
"RTimothyEdwards/qflow" ["l"="-9.757,46.773"]
"StefanSchippers/xschem_sky130" ["l"="-9.812,46.826"]
"efabless/skywater-pdk-central" ["l"="-9.795,46.819"]
"jijingg/Spinal-bootcamp" ["l"="-9.754,46.469"]
"SpinalHDL/SpinalWorkshop" ["l"="-9.759,46.453"]
"TerosTechnology/vscode-terosHDL" ["l"="-9.771,46.67"]
"TerosTechnology/terosHDL" ["l"="-9.841,46.672"]
"jeremiah-c-leary/vhdl-style-guide" ["l"="-9.856,46.672"]
"mshr-h/vscode-verilog-hdl-support" ["l"="-9.786,46.683"]
"gtkwave/gtkwave" ["l"="-9.787,46.669"]
"slaclab/surf" ["l"="-9.848,46.681"]
"kevinpt/symbolator" ["l"="-9.818,46.667"]
"The-OpenROAD-Project/OpenROAD-flow-scripts" ["l"="-9.779,46.784"]
"The-OpenROAD-Project/OpenROAD" ["l"="-9.795,46.745"]
"The-OpenROAD-Project/OpenSTA" ["l"="-9.778,46.749"]
"The-OpenROAD-Project/OPENROAD_USERS_READ_ME_FIRST" ["l"="-9.745,46.858"]
"The-OpenROAD-Project/DAC-2020-Tutorial" ["l"="-9.789,46.829"]
"OpenTimer/OpenTimer" ["l"="-9.809,46.755"]
"berkeley-abc/abc" ["l"="-9.826,46.748"]
"The-OpenROAD-Project/OpenDB" ["l"="-9.865,46.802"]
"The-OpenROAD-Project/asap7" ["l"="-9.853,46.772"]
"ncsu-eda/FreePDK3" ["l"="-9.909,46.783"]
"VLSIDA/OpenRAM" ["l"="-9.766,46.731"]
"google/skywater-pdk" ["l"="-9.785,46.718"]
"siliconcompiler/siliconcompiler" ["l"="-9.771,46.707"]
"lnis-uofu/OpenFPGA" ["l"="-9.715,46.693"]
"YosysHQ/prjtrellis" ["l"="-9.632,46.73"]
"YosysHQ/arachne-pnr" ["l"="-9.647,46.724"]
"YosysHQ/oss-cad-suite-build" ["l"="-9.67,46.698"]
"YosysHQ/fpga-toolchain" ["l"="-9.579,46.728"]
"tinyvision-ai-inc/UPduino-v3.0" ["l"="-9.473,46.79"]
"SymbiFlow/prjxray" ["l"="-9.683,46.706"]
"verilog-to-routing/vtr-verilog-to-routing" ["l"="-9.762,46.717"]
"SymbiFlow/prjtrellis" ["l"="-9.624,46.739"]
"m-labs/nmigen" ["l"="-9.635,46.694"]
"nmigen/nmigen" ["l"="-9.631,46.683"]
"chipsalliance/f4pga" ["l"="-9.555,46.727"]
"amaranth-lang/amaranth" ["l"="-9.654,46.695"]
"aolofsson/awesome-opensource-hardware" ["l"="-9.814,46.735"]
"aolofsson/awesome-semiconductor-startups" ["l"="-9.81,46.724"]
"aolofsson/awesome-hardware-tools" ["l"="-9.77,46.693"]
"sfmth/OpenSpike" ["l"="-9.85,46.805"]
"google/globalfoundries-pdks" ["l"="-9.845,46.791"]
"mattvenn/awesome-opensource-asic-resources" ["l"="-9.833,46.768"]
"mflowgen/mflowgen" ["l"="-9.877,46.77"]
"lsils/mockturtle" ["l"="-9.949,46.845"]
"lsils/benchmarks" ["l"="-9.931,46.834"]
"lsils/lstools-showcase" ["l"="-9.956,46.855"]
"nbulsi/also" ["l"="-9.925,46.843"]
"limbo018/DREAMPlace" ["l"="-9.886,46.807"]
"nturley/netlistsvg" ["l"="-9.757,46.7"]
"pulp-platform/mempool" ["l"="-9.488,46.594"]
"bespoke-silicon-group/bsg_bladerunner" ["l"="-9.485,46.607"]
"rsd-devel/rsd" ["l"="-9.584,46.568"]
"chipsalliance/Cores-SweRV" ["l"="-9.605,46.572"]
"pymtl/pymtl3" ["l"="-9.702,46.57"]
"vortexgpgpu/vortex" ["l"="-9.555,46.565"]
"openhwgroup/force-riscv" ["l"="-9.519,46.529"]
"chipsalliance/Cores-SweRVolf" ["l"="-9.553,46.585"]
"chipsalliance/Cores-SweRV-EL2" ["l"="-9.516,46.59"]
"openhwgroup/core-v-docs" ["l"="-9.543,46.604"]
"pulp-platform/fpnew" ["l"="-9.58,46.592"]
"chipsalliance/UHDM" ["l"="-9.711,46.717"]
"chipsalliance/treadle" ["l"="-9.603,46.397"]
"llvm/circt" ["l"="-9.624,46.527"]
"ucb-bar/chiseltest" ["l"="-9.524,46.407"]
"freechipsproject/diagrammer" ["l"="-9.634,46.418"]
"ucb-bar/riscv-torture" ["l"="-9.501,46.497"]
"ovh/sv2chisel" ["l"="-9.589,46.386"]
"chiselverify/chiselverify" ["l"="-9.482,46.419"]
"imc-trading/svlangserver" ["l"="-9.747,46.692"]
"vhda/verilog_systemverilog.vim" ["l"="-9.632,46.659"]
"suoto/hdl_checker" ["l"="-9.822,46.691"]
"thomasrussellmurphy/istyle-verilog-formatter" ["l"="-9.733,46.708"]
"SymbiFlow/sv-tests" ["l"="-9.718,46.68"]
"efabless/raven-picorv32" ["l"="-9.663,46.713"]
"mballance/clusterv-soc" ["l"="-9.674,46.755"]
"litex-hub/litex-boards" ["l"="-9.63,46.672"]
"BrunoLevy/learn-fpga" ["l"="-9.686,46.633"]
"google/gf180mcu-pdk" ["l"="-9.828,46.8"]
"fabianschuiki/llhd" ["l"="-9.652,46.607"]
"fabianschuiki/moore" ["l"="-9.601,46.625"]
"cucapra/calyx" ["l"="-9.742,46.555"]
"Xilinx/HLS" ["l"="-8.134,47.219"]
"google/iree" ["l"="27.677,35.528"]
"hanchenye/scalehls" ["l"="-8.185,47.238"]
"sifive/chisel-circt" ["l"="-9.662,46.485"]
"lnis-uofu/SOFA" ["l"="-9.713,46.761"]
"os-fpga/open-source-fpga-resource" ["l"="-9.698,46.698"]
"FPGA-Research-Manchester/FABulous" ["l"="-9.69,46.748"]
"PrincetonUniversity/prga" ["l"="-9.623,46.703"]
"openhwgroup/cv32e40p" ["l"="-9.604,46.584"]
"pulp-platform/pulp" ["l"="-9.647,46.567"]
"openhwgroup/core-v-verif" ["l"="-9.596,46.603"]
"lowRISC/style-guides" ["l"="-9.63,46.617"]
"taichi-ishitani/tvip-axi" ["l"="-9.604,46.705"]
"pulp-platform/pulpissimo" ["l"="-9.626,46.587"]
"hriener/lorina" ["l"="-9.977,46.865"]
"msoeken/kitty" ["l"="-9.988,46.862"]
"lsils/bill" ["l"="-9.975,46.857"]
"alanminko/iwls2022-ls-contest" ["l"="-9.985,46.851"]
"lnis-uofu/LSOracle" ["l"="-9.96,46.876"]
"msoeken/cirkit" ["l"="-9.953,46.866"]
"lsils/percy" ["l"="-9.973,46.849"]
"gmeuli/caterpillar" ["l"="16.028,38.672"]
"msoeken/alice" ["l"="-9.981,46.874"]
"whaaswijk/percy" ["l"="-9.967,46.866"]
"nvdla/hw" ["l"="-9.565,46.526"]
"nvdla/sw" ["l"="-9.461,46.506"]
"nvdla/doc" ["l"="-9.449,46.517"]
"fengbintu/Neural-Networks-on-Silicon" ["l"="-7.959,47.14"]
"JunningWu/Learning-NVDLA-Notes" ["l"="-9.48,46.5"]
"OpenDLA/OpenDLA" ["l"="-9.462,46.52"]
"nvdla/vp" ["l"="-9.476,46.519"]
"VerticalResearchGroup/miaow" ["l"="-9.587,46.551"]
"VUnit/vunit" ["l"="-9.798,46.651"]
"VLSI-EDA/PoC" ["l"="-9.803,46.624"]
"openhwgroup/cv32e40x" ["l"="-9.533,46.618"]
"pulp-platform/riscv-dbg" ["l"="-9.548,46.551"]
"ultraembedded/biriscv" ["l"="-9.618,46.563"]
"pulp-platform/ara" ["l"="-9.42,46.478"]
"ic-lab-duth/RISC-V-Vector" ["l"="-9.346,46.477"]
"riscv-non-isa/rvv-intrinsic-doc" ["l"="-9.444,46.443"]
"THU-DSP-LAB/ventus-gpgpu" ["l"="-9.46,46.537"]
"riscv-ovpsim/imperas-riscv-tests" ["l"="-9.44,46.475"]
"openhwgroup/cvfpu" ["l"="-9.557,46.631"]
"pulp-platform/register_interface" ["l"="-9.572,46.633"]
"pulp-platform/pulp-sdk" ["l"="-9.583,46.601"]
"pulp-platform/pulp-riscv-gnu-toolchain" ["l"="-9.591,46.593"]
"RoaLogic/RV12" ["l"="-9.678,46.53"]
"riscv-software-src/riscv-isa-sim" ["l"="-9.484,46.462"]
"riscv/riscv-opcodes" ["l"="-9.511,46.452"]
"riscv/rvv-intrinsic-doc" ["l"="-9.445,46.402"]
"riscv/riscv-bitmanip" ["l"="-9.466,46.411"]
"riscv/riscv-p-spec" ["l"="-9.406,46.399"]
"ucb-bar/hwacha" ["l"="-9.489,46.39"]
"syntacore/scr1-sdk" ["l"="-9.465,46.588"]
"ridecore/ridecore" ["l"="-9.643,46.521"]
"risclite/SuperScalar-RISCV-CPU" ["l"="-9.593,46.536"]
"ucb-bar/berkeley-hardfloat" ["l"="-9.612,46.462"]
"freechipsproject/firrtl" ["l"="-9.667,46.472"]
"cnrv/rocket-chip-read" ["l"="-9.62,46.414"]
"ucb-bar/gemmini-rocc-tests" ["l"="-9.603,46.44"]
"ucb-bar/hammer" ["l"="-9.651,46.44"]
"firesim/firesim" ["l"="-9.587,46.472"]
"NVlabs/timeloop" ["l"="-8.032,47.045"]
"harvard-acc/gem5-aladdin" ["l"="-7.99,47.019"]
"stanford-mast/nn_dataflow" ["l"="-8.007,47.085"]
"SingularityKChen/dl_accelerator" ["l"="-8.006,47.096"]
"ARM-software/SCALE-Sim" ["l"="-7.991,47.064"]
"UCLA-VAST/AutoSA" ["l"="-8.15,47.221"]
"BirenResearch/AIChip_Paper_List" ["l"="-7.991,47.075"]
"maestro-project/maestro" ["l"="-8.015,47.037"]
"WeiChungWu/vim-SystemVerilog" ["l"="-9.496,46.674"]
"veripool/verilog-mode" ["l"="-9.564,46.673"]
"nachumk/systemverilog.vim" ["l"="-9.545,46.673"]
"antoinemadec/vim-verilog-instance" ["l"="-9.58,46.672"]
"Juniper/open-register-design-tool" ["l"="-8.279,46.913"]
"HonkW93/automatic-verilog" ["l"="-9.533,46.665"]
"wuxx/icesugar-nano" ["l"="-9.589,46.804"]
"wuxx/Colorlight-FPGA-Projects" ["l"="-9.655,46.761"]
"wuxx/icesugar-pro" ["l"="-9.612,46.794"]
"gregdavill/OrangeCrab" ["l"="-9.576,46.753"]
"vllogic/vllink_lite" ["l"="-31.551,41.507"]
"litex-hub/fpga_101" ["l"="-9.592,46.698"]
"emard/ulx3s" ["l"="-9.569,46.773"]
"tpoikela/uvm-python" ["l"="-9.785,46.646"]
"intel/systemc-compiler" ["l"="-8.172,46.982"]
"idea-fasoc/OpenFASOC" ["l"="-9.81,46.81"]
"IHP-GmbH/IHP-Open-PDK" ["l"="-9.832,46.812"]
"sscs-ose/sscs-ose-chipathon.github.io" ["l"="-9.822,46.817"]
"iic-jku/iic-osic-tools" ["l"="-9.838,46.823"]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" ["l"="-9.24,46.389"]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" ["l"="-9.296,46.419"]
"ryanhanwu/How-To-Ask-Questions-The-Smart-Way" ["l"="6.256,17.211"]
"rmbadmin/SteamTools" ["l"="-34.75,-15.805"]
"copyliu/bililive_dm" ["l"="-33.599,-18.092"]
"bs-community/blessing-skin-server" ["l"="-42.733,10.864"]
"violet7pan/XYplorer_Help" ["l"="-27.683,-17.851"]
"xmcp/pakku.js" ["l"="-27.352,-17.702"]
"jitingcn/TS3-Translation_zh-CN" ["l"="-43.965,9.492"]
"Notsfsssf/Pix-EzViewer" ["l"="-30.384,-15.545"]
"mashirozx/Pixiv-Nginx" ["l"="-30.405,-15.571"]
"tobiichiamane/pixivfs-uwp" ["l"="-30.429,-15.58"]
"myhdl/myhdl" ["l"="-9.71,46.617"]
"PyHDI/Pyverilog" ["l"="-9.698,46.668"]
"cfelton/rhea" ["l"="-9.923,46.595"]
"PyHDI/veriloggen" ["l"="-9.651,46.645"]
"UCSBarchlab/PyRTL" ["l"="-7.92,47.092"]
"rajesh-s/computer-engineering-resources" ["l"="-9.544,46.638"]
"digital-design-hq/Digital-Resources" ["l"="-9.465,46.647"]
"cuhk-eda/cu-gr" ["l"="-9.921,46.808"]
"cuhk-eda/dr-cu" ["l"="-9.931,46.798"]
"The-OpenROAD-Project/TritonRoute" ["l"="-9.951,46.805"]
"RsynTeam/rsyn-x" ["l"="-9.935,46.811"]
"TimingPredict/TimingPredict" ["l"="-9.957,46.826"]
"cuhk-eda/ripple-fpga" ["l"="-9.949,46.795"]
"abk-openroad/RePlAce" ["l"="-10.039,46.833"]
"The-OpenROAD-Project/RePlAce" ["l"="-9.912,46.801"]
"chipsalliance/dromajo" ["l"="-9.5,46.533"]
"pyuvm/pyuvm" ["l"="-9.765,46.648"]
"stevehoover/1st-CLaaS" ["l"="-9.691,46.785"]
"stevehoover/warp-v" ["l"="-9.695,46.766"]
"kevinpt/hdlparse" ["l"="-9.805,46.675"]
"Paebbels/pyVHDLParser" ["l"="-9.836,46.679"]
"Nic30/hwt" ["l"="-9.707,46.627"]
"kraigher/rust_hdl" ["l"="-9.824,46.678"]
"hdl/containers" ["l"="-9.849,46.69"]
"cnlohr/mini-rv32ima" ["l"="-9.77,46.617"]
"jart/blink" ["l"="-8.798,4.343"]
"LekKit/RVVM" ["l"="34.191,-28.299"]
"PiMaker/rvc" ["l"="-14.755,41.891"]
"takahirox/riscv-rust" ["l"="-11.272,-24.347"]
"tvlad1234/pico-rv32ima" ["l"="-9.84,46.598"]
"sysprog21/rv32emu" ["l"="-14.048,17.681"]
"thradams/cake" ["l"="34.223,-28.31"]
"cnlohr/embeddedDOOM" ["l"="-9.856,46.6"]
"kingyoPiyo/Pico-10BASE-T" ["l"="-34.947,41.688"]
"ozkl/doomgeneric" ["l"="-25.352,32.806"]
"mattvenn/basic-ecp5-pcb" ["l"="-9.511,46.825"]
"mattvenn/first-fpga-pcb" ["l"="-9.486,46.861"]
"open-sdr/openofdm" ["l"="-9.933,46.485"]
"Nuand/bladeRF-wiphy" ["l"="-9.933,46.498"]
"MicroPhase/antsdr-fw" ["l"="-10.005,46.512"]
"analogdevicesinc/plutosdr-fw" ["l"="-10.024,46.476"]
"JiaoXianjun/BTLE" ["l"="-10.764,-37.901"]
"syntacore/fpga-sdk-prj" ["l"="-9.416,46.601"]
"syntacore/sc-bl" ["l"="-9.428,46.598"]
"zhelnio/schoolRISCV" ["l"="-10.08,46.557"]
"MIPSfpga/schoolMIPS" ["l"="-10.038,46.565"]
"YosysHQ/picorv32" ["l"="-9.615,46.553"]
"NYU-MLDA/OpenABC" ["l"="-9.937,46.858"]
"drom/wavedrom" ["l"="-9.774,46.64"]
"pfalstad/circuitjs1" ["l"="-9.969,46.627"]
"sharpie7/circuitjs1" ["l"="-9.936,46.637"]
"hausen/circuit-simulator" ["l"="-10.005,46.641"]
"reds-heig/logisim-evolution" ["l"="-9.877,46.616"]
"pfalstad/ripplegl" ["l"="-10.039,46.621"]
"circuitsim/circuit-simulator" ["l"="-10.044,46.641"]
"Qucs/qucs" ["l"="-9.48,47.149"]
"LibrePCB/LibrePCB" ["l"="-33.98,41.873"]
"hneemann/Digital" ["l"="-9.828,46.622"]
"SEVA77/circuitjs1" ["l"="-10.011,46.627"]
"openscopeproject/InteractiveHtmlBom" ["l"="-33.925,41.861"]
"logisim-evolution/logisim-evolution" ["l"="-9.81,46.604"]
"fritzing/fritzing-app" ["l"="-35.593,39.863"]
"SpenceKonde/ATTinyCore" ["l"="-36.48,42.541"]
"ricktu288/ray-optics" ["l"="16.32,38.126"]
"ra3xdh/qucs_s" ["l"="-9.485,47.172"]
"T-K-233/RISC-V-Single-Cycle-CPU" ["l"="-9.897,46.598"]
"mortbopet/Ripes" ["l"="-9.667,46.566"]
"GGBRW/BOOLR" ["l"="-9.92,46.615"]
"Redcrafter/verilog2factorio" ["l"="-9.916,46.54"]
"R-O-C-K-E-T/Factorio-SAT" ["l"="-10.019,46.43"]
"itsFrank/MinecraftHDL" ["l"="-9.774,46.604"]
"SymbioticEDA/riscv-formal" ["l"="-9.568,46.558"]
"jdah/jdh-8" ["l"="-11.519,28.133"]
"sam-astro/Astro8-Computer" ["l"="-11.523,28.185"]
"SebLague/Digital-Logic-Sim" ["l"="-11.391,28.026"]
"netwide-assembler/nasm" ["l"="-41.888,14.773"]
"ikwzm/ZynqMP-FPGA-Linux" ["l"="-9.935,46.371"]
"fixstars/ultra96_design" ["l"="-9.955,46.348"]
"Domipheus/RPU" ["l"="-9.727,46.743"]
"Domipheus/TPU" ["l"="-9.729,46.781"]
"hamsternz/Rudi-RV32I" ["l"="-9.721,46.713"]
"kunalg123/vsdflow" ["l"="-9.746,46.79"]
"OpenTimer/Parser-SPEF" ["l"="-9.359,47.252"]
"RTimothyEdwards/qrouter" ["l"="-9.777,46.8"]
"rubund/graywolf" ["l"="-9.747,46.749"]
"RTimothyEdwards/XCircuit" ["l"="-9.789,46.796"]
"The-OpenROAD-Project/OpenROAD-flow" ["l"="-9.755,46.828"]
"ZipCPU/wbuart32" ["l"="-9.757,46.522"]
"ZipCPU/autofpga" ["l"="-9.762,46.498"]
"ZipCPU/wbscope" ["l"="-9.79,46.47"]
"ZipCPU/wbi2c" ["l"="-9.773,46.479"]
"openrisc/mor1kx" ["l"="-9.727,46.57"]
"lakshmi-sathi/avsdpll_1v8" ["l"="-9.726,46.83"]
"efabless/OpenLane" ["l"="-9.762,46.794"]
"efabless/mpw_precheck" ["l"="-9.754,46.809"]
"embench/embench-iot" ["l"="-9.448,46.433"]
"UVVM/UVVM" ["l"="-9.826,46.656"]
"tmeissner/psl_with_ghdl" ["l"="-9.892,46.707"]
"VHDL/news" ["l"="-9.849,46.666"]
"openrisc/orpsoc-cores" ["l"="-9.832,46.563"]
"openrisc/or1200" ["l"="-9.812,46.562"]
"parallella/oh" ["l"="-9.761,46.593"]
"skordal/potato" ["l"="-9.731,46.602"]
"jmahler/mips-cpu" ["l"="-9.795,46.569"]
"f32c/f32c" ["l"="-9.699,46.555"]
"riscv/riscv-compliance" ["l"="-9.502,46.473"]
"riscv/riscv-trace-spec" ["l"="-9.448,46.415"]
"riscv/riscv-ovpsim" ["l"="-9.472,46.443"]
"riscv/riscv-debug-spec" ["l"="-9.5,46.433"]
"riscv/riscv-binutils-gdb" ["l"="-9.524,46.395"]
"riscv/opensbi" ["l"="-9.505,46.398"]
"shioyadan/Konata" ["l"="-7.901,46.969"]
"cliffordwolf/yosys" ["l"="-9.755,46.656"]
"ucb-bar/vscale" ["l"="-9.688,46.476"]
"cliffordwolf/riscv-formal" ["l"="-9.723,46.595"]
"ucb-bar/chisel3" ["l"="-9.727,46.486"]
"ucb-bar/rocket" ["l"="-9.714,46.489"]
"sifive/sifive-blocks" ["l"="-9.593,46.431"]
"ucb-bar/chisel" ["l"="-9.715,46.515"]
"rggen/rggen" ["l"="-9.738,46.656"]
"intel/rohd" ["l"="-9.552,46.653"]
"aignacio/ravenoc" ["l"="-9.527,46.702"]
"phanrahan/magma" ["l"="-9.67,46.593"]
"eugene-tarassov/vivado-risc-v" ["l"="-9.638,46.506"]
"cnrv/fpga-rocket-chip" ["l"="-9.655,46.429"]
"VectorBlox/orca" ["l"="-9.698,46.536"]
"OpenXiangShan/XiangShan-doc" ["l"="-9.477,46.509"]
"T-head-Semi/openc910" ["l"="-9.537,46.53"]
"bugzmanov/nes_ebook" ["l"="-8.809,46.271"]
"kamiyaowl/rust-nes-emulator" ["l"="-8.76,46.252"]
"rv8-io/rv8" ["l"="-9.508,46.413"]
"riscv/riscv-glibc" ["l"="-9.523,46.358"]
"riscv/riscv-poky" ["l"="-9.513,46.37"]
"riscv/riscv-clang" ["l"="-9.509,46.351"]
"riscv/riscv-go" ["l"="-9.551,46.343"]
"parallella/parallella-examples" ["l"="-9.769,46.887"]
"parallella/parallella-hw" ["l"="-9.77,46.816"]
"adapteva/epiphany-examples" ["l"="-9.77,46.874"]
"parallella/parallella-utils" ["l"="-9.766,46.863"]
"parallella/parallella-linux" ["l"="-9.782,46.862"]
"parallella/pal" ["l"="-9.781,46.846"]
"parallella/pubuntu" ["l"="-9.766,46.856"]
"shodruky-rhyammer/gl-streaming" ["l"="-9.745,46.884"]
"mesham/epython" ["l"="-9.758,46.931"]
"parallella/parabuntu" ["l"="-9.751,46.87"]
"Adapteva/epiphany-sdk" ["l"="-9.77,46.948"]
"adapteva/epiphany-sdk" ["l"="-9.786,46.88"]
"browndeer/coprthr" ["l"="-9.786,46.933"]
"Nic30/d3-hwschematic" ["l"="-9.794,46.808"]
"Xilinx/dma_ip_drivers" ["l"="-9.838,46.489"]
"fpgadeveloper/fpga-drive-aximm-pcie" ["l"="-9.85,46.437"]
"enjoy-digital/litepcie" ["l"="-9.761,46.57"]
"NJU-ProjectN/am-kernels" ["l"="-9.307,46.454"]
"NJU-ProjectN/os-workbench-2022" ["l"="-9.228,46.447"]
"OpenXiangShan/NEMU" ["l"="-9.333,46.455"]
"OpenXiangShan/difftest" ["l"="-9.374,46.484"]
"SI-RISCV/hbird-e-sdk" ["l"="-9.525,46.341"]
"Lichee-Pi/LicheeTang_openocd" ["l"="-9.505,46.291"]
"avakar/usbcorev" ["l"="-9.577,46.646"]
"enjoy-digital/usb3_pipe" ["l"="-9.541,46.689"]
"pbing/USB" ["l"="-9.519,46.655"]
"ultraembedded/core_usb_cdc" ["l"="-9.501,46.655"]
"davidthings/tinyfpga_bx_usbserial" ["l"="-9.523,46.757"]
"ultraembedded/openlogicbit" ["l"="-9.477,46.658"]
"Intensivate/learning-journey" ["l"="-9.623,46.394"]
"bu-icsg/dana" ["l"="-9.596,46.421"]
"redpanda3/soDLA" ["l"="-9.571,46.431"]
"ucb-bar/project-template" ["l"="-9.659,46.385"]
"seldridge/rocket-rocc-examples" ["l"="-9.611,46.364"]
"ucb-bar/midas" ["l"="-9.639,46.392"]
"meton-robean/ResearchNote" ["l"="-9.623,46.323"]
"ECP5-PCIe/ECP5-PCIe" ["l"="-9.563,46.713"]
"im-tomu/valentyusb" ["l"="-9.49,46.747"]
"enjoy-digital/daisho" ["l"="-9.478,46.7"]
"liangkangnan/tinyriscv" ["l"="-9.607,46.528"]
"raymondrc/FPGA_SM4" ["l"="-9.782,46.313"]
"raymondrc/FPGA-SM3-HASH" ["l"="-9.777,46.331"]
"raymondrc/SM4-SBOX" ["l"="-9.795,46.31"]
"riscv-mcu/hbird-sdk" ["l"="-9.561,46.489"]
"riscv/riscv-fast-interrupt" ["l"="-9.407,46.383"]
"riscv/riscv-plic-spec" ["l"="-9.375,46.362"]
"riscv/riscv-newlib" ["l"="-9.513,46.386"]
"riscv/riscv-openocd" ["l"="-9.535,46.43"]
"riscv/riscv-elf-psabi-doc" ["l"="-9.493,46.412"]
"ultraembedded/core_ddr3_controller" ["l"="-9.713,46.732"]
"BrianHGinc/BrianHG-DDR3-Controller" ["l"="-9.713,46.778"]
"enjoy-digital/litedram" ["l"="-9.703,46.642"]
"ananthbhat94/DDR4MemoryController" ["l"="-9.69,46.734"]
"adibis/DDR2_Controller" ["l"="-9.758,46.675"]
"ultraembedded/core_ft60x_axi" ["l"="-9.706,46.815"]
"ONNC/onnc" ["l"="-9.474,46.49"]
"CSL-KU/firesim-nvdla" ["l"="-9.494,46.481"]
"ONNC/onnc-tutorial" ["l"="-9.426,46.493"]
"ONNC/onnc-umbrella" ["l"="-9.403,46.487"]
"zeasa/nvdla-compiler" ["l"="-9.461,46.487"]
"onnx/onnx-mlir" ["l"="27.69,35.556"]
"soDLA-publishment/soDLA" ["l"="-9.45,46.493"]
"cseed/arachne-pnr" ["l"="-9.747,46.715"]
"azonenberg/openfpga" ["l"="-9.737,46.7"]
"Wolfgang-Spraul/fpgatools" ["l"="-9.742,46.729"]
"jamesbowman/swapforth" ["l"="-6.686,13.521"]
"kazuhikoarase/simcirjs" ["l"="-10.067,46.646"]
"ahkab/ahkab" ["l"="-9.427,47.126"]
"KiCad/kicad-source-mirror" ["l"="-33.985,41.842"]
"solvespace/solvespace" ["l"="-20.182,37.386"]
"MCHPR/MCHPRS" ["l"="-43.56,9.69"]
"Battelle/movfuscator" ["l"="-19.661,-31.998"]
"newhouseb/onebitbt" ["l"="-9.947,46.558"]
"cnrv/home" ["l"="-9.67,46.405"]
"cnrv/riscv-soc-book" ["l"="-9.63,46.43"]
"l919898756/RISC-V_article_paper_src" ["l"="-9.676,46.379"]
"nickg/nvc" ["l"="-9.816,46.647"]
"OSVVM/OSVVM" ["l"="-9.844,46.655"]
"NNgen/nngen" ["l"="-9.593,46.663"]
"TF2-Engine/TF2" ["l"="-8.052,47.108"]
"RuSys/Verugent" ["l"="-9.513,46.682"]
"parallella/parallella-uboot" ["l"="-9.794,46.855"]
"parallella/parallella-ubuntu" ["l"="-9.799,46.865"]
"abopen/parallella-open-case" ["l"="-9.809,46.854"]
"ben-marshall/verilog-parser" ["l"="-9.698,46.727"]
"veripool/verilog-perl" ["l"="-9.589,46.68"]
"analogdevicesinc/scopy" ["l"="-10.03,46.444"]
"analogdevicesinc/m2k-fw" ["l"="-10.075,46.417"]
"analogdevicesinc/libm2k" ["l"="-10.079,46.428"]
"analogdevicesinc/plutosdr-m2k-drivers-win" ["l"="-10.05,46.45"]
"analogdevicesinc/libiio" ["l"="-9.997,46.455"]
"analogdevicesinc/iio-oscilloscope" ["l"="-10.02,46.455"]
"analogdevicesinc/gr-iio" ["l"="-10.035,46.464"]
"analogdevicesinc/pyadi-iio" ["l"="-10.043,46.422"]
"sifive/freedom-metal" ["l"="-9.561,46.358"]
"sifive/freedom-u-sdk" ["l"="-9.531,46.383"]
"sifive/freedom-tools" ["l"="-9.567,46.371"]
"riscv/meta-riscv" ["l"="-9.465,46.383"]
"sifive/meta-sifive" ["l"="-9.488,46.356"]
"enjoy-digital/litescope" ["l"="-9.817,46.576"]
"enjoy-digital/liteiclink" ["l"="-9.846,46.573"]
"enjoy-digital/liteeth" ["l"="-9.781,46.592"]
"greatscottgadgets/luna" ["l"="-9.605,46.688"]
"usb-tools/ViewSB" ["l"="-18.037,-30.849"]
"usb-tools/Facedancer" ["l"="-18.028,-30.871"]
"RobertBaruch/nmigen-tutorial" ["l"="-9.581,46.712"]
"tigard-tools/tigard" ["l"="-9.549,45.938"]
"greatscottgadgets/greatfet" ["l"="-18.048,-30.885"]
"lambdaconcept/lambdasoc" ["l"="-9.544,46.706"]
"smunaut/doom_riscv" ["l"="-9.49,46.823"]
"icebreaker-fpga/icebreaker-examples" ["l"="-9.537,46.8"]
"no2fpga/no2usb" ["l"="-9.478,46.811"]
"smunaut/iua" ["l"="-9.521,46.797"]
"dan-rodrigues/icestation-32" ["l"="-9.5,46.758"]
"no2fpga/no2bootloader" ["l"="-9.512,46.812"]
"fusesoc/blinky" ["l"="-9.58,46.74"]
"gregdavill/advent-calendar-of-circuits-2020" ["l"="-9.553,46.796"]
"stnolting/neo430" ["l"="-9.806,46.585"]
"kevinpt/opbasm" ["l"="-9.876,46.578"]
"chipsalliance/f4pga-examples" ["l"="-9.505,46.737"]
"f4pga/prjxray" ["l"="-9.466,46.75"]
"m-labs/misoc" ["l"="-9.551,46.697"]
"timvideos/litex-buildenv" ["l"="-9.576,46.69"]
"TheThirdOne/rars" ["l"="-9.537,46.489"]
"riscv/riscv-crypto" ["l"="-9.433,46.391"]
"riscv-software-src/riscv-tools" ["l"="-9.456,46.475"]
"mit-pdos/xv6-riscv" ["l"="-13.708,19.677"]
"riscv-collab/riscv-gcc" ["l"="-9.391,46.428"]
"Xilinx/XRT" ["l"="-8.086,47.228"]
"Xilinx/meta-xilinx" ["l"="-9.937,46.424"]
"analogdevicesinc/linux" ["l"="-9.953,46.46"]
"Xilinx/qemu" ["l"="-9.952,46.43"]
"ikwzm/udmabuf" ["l"="-9.889,46.439"]
"analogdevicesinc/no-OS" ["l"="-9.94,46.469"]
"Manawyrm/sdrsharp-plutosdr" ["l"="-10.054,46.461"]
"analogdevicesinc/plutosdr_scripts" ["l"="-10.062,46.473"]
"unixpunk/PlutoWeb" ["l"="-10.068,46.457"]
"Mictronics/pluto-gps-sim" ["l"="-10.067,46.446"]
"plutoplus/plutoplus" ["l"="-10.1,46.466"]
"pothosware/SoapyPlutoSDR" ["l"="-10.07,46.486"]
"jonkraft/PlutoSDR_Labs" ["l"="-10.082,46.479"]
"LamaBleu/Pluto-DATV-test" ["l"="-10.076,46.467"]
"bmartini/zynq-xdma" ["l"="-9.936,46.389"]
"jeremytrimble/ezdma" ["l"="-9.901,46.415"]
"bmartini/zynq-axis" ["l"="-9.919,46.396"]
"dgschwend/zynqnet" ["l"="-7.961,47.198"]
"durellinux/ZedBoard_Linux_DMA_driver" ["l"="-9.915,46.408"]
"Xilinx-Wiki-Projects/software-prototypes" ["l"="-9.905,46.426"]
"lawrancej/logisim" ["l"="-9.945,46.599"]
"kevinawalsh/logisim-evolution" ["l"="-9.972,46.602"]
"LogisimIt/Logisim" ["l"="-9.956,46.611"]
"trebonian/visual6502" ["l"="-42.485,15.502"]
"beneater/eeprom-programmer" ["l"="-42.378,15.75"]
"hamsternz/FPGA_Webserver" ["l"="-9.864,46.698"]
"aws/aws-fpga" ["l"="-8.109,47.201"]
"graphitemaster/moreram" ["l"="-9.984,46.725"]
"progranism/Open-Source-FPGA-Bitcoin-Miner" ["l"="46.319,-29.177"]
"jpiat/hard-cv" ["l"="-9.943,46.716"]
"mntmn/amiga2000-gfxcard" ["l"="-41.807,15.959"]
"seemoo-lab/mobisys2018_nexmon_software_defined_radio" ["l"="-10.76,-37.752"]
"tgingold/ghdl" ["l"="-9.833,46.663"]
"fabioperez/space-invaders-vhdl" ["l"="-9.955,46.73"]
"dtysky/FPGA-Imaging-Library" ["l"="-7.908,47.209"]
"lambdaconcept/minerva" ["l"="-9.568,46.703"]
"GlasgowEmbedded/glasgow" ["l"="-9.64,46.709"]
"amaranth-lang/amaranth-boards" ["l"="-9.614,46.717"]
"fabianschuiki/llhd-sim" ["l"="-9.584,46.627"]
"yupferris/kaze" ["l"="-9.516,46.63"]
"rdaly525/coreir" ["l"="-9.634,46.608"]
"masc-ucsc/livehd" ["l"="-8.165,47.278"]
"tmeissner/cryptocores" ["l"="-9.876,46.686"]
"nobodywasishere/VHDLproc" ["l"="-9.888,46.687"]
"riscv-non-isa/riscv-arch-test" ["l"="-9.41,46.43"]
"riscv/sail-riscv" ["l"="-9.429,46.428"]
"asicguy/gplgpu" ["l"="-9.643,46.592"]
"gpgpu-sim/gpgpu-sim_distribution" ["l"="-9.486,46.559"]
"fwsGonzo/libriscv" ["l"="-9.438,46.32"]
"SymbiFlow/symbiflow-arch-defs" ["l"="-9.658,46.75"]
"daveshah1/nextpnr-xilinx" ["l"="-9.675,46.764"]
"tcr/hoodlum" ["l"="-9.416,46.641"]
"yupferris/xenowing" ["l"="-9.448,46.638"]
"ikwzm/FPGA-SoC-Linux" ["l"="-9.913,46.376"]
"billfarrow/pcimem" ["l"="-9.881,46.42"]
"cambridgehackers/connectal" ["l"="-9.957,46.387"]
"alexforencich/cocotbext-axi" ["l"="-9.853,46.584"]
"ryuz/jelly" ["l"="-9.897,46.399"]
"emard/ulx3s-bin" ["l"="-9.529,46.808"]
"emard/ulx3s-misc" ["l"="-9.537,46.768"]
"RadionaOrg/ulx3s-links" ["l"="-9.537,46.843"]
"emard/esp32ecp5" ["l"="-9.548,46.832"]
"blackmesalabs/hyperram" ["l"="-9.496,46.808"]
"kelu124/awesome-latticeFPGAs" ["l"="-9.511,46.869"]
"butterstick-fpga/butterstick-hardware" ["l"="-9.481,46.763"]
"hdl4fpga/hdl4fpga" ["l"="-9.707,46.746"]
"icebreaker-fpga/icebreaker-pmod" ["l"="-9.551,46.807"]
"intergalaktik/ulx4m" ["l"="-9.544,46.819"]
"rcore-os/rCore-Tutorial-v3" ["l"="-13.75,19.545"]
"rustsbi/rustsbi" ["l"="-13.785,19.526"]
"plctlab/PLCT-Weekly" ["l"="-17.58,-31.969"]
"riscvarchive/riscv-cores-list" ["l"="-9.517,46.544"]
"YosysHQ/mcy" ["l"="-9.616,46.728"]
"Ravenslofty/yosys-cookbook" ["l"="-9.616,46.761"]
"cristian-mattarei/CoSA" ["l"="-17.939,-32.301"]
"andrescv/Jupiter" ["l"="-9.484,46.435"]
"antonblanchard/microwatt" ["l"="-9.651,46.659"]
"openpower-cores/a2i" ["l"="-9.569,46.661"]
"antonblanchard/chiselwatt" ["l"="-9.56,46.683"]
"the-aerospace-corporation/satcat5" ["l"="-10.007,46.704"]
"f32c/arduino" ["l"="-9.774,46.559"]
"onchipuis/mriscv" ["l"="-9.7,46.501"]
"im-tomu/fomu-hardware" ["l"="-9.442,46.843"]
"im-tomu/fomu-toolchain" ["l"="-9.429,46.855"]
"im-tomu/fomu-workshop" ["l"="-9.42,46.836"]
"im-tomu/foboot" ["l"="-9.462,46.766"]
"nmigen/nmigen-boards" ["l"="-9.548,46.715"]
"open-tool-forge/fpga-toolchain" ["l"="-9.628,46.721"]
"psurply/dwfv" ["l"="-10.022,46.76"]
"lachlansneff/ligeia" ["l"="-9.948,46.744"]
"siliconcompiler/zerosoc" ["l"="-9.85,46.741"]
"vmware/cascade" ["l"="-9.666,46.632"]
"sifive/duh" ["l"="-9.62,46.625"]
"sgherbst/svinst" ["l"="-9.713,46.789"]
"eirikpre/VSCode-SystemVerilog" ["l"="-9.79,46.697"]
"ericsonj/verilog-format" ["l"="-9.731,46.758"]
"Xilinx/open-nic" ["l"="-9.948,46.509"]
"Xilinx/xup_vitis_network_example" ["l"="-9.932,46.512"]
"fpgasystems/Vitis_with_100Gbps_TCP-IP" ["l"="-9.915,46.512"]
"gregdavill/ButterStick" ["l"="-9.505,46.797"]
"gregdavill/foboot" ["l"="-9.527,46.781"]
"gregdavill/OrangeCrab-examples" ["l"="-9.511,46.784"]
"mystorm-org/BlackIce-II" ["l"="-9.519,46.772"]
"q3k/chubby75" ["l"="-9.635,46.759"]
"gregdavill/kicadScripts" ["l"="-33.878,41.824"]
"whitequark/Glasgow" ["l"="-33.78,41.808"]
"NiklasFauth/colorlight-led-cube" ["l"="-9.628,46.82"]
"kholia/Colorlight-5A-75B" ["l"="-9.651,46.801"]
"enjoy-digital/colorlite" ["l"="-9.56,46.746"]
"xjtuecho/EBAZ4205" ["l"="-9.844,46.728"]
"jeanthom/DirtyJTAG" ["l"="-9.601,46.844"]
"tomverbeure/panologic-g2" ["l"="-9.512,46.713"]
"tinyvision-ai-inc/UPduino-v2.1" ["l"="-9.445,46.815"]
"tinyvision-ai-inc/pico-ice" ["l"="-9.417,46.803"]
"osresearch/up5k" ["l"="-9.461,46.78"]
"tinyvision-ai-inc/Vision-FPGA-SoM" ["l"="-9.432,46.812"]
"gtjennings1/UPDuino_v2_0" ["l"="-9.407,46.815"]
"forflo/yodl" ["l"="-9.81,46.69"]
"potentialventures/cocotb" ["l"="-9.806,46.636"]
"tgingold/ghdlsynth-beta" ["l"="-9.862,46.681"]
"Paebbels/JSON-for-VHDL" ["l"="-9.882,46.649"]
"kevinpt/vhdl-extras" ["l"="-9.861,46.657"]
"LarsAsplund/vunit" ["l"="-9.86,46.644"]
"riscv/riscv-software-list" ["l"="-9.515,46.427"]
"riscv/riscv-cores-list" ["l"="-9.577,46.537"]
"riscv/educational-materials" ["l"="-9.515,46.477"]
"v8-riscv/v8" ["l"="-9.469,46.334"]
"emsec/hal" ["l"="-9.83,46.715"]
"circuitgraph/circuitgraph" ["l"="-9.802,46.683"]
"pku-minic/online-doc" ["l"="-9.204,46.38"]
"pku-minic/koopa" ["l"="-9.172,46.364"]
"jandecaluwe/myhdl" ["l"="-9.993,46.606"]
"jandecaluwe/myhdl-examples" ["l"="-10.031,46.605"]
"cfelton/gizflo" ["l"="-10.054,46.605"]
"jck/uhdl" ["l"="-10.039,46.598"]
"NJUOS/LiteNES" ["l"="-8.979,46.337"]
"yaglo/mynes" ["l"="-9.014,46.347"]
"zid/znes" ["l"="-8.954,46.333"]
"cucapra/dahlia" ["l"="-9.798,46.556"]
"DFiantHDL/DFiant" ["l"="-9.83,46.549"]
"circt-hls/circt-hls" ["l"="-8.228,47.253"]
"cornell-zhang/heterocl" ["l"="-8.122,47.24"]
"cucapra/filament" ["l"="-9.803,46.548"]
"apl-cornell/PDL" ["l"="-9.817,46.549"]
"mengkunsoft/lmbtfy" ["l"="-34.384,-13.457"]
"itorr/homo" ["l"="-32.663,-15.338"]
"LearningOS/rust-based-os-comp2023" ["l"="-13.683,19.518"]
"iTXTech/mirai-native" ["l"="-32.29,-15.354"]
"YuriMiller/CompleteSuicideManual-Zh_CN" ["l"="-32.75,-15.233"]
"Cosmos-OpenSSD/Cosmos-plus-OpenSSD" ["l"="-9.911,46.347"]
"Cosmos-OpenSSD/Cosmos-OpenSSD" ["l"="-9.913,46.322"]
"Cosmos-OpenSSD/OCSSD-plus" ["l"="-9.932,46.33"]
"zainryan/INSIDER-System" ["l"="-9.952,46.318"]
"cjhonlyone/NandFlashController" ["l"="-9.929,46.314"]
"yhqiu16/NVMeCHA" ["l"="-9.945,46.298"]
"OpenChannelSSD/qemu-nvme" ["l"="-17.247,-9.382"]
"adki/gen_amba_2021" ["l"="-9.509,46.645"]
"adki/gen_amba" ["l"="-9.523,46.642"]
"bluecmd/learn-sky130" ["l"="-9.83,46.866"]
"hdl/awesome" ["l"="-9.967,46.707"]
"hdl/constraints" ["l"="-10.023,46.72"]
"google/sky90fd-pdk" ["l"="-9.837,46.835"]
"isrc-cas/v8-riscv" ["l"="-9.458,46.303"]
"cjdrake/pyeda" ["l"="-10.02,46.89"]
"zoobab/versaloon" ["l"="-9.587,46.88"]
"esden/WTFpga" ["l"="-9.527,46.829"]
"icebreaker-fpga/icebreaker-workshop" ["l"="-9.488,46.841"]
"phdussud/pico-dirtyJtag" ["l"="-34.854,41.68"]
"cluelogic/cluelib" ["l"="-9.652,46.79"]
"rdsalemi/uvmprimer" ["l"="-9.636,46.805"]
"dovstamler/uvm_agents" ["l"="-9.628,46.831"]
"nelsoncsc/ISP_UVM" ["l"="-9.584,46.775"]
"fwsGonzo/rvscript" ["l"="-9.414,46.29"]
"orangecrab-fpga/orangecrab-hardware" ["l"="-9.481,46.735"]
"orangecrab-fpga/orangecrab-examples" ["l"="-9.426,46.75"]
"jamieiles/uart" ["l"="-9.858,46.531"]
"ben-marshall/uart" ["l"="-9.924,46.524"]
"T-head-Semi/openc906" ["l"="-9.428,46.547"]
"T-head-Semi/opene906" ["l"="-9.445,46.549"]
"T-head-Semi/opene902" ["l"="-9.44,46.538"]
"chipsalliance/Cores-SweRV-EH2" ["l"="-9.517,46.578"]
"freechipsproject/chisel-testers" ["l"="-9.644,46.419"]
"onchipuis/mriscvcore" ["l"="-9.731,46.442"]
"pulp-platform/pulp-nn" ["l"="-9.844,46.555"]
"pulp-platform/pulp_soc" ["l"="-9.563,46.593"]
"zhajio1988/YASA" ["l"="-8.248,46.906"]
"troyguo/dvcon_download" ["l"="-9.565,46.828"]
"dumpo/digital_IC_design_notes" ["l"="-9.726,46.381"]
"xygq163/My-Digital-IC-Library" ["l"="-9.725,46.395"]
"accel-sim/accel-sim-framework" ["l"="-9.363,46.573"]
"NervanaSystems/maxas" ["l"="27.797,35.419"]
"NVlabs/NVBit" ["l"="-9.313,46.572"]
"CMU-SAFARI/ramulator" ["l"="-7.982,46.99"]
"gem5/gem5" ["l"="-7.944,46.997"]
"HewlettPackard/cacti" ["l"="-7.976,47.013"]
"umd-memsys/DRAMSim2" ["l"="-7.991,47.002"]
"NVIDIA/cutlass" ["l"="27.805,35.454"]
"cloudcores/CuAssembler" ["l"="27.821,35.455"]
"zslwyuan/LLVM-9.0-Learner-Tutorial" ["l"="-10.08,46.889"]
"zslwyuan/Light-HLS" ["l"="-10.11,46.907"]
"zslwyuan/AMF-Placer" ["l"="-10.005,46.855"]
"zslwyuan/Hi-DMM" ["l"="-10.11,46.894"]
"lucky-wfw/ARM_AMBA_Design" ["l"="-9.531,46.65"]
"GodelMachine/AHB2" ["l"="-9.589,46.755"]
"m-labs/microscope" ["l"="-9.497,46.706"]
"Xilinx/XilinxTclStore" ["l"="-9.858,46.498"]
"Xilinx/meta-petalinux" ["l"="-9.96,46.415"]
"Digilent/linux-digilent" ["l"="-9.947,46.407"]
"circuitnet/CircuitNet" ["l"="-9.939,46.823"]
"Thinklab-SJTU/EDA-AI" ["l"="-9.919,46.82"]
"cuhk-eda/Xplace" ["l"="-9.992,46.84"]
"dustpg/StepFC" ["l"="-8.91,46.306"]
"dustpg/BlogFM" ["l"="-8.9,46.286"]
"rexq57/RENES" ["l"="-8.882,46.298"]
"HaloOrangeWang/FCSimulator" ["l"="-8.878,46.314"]
"qpalzmqaz123/tsnes" ["l"="-26.307,17.952"]
"taviso/ctypes.sh" ["l"="-19.658,-32.075"]
"ghdl/ghdl-language-server" ["l"="-9.865,46.714"]
"tmeissner/formal_hw_verification" ["l"="-9.892,46.72"]
"fossi-foundation/wishbone" ["l"="-9.846,46.703"]
"tymonx/logic" ["l"="-9.704,46.708"]
"tymonx/virtio" ["l"="-9.709,46.801"]
"Obijuan/Entregas-Tutorial-Electronica-Digital-FPGAs" ["l"="-9.442,46.695"]
"PCBPrints/PCbPrints" ["l"="-9.401,46.701"]
"Obijuan/3D-parts" ["l"="-9.377,46.7"]
"Obijuan/Cuadernos-tecnicos-FPGAs-libres" ["l"="-9.394,46.688"]
"FPGAwars/workshops" ["l"="-9.46,46.7"]
"Resaj/cyclops-project" ["l"="-9.429,46.705"]
"Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres" ["l"="-9.418,46.694"]
"Obijuan/videoblog" ["l"="-9.41,46.686"]
"limbo018/Limbo" ["l"="-9.912,46.853"]
"thu-nics/awesome_ai4eda" ["l"="-9.912,46.835"]
"google-research/circuit_training" ["l"="-9.884,46.793"]
"magical-eda/MAGICAL" ["l"="-9.894,46.858"]
"rachelselinar/DREAMPlaceFPGA" ["l"="-9.984,46.89"]
"Lichee-Pi/Tang_E203_Mini" ["l"="-9.489,46.257"]
"Lichee-Pi/Tang_FPGA_Examples" ["l"="-9.469,46.216"]
"phthinh/OFDM_802_11" ["l"="-9.94,46.448"]
"yugithub/OFDM-baseband" ["l"="-9.956,46.447"]
"jgaeddert/liquid-wlan" ["l"="-9.975,46.469"]
"MeowLucian/SDR_Matlab_OFDM_802.11a" ["l"="3.13,39.153"]
"uw-x/tinysdr" ["l"="-9.984,46.428"]
"Nic30/d3-wave" ["l"="-9.805,46.836"]
"OSVVM/OsvvmLibraries" ["l"="-9.945,46.672"]
"VHDL/awesome-vhdl" ["l"="-9.872,46.664"]
"ghdl/ghdl-cosim" ["l"="-9.884,46.664"]
"UVVM/UVVM_All" ["l"="-9.893,46.657"]
"drom/bitfield" ["l"="-9.888,46.636"]
"suoto/vim-hdl" ["l"="-9.959,46.683"]
"JimLewis/OSVVM" ["l"="-9.896,46.666"]
"ultraembedded/core_usb_bridge" ["l"="-9.695,46.849"]
"Nuand/bladeRF" ["l"="-10.756,-37.855"]
"falkenber9/falcon" ["l"="16.003,-6.635"]
"Qirun/ARM_Cortex-M3" ["l"="-9.753,46.31"]
"SCLUO/ITRI-OpenDLA" ["l"="-9.433,46.486"]
"JunningWu/AIChip" ["l"="-9.42,46.502"]
"embedeep/Free-TPU" ["l"="-7.972,47.159"]
"icubecorp/nvdla_compiler" ["l"="-9.412,46.496"]
"zupolgec/circuit-simulator" ["l"="-10.1,46.645"]
"NetFPGA/netfpga" ["l"="-9.889,46.537"]
"NetFPGA/NetFPGA-public" ["l"="-9.957,46.534"]
"NetFPGA/P4-NetFPGA-public" ["l"="-9.988,46.527"]
"NetFPGA/NetFPGA-SUME-public" ["l"="-9.977,46.538"]
"alexforencich/cocotbext-pcie" ["l"="-9.876,46.6"]
"alexforencich/cocotbext-eth" ["l"="-9.896,46.584"]
"mciepluc/cocotb-coverage" ["l"="-9.842,46.634"]
"VerificationExcellence/SystemVerilogReference" ["l"="-9.664,46.728"]
"VerificationExcellence/SystemVerilogAssertions" ["l"="-9.65,46.772"]
"VerificationExcellence/verificationexcellence.github.io" ["l"="-9.66,46.778"]
"Digilent/digilent-xdc" ["l"="-9.75,46.431"]
"Digilent/vivado-boards" ["l"="-9.786,46.397"]
"Xilinx/xfopencv" ["l"="-8.018,47.232"]
"kprasadvnsi/Anlogic_Doc_English" ["l"="-9.454,46.187"]
"gtjennings1/HyperBUS" ["l"="-9.49,46.791"]
"westerndigitalcorporation/swerv-ISS" ["l"="-9.458,46.569"]
"Elrori/EBAZ4205" ["l"="-9.936,46.758"]
"blkf2016/ebaz4205" ["l"="-9.917,46.743"]
"nightseas/ebit_z7010" ["l"="-9.919,46.753"]
"KeitetsuWorks/EBAZ4205" ["l"="-9.905,46.75"]
"Leungfung/ebaz4205_hw" ["l"="-9.911,46.762"]
"KarolNi/S9miner_sample" ["l"="-9.89,46.759"]
"embed-me/ebaz4205_fpga" ["l"="-9.896,46.74"]
"DavidJRichards/EBAZ4205" ["l"="-9.882,46.743"]
"kholia/xvc-pico" ["l"="-34.887,41.691"]
"XyleMora/EBAZ4205" ["l"="-9.876,46.752"]
"bokuweb/flownes" ["l"="-8.676,46.243"]
"bokuweb/rustynes" ["l"="-8.712,46.236"]
"sairoutine/faithjs" ["l"="-8.642,46.24"]
"bokuweb/tsukiakari" ["l"="-8.66,46.254"]
"tyfkda/nesemu" ["l"="-8.685,46.23"]
"bokuweb/gopher-boy" ["l"="-8.715,46.208"]
"koute/pinky" ["l"="-9.655,5.188"]
"takahirox/nes-rust" ["l"="-8.677,46.212"]
"osdev-jp/osdev-jp.github.io" ["l"="-11.327,-24.441"]
"librecores/riscv-sodor" ["l"="-9.589,46.338"]
"ucb-bar/generator-bootcamp" ["l"="-9.585,46.299"]
"plctlab/PLCT-Open-Reports" ["l"="-17.561,-32.016"]
"jiangyy/njuthesis" ["l"="22.184,31.162"]
"ZhangYikaii/NJUCS-Course-Material" ["l"="0.941,18.845"]
"google/globalfoundries-pdk-libs-gf180mcu_fd_pr" ["l"="-9.862,46.836"]
"google/open-source-pdks" ["l"="-9.861,46.816"]
"google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0" ["l"="-9.856,46.826"]
"gdsfactory/gdsfactory" ["l"="-9.509,47.263"]
"analogdevicesinc/MathWorks_tools" ["l"="-10.06,46.431"]
"analogdevicesinc/libad9361-iio" ["l"="-10.001,46.466"]
"zephray/VerilogBoy" ["l"="-9.618,46.642"]
"zephray/NekoCart-GB" ["l"="-44.473,17.216"]
"brianbennett/fpga_nes" ["l"="-42.365,15.414"]
"RobertPeip/VHDLBoy" ["l"="-9.561,46.645"]
"skiphansen/pano_progfpga" ["l"="-9.532,46.682"]
"analogdevicesinc/fpgahdl_xilinx" ["l"="-9.979,46.443"]
"armink/EasyFlash" ["l"="-31.6,41.54"]
"funningboy/uvm_axi" ["l"="-9.604,46.783"]
"amiq-consulting/svaunit" ["l"="-9.624,46.848"]
"mayurkubavat/UVM-Examples" ["l"="-9.611,46.827"]
"amiq-consulting/amiq_apb" ["l"="-9.636,46.855"]
"muneebullashariff/axi4_vip" ["l"="-9.576,46.788"]
"SpinalHDL/SaxonSoc" ["l"="-9.493,46.685"]
"OpenXiangShan/HuanCun" ["l"="-9.401,46.503"]
"poweihuang17/Documentation_Spike" ["l"="-9.655,46.369"]
"plctlab/riscv-operating-system-mooc" ["l"="-14.154,17.733"]
"ejrh/cpu" ["l"="-9.88,46.566"]
"Hersh500/cpu" ["l"="-9.952,46.57"]
"yangminz/bcst_csapp" ["l"="-13.664,19.769"]
"cubiccm/PotatoPlus" ["l"="22.133,31.151"]
"loongson-education/nscscc-wiki" ["l"="-13.846,19.278"]
"pascal-lab/Tai-e-assignments" ["l"="-17.461,-32.091"]
"oscomp/os-competition-info" ["l"="-13.821,19.363"]
"formatc1702/WireViz" ["l"="-33.885,41.897"]
"haiguanl/DQN_GlobalRouting" ["l"="-9.975,46.832"]
"laiyao1/maskplace" ["l"="-9.952,46.835"]
"Thinklab-SJTU/awesome-ai4eda" ["l"="18.893,23.579"]
"Thinklab-SJTU/pygmtools" ["l"="18.927,23.583"]
"naragece/uvm-testbench-tutorial-simple-adder" ["l"="-9.587,46.861"]
"andres-mancera/ethernet_10ge_mac_SV_UVM_tb" ["l"="-9.584,46.827"]
"gabriel-tenma-white/sdr5" ["l"="-10.018,46.542"]
"regymm/PYNQSDR" ["l"="-10.055,46.533"]
"xjtuecho/AgmPill" ["l"="-9.995,46.544"]
"KaHIP/KaHIP" ["l"="-10.068,46.984"]
"kahypar/kahypar" ["l"="-10.056,46.949"]
"zongshenmu/GraphPartitioners" ["l"="-10.088,46.997"]
"KarypisLab/METIS" ["l"="-10.091,46.979"]
"KaHIP/KaMinPar" ["l"="-10.062,47.001"]
"saurabhdash/GCN_Partitioning" ["l"="-10.076,47.011"]
"ansrlab/edgepart" ["l"="10.324,26.651"]
"KarypisLab/ParMETIS" ["l"="-10.111,46.996"]
"inducer/pymetis" ["l"="-10.121,46.976"]
"jshun/ligra" ["l"="10.312,26.718"]
"jegonzal/PowerGraph" ["l"="10.353,26.67"]
"networkx/networkx-metis" ["l"="-10.153,46.996"]
"muyuuuu/Graph-Aggregation-by-Metis" ["l"="-10.145,46.981"]
"ALIGN-analoglayout/ALIGN-public" ["l"="-9.87,46.868"]
"ucb-art/BAG_framework" ["l"="-9.904,46.903"]
"ALIGN-analoglayout/AnalogDetailedRouter" ["l"="-9.888,46.893"]
"purdue-onchip/gds2Para" ["l"="-9.399,47.249"]
"ucb-art/BAG2_cds_ff_mpt" ["l"="-9.888,46.91"]
"magical-eda/MAGICAL-CIRCUITS" ["l"="-9.892,46.879"]
"Xyce/Xyce" ["l"="-9.442,47.17"]
"google/bigspicy" ["l"="-9.411,47.17"]
"Trinkle23897/mips32-cpu" ["l"="-13.858,19.232"]
"lvyufeng/step_into_mips" ["l"="-13.885,19.2"]
"valar1234/MIPS" ["l"="-9.927,46.571"]
"Arlet/verilog-6502" ["l"="-42.413,15.453"]
"strezh/XPDMA" ["l"="-9.845,46.448"]
"RHSResearchLLC/XilinxAR65444" ["l"="-9.88,46.477"]
"Xilinx/Vitis_Accel_Examples" ["l"="-8.091,47.209"]
"culurciello/zynq_linux_drivers_elab" ["l"="-9.957,46.367"]
"OpenDGPS/zynq-axi-dma-sg" ["l"="-9.972,46.36"]
"kahypar/mt-kahypar" ["l"="-10.086,46.955"]
"jcmgray/cotengra" ["l"="16.262,38.854"]
"MoonbaseOtago/vroom" ["l"="-9.481,46.581"]
"SpinalHDL/NaxRiscv" ["l"="-9.349,46.608"]
"sylefeb/Silixel" ["l"="-9.425,46.586"]
"hughperkins/VeriGPU" ["l"="-9.513,46.556"]
"gsmecher/minimax" ["l"="-9.382,46.603"]
"kazkojima/colorlight-i5-tips" ["l"="-9.66,46.812"]
"benitoss/ColorLight_FPGA_boards" ["l"="-9.666,46.802"]
"lawrie/fpga_pio" ["l"="-34.838,41.689"]
"DUNE/pl-nvme" ["l"="-9.964,46.278"]
"yhqiu16/OCOWFC" ["l"="-9.949,46.281"]
"FDU-ME-ARC/NVMeCHA" ["l"="-9.961,46.287"]
"TerayTech/TT_Digilent_JTAG_HS2" ["l"="-10.028,46.778"]
"alinxalinx/AX7010" ["l"="-9.985,46.772"]
"DexWen/FFT_Verilog" ["l"="-9.808,46.447"]
"vinamarora8/Radix-2-FFT" ["l"="-9.802,46.457"]
"Xilinx/arm-trusted-firmware" ["l"="-9.927,46.414"]
"Sonata-Princeton/SONATA-DEV" ["l"="-17.795,-8.935"]
"opensmartnic/awesome-smartnic" ["l"="-9.967,46.51"]
"tcp-acceleration-service/FlexTOE" ["l"="-10.027,46.513"]
"acsl-technion/nica" ["l"="-10.015,46.499"]
"axbryd/FlowBlaze" ["l"="-10.035,46.501"]
"Xilinx/open-nic-shell" ["l"="-9.975,46.498"]
"RC4ML/FpgaNIC" ["l"="23.126,37.506"]
"redn-io/RedN" ["l"="28.167,35.186"]
"raulbehl/100DaysOfRTL" ["l"="-10.005,46.791"]
"avashist003/SystemVerilog_Design_Verification" ["l"="-10.038,46.799"]
"Ummidichandrika/100-Days-of-RTL" ["l"="-10.05,46.809"]
"raysalemi/Python4RTLVerification" ["l"="-10.068,46.803"]
"Digilent/digilent-vivado-scripts" ["l"="-9.826,46.33"]
"Digilent/Arty" ["l"="-9.795,46.361"]
"Avnet/bdf" ["l"="-7.896,47.186"]
"ZipCPU/openarty" ["l"="-9.812,46.347"]
"shivanishah269/risc-v-core" ["l"="-9.679,46.829"]
"microdynamics-cpu/tree-core-ide" ["l"="-9.758,46.404"]
"adamgreig/daqnet" ["l"="-9.533,46.72"]
"CospanDesign/nysa-sata" ["l"="-9.853,46.457"]
"enjoy-digital/litesata" ["l"="-9.84,46.504"]
"Elphel/x393_sata" ["l"="-9.858,46.424"]
"dawsonjon/fpu" ["l"="-9.63,46.57"]
"danshanley/FPU" ["l"="-9.567,46.58"]
"dawsonjon/verilog-math" ["l"="-9.532,46.589"]
"eembc/coremark-pro" ["l"="-9.424,46.525"]
"eembc/mlmark" ["l"="-9.361,46.526"]
"eembc/coremark" ["l"="-9.508,46.516"]
"mariusmm/RISC-V-TLM" ["l"="-8.145,46.991"]
"chipmuenk/pyfda" ["l"="-9.814,46.703"]
"ZipCPU/dblclockfft" ["l"="-9.992,46.747"]
"jankae/VNA" ["l"="-10.909,-37.034"]
"esynr3z/corsair" ["l"="-9.876,46.73"]
"MIPSfpga/mipsfpga-plus" ["l"="-10.084,46.571"]
"MIPSfpga/digital-design-lab-manual" ["l"="-10.07,46.569"]
"Keith-S-Thompson/dhrystone" ["l"="-9.398,46.515"]
"sifive/benchmark-dhrystone" ["l"="-9.422,46.513"]
"andres-mancera/ethernet_10ge_mac_SV_tb" ["l"="-9.561,46.865"]
"PacoReinaCampo/MPSoC-DV" ["l"="-9.536,46.731"]
"The-OpenROAD-Project/ioPlacer" ["l"="-9.951,46.814"]
"The-OpenROAD-Project/FastRoute" ["l"="-9.965,46.803"]
"LE-TOM/JTAG-HS3" ["l"="-10.059,46.783"]
"T-head-Semi/riscv-aosp" ["l"="-9.346,46.553"]
"riscv-software-src/riscof" ["l"="-9.365,46.408"]
"riscv/riscv-CMOs" ["l"="-9.383,46.407"]
"riscv-non-isa/riscv-toolchain-conventions" ["l"="-9.361,46.395"]
"rems-project/sail" ["l"="-9.565,13.345"]
"capitanov/intfftk" ["l"="-10.046,46.748"]
"mattvenn/fpga-fft" ["l"="-10.048,46.76"]
"twj42/PanoLogicG2_ReverseEngineering" ["l"="-9.445,46.731"]
"tomverbeure/panologic" ["l"="-9.464,46.724"]
"LNIS-Projects/OpenFPGA" ["l"="-9.488,46.648"]
"LNIS-Projects/LSOracle" ["l"="-9.422,46.657"]
"whitequark/Yumewatari" ["l"="-9.565,46.734"]
"SymbiFlow/icestorm" ["l"="-9.631,46.772"]
"tinyfpga/TinyFPGA-EX" ["l"="-9.585,46.795"]
"SymbiFlow/symbiflow-examples" ["l"="-9.682,46.817"]
"SymbiFlow/symbiflow-docs" ["l"="-9.671,46.858"]
"tomverbeure/upduino" ["l"="-9.501,46.771"]
"KLayout/klayout" ["l"="-9.464,47.248"]
"nickson-jose/vsdstdcelldesign" ["l"="-9.715,46.875"]
"praharshapm/vsdmixedsignalflow" ["l"="-9.71,46.866"]
"dan-rodrigues/super-miyamoto-sprint" ["l"="-9.429,46.769"]
"mattvenn/vga-clock" ["l"="-9.433,46.78"]
"SpinalHDL/SpinalTemplateSbt" ["l"="-9.775,46.431"]
"fvutils/pyvsc" ["l"="-9.84,46.644"]
"themperek/cocotb-test" ["l"="-9.829,46.635"]
"cocotb/cocotb-bus" ["l"="-9.848,46.616"]
"TILOS-AI-Institute/MacroPlacement" ["l"="-9.964,46.815"]
"NVlabs/AutoDMP" ["l"="-10.011,46.833"]
"TILOS-AI-Institute/HypergraphPartitioning" ["l"="-10.004,46.822"]
"zweix123/CS-notes" ["l"="-9.157,46.41"]
"cnktran/Reinforcement-Learning-Approach-to-Packet-Routing-on-a-Dynamic-Network" ["l"="-10.02,46.847"]
"gupta409/Processor-UVM-Verification" ["l"="-9.572,46.806"]
"kumarrishav14/AXI" ["l"="-9.603,46.759"]
"cxlisme/FPGA-proj" ["l"="-7.841,47.234"]
"lulinchen/cnn_open" ["l"="-7.884,47.231"]
"Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition" ["l"="-9.758,46.275"]
"WalkerLau/DetectHumanFaces" ["l"="-9.767,46.286"]
"Starrynightzyq/ZYNQ-PYNQ-Z2-Gobang" ["l"="-9.765,46.256"]
"SJTU-ACA-Lab/blue-porcelain" ["l"="-9.379,46.547"]
"vortexgpgpu/vortex_tutorials" ["l"="-9.464,46.556"]
"riscv/riscv-profiles" ["l"="-9.341,46.353"]
"scarv/xcrypto" ["l"="-9.374,46.341"]
"westerndigitalcorporation/swerv_eh1_fpga" ["l"="-9.407,46.586"]
"chipsalliance/Cores-SweRV_fpga" ["l"="-9.441,46.594"]
"mongrelgem/Verilog-Adders" ["l"="-9.812,46.407"]
"NVlabs/SASSI" ["l"="-9.268,46.58"]
"sderek/CUDAAdvisor" ["l"="-9.268,46.566"]
"Jokeren/Awesome-GPU" ["l"="27.896,35.456"]
"srsran/zynq_timestamping" ["l"="-10.083,46.514"]
"MicroPhase/antsdr_uhd" ["l"="-10.05,46.512"]
"newhouseb/alldigitalradio" ["l"="-9.996,46.559"]
"ultraembedded/exactstep" ["l"="-9.294,46.619"]
"riscv/riscv-sbi-doc" ["l"="-9.482,46.371"]
"limbo018/OpenMPL" ["l"="-9.933,46.893"]
"pkuzjx/eda-collection" ["l"="-9.933,46.879"]
"jinwookjungs/datc_robust_design_flow" ["l"="-9.956,46.891"]
"makestuff/libfpgalink" ["l"="-9.733,46.797"]
"milkymist/migen" ["l"="-9.727,46.816"]
"tinyfpga/TinyFPGA-B-Series" ["l"="-9.619,46.779"]
"knielsen/ice40_viewer" ["l"="-9.841,46.754"]
"cliffordwolf/icotools" ["l"="-9.809,46.769"]
"bqlabs/icestudio" ["l"="-9.821,46.779"]
"fabriziotappero/ip-cores" ["l"="-10.099,46.709"]
"fabriziotappero/Free-Range-VHDL-book" ["l"="-10.046,46.701"]
"jocover/SoapyPlutoSDR" ["l"="-10.099,46.447"]
"pabr/leansdr" ["l"="-10.745,-37.724"]
"pothosware/SoapyRTLSDR" ["l"="-10.713,-37.746"]
"maia-sdr/maia-sdr" ["l"="-10.125,46.521"]
"ucsdsysnet/sparsdr" ["l"="-10.17,46.516"]
"USArmyResearchLab/openshmem-epiphany" ["l"="-9.798,46.89"]
"drewvid/parallella-lisp" ["l"="-9.813,46.881"]
"eliaskousk/parallella-riscv" ["l"="-9.806,46.903"]
"abk-openroad/OpenSTA" ["l"="-10.063,46.844"]
"riscv/riscv-toolchain-conventions" ["l"="-9.452,46.366"]
"RHSResearchLLC/NiteFury-and-LiteFury" ["l"="-9.581,46.618"]
"lightstor/ssd-controller" ["l"="-9.87,46.395"]
"freechipsproject/firrtl-interpreter" ["l"="-9.675,46.42"]
"ucb-bar/chisel-template" ["l"="-9.717,46.479"]
"freechipsproject/treadle" ["l"="-9.692,46.416"]
"stanford-ppl/spatial" ["l"="-9.694,46.337"]
"taichi-ishitani/tnoc" ["l"="-9.515,46.723"]
"Bochlin/rust_hdl_vscode" ["l"="-9.877,46.708"]
"bpadalino/vhdl-format" ["l"="-9.882,46.699"]
"analogdevicesinc/TransceiverToolbox" ["l"="-10.106,46.413"]
"patc15/mipscpu" ["l"="-9.987,46.572"]
"basicmi/Deep-Learning-Processor-List" ["l"="-9.402,46.534"]
"basicmi/Machine-Learning-Articles" ["l"="-9.345,46.534"]
"IntelLabs/SkimCaffe" ["l"="30.63,35.535"]
"csarron/emdl" ["l"="-7.836,47.15"]
"barbedo/vivado-git" ["l"="-9.85,46.286"]
"maltanar/fpga-tidbits" ["l"="-9.429,46.364"]
"freechipsproject/ip-contributions" ["l"="-9.552,46.389"]
"IBM/chiffre" ["l"="-9.686,46.397"]
"FPGAwars/apio-ide" ["l"="-9.416,46.724"]
"Obijuan/myslides" ["l"="-9.458,46.71"]
"vrruiz/visualino" ["l"="-9.438,46.718"]
"pablorubma/escornabot-DIY" ["l"="-9.445,46.709"]
"scarv/scarv" ["l"="-9.351,46.322"]
"SymbiFlow/prjuray" ["l"="-9.67,46.792"]
"xesscorp/VHDL_Lib" ["l"="-9.912,46.657"]
"silverjam/VHDL" ["l"="-10,46.665"]
"BG2BKK/img_process_vhdl" ["l"="-9.983,46.663"]
"jbush001/GPGPU" ["l"="-9.442,46.62"]
"milkymist/milkymist" ["l"="-9.379,46.632"]
"magical-eda/UT-AnLay" ["l"="-9.909,46.881"]
"maidenone/ORGFXSoC" ["l"="-9.549,46.618"]
"alfikpl/ao486" ["l"="-41.552,14.858"]
"slaclab/ruckus" ["l"="-9.925,46.705"]
"fransschreuder/xpm_vhdl" ["l"="-9.909,46.709"]
"slaclab/rogue" ["l"="-9.906,46.699"]
"TerosTechnology/teroshdl-documenter-demo" ["l"="-9.892,46.695"]
"alexforencich/corundum" ["l"="-9.872,46.525"]
"alexforencich/fpga-utils" ["l"="-9.829,46.481"]
"KastnerRG/pp4fpgas" ["l"="-8.055,47.22"]
"WangXuan95/BSV_Tutorial_cn" ["l"="-32.803,42.803"]
"lizhirui/AXI_spec_chinese" ["l"="-9.433,46.569"]
"kunalg123/flipflop_design" ["l"="-9.743,46.819"]
"akilm/Physical-Design" ["l"="-9.743,46.836"]
"nvdla/nvdla.github.io" ["l"="-9.374,46.516"]
"stevehoover/TL-V_Projects" ["l"="-9.695,46.797"]
"ypyatnychko/tlv-comp" ["l"="-9.684,46.802"]
"grayresearch/CFU" ["l"="-9.695,46.807"]
"bluecheetah/bag" ["l"="-9.909,46.933"]
"ucb-art/laygo" ["l"="-9.925,46.948"]
"idea-fasoc/fasoc" ["l"="-9.929,46.931"]
"fpgasystems/Coyote" ["l"="-9.955,46.498"]
"fukatani/Pyverilog_toolbox" ["l"="-9.589,46.652"]
"hpcn-uam/Limago" ["l"="-9.892,46.511"]
"fpgasystems/davos" ["l"="-9.89,46.489"]
"hpcn-uam/100G-fpga-network-stack-core" ["l"="-9.889,46.522"]
"definelicht/hlslib" ["l"="-8.101,47.221"]
"riscv/riscv-platform-specs" ["l"="-9.291,46.316"]
"riscv/configuration-structure" ["l"="-9.268,46.299"]
"stevehoover/LF-Building-a-RISC-V-CPU-Core" ["l"="-9.659,46.875"]
"mit-plv/riscv-semantics" ["l"="-9.56,13.327"]
"securelyfitz/WTFpga" ["l"="-9.486,46.879"]
"WilsonChen003/HDLGen" ["l"="-9.45,46.666"]
"tinyfpga/TinyFPGA-A-Series" ["l"="-9.584,46.815"]
"tinyfpga/TinyFPGA-Programmer-Application" ["l"="-9.569,46.798"]
"ucb-bar/uncore" ["l"="-9.737,46.466"]
"ucb-bar/firrtl" ["l"="-9.737,46.493"]
"python-constraint/python-constraint" ["l"="-9.963,46.661"]
"openpower-cores/a2o" ["l"="-9.477,46.671"]
"Nic30/hdlConvertorAst" ["l"="-9.652,46.633"]
"Nic30/hwtLib" ["l"="-9.635,46.646"]
"StanfordAHA/Halide-to-Hardware" ["l"="-9.906,46.573"]
"StanfordAHA/garnet" ["l"="-9.832,46.58"]
"g2384/VHDLFormatter" ["l"="-9.925,46.694"]
"umarcor/osvb" ["l"="-9.877,46.673"]
"RSPwFPGAs/virtio-fpga-bridge" ["l"="-9.704,46.829"]
"RSPwFPGAs/virtio-fpga" ["l"="-9.699,46.837"]
"ik1xpv/ExtIO_sddc" ["l"="-10.145,46.454"]
"lesha108/ExtIO_Pluto" ["l"="-10.13,46.462"]
"pulp-platform/dory" ["l"="-9.881,46.551"]
"pulp-platform/pulp-dsp" ["l"="-9.898,46.555"]
"Digilent/u-boot-digilent" ["l"="-9.987,46.381"]
"suoto/hdlcc" ["l"="-9.993,46.687"]
"riscv-boom/boom-template" ["l"="-9.672,46.35"]
"ucb-bar/OpenSoCFabric" ["l"="-9.741,46.481"]
"openrisc/or1k-gcc" ["l"="-9.972,46.56"]
"openrisc/or1k-src" ["l"="-9.917,46.56"]
"SpinalHDL/Spinal-bootcamp" ["l"="-9.782,46.419"]
"plex1/SpinalDev" ["l"="-9.769,46.42"]
"csail-csg/riscy-OOO" ["l"="-9.824,46.373"]
"cornell-brg/lizard" ["l"="-9.798,46.423"]
"The-OpenROAD-Project/yosys" ["l"="-9.734,46.9"]
"imrickysu/ZYNQ-Cookbook" ["l"="-9.876,46.371"]
"SMB784/SQRL_quickstart" ["l"="-9.497,46.631"]
"google/bottlerocket" ["l"="-9.69,46.439"]
"pulp-platform/zero-riscy" ["l"="-9.679,46.456"]
"raynquist/balancer" ["l"="-10.066,46.397"]
"westerndigitalcorporation/omnixtend" ["l"="-9.386,46.582"]
"westerndigitalcorporation/riscv-fw-infrastructure" ["l"="-9.394,46.57"]
"cornell-brg/pymtl" ["l"="-9.733,46.511"]
"cornell-brg/pymtl3" ["l"="-9.771,46.465"]
"Kuree/kratos" ["l"="-9.704,46.526"]
"lawrie/tiny_usb_examples" ["l"="-9.489,46.774"]
"Xilinx/meta-xilinx-tools" ["l"="-9.973,46.403"]
"Avnet/petalinux" ["l"="-7.816,47.188"]
"nosnhojn/svunit-code" ["l"="-9.612,46.894"]
"UVVM/UVVM_Utility_Library" ["l"="-9.939,46.661"]
"suarezvictor/CflexHDL" ["l"="-9.607,46.672"]
"projf/display-controller" ["l"="-9.971,46.694"]
"bmurmann/Book-on-MOS-stages" ["l"="-9.848,46.849"]
"bmurmann/ADC-survey" ["l"="-9.87,46.892"]
"bmurmann/Book-on-gm-ID-design" ["l"="-9.865,46.881"]
"wokwi/siliwiz" ["l"="-9.857,46.909"]
"antonblanchard/vlsiffra" ["l"="-9.848,46.894"]
"rahulk29/sram22" ["l"="-9.849,46.879"]
"ashwith/pyMOSChar" ["l"="-9.355,47.05"]
"ccelio/chisel-style-guide" ["l"="-9.619,46.383"]
"ZipCPU/dspfilters" ["l"="-9.841,46.394"]
"ZipCPU/interpolation" ["l"="-9.854,46.359"]
"cucapra/futil" ["l"="-9.862,46.549"]
"leonardt/fault" ["l"="-9.616,46.614"]
"fvutils/pyucis" ["l"="-9.898,46.644"]
"Lampro-Mellon/LM-RISCV-DV" ["l"="-9.521,46.673"]
"openhwgroup/core-v-mcu" ["l"="-9.473,46.615"]
"phanrahan/mantle" ["l"="-9.605,46.615"]
"phanrahan/loam" ["l"="-9.62,46.606"]
"xesscorp/myhdl-resources" ["l"="-9.969,46.587"]
"accel-sim/gpu-app-collection" ["l"="-9.318,46.588"]
"stonne-simulator/stonne" ["l"="-8.028,47.022"]
"ubc-aamodt-group/vulkan-sim" ["l"="-9.329,46.58"]
"astra-sim/astra-sim" ["l"="-8.059,46.946"]
"yrrapt/amsat_txrx_ic" ["l"="-9.707,46.895"]
"pepijndevos/sky130-experiments" ["l"="-9.725,46.855"]
"RobertBaruch/nmigen-exercises" ["l"="-9.515,46.744"]
"kbob/nmigen-examples" ["l"="-9.521,46.732"]
"RobertBaruch/riscv-reboot" ["l"="-9.531,46.739"]
"ucb-bar/hwacha-template" ["l"="-9.47,46.362"]
"ucb-bar/zscale" ["l"="-9.714,46.412"]
"ccelio/riscv-boom-doc" ["l"="-9.726,46.421"]
"chsasank/ARM7" ["l"="-9.551,46.537"]
"projf/display_controller" ["l"="-10.024,46.686"]
"kaitoukito/Computer-Science-Textbooks" ["l"="-9.318,46.534"]
"kaitoukito/Integrated-Circuit-Textbooks" ["l"="-9.27,46.532"]
"PolyArch/dsa-framework" ["l"="-9.704,46.241"]
"pku-dasys/pillars" ["l"="-9.713,46.171"]
"intel/rohd-vf" ["l"="-9.5,46.664"]
"intel/rohd-hcl" ["l"="-9.515,46.664"]
"intel/rohd-cosim" ["l"="-9.512,46.659"]
"wavedrom/logidrom" ["l"="-9.911,46.632"]
"ucb-bar/chisel-testers2" ["l"="-9.646,46.403"]
"ucb-bar/chisel-gui" ["l"="-9.638,46.367"]
"maltanar/axi-in-chisel" ["l"="-9.407,46.344"]
"maltanar/rosetta" ["l"="-9.401,46.332"]
"IBM/rocc-software" ["l"="-9.614,46.336"]
"sifive/fpga-shells" ["l"="-9.646,46.347"]
"Xilinx/libsystemctlm-soc" ["l"="-8.134,46.982"]
"Xilinx/qemu-devicetrees" ["l"="-9.996,46.402"]
"OSVVM/Documentation" ["l"="-9.979,46.677"]
"kraj/meta-clang" ["l"="-34.127,43.57"]
"YoeDistro/yoe-distro" ["l"="-34.172,43.585"]
"Xilinx/open-nic-driver" ["l"="-9.992,46.496"]
"NetFPGA/NetFPGA-PLUS" ["l"="-9.981,46.508"]
"Xilinx/ACCL" ["l"="-9.957,46.518"]
"ekiwi/open-source-formal-verification-for-chisel" ["l"="-9.501,46.377"]
"cornell-netlab/MicroP4" ["l"="-17.799,-8.92"]
"stanford-ppl/spatial-lang" ["l"="-9.686,46.306"]
"stanford-ppl/spatial-quickstart" ["l"="-9.704,46.301"]
"sfu-arch/muir" ["l"="-9.699,46.316"]
"stanford-ppl/spatial-multiverse" ["l"="-9.714,46.311"]
"SCLUO/Open-DLA-Performance-Profiler" ["l"="-9.391,46.48"]
"icebreaker-fpga/WTFpga" ["l"="-9.453,46.874"]
"meton-robean/Vector_MulAdd_Accelerator" ["l"="-9.622,46.277"]
"aignacio/mpsoc_example" ["l"="-9.473,46.713"]
"riscv-verification/RVVI" ["l"="-9.371,46.472"]
"alexforencich/verilog-flowgen" ["l"="-9.824,46.445"]
"LBL-CoDEx/OpenSoCFabric" ["l"="-8.101,46.943"]
"xboot/xfel" ["l"="-34.935,42.869"]
"sifive/freedom-u540-c000-bootloader" ["l"="-9.345,46.415"]
"keystone-enclave/keystone" ["l"="-20.387,-31.186"]
"ZipCPU/zbasic" ["l"="-9.786,46.457"]
"lawrie/tinyfpga_examples" ["l"="-9.531,46.817"]
"pnnl/OpenCGRA" ["l"="-9.714,46.139"]
"MPSLab-ASU/ccf" ["l"="-9.721,46.152"]
"gatecat/nextpnr-xilinx" ["l"="-9.395,46.769"]
"sgherbst/anasymod" ["l"="-9.66,46.977"]
"sgherbst/msdsl" ["l"="-9.664,46.96"]
"sgherbst/svreal" ["l"="-9.674,46.924"]
"sgherbst/pysvinst" ["l"="-9.69,46.867"]
"tancheng/CGRA-Mapper" ["l"="-9.73,46.124"]
"tancheng/CGRA-Flow" ["l"="-9.713,46.114"]
"pnnl/arena" ["l"="-9.702,46.126"]
"Mario-Hero/Async-Karin" ["l"="-9.758,46.359"]
"woset-workshop/woset-workshop.github.io" ["l"="-9.886,46.834"]
"sanggido/OpenDP" ["l"="-10.08,46.844"]
"gtcasl/gpuocelot" ["l"="-9.236,46.581"]
"OpenPOWERFoundation/a2o" ["l"="-9.421,46.674"]
"openhwgroup/cv32e40s" ["l"="-9.476,46.628"]
"The-OpenROAD-Project/TritonMacroPlace" ["l"="-9.989,46.812"]
"PAA-NCIC/PPoPP2017_artifact" ["l"="27.797,35.4"]
"rhit-neuro/deca" ["l"="-9.62,46.253"]
"har-in-air/SIPEED_TANG_PRIMER" ["l"="-9.446,46.172"]
"raczben/fliplot" ["l"="-9.82,46.845"]
"oprecomp/DDR4_controller" ["l"="-9.684,46.773"]
"luojia65/rustsbi" ["l"="-13.787,19.463"]
"sifive/riscv-llvm" ["l"="-14.33,17.299"]
"parallella/parallella-bin" ["l"="-9.801,46.879"]
"osmhpi/metalfs" ["l"="-9.975,46.302"]
"mmicko/prjtang" ["l"="-9.437,46.152"]
"pepijndevos/apicula" ["l"="-9.425,46.13"]
"agalimberti/NoCRouter" ["l"="-9.461,46.737"]
"anan-cn/Open-Source-Network-on-Chip-Router-RTL" ["l"="-8.113,46.92"]
"cyrozap/psoc-bitstream-parsing-tools" ["l"="-9.73,46.735"]
"mabrains/caravel_user_project_ldo" ["l"="-9.674,46.783"]
"soDLA-publishment/somnia" ["l"="-9.371,46.497"]
"abierto-cc/escornabot" ["l"="-9.389,46.717"]
"zfchu/algos" ["l"="-9.929,46.867"]
"Adapteva/epiphany-libs" ["l"="-9.771,46.969"]
"niftylab/laygo2" ["l"="-9.937,46.974"]
"designsolver/ahb3_uvm_tb" ["l"="-9.539,46.784"]
"seabeam/yuu_ahb" ["l"="-9.561,46.815"]
"adapteva/epiphany-libs" ["l"="-9.786,46.906"]
"ieee-ceda-datc/RDF-2019" ["l"="-9.971,46.911"]
"vim-scripts/verilog_systemverilog.vim" ["l"="-9.458,46.675"]
"zhuzhzh/verilog_emacsauto.vim" ["l"="-9.44,46.679"]
"joshajohnson/iCE40-feather" ["l"="-9.49,46.901"]
"silicontalks01/OpenDLA" ["l"="-9.409,46.522"]
"RTimothyEdwards/graywolf" ["l"="-9.777,46.827"]
"MJoergen/formal" ["l"="-9.916,46.723"]
"riscv/riscv-dejagnu" ["l"="-9.512,46.329"]
"tmeissner/vhdl_verification" ["l"="-9.929,46.724"]
"yrrapt/caravel_amsat_txrx_ic" ["l"="-9.703,46.923"]
"cfelton/minnesota" ["l"="-10.09,46.606"]
"brandonhamilton/rhino" ["l"="-9.726,46.843"]
"milkymist/milkymist-ng" ["l"="-9.715,46.848"]
}