# Tue Feb 25 13:17:02 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 178MB)

@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_ecc.v":103:34:103:40|Tristate driver DRV_TDO (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver DRV_TDO_t (in view: work.MiV_RV32IMA_L1_AHB_0(verilog)) on net DRV_TDO (in view: work.MiV_RV32IMA_L1_AHB_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\pf_sram_0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_sramctrlif.v":131:31:131:42|Tristate driver BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) on net BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver BUSY_t (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_262144s_0s_0s_1s_18_32s_32s(verilog)) on net BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_262144s_0s_0s_1s_18_32s_32s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":168:8:168:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":161:8:161:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":154:8:154:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":147:8:147:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance _T_650[20:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance _T_167_hburst[2:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RADDR_reg[10:9] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RADDR_reg[10:9] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing sequential instance _T_282[25:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing sequential instance _T_278[5:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\pf_sram_0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":355:0:355:5|Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.debugInterrupts.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_30.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_28.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_23.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_15.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_14.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_13.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_12.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_11.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_10.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_9.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_8.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_7.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_6.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_5.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_4.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_3.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_2.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 

Only the first 100 messages of id 'FX1172' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AHB_PF_Avalanche_ES\synthesis\synlog\BaseDesign_fpga_mapper.srr -id FX1172' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1172} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 180MB peak: 192MB)

@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":166:0:166:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":166:0:166:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.regHSIZE[2] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[0] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\clock_gen.v":1011:0:1011:5|Found counter in view:work.CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] 
Encoding state machine CUARTlI0l[5:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v":754:0:754:5|Removing instance CoreUARTapb_0_inst_0.CoreUARTapb_0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance CoreUARTapb_0_inst_0.CoreUARTapb_0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[15:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[8:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[9:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source[8:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[6:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[10:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[5:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[12:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[8:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[1] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[16] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[17] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[18] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[19] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[20] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[21] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[22] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[23] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[24] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[25] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[26] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[27] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[28] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[29] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[30] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":563:2:563:7|Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[10:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.Queue_3.ram_size[3:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 4 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is 2 words by 32 bits.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine release_state[6:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog) instance lrscCount[4:0] 
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance pstore2_addr[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance pstore2_addr[1] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance pstore1_addr[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AHB_PF_Avalanche_ES\synthesis\synlog\BaseDesign_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit s1_req_cmd[4] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit s1_req_tag[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit pstore1_cmd[4] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1755:25:1755:44|Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1929:18:1929:46|Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1764:19:1764:37|Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1820:19:1820:37|Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":329:18:329:34|Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog))
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_4_pc[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_4_pc[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_3_pc[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_3_pc[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_2_pc[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_2_pc[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_1_pc[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_1_pc[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_0_pc[1] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_0_pc[0] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|RAM _T_1151_1[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|RAM _T_1151[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[30] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[29] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[28] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[27] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[26] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[25] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[24] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[23] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[22] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[21] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[20] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[19] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[18] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[17] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[16] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[15] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[14] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[13] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[12] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[11] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[10] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[9] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[8] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[7] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[6] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[5] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Register bit ex_cause[4] (in view view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":211:18:211:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":247:18:247:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":258:18:258:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":201:17:201:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MiV_RV32IMA_L1_AHB_0_MiV_RV32IMA_L1_AHB_0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] 
Encoding state machine ahbcurr_state[2:0] (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\pf_sram_0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":282:0:282:5|Found counter in view:work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog) instance count[4:0] 
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\pf_sram_0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":273:0:273:5|Register bit burst_count_reg[1] (in view view:work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sramcurr_state[2:0] (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance Count[31:0] 
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance PreScale[9:0] 

Starting factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 207MB peak: 208MB)

@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.ex_reg_pc[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.mem_reg_pc[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[2] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[5] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[5] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[2] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Auto Dissolve of PF_SRAM_0_inst_0 (inst of view:work.PF_SRAM_0(verilog))
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Removing instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 281MB peak: 282MB)

@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext_ecc.v":97:0:97:5|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.flag_check because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.flag_check. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[3] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[3] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FF150 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_mul_div.v":289:35:289:52|Multiplier MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1\.core.div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 291MB peak: 309MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 291MB peak: 309MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 284MB peak: 340MB)

@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 289MB peak: 340MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:01m:05s; Memory used current: 317MB peak: 340MB)

@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[15] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[14] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[13] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[12] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[11] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[9] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[8] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[7] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[6] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[5] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[30] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[29] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[28] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[27] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[26] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[25] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[24] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[23] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[22] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[21] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[20] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[19] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[18] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[17] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\miv_rv32ima_l1_ahb_0\miv_rv32ima_l1_ahb_0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[16] because it is equivalent to instance MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:01m:06s; Memory used current: 313MB peak: 340MB)


Finished preparing to map (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:11s; Memory used current: 313MB peak: 340MB)


Finished technology mapping (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:19s; Memory used current: 322MB peak: 385MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:20s		   -39.55ns		12169 /      5645
   2		0h:01m:21s		   -38.79ns		11068 /      5645
   3		0h:01m:21s		   -38.39ns		11068 /      5645

   4		0h:01m:27s		   -38.39ns		11074 /      5645
   5		0h:01m:27s		   -38.39ns		11075 /      5645
   6		0h:01m:28s		   -38.39ns		11078 /      5645
   7		0h:01m:28s		   -38.39ns		11080 /      5645
   8		0h:01m:29s		   -38.39ns		11081 /      5645


   9		0h:01m:31s		   -38.39ns		11083 /      5645
  10		0h:01m:32s		   -38.39ns		11084 /      5645
  11		0h:01m:33s		   -38.39ns		11085 /      5645
  12		0h:01m:33s		   -38.39ns		11085 /      5645
  13		0h:01m:34s		   -38.39ns		11085 /      5645
@N: FP130 |Promoting Net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.iUDRCK on CLKINT  I_2804 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:43s; CPU Time elapsed 0h:01m:43s; Memory used current: 330MB peak: 385MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:44s; Memory used current: 340MB peak: 385MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5928 clock pin(s) of sequential element(s)
0 instances converted, 5928 sequential instances remain driven by gated/generated clocks

=============================================================================================== Non-Gated/Non-Generated Clocks ================================================================================================
Clock Tree ID     Driving Element                                                                    Drive Element Type                   Fanout     Sample Instance                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     UJTAG                                17         CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
@K:CKID0004       PF_OSC_0_inst_0.PF_OSC_0_0.I_OSC_160                                               clock definition on OSC_RC160MHZ     1          PF_CCC_0_inst_0.PF_CCC_0_0.pll_inst_0                                     
===============================================================================================================================================================================================================================
=============================================================================================================================================== Gated/Generated Clocks ================================================================================================================================================
Clock Tree ID     Driving Element                                                                    Drive Element Type     Fanout     Sample Instance                                                                         Explanation                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PF_CCC_0_inst_0.PF_CCC_0_0.pll_inst_0                                              PLL                    5617       CoreTimer_0_inst_0.CoreTimer_0_0.PreScale[9]                                            Multiple clocks on generating sequential element from nets PF_OSC_0_RCOSC_160MHZ_GL, GND
@K:CKID0002       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK     CFG4                   311        MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.dmiReqReg_addr[0]     Clock conversion disabled                                                               
=======================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:47s; CPU Time elapsed 0h:01m:46s; Memory used current: 252MB peak: 385MB)

Writing Analyst data base C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AHB_PF_Avalanche_ES\synthesis\synwork\BaseDesign_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:50s; CPU Time elapsed 0h:01m:50s; Memory used current: 304MB peak: 385MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:55s; CPU Time elapsed 0h:01m:55s; Memory used current: 300MB peak: 385MB)


Start final timing analysis (Real Time elapsed 0h:01m:56s; CPU Time elapsed 0h:01m:56s; Memory used current: 299MB peak: 385MB)

@W: MT246 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\pf_osc_0\pf_osc_0_0\pf_osc_0_pf_osc_0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_ahb_pf_avalanche_es\component\work\pf_init_monitor_0\pf_init_monitor_0_0\pf_init_monitor_0_pf_init_monitor_0_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock TCK with period 166.67ns 
@N: MT615 |Found clock PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0 with period 20.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z9|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.iUDRCK_0.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Feb 25 13:18:59 2020
#


Top view:               BaseDesign
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AHB_PF_Avalanche_ES\designer\BaseDesign\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -38.567

                                               Requested     Estimated     Requested     Estimated                 Clock                                                         Clock              
Starting Clock                                 Frequency     Frequency     Period        Period        Slack       Type                                                          Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_Z9|iUDRCK_inferred_clock         100.0 MHz     11.5 MHz      10.000        87.134        -38.567     inferred                                                      Inferred_clkgroup_0
PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     50.0 MHz      56.8 MHz      20.000        17.603        2.397       generated (from PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK)     default_clkgroup   
PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK       160.0 MHz     NA            6.250         NA            NA          declared                                                      default_clkgroup   
TCK                                            6.0 MHz       NA            166.670       NA            NA          declared                                                      default_clkgroup   
System                                         100.0 MHz     22.5 MHz      10.000        44.407        -34.407     system                                                        system_clkgroup    
====================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                  |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                    Ending                                      |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      COREJTAGDEBUG_Z9|iUDRCK_inferred_clock      |  10.000      -34.407  |  No paths    -      |  10.000      7.163  |  No paths    -      
PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0  PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0  |  20.000      2.397    |  No paths    -      |  No paths    -      |  No paths    -      
PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0  COREJTAGDEBUG_Z9|iUDRCK_inferred_clock      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|iUDRCK_inferred_clock      System                                      |  10.000      8.493    |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|iUDRCK_inferred_clock      PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|iUDRCK_inferred_clock      COREJTAGDEBUG_Z9|iUDRCK_inferred_clock      |  10.000      4.574    |  10.000      7.024  |  5.000       1.052  |  5.000       -38.567
==================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_Z9|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                            Starting                                                                                                   Arrival            
Instance                                                                                                                    Reference                                  Type     Pin     Net                                            Time        Slack  
                                                                                                                            Clock                                                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                   COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      Q       tmsenb                                         0.144       -38.567
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                               COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      Q       endofshift                                     0.144       -38.392
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.202       0.909  
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.202       0.977  
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.202       0.997  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[4]                                                 COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      Q       state[4]                                       0.144       1.052  
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.144       1.084  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[3]                                                 COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      Q       state[3]                                       0.202       1.096  
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.144       1.259  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[2]                                                 COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      Q       state[2]                                       0.144       1.291  
==========================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                               Starting                                                                            Required            
Instance                                                                                                                                       Reference                                  Type     Pin     Net                     Time         Slack  
                                                                                                                                               Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      D       N_1994_i                5.000        -38.567
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      D       N_38_i                  5.000        -38.499
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      D       nextState_1_1_iv[2]     5.000        -38.459
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      D       N_1987_i                5.000        -38.404
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_30.q                                       COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      EN      _GEN_0_1_sqmuxa_i       4.892        0.909  
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_1.q                                        COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      EN      _GEN_0_1_sqmuxa_i       4.892        0.909  
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_28.q                                       COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      EN      _GEN_0_1_sqmuxa_i       4.892        0.909  
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[3]                                         COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      EN      _T_26                   4.892        0.922  
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[4]                                         COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      EN      _T_26                   4.892        0.922  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                                  COREJTAGDEBUG_Z9|iUDRCK_inferred_clock     SLE      D       endofshift_2            5.000        1.052  
=======================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      43.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -38.567

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                          SLE      Q        Out     0.144     0.144       -         
tmsenb                                                                                                                                             Net      -        -       0.039     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     C        In      -         0.183       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     Y        Out     0.296     0.479       -         
dut_tms_int                                                                                                                                        Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     A        In      -         1.598       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     1.719       -         
delay_sel[1]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     A        In      -         2.837       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     2.959       -         
delay_sel[2]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     A        In      -         4.077       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     4.198       -         
delay_sel[3]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     A        In      -         5.317       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     5.438       -         
delay_sel[4]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     A        In      -         6.557       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     6.678       -         
delay_sel[5]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     A        In      -         7.797       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     7.918       -         
delay_sel[6]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     A        In      -         9.036       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     9.158       -         
delay_sel[7]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     A        In      -         10.276      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     10.397      -         
delay_sel[8]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     A        In      -         11.516      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     11.637      -         
delay_sel[9]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     A        In      -         12.756      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     12.877      -         
delay_sel[10]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     A        In      -         13.996      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     14.117      -         
delay_sel[11]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     A        In      -         15.235      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     15.357      -         
delay_sel[12]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     A        In      -         16.475      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     16.596      -         
delay_sel[13]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     A        In      -         17.715      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     17.836      -         
delay_sel[14]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     A        In      -         18.955      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     19.076      -         
delay_sel[15]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     A        In      -         20.195      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     20.316      -         
delay_sel[16]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     A        In      -         21.434      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     21.556      -         
delay_sel[17]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     A        In      -         22.674      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     22.795      -         
delay_sel[18]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     A        In      -         23.914      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     24.035      -         
delay_sel[19]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     A        In      -         25.154      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     25.275      -         
delay_sel[20]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     A        In      -         26.394      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     26.515      -         
delay_sel[21]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     A        In      -         27.633      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     27.755      -         
delay_sel[22]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     A        In      -         28.873      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     28.994      -         
delay_sel[23]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     A        In      -         30.113      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     30.234      -         
delay_sel[24]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     A        In      -         31.353      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     31.474      -         
delay_sel[25]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     A        In      -         32.593      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     32.714      -         
delay_sel[26]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     A        In      -         33.832      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     33.954      -         
delay_sel[27]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     A        In      -         35.072      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     35.193      -         
delay_sel[28]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     A        In      -         36.312      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     36.433      -         
delay_sel[29]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     A        In      -         37.552      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     37.673      -         
delay_sel[30]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     A        In      -         38.792      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     38.913      -         
delay_sel[31]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     A        In      -         40.031      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     40.153      -         
delay_sel[32]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     A        In      -         41.271      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     41.392      -         
delay_sel[33]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     A        In      -         42.511      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     42.632      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net      -        -       0.532     -           4         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     D        In      -         43.164      -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     Y        Out     0.364     43.528      -         
N_1994_i                                                                                                                                           Net      -        -       0.039     -           1         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE      D        In      -         43.567      -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 43.567 is 4.924(11.3%) logic and 38.643(88.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      43.499
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -38.499

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                          SLE      Q        Out     0.144     0.144       -         
tmsenb                                                                                                                                             Net      -        -       0.039     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     C        In      -         0.183       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     Y        Out     0.296     0.479       -         
dut_tms_int                                                                                                                                        Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     A        In      -         1.598       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     1.719       -         
delay_sel[1]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     A        In      -         2.837       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     2.959       -         
delay_sel[2]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     A        In      -         4.077       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     4.198       -         
delay_sel[3]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     A        In      -         5.317       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     5.438       -         
delay_sel[4]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     A        In      -         6.557       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     6.678       -         
delay_sel[5]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     A        In      -         7.797       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     7.918       -         
delay_sel[6]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     A        In      -         9.036       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     9.158       -         
delay_sel[7]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     A        In      -         10.276      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     10.397      -         
delay_sel[8]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     A        In      -         11.516      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     11.637      -         
delay_sel[9]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     A        In      -         12.756      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     12.877      -         
delay_sel[10]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     A        In      -         13.996      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     14.117      -         
delay_sel[11]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     A        In      -         15.235      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     15.357      -         
delay_sel[12]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     A        In      -         16.475      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     16.596      -         
delay_sel[13]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     A        In      -         17.715      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     17.836      -         
delay_sel[14]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     A        In      -         18.955      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     19.076      -         
delay_sel[15]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     A        In      -         20.195      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     20.316      -         
delay_sel[16]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     A        In      -         21.434      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     21.556      -         
delay_sel[17]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     A        In      -         22.674      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     22.795      -         
delay_sel[18]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     A        In      -         23.914      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     24.035      -         
delay_sel[19]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     A        In      -         25.154      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     25.275      -         
delay_sel[20]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     A        In      -         26.394      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     26.515      -         
delay_sel[21]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     A        In      -         27.633      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     27.755      -         
delay_sel[22]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     A        In      -         28.873      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     28.994      -         
delay_sel[23]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     A        In      -         30.113      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     30.234      -         
delay_sel[24]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     A        In      -         31.353      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     31.474      -         
delay_sel[25]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     A        In      -         32.593      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     32.714      -         
delay_sel[26]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     A        In      -         33.832      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     33.954      -         
delay_sel[27]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     A        In      -         35.072      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     35.193      -         
delay_sel[28]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     A        In      -         36.312      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     36.433      -         
delay_sel[29]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     A        In      -         37.552      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     37.673      -         
delay_sel[30]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     A        In      -         38.792      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     38.913      -         
delay_sel[31]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     A        In      -         40.031      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     40.153      -         
delay_sel[32]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     A        In      -         41.271      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     41.392      -         
delay_sel[33]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     A        In      -         42.511      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     42.632      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net      -        -       0.532     -           4         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG3     C        In      -         43.164      -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG3     Y        Out     0.296     43.460      -         
N_38_i                                                                                                                                             Net      -        -       0.039     -           1         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE      D        In      -         43.499      -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 43.499 is 4.857(11.2%) logic and 38.643(88.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      43.459
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -38.459

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                      SLE      Q        Out     0.144     0.144       -         
tmsenb                                                                                                                                         Net      -        -       0.039     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                 CFG3     C        In      -         0.183       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                 CFG3     Y        Out     0.296     0.479       -         
dut_tms_int                                                                                                                                    Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                            BUFD     A        In      -         1.598       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     1.719       -         
delay_sel[1]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                            BUFD     A        In      -         2.837       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     2.959       -         
delay_sel[2]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                            BUFD     A        In      -         4.077       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     4.198       -         
delay_sel[3]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                            BUFD     A        In      -         5.317       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     5.438       -         
delay_sel[4]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                            BUFD     A        In      -         6.557       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     6.678       -         
delay_sel[5]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                            BUFD     A        In      -         7.797       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     7.918       -         
delay_sel[6]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                            BUFD     A        In      -         9.036       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     9.158       -         
delay_sel[7]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                            BUFD     A        In      -         10.276      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     10.397      -         
delay_sel[8]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                            BUFD     A        In      -         11.516      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     11.637      -         
delay_sel[9]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                            BUFD     A        In      -         12.756      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     12.877      -         
delay_sel[10]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                           BUFD     A        In      -         13.996      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     14.117      -         
delay_sel[11]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                           BUFD     A        In      -         15.235      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     15.357      -         
delay_sel[12]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                           BUFD     A        In      -         16.475      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     16.596      -         
delay_sel[13]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                           BUFD     A        In      -         17.715      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     17.836      -         
delay_sel[14]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                           BUFD     A        In      -         18.955      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     19.076      -         
delay_sel[15]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                           BUFD     A        In      -         20.195      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     20.316      -         
delay_sel[16]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                           BUFD     A        In      -         21.434      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     21.556      -         
delay_sel[17]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                           BUFD     A        In      -         22.674      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     22.795      -         
delay_sel[18]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                           BUFD     A        In      -         23.914      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     24.035      -         
delay_sel[19]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                           BUFD     A        In      -         25.154      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     25.275      -         
delay_sel[20]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                           BUFD     A        In      -         26.394      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     26.515      -         
delay_sel[21]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                           BUFD     A        In      -         27.633      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     27.755      -         
delay_sel[22]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                           BUFD     A        In      -         28.873      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     28.994      -         
delay_sel[23]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                           BUFD     A        In      -         30.113      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     30.234      -         
delay_sel[24]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                           BUFD     A        In      -         31.353      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     31.474      -         
delay_sel[25]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                           BUFD     A        In      -         32.593      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     32.714      -         
delay_sel[26]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                           BUFD     A        In      -         33.832      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     33.954      -         
delay_sel[27]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                           BUFD     A        In      -         35.072      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     35.193      -         
delay_sel[28]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                           BUFD     A        In      -         36.312      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     36.433      -         
delay_sel[29]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                           BUFD     A        In      -         37.552      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     37.673      -         
delay_sel[30]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                           BUFD     A        In      -         38.792      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     38.913      -         
delay_sel[31]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                           BUFD     A        In      -         40.031      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     40.153      -         
delay_sel[32]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                           BUFD     A        In      -         41.271      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     41.392      -         
delay_sel[33]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                           BUFD     A        In      -         42.511      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     42.632      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                      Net      -        -       0.532     -           4         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv[2]      CFG4     C        In      -         43.164      -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv[2]      CFG4     Y        Out     0.256     43.420      -         
nextState_1_1_iv[2]                                                                                                                            Net      -        -       0.039     -           1         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     SLE      D        In      -         43.459      -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 43.459 is 4.817(11.1%) logic and 38.643(88.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      43.404
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -38.404

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                          SLE      Q        Out     0.144     0.144       -         
tmsenb                                                                                                                                             Net      -        -       0.039     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     C        In      -         0.183       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     Y        Out     0.296     0.479       -         
dut_tms_int                                                                                                                                        Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     A        In      -         1.598       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     1.719       -         
delay_sel[1]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     A        In      -         2.837       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     2.959       -         
delay_sel[2]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     A        In      -         4.077       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     4.198       -         
delay_sel[3]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     A        In      -         5.317       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     5.438       -         
delay_sel[4]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     A        In      -         6.557       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     6.678       -         
delay_sel[5]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     A        In      -         7.797       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     7.918       -         
delay_sel[6]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     A        In      -         9.036       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     9.158       -         
delay_sel[7]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     A        In      -         10.276      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     10.397      -         
delay_sel[8]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     A        In      -         11.516      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     11.637      -         
delay_sel[9]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     A        In      -         12.756      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     12.877      -         
delay_sel[10]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     A        In      -         13.996      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     14.117      -         
delay_sel[11]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     A        In      -         15.235      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     15.357      -         
delay_sel[12]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     A        In      -         16.475      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     16.596      -         
delay_sel[13]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     A        In      -         17.715      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     17.836      -         
delay_sel[14]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     A        In      -         18.955      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     19.076      -         
delay_sel[15]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     A        In      -         20.195      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     20.316      -         
delay_sel[16]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     A        In      -         21.434      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     21.556      -         
delay_sel[17]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     A        In      -         22.674      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     22.795      -         
delay_sel[18]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     A        In      -         23.914      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     24.035      -         
delay_sel[19]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     A        In      -         25.154      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     25.275      -         
delay_sel[20]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     A        In      -         26.394      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     26.515      -         
delay_sel[21]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     A        In      -         27.633      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     27.755      -         
delay_sel[22]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     A        In      -         28.873      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     28.994      -         
delay_sel[23]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     A        In      -         30.113      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     30.234      -         
delay_sel[24]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     A        In      -         31.353      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     31.474      -         
delay_sel[25]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     A        In      -         32.593      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     32.714      -         
delay_sel[26]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     A        In      -         33.832      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     33.954      -         
delay_sel[27]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     A        In      -         35.072      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     35.193      -         
delay_sel[28]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     A        In      -         36.312      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     36.433      -         
delay_sel[29]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     A        In      -         37.552      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     37.673      -         
delay_sel[30]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     A        In      -         38.792      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     38.913      -         
delay_sel[31]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     A        In      -         40.031      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     40.153      -         
delay_sel[32]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     A        In      -         41.271      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     41.392      -         
delay_sel[33]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     A        In      -         42.511      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     42.632      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net      -        -       0.532     -           4         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     B        In      -         43.164      -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     Y        Out     0.201     43.365      -         
N_1987_i                                                                                                                                           Net      -        -       0.039     -           1         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q         SLE      D        In      -         43.404      -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 43.404 is 4.761(11.0%) logic and 38.643(89.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      43.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -38.392

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift / Q
    Ending point:                            MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                                      SLE      Q        Out     0.144     0.144       -         
endofshift                                                                                                                                         Net      -        -       0.039     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     A        In      -         0.183       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     Y        Out     0.121     0.304       -         
dut_tms_int                                                                                                                                        Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     A        In      -         1.423       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     1.544       -         
delay_sel[1]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     A        In      -         2.663       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     2.784       -         
delay_sel[2]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     A        In      -         3.902       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     4.024       -         
delay_sel[3]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     A        In      -         5.142       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     5.263       -         
delay_sel[4]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     A        In      -         6.382       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     6.503       -         
delay_sel[5]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     A        In      -         7.622       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     7.743       -         
delay_sel[6]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     A        In      -         8.862       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     8.983       -         
delay_sel[7]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     A        In      -         10.101      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     10.223      -         
delay_sel[8]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     A        In      -         11.341      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     11.462      -         
delay_sel[9]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     A        In      -         12.581      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     12.702      -         
delay_sel[10]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     A        In      -         13.821      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     13.942      -         
delay_sel[11]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     A        In      -         15.061      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     15.182      -         
delay_sel[12]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     A        In      -         16.300      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     16.422      -         
delay_sel[13]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     A        In      -         17.540      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     17.661      -         
delay_sel[14]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     A        In      -         18.780      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     18.901      -         
delay_sel[15]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     A        In      -         20.020      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     20.141      -         
delay_sel[16]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     A        In      -         21.260      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     21.381      -         
delay_sel[17]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     A        In      -         22.499      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     22.621      -         
delay_sel[18]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     A        In      -         23.739      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     23.860      -         
delay_sel[19]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     A        In      -         24.979      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     25.100      -         
delay_sel[20]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     A        In      -         26.219      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     26.340      -         
delay_sel[21]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     A        In      -         27.459      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     27.580      -         
delay_sel[22]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     A        In      -         28.698      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     28.820      -         
delay_sel[23]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     A        In      -         29.938      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     30.059      -         
delay_sel[24]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     A        In      -         31.178      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     31.299      -         
delay_sel[25]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     A        In      -         32.418      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     32.539      -         
delay_sel[26]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     A        In      -         33.658      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     33.779      -         
delay_sel[27]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     A        In      -         34.897      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     35.019      -         
delay_sel[28]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     A        In      -         36.137      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     36.258      -         
delay_sel[29]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     A        In      -         37.377      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     37.498      -         
delay_sel[30]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     A        In      -         38.617      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     38.738      -         
delay_sel[31]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     A        In      -         39.857      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     39.978      -         
delay_sel[32]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     A        In      -         41.096      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     41.218      -         
delay_sel[33]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     A        In      -         42.336      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     42.457      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net      -        -       0.532     -           4         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     D        In      -         42.989      -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     Y        Out     0.364     43.353      -         
N_1994_i                                                                                                                                           Net      -        -       0.039     -           1         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE      D        In      -         43.392      -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 43.392 is 4.750(10.9%) logic and 38.643(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                              Starting                                                                      Arrival          
Instance                                                                                                                                                                                      Reference                                      Type     Pin     Net           Time        Slack
                                                                                                                                                                                              Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                                        PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       value_1       0.202       2.397
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value_1                                                                                         PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       value_1       0.202       2.563
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value                                                                                           PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       value         0.202       3.225
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_434[2]                                                                          PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_434[2]     0.202       3.454
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[5]     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       ram1_5_1      0.144       3.531
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_434[3]                                                                          PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_434[3]     0.202       3.576
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[0]                                           PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       ram1_0_0      0.144       3.599
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_434[4]                                                                          PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_434[4]     0.202       3.626
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[7]     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       ram1_7_1      0.144       3.645
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_434[7]                                                                          PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_434[7]     0.202       3.693
=============================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                                                                  Required          
Instance                                                                              Reference                                      Type        Pin          Net               Time         Slack
                                                                                      Clock                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_SRAM_0_inst_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_WEN[0]     mem_byteen[2]     19.108       2.397
PF_SRAM_0_inst_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_WEN[1]     mem_byteen[3]     19.108       2.397
PF_SRAM_0_inst_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_WEN[0]     mem_byteen[2]     19.108       2.397
PF_SRAM_0_inst_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_WEN[1]     mem_byteen[3]     19.108       2.397
PF_SRAM_0_inst_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_WEN[0]     mem_byteen[2]     19.108       2.397
PF_SRAM_0_inst_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_WEN[1]     mem_byteen[3]     19.108       2.397
PF_SRAM_0_inst_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_WEN[0]     mem_byteen[2]     19.108       2.397
PF_SRAM_0_inst_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_WEN[1]     mem_byteen[3]     19.108       2.397
PF_SRAM_0_inst_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_WEN[0]     mem_byteen[2]     19.108       2.397
PF_SRAM_0_inst_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_WEN[1]     mem_byteen[3]     19.108       2.397
==================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.892
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.108

    - Propagation time:                      16.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.397

    Number of logic level(s):                15
    Starting point:                          MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1 / Q
    Ending point:                            PF_SRAM_0_inst_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 / A_WEN[0]
    The start point is clocked by            PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                                                                                                    Pin          Pin               Arrival     No. of    
Name                                                                                                                                                                                                  Type        Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                                                SLE         Q            Out     0.202     0.202       -         
value_1                                                                                                                                                                                               Net         -            -       1.210     -           83        
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIT0OG[5]     CFG3        B            In      -         1.412       -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNIT0OG[5]     CFG3        Y            Out     0.201     1.613       -         
tile_auto_anon_out_a_bits_opcode[0]                                                                                                                                                                   Net         -            -       0.624     -           5         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_220_1                                                                                   CFG4        C            In      -         2.236       -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_220_1                                                                                   CFG4        Y            Out     0.256     2.492       -         
_T_220_1                                                                                                                                                                                              Net         -            -       0.039     -           1         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_220_1_RNIDMU41                                                                          CFG4        D            In      -         2.531       -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_220_1_RNIDMU41                                                                          CFG4        Y            Out     0.282     2.814       -         
_m4_1_sx                                                                                                                                                                                              Net         -            -       0.039     -           1         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_220_1_RNIDU9S2                                                                          CFG4        D            In      -         2.853       -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_220_1_RNIDU9S2                                                                          CFG4        Y            Out     0.346     3.198       -         
_m4_1                                                                                                                                                                                                 Net         -            -       0.251     -           2         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_222_RNIN8H46                                                                            CFG4        D            In      -         3.450       -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_222_RNIN8H46                                                                            CFG4        Y            Out     0.333     3.783       -         
_T_518_1_3                                                                                                                                                                                            Net         -            -       1.177     -           76        
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_574[65]                                                                                 CFG4        C            In      -         4.960       -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_574[65]                                                                                 CFG4        Y            Out     0.296     5.256       -         
TLFilter_auto_out_a_bits_address[29]                                                                                                                                                                  Net         -            -       0.915     -           16        
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.converter.auto_in_a_ready_u_RNINIJND                                                                                                    CFG3        C            In      -         6.171       -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.converter.auto_in_a_ready_u_RNINIJND                                                                                                    CFG3        Y            Out     0.256     6.427       -         
_T_244                                                                                                                                                                                                Net         -            -       0.927     -           18        
CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.PREGATEDHADDR_0[29]                                                                                                                           CFG4        B            In      -         7.354       -         
CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.PREGATEDHADDR_0[29]                                                                                                                           CFG4        Y            Out     0.201     7.554       -         
M1GATEDHADDR[29]                                                                                                                                                                                      Net         -            -       0.693     -           6         
CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.SADDRSEL_1_0[8]                                                                                                                               CFG2        B            In      -         8.247       -         
CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.SADDRSEL_1_0[8]                                                                                                                               CFG2        Y            Out     0.174     8.421       -         
SADDRSEL_1[8]                                                                                                                                                                                         Net         -            -       0.039     -           1         
CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.SADDRSEL[8]                                                                                                                                   CFG4        D            In      -         8.460       -         
CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.SADDRSEL[8]                                                                                                                                   CFG4        Y            Out     0.333     8.793       -         
m1s8AddrSel                                                                                                                                                                                           Net         -            -       0.693     -           7         
CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIGOOL1[4]                                                                                       CFG4        D            In      -         9.486       -         
CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNIGOOL1[4]                                                                                       CFG4        Y            Out     0.333     9.819       -         
CoreAHBL_0_AHBmslave8_HWRITE_1                                                                                                                                                                        Net         -            -       0.963     -           26        
PF_SRAM_0_inst_0.COREAHBLSRAM_PF_0.U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf.burst_count_reg_RNIVBT34[0]                                                                                               CFG4        B            In      -         10.782      -         
PF_SRAM_0_inst_0.COREAHBLSRAM_PF_0.U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf.burst_count_reg_RNIVBT34[0]                                                                                               CFG4        Y            Out     0.200     10.982      -         
ahbnext_state12                                                                                                                                                                                       Net         -            -       1.177     -           76        
PF_SRAM_0_inst_0.COREAHBLSRAM_PF_0.U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf.ahbsram_req_0_mb_mb_mb                                                                                                    CFG4        C            In      -         12.159      -         
PF_SRAM_0_inst_0.COREAHBLSRAM_PF_0.U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf.ahbsram_req_0_mb_mb_mb                                                                                                    CFG4        Y            Out     0.296     12.456      -         
ahbsram_req                                                                                                                                                                                           Net         -            -       0.532     -           4         
PF_SRAM_0_inst_0.COREAHBLSRAM_PF_0.U_SramCtrlIf.mem_wen_0_a2_0_a3                                                                                                                                     CFG4        D            In      -         12.988      -         
PF_SRAM_0_inst_0.COREAHBLSRAM_PF_0.U_SramCtrlIf.mem_wen_0_a2_0_a3                                                                                                                                     CFG4        Y            Out     0.333     13.321      -         
COREAHBLSRAM_PF_0_mem_wen                                                                                                                                                                             Net         -            -       0.818     -           9         
PF_SRAM_0_inst_0.COREAHBLSRAM_PF_0.U_SramCtrlIf.mem_byteen_m3[2]                                                                                                                                      CFG4        B            In      -         14.138      -         
PF_SRAM_0_inst_0.COREAHBLSRAM_PF_0.U_SramCtrlIf.mem_byteen_m3[2]                                                                                                                                      CFG4        Y            Out     0.200     14.338      -         
mem_byteen[2]                                                                                                                                                                                         Net         -            -       2.373     -           128       
PF_SRAM_0_inst_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                                                                                                     RAM1K20     A_WEN[0]     In      -         16.711      -         
=======================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 17.603 is 5.133(29.2%) logic and 12.469(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                             Arrival            
Instance                                                                           Reference     Type      Pin          Net             Time        Slack  
                                                                                   Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UTDI         UTDIInt         0.000       -34.407
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]     0.000       5.968  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]     0.000       6.005  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]     0.000       6.090  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]     0.000       6.101  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]     0.000       6.178  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]     0.000       6.179  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]     0.000       6.462  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]     0.000       6.550  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UDRCAP       UDRCAPInt       0.000       6.808  
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                               Starting                                                     Required            
Instance                                                                                                                                       Reference     Type     Pin     Net                           Time         Slack  
                                                                                                                                               Clock                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     System        SLE      D       N_1994_i                      10.000       -34.407
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     System        SLE      D       N_38_i                        10.000       -34.339
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     System        SLE      D       nextState_1_1_iv[2]           10.000       -34.299
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     System        SLE      D       N_1987_i                      10.000       -34.243
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.dmiAccessChain.regs_40                                                       System        SLE      D       N_314                         10.000       -33.149
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irChain.regs_4                        System        SLE      D       regs_4_1                      10.000       -32.937
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.idcodeChain.regs_31                                                          System        SLE      D       _GEN_51                       10.000       -32.937
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.dtmInfoChain.regs_31                                                         System        SLE      D       _GEN_55                       10.000       -32.937
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN.reg\$                                   System        SLE      D       CoreJTAGDebug_0_TGT_TDI_0     10.000       -32.777
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[1]                                                                    System        SLE      D       N_46_i                        10.000       5.924  
================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      44.407
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -34.407

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                     UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                                                            Net       -        -       1.119     -           6         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3      B        In      -         1.119       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3      Y        Out     0.200     1.319       -         
dut_tms_int                                                                                                                                        Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD      A        In      -         2.437       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     2.558       -         
delay_sel[1]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD      A        In      -         3.677       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     3.798       -         
delay_sel[2]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD      A        In      -         4.917       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     5.038       -         
delay_sel[3]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD      A        In      -         6.157       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     6.278       -         
delay_sel[4]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD      A        In      -         7.396       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     7.518       -         
delay_sel[5]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD      A        In      -         8.636       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     8.757       -         
delay_sel[6]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD      A        In      -         9.876       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     9.997       -         
delay_sel[7]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD      A        In      -         11.116      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     11.237      -         
delay_sel[8]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD      A        In      -         12.356      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     12.477      -         
delay_sel[9]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD      A        In      -         13.595      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     13.717      -         
delay_sel[10]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD      A        In      -         14.835      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     14.956      -         
delay_sel[11]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD      A        In      -         16.075      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     16.196      -         
delay_sel[12]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD      A        In      -         17.315      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     17.436      -         
delay_sel[13]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD      A        In      -         18.555      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     18.676      -         
delay_sel[14]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD      A        In      -         19.794      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     19.916      -         
delay_sel[15]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD      A        In      -         21.034      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     21.155      -         
delay_sel[16]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD      A        In      -         22.274      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     22.395      -         
delay_sel[17]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD      A        In      -         23.514      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     23.635      -         
delay_sel[18]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD      A        In      -         24.754      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     24.875      -         
delay_sel[19]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD      A        In      -         25.993      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     26.115      -         
delay_sel[20]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD      A        In      -         27.233      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     27.354      -         
delay_sel[21]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD      A        In      -         28.473      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     28.594      -         
delay_sel[22]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD      A        In      -         29.713      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     29.834      -         
delay_sel[23]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD      A        In      -         30.953      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     31.074      -         
delay_sel[24]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD      A        In      -         32.192      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     32.314      -         
delay_sel[25]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD      A        In      -         33.432      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     33.553      -         
delay_sel[26]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD      A        In      -         34.672      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     34.793      -         
delay_sel[27]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD      A        In      -         35.912      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     36.033      -         
delay_sel[28]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD      A        In      -         37.152      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     37.273      -         
delay_sel[29]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD      A        In      -         38.391      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     38.513      -         
delay_sel[30]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD      A        In      -         39.631      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     39.752      -         
delay_sel[31]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD      A        In      -         40.871      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     40.992      -         
delay_sel[32]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD      A        In      -         42.111      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     42.232      -         
delay_sel[33]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD      A        In      -         43.351      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     43.472      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net       -        -       0.532     -           4         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4      D        In      -         44.004      -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4      Y        Out     0.364     44.368      -         
N_1994_i                                                                                                                                           Net       -        -       0.039     -           1         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE       D        In      -         44.407      -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 44.407 is 4.684(10.5%) logic and 39.722(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      44.339
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -34.339

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                     UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                                                            Net       -        -       1.119     -           6         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3      B        In      -         1.119       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3      Y        Out     0.200     1.319       -         
dut_tms_int                                                                                                                                        Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD      A        In      -         2.437       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     2.558       -         
delay_sel[1]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD      A        In      -         3.677       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     3.798       -         
delay_sel[2]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD      A        In      -         4.917       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     5.038       -         
delay_sel[3]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD      A        In      -         6.157       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     6.278       -         
delay_sel[4]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD      A        In      -         7.396       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     7.518       -         
delay_sel[5]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD      A        In      -         8.636       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     8.757       -         
delay_sel[6]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD      A        In      -         9.876       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     9.997       -         
delay_sel[7]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD      A        In      -         11.116      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     11.237      -         
delay_sel[8]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD      A        In      -         12.356      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     12.477      -         
delay_sel[9]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD      A        In      -         13.595      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     13.717      -         
delay_sel[10]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD      A        In      -         14.835      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     14.956      -         
delay_sel[11]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD      A        In      -         16.075      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     16.196      -         
delay_sel[12]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD      A        In      -         17.315      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     17.436      -         
delay_sel[13]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD      A        In      -         18.555      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     18.676      -         
delay_sel[14]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD      A        In      -         19.794      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     19.916      -         
delay_sel[15]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD      A        In      -         21.034      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     21.155      -         
delay_sel[16]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD      A        In      -         22.274      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     22.395      -         
delay_sel[17]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD      A        In      -         23.514      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     23.635      -         
delay_sel[18]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD      A        In      -         24.754      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     24.875      -         
delay_sel[19]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD      A        In      -         25.993      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     26.115      -         
delay_sel[20]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD      A        In      -         27.233      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     27.354      -         
delay_sel[21]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD      A        In      -         28.473      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     28.594      -         
delay_sel[22]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD      A        In      -         29.713      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     29.834      -         
delay_sel[23]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD      A        In      -         30.953      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     31.074      -         
delay_sel[24]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD      A        In      -         32.192      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     32.314      -         
delay_sel[25]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD      A        In      -         33.432      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     33.553      -         
delay_sel[26]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD      A        In      -         34.672      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     34.793      -         
delay_sel[27]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD      A        In      -         35.912      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     36.033      -         
delay_sel[28]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD      A        In      -         37.152      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     37.273      -         
delay_sel[29]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD      A        In      -         38.391      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     38.513      -         
delay_sel[30]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD      A        In      -         39.631      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     39.752      -         
delay_sel[31]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD      A        In      -         40.871      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     40.992      -         
delay_sel[32]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD      A        In      -         42.111      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     42.232      -         
delay_sel[33]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD      A        In      -         43.351      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     43.472      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net       -        -       0.532     -           4         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG3      C        In      -         44.004      -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG3      Y        Out     0.296     44.300      -         
N_38_i                                                                                                                                             Net       -        -       0.039     -           1         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE       D        In      -         44.339      -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 44.339 is 4.617(10.4%) logic and 39.722(89.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      44.299
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -34.299

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                 UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                                                        Net       -        -       1.119     -           6         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                 CFG3      B        In      -         1.119       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                 CFG3      Y        Out     0.200     1.319       -         
dut_tms_int                                                                                                                                    Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                            BUFD      A        In      -         2.437       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     2.558       -         
delay_sel[1]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                            BUFD      A        In      -         3.677       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     3.798       -         
delay_sel[2]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                            BUFD      A        In      -         4.917       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     5.038       -         
delay_sel[3]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                            BUFD      A        In      -         6.157       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     6.278       -         
delay_sel[4]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                            BUFD      A        In      -         7.396       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     7.518       -         
delay_sel[5]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                            BUFD      A        In      -         8.636       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     8.757       -         
delay_sel[6]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                            BUFD      A        In      -         9.876       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     9.997       -         
delay_sel[7]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                            BUFD      A        In      -         11.116      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     11.237      -         
delay_sel[8]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                            BUFD      A        In      -         12.356      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     12.477      -         
delay_sel[9]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                            BUFD      A        In      -         13.595      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     13.717      -         
delay_sel[10]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                           BUFD      A        In      -         14.835      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     14.956      -         
delay_sel[11]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                           BUFD      A        In      -         16.075      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     16.196      -         
delay_sel[12]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                           BUFD      A        In      -         17.315      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     17.436      -         
delay_sel[13]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                           BUFD      A        In      -         18.555      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     18.676      -         
delay_sel[14]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                           BUFD      A        In      -         19.794      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     19.916      -         
delay_sel[15]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                           BUFD      A        In      -         21.034      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     21.155      -         
delay_sel[16]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                           BUFD      A        In      -         22.274      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     22.395      -         
delay_sel[17]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                           BUFD      A        In      -         23.514      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     23.635      -         
delay_sel[18]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                           BUFD      A        In      -         24.754      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     24.875      -         
delay_sel[19]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                           BUFD      A        In      -         25.993      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     26.115      -         
delay_sel[20]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                           BUFD      A        In      -         27.233      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     27.354      -         
delay_sel[21]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                           BUFD      A        In      -         28.473      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     28.594      -         
delay_sel[22]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                           BUFD      A        In      -         29.713      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     29.834      -         
delay_sel[23]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                           BUFD      A        In      -         30.953      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     31.074      -         
delay_sel[24]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                           BUFD      A        In      -         32.192      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     32.314      -         
delay_sel[25]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                           BUFD      A        In      -         33.432      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     33.553      -         
delay_sel[26]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                           BUFD      A        In      -         34.672      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     34.793      -         
delay_sel[27]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                           BUFD      A        In      -         35.912      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     36.033      -         
delay_sel[28]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                           BUFD      A        In      -         37.152      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     37.273      -         
delay_sel[29]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                           BUFD      A        In      -         38.391      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     38.513      -         
delay_sel[30]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                           BUFD      A        In      -         39.631      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     39.752      -         
delay_sel[31]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                           BUFD      A        In      -         40.871      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     40.992      -         
delay_sel[32]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                           BUFD      A        In      -         42.111      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     42.232      -         
delay_sel[33]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                           BUFD      A        In      -         43.351      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     43.472      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                      Net       -        -       0.532     -           4         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv[2]      CFG4      C        In      -         44.004      -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv[2]      CFG4      Y        Out     0.256     44.260      -         
nextState_1_1_iv[2]                                                                                                                            Net       -        -       0.039     -           1         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     SLE       D        In      -         44.299      -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 44.299 is 4.577(10.3%) logic and 39.722(89.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      44.243
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -34.243

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                     UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                                                            Net       -        -       1.119     -           6         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3      B        In      -         1.119       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3      Y        Out     0.200     1.319       -         
dut_tms_int                                                                                                                                        Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD      A        In      -         2.437       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     2.558       -         
delay_sel[1]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD      A        In      -         3.677       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     3.798       -         
delay_sel[2]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD      A        In      -         4.917       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     5.038       -         
delay_sel[3]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD      A        In      -         6.157       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     6.278       -         
delay_sel[4]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD      A        In      -         7.396       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     7.518       -         
delay_sel[5]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD      A        In      -         8.636       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     8.757       -         
delay_sel[6]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD      A        In      -         9.876       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     9.997       -         
delay_sel[7]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD      A        In      -         11.116      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     11.237      -         
delay_sel[8]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD      A        In      -         12.356      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     12.477      -         
delay_sel[9]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD      A        In      -         13.595      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     13.717      -         
delay_sel[10]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD      A        In      -         14.835      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     14.956      -         
delay_sel[11]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD      A        In      -         16.075      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     16.196      -         
delay_sel[12]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD      A        In      -         17.315      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     17.436      -         
delay_sel[13]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD      A        In      -         18.555      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     18.676      -         
delay_sel[14]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD      A        In      -         19.794      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     19.916      -         
delay_sel[15]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD      A        In      -         21.034      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     21.155      -         
delay_sel[16]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD      A        In      -         22.274      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     22.395      -         
delay_sel[17]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD      A        In      -         23.514      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     23.635      -         
delay_sel[18]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD      A        In      -         24.754      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     24.875      -         
delay_sel[19]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD      A        In      -         25.993      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     26.115      -         
delay_sel[20]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD      A        In      -         27.233      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     27.354      -         
delay_sel[21]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD      A        In      -         28.473      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     28.594      -         
delay_sel[22]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD      A        In      -         29.713      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     29.834      -         
delay_sel[23]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD      A        In      -         30.953      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     31.074      -         
delay_sel[24]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD      A        In      -         32.192      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     32.314      -         
delay_sel[25]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD      A        In      -         33.432      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     33.553      -         
delay_sel[26]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD      A        In      -         34.672      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     34.793      -         
delay_sel[27]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD      A        In      -         35.912      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     36.033      -         
delay_sel[28]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD      A        In      -         37.152      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     37.273      -         
delay_sel[29]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD      A        In      -         38.391      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     38.513      -         
delay_sel[30]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD      A        In      -         39.631      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     39.752      -         
delay_sel[31]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD      A        In      -         40.871      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     40.992      -         
delay_sel[32]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD      A        In      -         42.111      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     42.232      -         
delay_sel[33]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD      A        In      -         43.351      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     43.472      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net       -        -       0.532     -           4         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4      B        In      -         44.004      -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4      Y        Out     0.201     44.204      -         
N_1987_i                                                                                                                                           Net       -        -       0.039     -           1         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q         SLE       D        In      -         44.243      -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 44.243 is 4.521(10.2%) logic and 39.722(89.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      43.149
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -33.149

    Number of logic level(s):                35
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.dmiAccessChain.regs_40 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                           UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                  Net       -        -       1.119     -           6         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[0\]\.BUFD_BLK      BUFD      A        In      -         1.119       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[0\]\.BUFD_BLK      BUFD      Y        Out     0.121     1.240       -         
delay_sel[1]                                                                                             Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[1\]\.BUFD_BLK      BUFD      A        In      -         2.358       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[1\]\.BUFD_BLK      BUFD      Y        Out     0.121     2.480       -         
delay_sel[2]                                                                                             Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[2\]\.BUFD_BLK      BUFD      A        In      -         3.598       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[2\]\.BUFD_BLK      BUFD      Y        Out     0.121     3.719       -         
delay_sel[3]                                                                                             Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[3\]\.BUFD_BLK      BUFD      A        In      -         4.838       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[3\]\.BUFD_BLK      BUFD      Y        Out     0.121     4.959       -         
delay_sel[4]                                                                                             Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[4\]\.BUFD_BLK      BUFD      A        In      -         6.078       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[4\]\.BUFD_BLK      BUFD      Y        Out     0.121     6.199       -         
delay_sel[5]                                                                                             Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[5\]\.BUFD_BLK      BUFD      A        In      -         7.318       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[5\]\.BUFD_BLK      BUFD      Y        Out     0.121     7.439       -         
delay_sel[6]                                                                                             Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[6\]\.BUFD_BLK      BUFD      A        In      -         8.557       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[6\]\.BUFD_BLK      BUFD      Y        Out     0.121     8.679       -         
delay_sel[7]                                                                                             Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[7\]\.BUFD_BLK      BUFD      A        In      -         9.797       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[7\]\.BUFD_BLK      BUFD      Y        Out     0.121     9.918       -         
delay_sel[8]                                                                                             Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[8\]\.BUFD_BLK      BUFD      A        In      -         11.037      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[8\]\.BUFD_BLK      BUFD      Y        Out     0.121     11.158      -         
delay_sel[9]                                                                                             Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[9\]\.BUFD_BLK      BUFD      A        In      -         12.277      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[9\]\.BUFD_BLK      BUFD      Y        Out     0.121     12.398      -         
delay_sel[10]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[10\]\.BUFD_BLK     BUFD      A        In      -         13.517      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[10\]\.BUFD_BLK     BUFD      Y        Out     0.121     13.638      -         
delay_sel[11]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[11\]\.BUFD_BLK     BUFD      A        In      -         14.756      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[11\]\.BUFD_BLK     BUFD      Y        Out     0.121     14.878      -         
delay_sel[12]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[12\]\.BUFD_BLK     BUFD      A        In      -         15.996      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[12\]\.BUFD_BLK     BUFD      Y        Out     0.121     16.117      -         
delay_sel[13]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[13\]\.BUFD_BLK     BUFD      A        In      -         17.236      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[13\]\.BUFD_BLK     BUFD      Y        Out     0.121     17.357      -         
delay_sel[14]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[14\]\.BUFD_BLK     BUFD      A        In      -         18.476      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[14\]\.BUFD_BLK     BUFD      Y        Out     0.121     18.597      -         
delay_sel[15]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[15\]\.BUFD_BLK     BUFD      A        In      -         19.716      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[15\]\.BUFD_BLK     BUFD      Y        Out     0.121     19.837      -         
delay_sel[16]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[16\]\.BUFD_BLK     BUFD      A        In      -         20.955      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[16\]\.BUFD_BLK     BUFD      Y        Out     0.121     21.077      -         
delay_sel[17]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[17\]\.BUFD_BLK     BUFD      A        In      -         22.195      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[17\]\.BUFD_BLK     BUFD      Y        Out     0.121     22.316      -         
delay_sel[18]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[18\]\.BUFD_BLK     BUFD      A        In      -         23.435      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[18\]\.BUFD_BLK     BUFD      Y        Out     0.121     23.556      -         
delay_sel[19]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[19\]\.BUFD_BLK     BUFD      A        In      -         24.675      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[19\]\.BUFD_BLK     BUFD      Y        Out     0.121     24.796      -         
delay_sel[20]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[20\]\.BUFD_BLK     BUFD      A        In      -         25.915      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[20\]\.BUFD_BLK     BUFD      Y        Out     0.121     26.036      -         
delay_sel[21]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[21\]\.BUFD_BLK     BUFD      A        In      -         27.154      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[21\]\.BUFD_BLK     BUFD      Y        Out     0.121     27.276      -         
delay_sel[22]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[22\]\.BUFD_BLK     BUFD      A        In      -         28.394      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[22\]\.BUFD_BLK     BUFD      Y        Out     0.121     28.515      -         
delay_sel[23]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[23\]\.BUFD_BLK     BUFD      A        In      -         29.634      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[23\]\.BUFD_BLK     BUFD      Y        Out     0.121     29.755      -         
delay_sel[24]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[24\]\.BUFD_BLK     BUFD      A        In      -         30.874      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[24\]\.BUFD_BLK     BUFD      Y        Out     0.121     30.995      -         
delay_sel[25]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[25\]\.BUFD_BLK     BUFD      A        In      -         32.114      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[25\]\.BUFD_BLK     BUFD      Y        Out     0.121     32.235      -         
delay_sel[26]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[26\]\.BUFD_BLK     BUFD      A        In      -         33.353      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[26\]\.BUFD_BLK     BUFD      Y        Out     0.121     33.475      -         
delay_sel[27]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[27\]\.BUFD_BLK     BUFD      A        In      -         34.593      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[27\]\.BUFD_BLK     BUFD      Y        Out     0.121     34.714      -         
delay_sel[28]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[28\]\.BUFD_BLK     BUFD      A        In      -         35.833      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[28\]\.BUFD_BLK     BUFD      Y        Out     0.121     35.954      -         
delay_sel[29]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[29\]\.BUFD_BLK     BUFD      A        In      -         37.073      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[29\]\.BUFD_BLK     BUFD      Y        Out     0.121     37.194      -         
delay_sel[30]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[30\]\.BUFD_BLK     BUFD      A        In      -         38.313      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[30\]\.BUFD_BLK     BUFD      Y        Out     0.121     38.434      -         
delay_sel[31]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[31\]\.BUFD_BLK     BUFD      A        In      -         39.552      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[31\]\.BUFD_BLK     BUFD      Y        Out     0.121     39.674      -         
delay_sel[32]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[32\]\.BUFD_BLK     BUFD      A        In      -         40.792      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[32\]\.BUFD_BLK     BUFD      Y        Out     0.121     40.913      -         
delay_sel[33]                                                                                            Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[33\]\.BUFD_BLK     BUFD      A        In      -         42.032      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[33\]\.BUFD_BLK     BUFD      Y        Out     0.121     42.153      -         
CoreJTAGDebug_0_TGT_TDI_0                                                                                Net       -        -       0.624     -           5         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.dmiAccessChain.regs_40_6_0_0           CFG4      D        In      -         42.777      -         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.dmiAccessChain.regs_40_6_0_0           CFG4      Y        Out     0.333     43.110      -         
N_314                                                                                                    Net       -        -       0.039     -           1         
MiV_RV32IMA_L1_AHB_0_inst_0.MiV_RV32IMA_L1_AHB_0_0.ChiselTop0.dtm.dmiAccessChain.regs_40                 SLE       D        In      -         43.149      -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 43.149 is 4.454(10.3%) logic and 38.695(89.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:57s; CPU Time elapsed 0h:01m:57s; Memory used current: 299MB peak: 385MB)


Finished timing report (Real Time elapsed 0h:01m:57s; CPU Time elapsed 0h:01m:57s; Memory used current: 299MB peak: 385MB)

---------------------------------------
Resource Usage Report for BaseDesign 

Mapping to part: mpf300tfcg1152std
Cell usage:
BUFD            102 uses
CLKINT          4 uses
INIT            1 use
INV             4 uses
OR2             32 uses
OR4             1344 uses
OSC_RC160MHZ    1 use
PLL             1 use
UJTAG           1 use
CFG1           20 uses
CFG2           1204 uses
CFG3           3797 uses
CFG4           4658 uses

Carry cells:
ARI1            909 uses - used for arithmetic functions
ARI1            512 uses - used for Wide-Mux implementation
Total ARI1      1421 uses


Sequential Cells: 
SLE            5639 uses

DSP Blocks:    2 of 924 (0%)
 MACC_PA:         1 MultAdd
 MACC_PA:         1 Mult

I/O ports: 14
I/O primitives: 9
INBUF          4 uses
OUTBUF         5 uses


Global Clock Buffers: 4

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 150 of 952 (15%)
Total Block RAMs (RAM64x12) : 6 of 2772 (0%)

Total LUTs:    11100

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K20  Interface Logic : SLEs = 5400; LUTs = 5400;
MACC_PA     Interface Logic : SLEs = 72; LUTs = 72;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  5639 + 72 + 5400 + 72 = 11183;
Total number of LUTs after P&R:  11100 + 72 + 5400 + 72 = 16644;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:58s; CPU Time elapsed 0h:01m:57s; Memory used current: 113MB peak: 385MB)

Process took 0h:01m:58s realtime, 0h:01m:57s cputime
# Tue Feb 25 13:19:00 2020

###########################################################]
