sfifo_i72o72_d512.v,verilog,xil_defaultlib,../../../../../../rtl/00_xilinx_ip/2_sfifo/sfifo_i72o72_d512/sim/sfifo_i72o72_d512.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
