#-----------------------------------------------------------
# xsim v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Jun 04 16:28:18 2020
# Process ID: 8292
# Current directory: A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_15_skiplist_prefetch_N_elements/skipprefetch_Nelem/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/skipprefetch_Nelem/xsim_script.tcl}
# Log file: A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_15_skiplist_prefetch_N_elements/skipprefetch_Nelem/solution1/sim/verilog/xsim.log
# Journal file: A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_15_skiplist_prefetch_N_elements/skipprefetch_Nelem/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/skipprefetch_Nelem/xsim_script.tcl
# xsim {skipprefetch_Nelem} -autoloadwcfg -tclbatch {skipprefetch_Nelem.tcl}
Vivado Simulator 2016.3
Time resolution is 1 ps
source skipprefetch_Nelem.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_15_skiplist_prefetch_N_elements/skipprefetch_Nelem/solution1/sim/verilog/AESL_axi_master_A_BUS.v: Read request address         18 exceed AXI master A_BUS array depth:          1
$finish called at time : 595 ns : File "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_15_skiplist_prefetch_N_elements/skipprefetch_Nelem/solution1/sim/verilog/AESL_axi_master_A_BUS.v" Line 679
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jun 04 16:28:28 2020...
