

================================================================
== Vivado HLS Report for 'subconv_3x3_16_no_re'
================================================================
* Date:           Sat Dec 15 03:40:51 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  467761|  467761|  467761|  467761|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  467760|  467760|     19490|          -|          -|    24|    no    |
        | + Loop 1.1              |   19488|   19488|      1218|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1216|    1216|        76|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     705|    487|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     227|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     932|    615|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_5_fu_479_p2              |     *    |      0|   0|  62|           8|           8|
    |co_6_fu_218_p2                  |     +    |      0|  20|  10|           5|           1|
    |h_6_fu_332_p2                   |     +    |      0|  20|  10|           5|           1|
    |m_6_fu_344_p2                   |     +    |      0|  11|   8|           2|           1|
    |n_6_fu_424_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_38_fu_709_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_41_fu_505_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_43_fu_539_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_723_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp2_fu_359_p2                  |     +    |      0|  11|   8|           2|           2|
    |tmp3_fu_444_p2                  |     +    |      0|  11|   8|           2|           2|
    |tmp_110_fu_257_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_113_fu_295_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_115_fu_320_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_116_fu_788_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_117_fu_354_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_120_fu_379_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_122_fu_412_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_123_fu_434_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_124_fu_464_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_93_fu_369_p2                |     +    |      0|  20|  10|           5|           5|
    |tmp_96_fu_454_p2                |     +    |      0|  20|  10|           5|           5|
    |w_6_fu_798_p2                   |     +    |      0|  20|  10|           5|           1|
    |tmp_112_fu_275_p2               |     -    |      0|  29|  13|           8|           8|
    |tmp_119_fu_389_p2               |     -    |      0|  32|  14|           9|           9|
    |brmerge40_demorgan_i_fu_644_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_559_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_638_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_617_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_605_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_6_fu_742_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_661_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_582_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_587_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond3_fu_212_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond4_fu_285_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_326_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_338_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_418_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_756_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i6_fu_628_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_666_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_649_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_672_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_676_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_610_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_592_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_48_mux_fu_681_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_47_fu_687_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_768_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_761_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_693_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_747_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_751_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_622_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp4_fu_655_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_100_fu_553_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_101_fu_599_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_103_fu_633_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_90_fu_737_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 705| 487|         255|         289|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |co_reg_131         |   9|          2|    5|         10|
    |h_reg_142          |   9|          2|    5|         10|
    |m_reg_178          |   9|          2|    2|          4|
    |n_reg_201          |   9|          2|    2|          4|
    |p_Val2_40_reg_189  |   9|          2|    8|         16|
    |p_Val2_s_reg_166   |   9|          2|    8|         16|
    |w_reg_154          |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         30|   36|         86|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  15|   0|   15|          0|
    |bias_V_addr_reg_823           |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_964  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_974         |   1|   0|    1|          0|
    |carry_reg_941                 |   1|   0|    1|          0|
    |co_6_reg_807                  |   5|   0|    5|          0|
    |co_reg_131                    |   5|   0|    5|          0|
    |h_reg_142                     |   5|   0|    5|          0|
    |input_V_load_reg_902          |   8|   0|    8|          0|
    |isneg_reg_984                 |   1|   0|    1|          0|
    |m_6_reg_847                   |   2|   0|    2|          0|
    |m_reg_178                     |   2|   0|    2|          0|
    |n_6_reg_877                   |   2|   0|    2|          0|
    |n_reg_201                     |   2|   0|    2|          0|
    |newsignbit_6_reg_997          |   1|   0|    1|          0|
    |newsignbit_reg_935            |   1|   0|    1|          0|
    |p_38_i_i_reg_954              |   1|   0|    1|          0|
    |p_Val2_40_reg_189             |   8|   0|    8|          0|
    |p_Val2_41_reg_917             |  16|   0|   16|          0|
    |p_Val2_43_reg_929             |   8|   0|    8|          0|
    |p_Val2_5_reg_907              |  16|   0|   16|          0|
    |p_Val2_s_reg_166              |   8|   0|    8|          0|
    |result_V_reg_991              |   8|   0|    8|          0|
    |signbit_reg_922               |   1|   0|    1|          0|
    |tmp_102_reg_948               |   2|   0|    2|          0|
    |tmp_103_reg_959               |   1|   0|    1|          0|
    |tmp_110_reg_812               |   9|   0|   10|          1|
    |tmp_115_reg_831               |  13|   0|   14|          1|
    |tmp_117_reg_852               |   9|   0|    9|          0|
    |tmp_119_reg_864               |   9|   0|    9|          0|
    |tmp_120_reg_858               |  10|   0|   10|          0|
    |tmp_122_reg_869               |  13|   0|   14|          1|
    |tmp_124_reg_887               |  14|   0|   14|          0|
    |tmp_126_reg_912               |   1|   0|    1|          0|
    |tmp_127_cast_reg_818          |   9|   0|    9|          0|
    |underflow_reg_969             |   1|   0|    1|          0|
    |w_reg_154                     |   5|   0|    5|          0|
    |weight_V_load_reg_897         |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 227|   0|  230|          3|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_16_no_re | return value |
|input_V_address0   | out |   13|  ap_memory |        input_V       |     array    |
|input_V_ce0        | out |    1|  ap_memory |        input_V       |     array    |
|input_V_q0         |  in |    8|  ap_memory |        input_V       |     array    |
|weight_V_address0  | out |    8|  ap_memory |       weight_V       |     array    |
|weight_V_ce0       | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0        |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0    | out |    5|  ap_memory |        bias_V        |     array    |
|bias_V_ce0         | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0          |  in |    8|  ap_memory |        bias_V        |     array    |
|output_V_address0  | out |   13|  ap_memory |       output_V       |     array    |
|output_V_ce0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0        | out |    8|  ap_memory |       output_V       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

