
optiboot_atmega1284p_8mhz_115k.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  0001fe24  00000298  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000224  0001fc00  0001fc00  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000011  00000000  00000000  00000298  2**0
                  CONTENTS, READONLY
  3 .version      00000002  00000000  00000000  000002a9  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000028  00000000  00000000  000002ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000004e6  00000000  00000000  000002d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000020a  00000000  00000000  000007b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000197  00000000  00000000  000009c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000008c  00000000  00000000  00000b5c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000185  00000000  00000000  00000be8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003c0  00000000  00000000  00000d6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000098  00000000  00000000  0000112d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0001fc00 <main>:
  //  SP points to RAMEND
  //  r1 contains zero
  //
  // If not, uncomment the following instructions:
  // cli();
  asm volatile ("clr __zero_reg__");
   1fc00:	11 24       	eor	r1, r1
#ifdef __AVR_ATmega8__
  SP=RAMEND;  // This is done by hardware reset
#endif

  // Adaboot no-wait mod
  ch = MCUSR;
   1fc02:	84 b7       	in	r24, 0x34	; 52
  MCUSR = 0;
   1fc04:	14 be       	out	0x34, r1	; 52
  if (!(ch & _BV(EXTRF))) appStart();
   1fc06:	81 ff       	sbrs	r24, 1
   1fc08:	05 d1       	rcall	.+522    	; 0x1fe14 <appStart>
   1fc0a:	85 e0       	ldi	r24, 0x05	; 5

#if LED_START_FLASHES > 0
  // Set up Timer 1 for timeout counter
  TCCR1B = _BV(CS12) | _BV(CS10); // div 1024
   1fc0c:	80 93 81 00 	sts	0x0081, r24
   1fc10:	82 e0       	ldi	r24, 0x02	; 2
  UCSRA = _BV(U2X); //Double speed mode USART
  UCSRB = _BV(RXEN) | _BV(TXEN);  // enable Rx & Tx
  UCSRC = _BV(URSEL) | _BV(UCSZ1) | _BV(UCSZ0);  // config USART; 8N1
  UBRRL = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
#else
  UCSR0A = _BV(U2X0); //Double speed mode USART0
   1fc12:	80 93 c0 00 	sts	0x00C0, r24
   1fc16:	88 e1       	ldi	r24, 0x18	; 24
  UCSR0B = _BV(RXEN0) | _BV(TXEN0);
   1fc18:	80 93 c1 00 	sts	0x00C1, r24
   1fc1c:	96 e0       	ldi	r25, 0x06	; 6
  UCSR0C = _BV(UCSZ00) | _BV(UCSZ01);
   1fc1e:	90 93 c2 00 	sts	0x00C2, r25
   1fc22:	98 e0       	ldi	r25, 0x08	; 8
  UBRR0L = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
   1fc24:	90 93 c4 00 	sts	0x00C4, r25
   1fc28:	80 93 60 00 	sts	0x0060, r24
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
   1fc2c:	8e e0       	ldi	r24, 0x0E	; 14
  WDTCSR = x;
   1fc2e:	80 93 60 00 	sts	0x0060, r24
   1fc32:	25 9a       	sbi	0x04, 5	; 4

  // Set up watchdog to trigger after 500ms
  watchdogConfig(WATCHDOG_1S);

  /* Set LED pin as output */
  LED_DDR |= _BV(LED);
   1fc34:	26 e0       	ldi	r18, 0x06	; 6
   1fc36:	88 e1       	ldi	r24, 0x18	; 24
}

#if LED_START_FLASHES > 0
void flash_led(uint8_t count) {
  do {
    TCNT1 = -(F_CPU/(1024*16));
   1fc38:	9e ef       	ldi	r25, 0xFE	; 254
   1fc3a:	31 e0       	ldi	r19, 0x01	; 1
    TIFR1 = _BV(TOV1);
   1fc3c:	90 93 85 00 	sts	0x0085, r25
}

#if LED_START_FLASHES > 0
void flash_led(uint8_t count) {
  do {
    TCNT1 = -(F_CPU/(1024*16));
   1fc40:	80 93 84 00 	sts	0x0084, r24
   1fc44:	36 bb       	out	0x16, r19	; 22
    TIFR1 = _BV(TOV1);
   1fc46:	b0 9b       	sbis	0x16, 0	; 22
    while(!(TIFR1 & _BV(TOV1)));
   1fc48:	fe cf       	rjmp	.-4      	; 0x1fc46 <main+0x46>
   1fc4a:	1d 9a       	sbi	0x03, 5	; 3
#ifdef __AVR_ATmega8__
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
   1fc4c:	a8 95       	wdr
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
   1fc4e:	21 50       	subi	r18, 0x01	; 1
   1fc50:	a9 f7       	brne	.-22     	; 0x1fc3c <main+0x3c>
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
#endif
    watchdogReset();
  } while (--count);
   1fc52:	61 2c       	mov	r6, r1
   1fc54:	71 2c       	mov	r7, r1
   1fc56:	98 e1       	ldi	r25, 0x18	; 24
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
   1fc58:	e9 2e       	mov	r14, r25
   1fc5a:	28 e0       	ldi	r18, 0x08	; 8
  WDTCSR = x;
   1fc5c:	d2 2e       	mov	r13, r18
   1fc5e:	33 e0       	ldi	r19, 0x03	; 3
      getch();			/* getlen() */
      length = getch();
      getch();

      // If we are in RWW section, immediately start page erase
      if (address < NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
   1fc60:	f3 2e       	mov	r15, r19
   1fc62:	cc 24       	eor	r12, r12
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
        a |= (*bufPtr++) << 8;
        __boot_page_fill_short((uint16_t)(void*)addrPtr,a);
   1fc64:	c3 94       	inc	r12
   1fc66:	41 e1       	ldi	r20, 0x11	; 17
      __boot_page_write_short((uint16_t)(void*)address);
      boot_spm_busy_wait();

#if defined(RWWSRE)
      // Reenable read access to flash
      boot_rww_enable();
   1fc68:	b4 2e       	mov	r11, r20
   1fc6a:	af d0       	rcall	.+350    	; 0x1fdca <getch>
#endif

  /* Forever loop */
  for (;;) {
    /* get character from UART */
    ch = getch();
   1fc6c:	81 34       	cpi	r24, 0x41	; 65
   1fc6e:	89 f4       	brne	.+34     	; 0x1fc92 <main+0x92>

    if(ch == STK_GET_PARAMETER) {
   1fc70:	ac d0       	rcall	.+344    	; 0x1fdca <getch>
   1fc72:	89 83       	std	Y+1, r24	; 0x01
      unsigned char which = getch();
   1fc74:	b6 d0       	rcall	.+364    	; 0x1fde2 <verifySpace>
   1fc76:	89 81       	ldd	r24, Y+1	; 0x01
      verifySpace();
   1fc78:	82 38       	cpi	r24, 0x82	; 130
   1fc7a:	19 f4       	brne	.+6      	; 0x1fc82 <main+0x82>
   1fc7c:	84 e0       	ldi	r24, 0x04	; 4
      if (which == 0x82) {
   1fc7e:	9e d0       	rcall	.+316    	; 0x1fdbc <putch>
   1fc80:	9a c0       	rjmp	.+308    	; 0x1fdb6 <main+0x1b6>
   1fc82:	81 38       	cpi	r24, 0x81	; 129
	/*
	 * Send optiboot version as "minor SW version"
	 */
	putch(OPTIBOOT_MINVER);
   1fc84:	19 f4       	brne	.+6      	; 0x1fc8c <main+0x8c>
   1fc86:	84 e0       	ldi	r24, 0x04	; 4
   1fc88:	99 d0       	rcall	.+306    	; 0x1fdbc <putch>
   1fc8a:	95 c0       	rjmp	.+298    	; 0x1fdb6 <main+0x1b6>
      } else if (which == 0x81) {
   1fc8c:	83 e0       	ldi	r24, 0x03	; 3
   1fc8e:	96 d0       	rcall	.+300    	; 0x1fdbc <putch>
	  putch(OPTIBOOT_MAJVER);
   1fc90:	92 c0       	rjmp	.+292    	; 0x1fdb6 <main+0x1b6>
   1fc92:	82 34       	cpi	r24, 0x42	; 66
   1fc94:	19 f4       	brne	.+6      	; 0x1fc9c <main+0x9c>
   1fc96:	84 e1       	ldi	r24, 0x14	; 20
      } else {
	/*
	 * GET PARAMETER returns a generic 0x03 reply for
         * other parameters - enough to keep Avrdude happy
	 */
	putch(0x03);
   1fc98:	b0 d0       	rcall	.+352    	; 0x1fdfa <getNch>
   1fc9a:	8d c0       	rjmp	.+282    	; 0x1fdb6 <main+0x1b6>
   1fc9c:	85 34       	cpi	r24, 0x45	; 69
   1fc9e:	19 f4       	brne	.+6      	; 0x1fca6 <main+0xa6>
      }
    }
    else if(ch == STK_SET_DEVICE) {
   1fca0:	85 e0       	ldi	r24, 0x05	; 5
   1fca2:	ab d0       	rcall	.+342    	; 0x1fdfa <getNch>
      // SET DEVICE is ignored
      getNch(20);
   1fca4:	88 c0       	rjmp	.+272    	; 0x1fdb6 <main+0x1b6>
   1fca6:	85 35       	cpi	r24, 0x55	; 85
   1fca8:	71 f4       	brne	.+28     	; 0x1fcc6 <main+0xc6>
   1fcaa:	8f d0       	rcall	.+286    	; 0x1fdca <getch>
    }
    else if(ch == STK_SET_DEVICE_EXT) {
   1fcac:	68 2e       	mov	r6, r24
   1fcae:	8d d0       	rcall	.+282    	; 0x1fdca <getch>
      // SET DEVICE EXT is ignored
      getNch(5);
   1fcb0:	71 2c       	mov	r7, r1
   1fcb2:	78 2a       	or	r7, r24
   1fcb4:	87 2d       	mov	r24, r7
   1fcb6:	88 1f       	adc	r24, r24
    }
    else if(ch == STK_LOAD_ADDRESS) {
   1fcb8:	88 27       	eor	r24, r24
   1fcba:	88 1f       	adc	r24, r24
      // LOAD ADDRESS
      uint16_t newAddress;
      newAddress = getch();
   1fcbc:	8b bf       	out	0x3b, r24	; 59
   1fcbe:	66 0c       	add	r6, r6
   1fcc0:	77 1c       	adc	r7, r7
      newAddress = (newAddress & 0xff) | (getch() << 8);
   1fcc2:	8f d0       	rcall	.+286    	; 0x1fde2 <verifySpace>
   1fcc4:	78 c0       	rjmp	.+240    	; 0x1fdb6 <main+0x1b6>
   1fcc6:	86 35       	cpi	r24, 0x56	; 86
   1fcc8:	29 f4       	brne	.+10     	; 0x1fcd4 <main+0xd4>
#ifdef RAMPZ
      // Transfer top bit to RAMPZ
      RAMPZ = (newAddress & 0x8000) ? 1 : 0;
   1fcca:	84 e0       	ldi	r24, 0x04	; 4
   1fccc:	96 d0       	rcall	.+300    	; 0x1fdfa <getNch>
   1fcce:	80 e0       	ldi	r24, 0x00	; 0
   1fcd0:	75 d0       	rcall	.+234    	; 0x1fdbc <putch>
   1fcd2:	71 c0       	rjmp	.+226    	; 0x1fdb6 <main+0x1b6>
#endif
      newAddress += newAddress; // Convert from word address to byte address
   1fcd4:	84 36       	cpi	r24, 0x64	; 100
   1fcd6:	09 f0       	breq	.+2      	; 0x1fcda <main+0xda>
      address = newAddress;
      verifySpace();
   1fcd8:	41 c0       	rjmp	.+130    	; 0x1fd5c <main+0x15c>
   1fcda:	77 d0       	rcall	.+238    	; 0x1fdca <getch>
   1fcdc:	76 d0       	rcall	.+236    	; 0x1fdca <getch>
    }
    else if(ch == STK_UNIVERSAL) {
   1fcde:	a8 2e       	mov	r10, r24
   1fce0:	74 d0       	rcall	.+232    	; 0x1fdca <getch>
      // UNIVERSAL command is ignored
      getNch(4);
   1fce2:	61 14       	cp	r6, r1
   1fce4:	80 ee       	ldi	r24, 0xE0	; 224
   1fce6:	78 06       	cpc	r7, r24
      putch(0x00);
   1fce8:	18 f0       	brcs	.+6      	; 0x1fcf0 <main+0xf0>
   1fcea:	00 e0       	ldi	r16, 0x00	; 0
   1fcec:	11 e0       	ldi	r17, 0x01	; 1
   1fcee:	04 c0       	rjmp	.+8      	; 0x1fcf8 <main+0xf8>
    }
    /* Write memory, length is big endian and is in bytes */
    else if(ch == STK_PROG_PAGE) {
   1fcf0:	f3 01       	movw	r30, r6
   1fcf2:	f7 be       	out	0x37, r15	; 55
   1fcf4:	e8 95       	spm
      // PROGRAM PAGE - we support flash programming only, not EEPROM
      uint8_t *bufPtr;
      uint16_t addrPtr;

      getch();			/* getlen() */
   1fcf6:	f9 cf       	rjmp	.-14     	; 0x1fcea <main+0xea>
   1fcf8:	68 d0       	rcall	.+208    	; 0x1fdca <getch>
      length = getch();
   1fcfa:	f8 01       	movw	r30, r16
   1fcfc:	81 93       	st	Z+, r24
   1fcfe:	8f 01       	movw	r16, r30
      getch();
   1fd00:	ae 12       	cpse	r10, r30
   1fd02:	fa cf       	rjmp	.-12     	; 0x1fcf8 <main+0xf8>

      // If we are in RWW section, immediately start page erase
      if (address < NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
   1fd04:	61 14       	cp	r6, r1
   1fd06:	f0 ee       	ldi	r31, 0xE0	; 224
   1fd08:	7f 06       	cpc	r7, r31
   1fd0a:	18 f0       	brcs	.+6      	; 0x1fd12 <main+0x112>
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
#endif
    watchdogReset();
  } while (--count);
   1fd0c:	f3 01       	movw	r30, r6
   1fd0e:	f7 be       	out	0x37, r15	; 55
   1fd10:	e8 95       	spm
      getch();			/* getlen() */
      length = getch();
      getch();

      // If we are in RWW section, immediately start page erase
      if (address < NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
   1fd12:	67 d0       	rcall	.+206    	; 0x1fde2 <verifySpace>
   1fd14:	07 b6       	in	r0, 0x37	; 55
   1fd16:	00 fc       	sbrc	r0, 0
   1fd18:	fd cf       	rjmp	.-6      	; 0x1fd14 <main+0x114>

      // While that is going on, read in page contents
      bufPtr = buff;
      do *bufPtr++ = getch();
   1fd1a:	a3 01       	movw	r20, r6
   1fd1c:	a0 e0       	ldi	r26, 0x00	; 0
   1fd1e:	b1 e0       	ldi	r27, 0x01	; 1
   1fd20:	8c 91       	ld	r24, X
   1fd22:	12 96       	adiw	r26, 0x02	; 2
      while (--length);
   1fd24:	9d 01       	movw	r18, r26
   1fd26:	21 50       	subi	r18, 0x01	; 1

      // If we are in NRWW section, page erase has to be delayed until now.
      // Todo: Take RAMPZ into account
      if (address >= NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
   1fd28:	31 09       	sbc	r19, r1
   1fd2a:	f9 01       	movw	r30, r18
   1fd2c:	20 81       	ld	r18, Z
   1fd2e:	90 e0       	ldi	r25, 0x00	; 0
   1fd30:	92 2b       	or	r25, r18
   1fd32:	fa 01       	movw	r30, r20
   1fd34:	0c 01       	movw	r0, r24

      // Read command terminator, start reply
      verifySpace();
   1fd36:	c7 be       	out	0x37, r12	; 55
   1fd38:	e8 95       	spm

      // If only a partial page is to be programmed, the erase might not be complete.
      // So check that here
      boot_spm_busy_wait();
   1fd3a:	11 24       	eor	r1, r1
   1fd3c:	4e 5f       	subi	r20, 0xFE	; 254
   1fd3e:	5f 4f       	sbci	r21, 0xFF	; 255
   1fd40:	a1 15       	cp	r26, r1
   1fd42:	f2 e0       	ldi	r31, 0x02	; 2
   1fd44:	bf 07       	cpc	r27, r31
      bufPtr = buff;
      addrPtr = (uint16_t)(void*)address;
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
   1fd46:	61 f7       	brne	.-40     	; 0x1fd20 <main+0x120>
   1fd48:	85 e0       	ldi	r24, 0x05	; 5
   1fd4a:	f3 01       	movw	r30, r6
   1fd4c:	87 bf       	out	0x37, r24	; 55
   1fd4e:	e8 95       	spm
        a |= (*bufPtr++) << 8;
   1fd50:	07 b6       	in	r0, 0x37	; 55
   1fd52:	00 fc       	sbrc	r0, 0
   1fd54:	fd cf       	rjmp	.-6      	; 0x1fd50 <main+0x150>
   1fd56:	b7 be       	out	0x37, r11	; 55
        __boot_page_fill_short((uint16_t)(void*)addrPtr,a);
   1fd58:	e8 95       	spm
   1fd5a:	2d c0       	rjmp	.+90     	; 0x1fdb6 <main+0x1b6>
   1fd5c:	84 37       	cpi	r24, 0x74	; 116
   1fd5e:	c1 f4       	brne	.+48     	; 0x1fd90 <main+0x190>
   1fd60:	34 d0       	rcall	.+104    	; 0x1fdca <getch>
        addrPtr += 2;
   1fd62:	33 d0       	rcall	.+102    	; 0x1fdca <getch>
   1fd64:	a8 2e       	mov	r10, r24
      } while (--ch);
   1fd66:	31 d0       	rcall	.+98     	; 0x1fdca <getch>
   1fd68:	3c d0       	rcall	.+120    	; 0x1fde2 <verifySpace>
   1fd6a:	f3 01       	movw	r30, r6
   1fd6c:	96 2c       	mov	r9, r6

      // Write from programming buffer
      __boot_page_write_short((uint16_t)(void*)address);
   1fd6e:	9a 0c       	add	r9, r10
   1fd70:	8f 01       	movw	r16, r30
   1fd72:	0f 5f       	subi	r16, 0xFF	; 255
   1fd74:	1f 4f       	sbci	r17, 0xFF	; 255
      boot_spm_busy_wait();
   1fd76:	84 91       	lpm	r24, Z
   1fd78:	21 d0       	rcall	.+66     	; 0x1fdbc <putch>
   1fd7a:	90 12       	cpse	r9, r16

#if defined(RWWSRE)
      // Reenable read access to flash
      boot_rww_enable();
   1fd7c:	07 c0       	rjmp	.+14     	; 0x1fd8c <main+0x18c>
   1fd7e:	ff ef       	ldi	r31, 0xFF	; 255
   1fd80:	6f 1a       	sub	r6, r31
#endif

    }
    /* Read memory block mode, length is big endian.  */
    else if(ch == STK_READ_PAGE) {
   1fd82:	7f 0a       	sbc	r7, r31
   1fd84:	aa 94       	dec	r10
      // READ PAGE - we only read flash
      getch();			/* getlen() */
   1fd86:	6a 0c       	add	r6, r10
   1fd88:	71 1c       	adc	r7, r1
      length = getch();
   1fd8a:	15 c0       	rjmp	.+42     	; 0x1fdb6 <main+0x1b6>
   1fd8c:	f8 01       	movw	r30, r16
   1fd8e:	f0 cf       	rjmp	.-32     	; 0x1fd70 <main+0x170>
      getch();
   1fd90:	85 37       	cpi	r24, 0x75	; 117
   1fd92:	41 f4       	brne	.+16     	; 0x1fda4 <main+0x1a4>

      verifySpace();
   1fd94:	26 d0       	rcall	.+76     	; 0x1fde2 <verifySpace>
   1fd96:	8e e1       	ldi	r24, 0x1E	; 30
   1fd98:	11 d0       	rcall	.+34     	; 0x1fdbc <putch>
   1fd9a:	87 e9       	ldi	r24, 0x97	; 151
   1fd9c:	0f d0       	rcall	.+30     	; 0x1fdbc <putch>
        putch(result);
        address++;
      }
      while (--length);
#else
      do putch(pgm_read_byte_near(address++));
   1fd9e:	85 e0       	ldi	r24, 0x05	; 5
   1fda0:	0d d0       	rcall	.+26     	; 0x1fdbc <putch>
   1fda2:	09 c0       	rjmp	.+18     	; 0x1fdb6 <main+0x1b6>
   1fda4:	81 35       	cpi	r24, 0x51	; 81
   1fda6:	31 f4       	brne	.+12     	; 0x1fdb4 <main+0x1b4>
   1fda8:	e0 92 60 00 	sts	0x0060, r14
      while (--length);
   1fdac:	d0 92 60 00 	sts	0x0060, r13
   1fdb0:	18 d0       	rcall	.+48     	; 0x1fde2 <verifySpace>
   1fdb2:	01 c0       	rjmp	.+2      	; 0x1fdb6 <main+0x1b6>
   1fdb4:	16 d0       	rcall	.+44     	; 0x1fde2 <verifySpace>
   1fdb6:	80 e1       	ldi	r24, 0x10	; 16
   1fdb8:	01 d0       	rcall	.+2      	; 0x1fdbc <putch>
   1fdba:	57 cf       	rjmp	.-338    	; 0x1fc6a <main+0x6a>

0001fdbc <putch>:
        putch(result);
        address++;
      }
      while (--length);
#else
      do putch(pgm_read_byte_near(address++));
   1fdbc:	90 91 c0 00 	lds	r25, 0x00C0
#endif
#endif
    }

    /* Get device signature bytes  */
    else if(ch == STK_READ_SIGN) {
   1fdc0:	95 ff       	sbrs	r25, 5
   1fdc2:	fc cf       	rjmp	.-8      	; 0x1fdbc <putch>
      // READ SIGN - return what Avrdude wants to hear
      verifySpace();
   1fdc4:	80 93 c6 00 	sts	0x00C6, r24
      putch(SIGNATURE_0);
   1fdc8:	08 95       	ret

0001fdca <getch>:
   1fdca:	80 91 c0 00 	lds	r24, 0x00C0
      putch(SIGNATURE_1);
   1fdce:	87 ff       	sbrs	r24, 7
   1fdd0:	fc cf       	rjmp	.-8      	; 0x1fdca <getch>
   1fdd2:	80 91 c0 00 	lds	r24, 0x00C0
      putch(SIGNATURE_2);
   1fdd6:	84 fd       	sbrc	r24, 4
   1fdd8:	01 c0       	rjmp	.+2      	; 0x1fddc <getch+0x12>
   1fdda:	a8 95       	wdr
    }
    else if (ch == 'Q') {
   1fddc:	80 91 c6 00 	lds	r24, 0x00C6
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
   1fde0:	08 95       	ret

0001fde2 <verifySpace>:
   1fde2:	f3 df       	rcall	.-26     	; 0x1fdca <getch>
  WDTCSR = x;
   1fde4:	80 32       	cpi	r24, 0x20	; 32
   1fde6:	39 f0       	breq	.+14     	; 0x1fdf6 <verifySpace+0x14>
      putch(SIGNATURE_2);
    }
    else if (ch == 'Q') {
      // Adaboot no-wait mod
      watchdogConfig(WATCHDOG_16MS);
      verifySpace();
   1fde8:	88 e1       	ldi	r24, 0x18	; 24
   1fdea:	80 93 60 00 	sts	0x0060, r24
    }
    else {
      // This covers the response to commands like STK_ENTER_PROGMODE
      verifySpace();
   1fdee:	88 e0       	ldi	r24, 0x08	; 8
   1fdf0:	80 93 60 00 	sts	0x0060, r24
    }
    putch(STK_OK);
   1fdf4:	ff cf       	rjmp	.-2      	; 0x1fdf4 <verifySpace+0x12>
   1fdf6:	84 e1       	ldi	r24, 0x14	; 20
  }
   1fdf8:	e1 cf       	rjmp	.-62     	; 0x1fdbc <putch>

0001fdfa <getNch>:
  if (getch() != CRC_EOP) {
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
    while (1)			      // and busy-loop so that WD causes
      ;				      //  a reset and app start.
  }
  putch(STK_INSYNC);
   1fdfa:	cf 93       	push	r28
   1fdfc:	c8 2f       	mov	r28, r24
    ::[count] "M" (UART_B_VALUE)
  );
}
#endif

void getNch(uint8_t count) {
   1fdfe:	e5 df       	rcall	.-54     	; 0x1fdca <getch>
   1fe00:	c1 50       	subi	r28, 0x01	; 1
  do getch(); while (--count);
   1fe02:	e9 f7       	brne	.-6      	; 0x1fdfe <getNch+0x4>
   1fe04:	cf 91       	pop	r28
   1fe06:	ed cf       	rjmp	.-38     	; 0x1fde2 <verifySpace>

0001fe08 <watchdogConfig>:
   1fe08:	e0 e6       	ldi	r30, 0x60	; 96
  verifySpace();
}
   1fe0a:	f0 e0       	ldi	r31, 0x00	; 0
}
#endif

void getNch(uint8_t count) {
  do getch(); while (--count);
  verifySpace();
   1fe0c:	98 e1       	ldi	r25, 0x18	; 24
   1fe0e:	90 83       	st	Z, r25
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
   1fe10:	80 83       	st	Z, r24
   1fe12:	08 95       	ret

0001fe14 <appStart>:
   1fe14:	e0 e6       	ldi	r30, 0x60	; 96
   1fe16:	f0 e0       	ldi	r31, 0x00	; 0
  WDTCSR = x;
   1fe18:	88 e1       	ldi	r24, 0x18	; 24
   1fe1a:	80 83       	st	Z, r24
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
   1fe1c:	10 82       	st	Z, r1
   1fe1e:	ee 27       	eor	r30, r30
   1fe20:	ff 27       	eor	r31, r31
   1fe22:	09 94       	ijmp
