/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [9:0] _03_;
  wire celloutsig_0_0z;
  wire [50:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [28:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_1z & celloutsig_1_0z);
  assign celloutsig_1_7z = ~celloutsig_1_0z;
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & in_data[63]);
  assign celloutsig_0_9z = ~((_00_ | celloutsig_0_8z[0]) & celloutsig_0_8z[0]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[178]);
  assign celloutsig_1_10z = ~((celloutsig_1_0z | celloutsig_1_9z[2]) & celloutsig_1_5z);
  assign celloutsig_1_8z = celloutsig_1_5z | ~(_01_);
  reg [2:0] _11_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _11_ <= 3'h0;
    else _11_ <= { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign { _02_[2:1], _00_ } = _11_;
  reg [9:0] _12_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 10'h000;
    else _12_ <= in_data[119:110];
  assign { _03_[9:6], _01_, _03_[4:0] } = _12_;
  assign celloutsig_1_18z = { _03_[6], _01_, _03_[4:0], celloutsig_1_4z, celloutsig_1_2z } == { celloutsig_1_15z[4:0], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_3z = { in_data[39:35], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } === { in_data[9:3], celloutsig_0_2z };
  assign celloutsig_1_11z = { in_data[174:169], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z } === { _03_[9:6], _01_, _03_[4:1] };
  assign celloutsig_0_6z = { in_data[89:86], _02_[2:1], _00_, celloutsig_0_1z, celloutsig_0_5z[3:2], 1'h0, celloutsig_0_5z[0], celloutsig_0_0z, celloutsig_0_1z } >= { in_data[82:70], celloutsig_0_3z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_8z, _03_[9:6], _01_, _03_[4:0], celloutsig_1_4z } >= { celloutsig_1_9z[20:11], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_2z = in_data[140:128] > { in_data[164:156], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_9z[19:18], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z } > in_data[171:166];
  assign celloutsig_0_12z = in_data[85] !== celloutsig_0_3z;
  assign celloutsig_0_13z = ~^ celloutsig_0_10z[31:28];
  assign celloutsig_1_0z = ~^ in_data[149:138];
  assign celloutsig_1_4z = ~^ { in_data[147:144], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_3z = ^ { in_data[165:161], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[32:18], celloutsig_0_2z } <<< { in_data[81:69], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = { _02_[2:1], celloutsig_0_3z } <<< { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_1z, _03_[9:6], _01_, _03_[4:0], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, _03_[9:6], _01_, _03_[4:0] } <<< { in_data[151:125], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_15z = { in_data[171:168], celloutsig_1_11z, celloutsig_1_13z, _03_[9:6], _01_, _03_[4:0], celloutsig_1_8z } <<< celloutsig_1_9z[23:7];
  assign celloutsig_1_19z = celloutsig_1_14z[3:1] >>> { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_9z[3:0], celloutsig_1_3z } ^ { _03_[6], _01_, _03_[4:2] };
  assign celloutsig_0_0z = ~((in_data[44] & in_data[52]) | (in_data[61] & in_data[83]));
  assign celloutsig_0_1z = ~((in_data[42] & celloutsig_0_0z) | (in_data[14] & in_data[49]));
  assign { celloutsig_0_5z[3:2], celloutsig_0_5z[0] } = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } ^ { in_data[2], celloutsig_0_0z, celloutsig_0_2z };
  assign { celloutsig_0_10z[4], celloutsig_0_10z[2:0], celloutsig_0_10z[3], celloutsig_0_10z[50:40], celloutsig_0_10z[38:36], celloutsig_0_10z[34:5] } = { celloutsig_0_9z, _02_[2:1], _00_, celloutsig_0_2z, in_data[80:70], in_data[68:66], in_data[64:37], celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_7z[3], celloutsig_0_7z[1:0], celloutsig_0_2z, celloutsig_0_7z[2], in_data[25:21], _02_[2:1], _00_, celloutsig_0_1z, celloutsig_0_5z[3:2], celloutsig_0_5z[0], celloutsig_0_5z[3:2], celloutsig_0_5z[0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, _02_[2:1], _00_, _02_[2:1], _00_, celloutsig_0_1z, celloutsig_0_7z[15:4] };
  assign _02_[0] = _00_;
  assign _03_[5] = _01_;
  assign { celloutsig_0_10z[39], celloutsig_0_10z[35] } = { in_data[69], in_data[65] };
  assign celloutsig_0_5z[1] = 1'h0;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
