// Seed: 2361780853
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wire id_2,
    input uwire id_3
);
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri0 id_4,
    output wire id_5,
    input tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    output logic id_12
);
  integer id_14;
  module_0(
      id_8, id_9, id_6, id_3
  );
  always #1 begin
    id_12 <= id_1;
  end
endmodule
