// Seed: 3320465249
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input uwire id_4,
    output id_5,
    output id_6
);
  logic id_7;
  logic id_8;
  assign id_0 = id_2;
  type_20(
      1, id_7, 1, 1, 1'b0, 1, 1
  );
  logic id_9;
  logic id_10;
  assign id_7 = id_7;
  assign id_7 = 1'b0;
  assign id_8 = id_7;
  logic id_11;
  assign id_11 = id_2 === 1'b0;
  logic id_12;
  type_25(
      id_4[1'h0], 1
  );
  assign id_12 = 1;
  logic id_13, id_14;
  assign id_6 = 1;
endmodule
